
CAN_Communication.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a90  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08004d28  08004d28  00005d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004d94  08004d94  00005d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08004d98  08004d98  00005d98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  08004d9c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000120  24000010  08004dac  00006010  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24000130  08004dac  00006130  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000d247  00000000  00000000  0000603e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000019d0  00000000  00000000  00013285  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000a78  00000000  00000000  00014c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000007ea  00000000  00000000  000156d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003641c  00000000  00000000  00015eba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000bdbb  00000000  00000000  0004c2d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0015bc00  00000000  00000000  00058091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001b3c91  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002bb8  00000000  00000000  001b3cd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000006d  00000000  00000000  001b688c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08004d10 	.word	0x08004d10

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08004d10 	.word	0x08004d10

080002d8 <FDCAN_Config>:
uint8_t RxData[8];

uint8_t newCanMessage = 0;

static void FDCAN_Config(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b088      	sub	sp, #32
 80002dc:	af00      	add	r7, sp, #0
	FDCAN_FilterTypeDef sFilterConfig;

	sFilterConfig.IdType =  FDCAN_STANDARD_ID;
 80002de:	2300      	movs	r3, #0
 80002e0:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIndex = 0;
 80002e2:	2300      	movs	r3, #0
 80002e4:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 80002e6:	2300      	movs	r3, #0
 80002e8:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 80002ea:	2301      	movs	r3, #1
 80002ec:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterID1 = 0x100;
 80002ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80002f2:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterID2 = 0x200;
 80002f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80002f8:	617b      	str	r3, [r7, #20]


	HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig);
 80002fa:	463b      	mov	r3, r7
 80002fc:	4619      	mov	r1, r3
 80002fe:	480a      	ldr	r0, [pc, #40]	@ (8000328 <FDCAN_Config+0x50>)
 8000300:	f000 ffe0 	bl	80012c4 <HAL_FDCAN_ConfigFilter>

	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0 );
 8000304:	2200      	movs	r2, #0
 8000306:	2101      	movs	r1, #1
 8000308:	4807      	ldr	r0, [pc, #28]	@ (8000328 <FDCAN_Config+0x50>)
 800030a:	f001 fa43 	bl	8001794 <HAL_FDCAN_ActivateNotification>

	if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK){
 800030e:	4806      	ldr	r0, [pc, #24]	@ (8000328 <FDCAN_Config+0x50>)
 8000310:	f001 f84e 	bl	80013b0 <HAL_FDCAN_Start>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d001      	beq.n	800031e <FDCAN_Config+0x46>
			Error_Handler();
 800031a:	f000 f9c5 	bl	80006a8 <Error_Handler>
	}
}
 800031e:	bf00      	nop
 8000320:	3720      	adds	r7, #32
 8000322:	46bd      	mov	sp, r7
 8000324:	bd80      	pop	{r7, pc}
 8000326:	bf00      	nop
 8000328:	2400002c 	.word	0x2400002c

0800032c <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo) //Fogadjuk az Ã¼zenetet
	{
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
 8000334:	6039      	str	r1, [r7, #0]
	    HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData);
 8000336:	4b06      	ldr	r3, [pc, #24]	@ (8000350 <HAL_FDCAN_RxFifo0Callback+0x24>)
 8000338:	4a06      	ldr	r2, [pc, #24]	@ (8000354 <HAL_FDCAN_RxFifo0Callback+0x28>)
 800033a:	2140      	movs	r1, #64	@ 0x40
 800033c:	6878      	ldr	r0, [r7, #4]
 800033e:	f001 f8bd 	bl	80014bc <HAL_FDCAN_GetRxMessage>

	    newCanMessage = 1;
 8000342:	4b05      	ldr	r3, [pc, #20]	@ (8000358 <HAL_FDCAN_RxFifo0Callback+0x2c>)
 8000344:	2201      	movs	r2, #1
 8000346:	701a      	strb	r2, [r3, #0]
	}
 8000348:	bf00      	nop
 800034a:	3708      	adds	r7, #8
 800034c:	46bd      	mov	sp, r7
 800034e:	bd80      	pop	{r7, pc}
 8000350:	24000120 	.word	0x24000120
 8000354:	240000f0 	.word	0x240000f0
 8000358:	24000128 	.word	0x24000128

0800035c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b082      	sub	sp, #8
 8000360:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000362:	f000 f975 	bl	8000650 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000366:	f000 fb85 	bl	8000a74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800036a:	f000 f83d 	bl	80003e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800036e:	f000 f91b 	bl	80005a8 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8000372:	f000 f8b5 	bl	80004e0 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

  FDCAN_Config();
 8000376:	f7ff ffaf 	bl	80002d8 <FDCAN_Config>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      TxHeader.Identifier = 0x110;
 800037a:	4b18      	ldr	r3, [pc, #96]	@ (80003dc <main+0x80>)
 800037c:	f44f 7288 	mov.w	r2, #272	@ 0x110
 8000380:	601a      	str	r2, [r3, #0]
      TxHeader.IdType = FDCAN_STANDARD_ID;
 8000382:	4b16      	ldr	r3, [pc, #88]	@ (80003dc <main+0x80>)
 8000384:	2200      	movs	r2, #0
 8000386:	605a      	str	r2, [r3, #4]
      TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000388:	4b14      	ldr	r3, [pc, #80]	@ (80003dc <main+0x80>)
 800038a:	2200      	movs	r2, #0
 800038c:	609a      	str	r2, [r3, #8]
      TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 800038e:	4b13      	ldr	r3, [pc, #76]	@ (80003dc <main+0x80>)
 8000390:	2208      	movs	r2, #8
 8000392:	60da      	str	r2, [r3, #12]
      TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000394:	4b11      	ldr	r3, [pc, #68]	@ (80003dc <main+0x80>)
 8000396:	2200      	movs	r2, #0
 8000398:	611a      	str	r2, [r3, #16]
      TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 800039a:	4b10      	ldr	r3, [pc, #64]	@ (80003dc <main+0x80>)
 800039c:	2200      	movs	r2, #0
 800039e:	615a      	str	r2, [r3, #20]
      TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 80003a0:	4b0e      	ldr	r3, [pc, #56]	@ (80003dc <main+0x80>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	619a      	str	r2, [r3, #24]
      TxHeader.MessageMarker = 0;
 80003a6:	4b0d      	ldr	r3, [pc, #52]	@ (80003dc <main+0x80>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	621a      	str	r2, [r3, #32]
      for(int i = 0; i < 8; i++){
 80003ac:	2300      	movs	r3, #0
 80003ae:	607b      	str	r3, [r7, #4]
 80003b0:	e005      	b.n	80003be <main+0x62>
    	  TxData[1] = 0xAB;
 80003b2:	4b0b      	ldr	r3, [pc, #44]	@ (80003e0 <main+0x84>)
 80003b4:	22ab      	movs	r2, #171	@ 0xab
 80003b6:	705a      	strb	r2, [r3, #1]
      for(int i = 0; i < 8; i++){
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	3301      	adds	r3, #1
 80003bc:	607b      	str	r3, [r7, #4]
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	2b07      	cmp	r3, #7
 80003c2:	ddf6      	ble.n	80003b2 <main+0x56>
      }

      if(HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData) != HAL_OK){
 80003c4:	4a06      	ldr	r2, [pc, #24]	@ (80003e0 <main+0x84>)
 80003c6:	4905      	ldr	r1, [pc, #20]	@ (80003dc <main+0x80>)
 80003c8:	4806      	ldr	r0, [pc, #24]	@ (80003e4 <main+0x88>)
 80003ca:	f001 f81c 	bl	8001406 <HAL_FDCAN_AddMessageToTxFifoQ>
 80003ce:	4603      	mov	r3, r0
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d0d2      	beq.n	800037a <main+0x1e>
    	  Error_Handler();
 80003d4:	f000 f968 	bl	80006a8 <Error_Handler>
      TxHeader.Identifier = 0x110;
 80003d8:	e7cf      	b.n	800037a <main+0x1e>
 80003da:	bf00      	nop
 80003dc:	240000cc 	.word	0x240000cc
 80003e0:	24000118 	.word	0x24000118
 80003e4:	2400002c 	.word	0x2400002c

080003e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b09c      	sub	sp, #112	@ 0x70
 80003ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80003f2:	224c      	movs	r2, #76	@ 0x4c
 80003f4:	2100      	movs	r1, #0
 80003f6:	4618      	mov	r0, r3
 80003f8:	f004 fc50 	bl	8004c9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003fc:	1d3b      	adds	r3, r7, #4
 80003fe:	2220      	movs	r2, #32
 8000400:	2100      	movs	r1, #0
 8000402:	4618      	mov	r0, r3
 8000404:	f004 fc4a 	bl	8004c9c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000408:	2002      	movs	r0, #2
 800040a:	f002 f915 	bl	8002638 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800040e:	2300      	movs	r3, #0
 8000410:	603b      	str	r3, [r7, #0]
 8000412:	4b31      	ldr	r3, [pc, #196]	@ (80004d8 <SystemClock_Config+0xf0>)
 8000414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000416:	4a30      	ldr	r2, [pc, #192]	@ (80004d8 <SystemClock_Config+0xf0>)
 8000418:	f023 0301 	bic.w	r3, r3, #1
 800041c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800041e:	4b2e      	ldr	r3, [pc, #184]	@ (80004d8 <SystemClock_Config+0xf0>)
 8000420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000422:	f003 0301 	and.w	r3, r3, #1
 8000426:	603b      	str	r3, [r7, #0]
 8000428:	4b2c      	ldr	r3, [pc, #176]	@ (80004dc <SystemClock_Config+0xf4>)
 800042a:	699b      	ldr	r3, [r3, #24]
 800042c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000430:	4a2a      	ldr	r2, [pc, #168]	@ (80004dc <SystemClock_Config+0xf4>)
 8000432:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000436:	6193      	str	r3, [r2, #24]
 8000438:	4b28      	ldr	r3, [pc, #160]	@ (80004dc <SystemClock_Config+0xf4>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000440:	603b      	str	r3, [r7, #0]
 8000442:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000444:	bf00      	nop
 8000446:	4b25      	ldr	r3, [pc, #148]	@ (80004dc <SystemClock_Config+0xf4>)
 8000448:	699b      	ldr	r3, [r3, #24]
 800044a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800044e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000452:	d1f8      	bne.n	8000446 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000454:	2302      	movs	r3, #2
 8000456:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000458:	2301      	movs	r3, #1
 800045a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800045c:	2340      	movs	r3, #64	@ 0x40
 800045e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000460:	2302      	movs	r3, #2
 8000462:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000464:	2300      	movs	r3, #0
 8000466:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000468:	2304      	movs	r3, #4
 800046a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 800046c:	230a      	movs	r3, #10
 800046e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000470:	2302      	movs	r3, #2
 8000472:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000474:	2304      	movs	r3, #4
 8000476:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000478:	2302      	movs	r3, #2
 800047a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800047c:	230c      	movs	r3, #12
 800047e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000480:	2302      	movs	r3, #2
 8000482:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000484:	2300      	movs	r3, #0
 8000486:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000488:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800048c:	4618      	mov	r0, r3
 800048e:	f002 f90d 	bl	80026ac <HAL_RCC_OscConfig>
 8000492:	4603      	mov	r3, r0
 8000494:	2b00      	cmp	r3, #0
 8000496:	d001      	beq.n	800049c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000498:	f000 f906 	bl	80006a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800049c:	233f      	movs	r3, #63	@ 0x3f
 800049e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004a0:	2303      	movs	r3, #3
 80004a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80004a4:	2300      	movs	r3, #0
 80004a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80004a8:	2300      	movs	r3, #0
 80004aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80004ac:	2300      	movs	r3, #0
 80004ae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80004b0:	2300      	movs	r3, #0
 80004b2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80004b4:	2300      	movs	r3, #0
 80004b6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80004b8:	2300      	movs	r3, #0
 80004ba:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80004bc:	1d3b      	adds	r3, r7, #4
 80004be:	2101      	movs	r1, #1
 80004c0:	4618      	mov	r0, r3
 80004c2:	f002 fd4d 	bl	8002f60 <HAL_RCC_ClockConfig>
 80004c6:	4603      	mov	r3, r0
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d001      	beq.n	80004d0 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80004cc:	f000 f8ec 	bl	80006a8 <Error_Handler>
  }
}
 80004d0:	bf00      	nop
 80004d2:	3770      	adds	r7, #112	@ 0x70
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}
 80004d8:	58000400 	.word	0x58000400
 80004dc:	58024800 	.word	0x58024800

080004e0 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80004e4:	4b2e      	ldr	r3, [pc, #184]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 80004e6:	4a2f      	ldr	r2, [pc, #188]	@ (80005a4 <MX_FDCAN1_Init+0xc4>)
 80004e8:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80004ea:	4b2d      	ldr	r3, [pc, #180]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80004f0:	4b2b      	ldr	r3, [pc, #172]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80004f6:	4b2a      	ldr	r3, [pc, #168]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80004fc:	4b28      	ldr	r3, [pc, #160]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 80004fe:	2200      	movs	r2, #0
 8000500:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000502:	4b27      	ldr	r3, [pc, #156]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 8000504:	2200      	movs	r2, #0
 8000506:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8000508:	4b25      	ldr	r3, [pc, #148]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 800050a:	2202      	movs	r2, #2
 800050c:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800050e:	4b24      	ldr	r3, [pc, #144]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 8000510:	2201      	movs	r2, #1
 8000512:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 16;
 8000514:	4b22      	ldr	r3, [pc, #136]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 8000516:	2210      	movs	r2, #16
 8000518:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 800051a:	4b21      	ldr	r3, [pc, #132]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 800051c:	2203      	movs	r2, #3
 800051e:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000520:	4b1f      	ldr	r3, [pc, #124]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 8000522:	2201      	movs	r2, #1
 8000524:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000526:	4b1e      	ldr	r3, [pc, #120]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 8000528:	2201      	movs	r2, #1
 800052a:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 800052c:	4b1c      	ldr	r3, [pc, #112]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 800052e:	2201      	movs	r2, #1
 8000530:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000532:	4b1b      	ldr	r3, [pc, #108]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 8000534:	2201      	movs	r2, #1
 8000536:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000538:	4b19      	ldr	r3, [pc, #100]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 800053a:	2200      	movs	r2, #0
 800053c:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 800053e:	4b18      	ldr	r3, [pc, #96]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 8000540:	2200      	movs	r2, #0
 8000542:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000544:	4b16      	ldr	r3, [pc, #88]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 8000546:	2200      	movs	r2, #0
 8000548:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 1;
 800054a:	4b15      	ldr	r3, [pc, #84]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 800054c:	2201      	movs	r2, #1
 800054e:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000550:	4b13      	ldr	r3, [pc, #76]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 8000552:	2204      	movs	r2, #4
 8000554:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000556:	4b12      	ldr	r3, [pc, #72]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 8000558:	2200      	movs	r2, #0
 800055a:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 800055c:	4b10      	ldr	r3, [pc, #64]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 800055e:	2204      	movs	r2, #4
 8000560:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000562:	4b0f      	ldr	r3, [pc, #60]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 8000564:	2200      	movs	r2, #0
 8000566:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000568:	4b0d      	ldr	r3, [pc, #52]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 800056a:	2204      	movs	r2, #4
 800056c:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 800056e:	4b0c      	ldr	r3, [pc, #48]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 8000570:	2200      	movs	r2, #0
 8000572:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 1;
 8000574:	4b0a      	ldr	r3, [pc, #40]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 8000576:	2201      	movs	r2, #1
 8000578:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 800057a:	4b09      	ldr	r3, [pc, #36]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 800057c:	2200      	movs	r2, #0
 800057e:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000580:	4b07      	ldr	r3, [pc, #28]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 8000582:	2200      	movs	r2, #0
 8000584:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000586:	4b06      	ldr	r3, [pc, #24]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 8000588:	2204      	movs	r2, #4
 800058a:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 800058c:	4804      	ldr	r0, [pc, #16]	@ (80005a0 <MX_FDCAN1_Init+0xc0>)
 800058e:	f000 fcbb 	bl	8000f08 <HAL_FDCAN_Init>
 8000592:	4603      	mov	r3, r0
 8000594:	2b00      	cmp	r3, #0
 8000596:	d001      	beq.n	800059c <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000598:	f000 f886 	bl	80006a8 <Error_Handler>
  /* USER CODE BEGIN FDCAN1_Init 2 */


  /* USER CODE END FDCAN1_Init 2 */

}
 800059c:	bf00      	nop
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	2400002c 	.word	0x2400002c
 80005a4:	4000a000 	.word	0x4000a000

080005a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b088      	sub	sp, #32
 80005ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ae:	f107 030c 	add.w	r3, r7, #12
 80005b2:	2200      	movs	r2, #0
 80005b4:	601a      	str	r2, [r3, #0]
 80005b6:	605a      	str	r2, [r3, #4]
 80005b8:	609a      	str	r2, [r3, #8]
 80005ba:	60da      	str	r2, [r3, #12]
 80005bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005be:	4b22      	ldr	r3, [pc, #136]	@ (8000648 <MX_GPIO_Init+0xa0>)
 80005c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005c4:	4a20      	ldr	r2, [pc, #128]	@ (8000648 <MX_GPIO_Init+0xa0>)
 80005c6:	f043 0310 	orr.w	r3, r3, #16
 80005ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80005ce:	4b1e      	ldr	r3, [pc, #120]	@ (8000648 <MX_GPIO_Init+0xa0>)
 80005d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005d4:	f003 0310 	and.w	r3, r3, #16
 80005d8:	60bb      	str	r3, [r7, #8]
 80005da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005dc:	4b1a      	ldr	r3, [pc, #104]	@ (8000648 <MX_GPIO_Init+0xa0>)
 80005de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005e2:	4a19      	ldr	r2, [pc, #100]	@ (8000648 <MX_GPIO_Init+0xa0>)
 80005e4:	f043 0308 	orr.w	r3, r3, #8
 80005e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80005ec:	4b16      	ldr	r3, [pc, #88]	@ (8000648 <MX_GPIO_Init+0xa0>)
 80005ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005f2:	f003 0308 	and.w	r3, r3, #8
 80005f6:	607b      	str	r3, [r7, #4]
 80005f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005fa:	4b13      	ldr	r3, [pc, #76]	@ (8000648 <MX_GPIO_Init+0xa0>)
 80005fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000600:	4a11      	ldr	r2, [pc, #68]	@ (8000648 <MX_GPIO_Init+0xa0>)
 8000602:	f043 0302 	orr.w	r3, r3, #2
 8000606:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800060a:	4b0f      	ldr	r3, [pc, #60]	@ (8000648 <MX_GPIO_Init+0xa0>)
 800060c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000610:	f003 0302 	and.w	r3, r3, #2
 8000614:	603b      	str	r3, [r7, #0]
 8000616:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8000618:	2200      	movs	r2, #0
 800061a:	2108      	movs	r1, #8
 800061c:	480b      	ldr	r0, [pc, #44]	@ (800064c <MX_GPIO_Init+0xa4>)
 800061e:	f001 fff1 	bl	8002604 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000622:	2308      	movs	r3, #8
 8000624:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000626:	2301      	movs	r3, #1
 8000628:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062a:	2300      	movs	r3, #0
 800062c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800062e:	2300      	movs	r3, #0
 8000630:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000632:	f107 030c 	add.w	r3, r7, #12
 8000636:	4619      	mov	r1, r3
 8000638:	4804      	ldr	r0, [pc, #16]	@ (800064c <MX_GPIO_Init+0xa4>)
 800063a:	f001 fe33 	bl	80022a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800063e:	bf00      	nop
 8000640:	3720      	adds	r7, #32
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
 8000646:	bf00      	nop
 8000648:	58024400 	.word	0x58024400
 800064c:	58021000 	.word	0x58021000

08000650 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000656:	463b      	mov	r3, r7
 8000658:	2200      	movs	r2, #0
 800065a:	601a      	str	r2, [r3, #0]
 800065c:	605a      	str	r2, [r3, #4]
 800065e:	609a      	str	r2, [r3, #8]
 8000660:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000662:	f000 fbd9 	bl	8000e18 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000666:	2301      	movs	r3, #1
 8000668:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800066a:	2300      	movs	r3, #0
 800066c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800066e:	2300      	movs	r3, #0
 8000670:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000672:	231f      	movs	r3, #31
 8000674:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000676:	2387      	movs	r3, #135	@ 0x87
 8000678:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800067a:	2300      	movs	r3, #0
 800067c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800067e:	2300      	movs	r3, #0
 8000680:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000682:	2301      	movs	r3, #1
 8000684:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000686:	2301      	movs	r3, #1
 8000688:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800068a:	2300      	movs	r3, #0
 800068c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800068e:	2300      	movs	r3, #0
 8000690:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000692:	463b      	mov	r3, r7
 8000694:	4618      	mov	r0, r3
 8000696:	f000 fbf7 	bl	8000e88 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800069a:	2004      	movs	r0, #4
 800069c:	f000 fbd4 	bl	8000e48 <HAL_MPU_Enable>

}
 80006a0:	bf00      	nop
 80006a2:	3710      	adds	r7, #16
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}

080006a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, 1);
 80006ac:	2201      	movs	r2, #1
 80006ae:	2108      	movs	r1, #8
 80006b0:	4807      	ldr	r0, [pc, #28]	@ (80006d0 <Error_Handler+0x28>)
 80006b2:	f001 ffa7 	bl	8002604 <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 80006b6:	2064      	movs	r0, #100	@ 0x64
 80006b8:	f000 fa6e 	bl	8000b98 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, 0);
 80006bc:	2200      	movs	r2, #0
 80006be:	2108      	movs	r1, #8
 80006c0:	4803      	ldr	r0, [pc, #12]	@ (80006d0 <Error_Handler+0x28>)
 80006c2:	f001 ff9f 	bl	8002604 <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 80006c6:	2064      	movs	r0, #100	@ 0x64
 80006c8:	f000 fa66 	bl	8000b98 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, 1);
 80006cc:	bf00      	nop
 80006ce:	e7ed      	b.n	80006ac <Error_Handler+0x4>
 80006d0:	58021000 	.word	0x58021000

080006d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b083      	sub	sp, #12
 80006d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006da:	4b0a      	ldr	r3, [pc, #40]	@ (8000704 <HAL_MspInit+0x30>)
 80006dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80006e0:	4a08      	ldr	r2, [pc, #32]	@ (8000704 <HAL_MspInit+0x30>)
 80006e2:	f043 0302 	orr.w	r3, r3, #2
 80006e6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80006ea:	4b06      	ldr	r3, [pc, #24]	@ (8000704 <HAL_MspInit+0x30>)
 80006ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80006f0:	f003 0302 	and.w	r3, r3, #2
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006f8:	bf00      	nop
 80006fa:	370c      	adds	r7, #12
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr
 8000704:	58024400 	.word	0x58024400

08000708 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b0bc      	sub	sp, #240	@ 0xf0
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000710:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000714:	2200      	movs	r2, #0
 8000716:	601a      	str	r2, [r3, #0]
 8000718:	605a      	str	r2, [r3, #4]
 800071a:	609a      	str	r2, [r3, #8]
 800071c:	60da      	str	r2, [r3, #12]
 800071e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000720:	f107 0318 	add.w	r3, r7, #24
 8000724:	22c0      	movs	r2, #192	@ 0xc0
 8000726:	2100      	movs	r1, #0
 8000728:	4618      	mov	r0, r3
 800072a:	f004 fab7 	bl	8004c9c <memset>
  if(hfdcan->Instance==FDCAN1)
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	4a3d      	ldr	r2, [pc, #244]	@ (8000828 <HAL_FDCAN_MspInit+0x120>)
 8000734:	4293      	cmp	r3, r2
 8000736:	d173      	bne.n	8000820 <HAL_FDCAN_MspInit+0x118>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000738:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800073c:	f04f 0300 	mov.w	r3, #0
 8000740:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000744:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000748:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800074c:	f107 0318 	add.w	r3, r7, #24
 8000750:	4618      	mov	r0, r3
 8000752:	f002 ff35 	bl	80035c0 <HAL_RCCEx_PeriphCLKConfig>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 800075c:	f7ff ffa4 	bl	80006a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000760:	4b32      	ldr	r3, [pc, #200]	@ (800082c <HAL_FDCAN_MspInit+0x124>)
 8000762:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000766:	4a31      	ldr	r2, [pc, #196]	@ (800082c <HAL_FDCAN_MspInit+0x124>)
 8000768:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800076c:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000770:	4b2e      	ldr	r3, [pc, #184]	@ (800082c <HAL_FDCAN_MspInit+0x124>)
 8000772:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000776:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800077a:	617b      	str	r3, [r7, #20]
 800077c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800077e:	4b2b      	ldr	r3, [pc, #172]	@ (800082c <HAL_FDCAN_MspInit+0x124>)
 8000780:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000784:	4a29      	ldr	r2, [pc, #164]	@ (800082c <HAL_FDCAN_MspInit+0x124>)
 8000786:	f043 0308 	orr.w	r3, r3, #8
 800078a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800078e:	4b27      	ldr	r3, [pc, #156]	@ (800082c <HAL_FDCAN_MspInit+0x124>)
 8000790:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000794:	f003 0308 	and.w	r3, r3, #8
 8000798:	613b      	str	r3, [r7, #16]
 800079a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800079c:	4b23      	ldr	r3, [pc, #140]	@ (800082c <HAL_FDCAN_MspInit+0x124>)
 800079e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007a2:	4a22      	ldr	r2, [pc, #136]	@ (800082c <HAL_FDCAN_MspInit+0x124>)
 80007a4:	f043 0302 	orr.w	r3, r3, #2
 80007a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007ac:	4b1f      	ldr	r3, [pc, #124]	@ (800082c <HAL_FDCAN_MspInit+0x124>)
 80007ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007b2:	f003 0302 	and.w	r3, r3, #2
 80007b6:	60fb      	str	r3, [r7, #12]
 80007b8:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PD1     ------> FDCAN1_TX
    PB8     ------> FDCAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80007ba:	2302      	movs	r3, #2
 80007bc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c0:	2302      	movs	r3, #2
 80007c2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c6:	2300      	movs	r3, #0
 80007c8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007cc:	2300      	movs	r3, #0
 80007ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80007d2:	2309      	movs	r3, #9
 80007d4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007d8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80007dc:	4619      	mov	r1, r3
 80007de:	4814      	ldr	r0, [pc, #80]	@ (8000830 <HAL_FDCAN_MspInit+0x128>)
 80007e0:	f001 fd60 	bl	80022a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80007e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80007e8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ec:	2302      	movs	r3, #2
 80007ee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f2:	2300      	movs	r3, #0
 80007f4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f8:	2300      	movs	r3, #0
 80007fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80007fe:	2309      	movs	r3, #9
 8000800:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000804:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000808:	4619      	mov	r1, r3
 800080a:	480a      	ldr	r0, [pc, #40]	@ (8000834 <HAL_FDCAN_MspInit+0x12c>)
 800080c:	f001 fd4a 	bl	80022a4 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000810:	2200      	movs	r2, #0
 8000812:	2100      	movs	r1, #0
 8000814:	2013      	movs	r0, #19
 8000816:	f000 faca 	bl	8000dae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800081a:	2013      	movs	r0, #19
 800081c:	f000 fae1 	bl	8000de2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000820:	bf00      	nop
 8000822:	37f0      	adds	r7, #240	@ 0xf0
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	4000a000 	.word	0x4000a000
 800082c:	58024400 	.word	0x58024400
 8000830:	58020c00 	.word	0x58020c00
 8000834:	58020400 	.word	0x58020400

08000838 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000838:	b480      	push	{r7}
 800083a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800083c:	bf00      	nop
 800083e:	e7fd      	b.n	800083c <NMI_Handler+0x4>

08000840 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000844:	bf00      	nop
 8000846:	e7fd      	b.n	8000844 <HardFault_Handler+0x4>

08000848 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800084c:	bf00      	nop
 800084e:	e7fd      	b.n	800084c <MemManage_Handler+0x4>

08000850 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000854:	bf00      	nop
 8000856:	e7fd      	b.n	8000854 <BusFault_Handler+0x4>

08000858 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800085c:	bf00      	nop
 800085e:	e7fd      	b.n	800085c <UsageFault_Handler+0x4>

08000860 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000864:	bf00      	nop
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr

0800086e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800086e:	b480      	push	{r7}
 8000870:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000872:	bf00      	nop
 8000874:	46bd      	mov	sp, r7
 8000876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087a:	4770      	bx	lr

0800087c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000880:	bf00      	nop
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr

0800088a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800088a:	b580      	push	{r7, lr}
 800088c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800088e:	f000 f963 	bl	8000b58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000892:	bf00      	nop
 8000894:	bd80      	pop	{r7, pc}
	...

08000898 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800089c:	4802      	ldr	r0, [pc, #8]	@ (80008a8 <FDCAN1_IT0_IRQHandler+0x10>)
 800089e:	f000 fff3 	bl	8001888 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80008a2:	bf00      	nop
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	2400002c 	.word	0x2400002c

080008ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80008b0:	4b43      	ldr	r3, [pc, #268]	@ (80009c0 <SystemInit+0x114>)
 80008b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008b6:	4a42      	ldr	r2, [pc, #264]	@ (80009c0 <SystemInit+0x114>)
 80008b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80008c0:	4b40      	ldr	r3, [pc, #256]	@ (80009c4 <SystemInit+0x118>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f003 030f 	and.w	r3, r3, #15
 80008c8:	2b06      	cmp	r3, #6
 80008ca:	d807      	bhi.n	80008dc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80008cc:	4b3d      	ldr	r3, [pc, #244]	@ (80009c4 <SystemInit+0x118>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	f023 030f 	bic.w	r3, r3, #15
 80008d4:	4a3b      	ldr	r2, [pc, #236]	@ (80009c4 <SystemInit+0x118>)
 80008d6:	f043 0307 	orr.w	r3, r3, #7
 80008da:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80008dc:	4b3a      	ldr	r3, [pc, #232]	@ (80009c8 <SystemInit+0x11c>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	4a39      	ldr	r2, [pc, #228]	@ (80009c8 <SystemInit+0x11c>)
 80008e2:	f043 0301 	orr.w	r3, r3, #1
 80008e6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80008e8:	4b37      	ldr	r3, [pc, #220]	@ (80009c8 <SystemInit+0x11c>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80008ee:	4b36      	ldr	r3, [pc, #216]	@ (80009c8 <SystemInit+0x11c>)
 80008f0:	681a      	ldr	r2, [r3, #0]
 80008f2:	4935      	ldr	r1, [pc, #212]	@ (80009c8 <SystemInit+0x11c>)
 80008f4:	4b35      	ldr	r3, [pc, #212]	@ (80009cc <SystemInit+0x120>)
 80008f6:	4013      	ands	r3, r2
 80008f8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80008fa:	4b32      	ldr	r3, [pc, #200]	@ (80009c4 <SystemInit+0x118>)
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	f003 0308 	and.w	r3, r3, #8
 8000902:	2b00      	cmp	r3, #0
 8000904:	d007      	beq.n	8000916 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000906:	4b2f      	ldr	r3, [pc, #188]	@ (80009c4 <SystemInit+0x118>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	f023 030f 	bic.w	r3, r3, #15
 800090e:	4a2d      	ldr	r2, [pc, #180]	@ (80009c4 <SystemInit+0x118>)
 8000910:	f043 0307 	orr.w	r3, r3, #7
 8000914:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000916:	4b2c      	ldr	r3, [pc, #176]	@ (80009c8 <SystemInit+0x11c>)
 8000918:	2200      	movs	r2, #0
 800091a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800091c:	4b2a      	ldr	r3, [pc, #168]	@ (80009c8 <SystemInit+0x11c>)
 800091e:	2200      	movs	r2, #0
 8000920:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000922:	4b29      	ldr	r3, [pc, #164]	@ (80009c8 <SystemInit+0x11c>)
 8000924:	2200      	movs	r2, #0
 8000926:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000928:	4b27      	ldr	r3, [pc, #156]	@ (80009c8 <SystemInit+0x11c>)
 800092a:	4a29      	ldr	r2, [pc, #164]	@ (80009d0 <SystemInit+0x124>)
 800092c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800092e:	4b26      	ldr	r3, [pc, #152]	@ (80009c8 <SystemInit+0x11c>)
 8000930:	4a28      	ldr	r2, [pc, #160]	@ (80009d4 <SystemInit+0x128>)
 8000932:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000934:	4b24      	ldr	r3, [pc, #144]	@ (80009c8 <SystemInit+0x11c>)
 8000936:	4a28      	ldr	r2, [pc, #160]	@ (80009d8 <SystemInit+0x12c>)
 8000938:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800093a:	4b23      	ldr	r3, [pc, #140]	@ (80009c8 <SystemInit+0x11c>)
 800093c:	2200      	movs	r2, #0
 800093e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000940:	4b21      	ldr	r3, [pc, #132]	@ (80009c8 <SystemInit+0x11c>)
 8000942:	4a25      	ldr	r2, [pc, #148]	@ (80009d8 <SystemInit+0x12c>)
 8000944:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000946:	4b20      	ldr	r3, [pc, #128]	@ (80009c8 <SystemInit+0x11c>)
 8000948:	2200      	movs	r2, #0
 800094a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800094c:	4b1e      	ldr	r3, [pc, #120]	@ (80009c8 <SystemInit+0x11c>)
 800094e:	4a22      	ldr	r2, [pc, #136]	@ (80009d8 <SystemInit+0x12c>)
 8000950:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000952:	4b1d      	ldr	r3, [pc, #116]	@ (80009c8 <SystemInit+0x11c>)
 8000954:	2200      	movs	r2, #0
 8000956:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000958:	4b1b      	ldr	r3, [pc, #108]	@ (80009c8 <SystemInit+0x11c>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a1a      	ldr	r2, [pc, #104]	@ (80009c8 <SystemInit+0x11c>)
 800095e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000962:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000964:	4b18      	ldr	r3, [pc, #96]	@ (80009c8 <SystemInit+0x11c>)
 8000966:	2200      	movs	r2, #0
 8000968:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800096a:	4b1c      	ldr	r3, [pc, #112]	@ (80009dc <SystemInit+0x130>)
 800096c:	681a      	ldr	r2, [r3, #0]
 800096e:	4b1c      	ldr	r3, [pc, #112]	@ (80009e0 <SystemInit+0x134>)
 8000970:	4013      	ands	r3, r2
 8000972:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000976:	d202      	bcs.n	800097e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000978:	4b1a      	ldr	r3, [pc, #104]	@ (80009e4 <SystemInit+0x138>)
 800097a:	2201      	movs	r2, #1
 800097c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800097e:	4b12      	ldr	r3, [pc, #72]	@ (80009c8 <SystemInit+0x11c>)
 8000980:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000984:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000988:	2b00      	cmp	r3, #0
 800098a:	d113      	bne.n	80009b4 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800098c:	4b0e      	ldr	r3, [pc, #56]	@ (80009c8 <SystemInit+0x11c>)
 800098e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000992:	4a0d      	ldr	r2, [pc, #52]	@ (80009c8 <SystemInit+0x11c>)
 8000994:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000998:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800099c:	4b12      	ldr	r3, [pc, #72]	@ (80009e8 <SystemInit+0x13c>)
 800099e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80009a2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80009a4:	4b08      	ldr	r3, [pc, #32]	@ (80009c8 <SystemInit+0x11c>)
 80009a6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80009aa:	4a07      	ldr	r2, [pc, #28]	@ (80009c8 <SystemInit+0x11c>)
 80009ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80009b0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80009b4:	bf00      	nop
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	e000ed00 	.word	0xe000ed00
 80009c4:	52002000 	.word	0x52002000
 80009c8:	58024400 	.word	0x58024400
 80009cc:	eaf6ed7f 	.word	0xeaf6ed7f
 80009d0:	02020200 	.word	0x02020200
 80009d4:	01ff0000 	.word	0x01ff0000
 80009d8:	01010280 	.word	0x01010280
 80009dc:	5c001000 	.word	0x5c001000
 80009e0:	ffff0000 	.word	0xffff0000
 80009e4:	51008108 	.word	0x51008108
 80009e8:	52004000 	.word	0x52004000

080009ec <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80009f0:	4b09      	ldr	r3, [pc, #36]	@ (8000a18 <ExitRun0Mode+0x2c>)
 80009f2:	68db      	ldr	r3, [r3, #12]
 80009f4:	4a08      	ldr	r2, [pc, #32]	@ (8000a18 <ExitRun0Mode+0x2c>)
 80009f6:	f043 0302 	orr.w	r3, r3, #2
 80009fa:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80009fc:	bf00      	nop
 80009fe:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <ExitRun0Mode+0x2c>)
 8000a00:	685b      	ldr	r3, [r3, #4]
 8000a02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d0f9      	beq.n	80009fe <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000a0a:	bf00      	nop
 8000a0c:	bf00      	nop
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop
 8000a18:	58024800 	.word	0x58024800

08000a1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000a1c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000a58 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000a20:	f7ff ffe4 	bl	80009ec <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a24:	f7ff ff42 	bl	80008ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a28:	480c      	ldr	r0, [pc, #48]	@ (8000a5c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a2a:	490d      	ldr	r1, [pc, #52]	@ (8000a60 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a64 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a30:	e002      	b.n	8000a38 <LoopCopyDataInit>

08000a32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a36:	3304      	adds	r3, #4

08000a38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a3c:	d3f9      	bcc.n	8000a32 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a68 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a40:	4c0a      	ldr	r4, [pc, #40]	@ (8000a6c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a44:	e001      	b.n	8000a4a <LoopFillZerobss>

08000a46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a48:	3204      	adds	r2, #4

08000a4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a4c:	d3fb      	bcc.n	8000a46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a4e:	f004 f92d 	bl	8004cac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a52:	f7ff fc83 	bl	800035c <main>
  bx  lr
 8000a56:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000a58:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000a5c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000a60:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000a64:	08004d9c 	.word	0x08004d9c
  ldr r2, =_sbss
 8000a68:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000a6c:	24000130 	.word	0x24000130

08000a70 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a70:	e7fe      	b.n	8000a70 <ADC3_IRQHandler>
	...

08000a74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a7a:	2003      	movs	r0, #3
 8000a7c:	f000 f98c 	bl	8000d98 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000a80:	f002 fc24 	bl	80032cc <HAL_RCC_GetSysClockFreq>
 8000a84:	4602      	mov	r2, r0
 8000a86:	4b15      	ldr	r3, [pc, #84]	@ (8000adc <HAL_Init+0x68>)
 8000a88:	699b      	ldr	r3, [r3, #24]
 8000a8a:	0a1b      	lsrs	r3, r3, #8
 8000a8c:	f003 030f 	and.w	r3, r3, #15
 8000a90:	4913      	ldr	r1, [pc, #76]	@ (8000ae0 <HAL_Init+0x6c>)
 8000a92:	5ccb      	ldrb	r3, [r1, r3]
 8000a94:	f003 031f 	and.w	r3, r3, #31
 8000a98:	fa22 f303 	lsr.w	r3, r2, r3
 8000a9c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8000adc <HAL_Init+0x68>)
 8000aa0:	699b      	ldr	r3, [r3, #24]
 8000aa2:	f003 030f 	and.w	r3, r3, #15
 8000aa6:	4a0e      	ldr	r2, [pc, #56]	@ (8000ae0 <HAL_Init+0x6c>)
 8000aa8:	5cd3      	ldrb	r3, [r2, r3]
 8000aaa:	f003 031f 	and.w	r3, r3, #31
 8000aae:	687a      	ldr	r2, [r7, #4]
 8000ab0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ab4:	4a0b      	ldr	r2, [pc, #44]	@ (8000ae4 <HAL_Init+0x70>)
 8000ab6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000ab8:	4a0b      	ldr	r2, [pc, #44]	@ (8000ae8 <HAL_Init+0x74>)
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000abe:	200f      	movs	r0, #15
 8000ac0:	f000 f814 	bl	8000aec <HAL_InitTick>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000aca:	2301      	movs	r3, #1
 8000acc:	e002      	b.n	8000ad4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000ace:	f7ff fe01 	bl	80006d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ad2:	2300      	movs	r3, #0
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	3708      	adds	r7, #8
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	58024400 	.word	0x58024400
 8000ae0:	08004d74 	.word	0x08004d74
 8000ae4:	24000004 	.word	0x24000004
 8000ae8:	24000000 	.word	0x24000000

08000aec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000af4:	4b15      	ldr	r3, [pc, #84]	@ (8000b4c <HAL_InitTick+0x60>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d101      	bne.n	8000b00 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000afc:	2301      	movs	r3, #1
 8000afe:	e021      	b.n	8000b44 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000b00:	4b13      	ldr	r3, [pc, #76]	@ (8000b50 <HAL_InitTick+0x64>)
 8000b02:	681a      	ldr	r2, [r3, #0]
 8000b04:	4b11      	ldr	r3, [pc, #68]	@ (8000b4c <HAL_InitTick+0x60>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	4619      	mov	r1, r3
 8000b0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b16:	4618      	mov	r0, r3
 8000b18:	f000 f971 	bl	8000dfe <HAL_SYSTICK_Config>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d001      	beq.n	8000b26 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000b22:	2301      	movs	r3, #1
 8000b24:	e00e      	b.n	8000b44 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	2b0f      	cmp	r3, #15
 8000b2a:	d80a      	bhi.n	8000b42 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	6879      	ldr	r1, [r7, #4]
 8000b30:	f04f 30ff 	mov.w	r0, #4294967295
 8000b34:	f000 f93b 	bl	8000dae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b38:	4a06      	ldr	r2, [pc, #24]	@ (8000b54 <HAL_InitTick+0x68>)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	e000      	b.n	8000b44 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000b42:	2301      	movs	r3, #1
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	3708      	adds	r7, #8
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	2400000c 	.word	0x2400000c
 8000b50:	24000000 	.word	0x24000000
 8000b54:	24000008 	.word	0x24000008

08000b58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b5c:	4b06      	ldr	r3, [pc, #24]	@ (8000b78 <HAL_IncTick+0x20>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	461a      	mov	r2, r3
 8000b62:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <HAL_IncTick+0x24>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4413      	add	r3, r2
 8000b68:	4a04      	ldr	r2, [pc, #16]	@ (8000b7c <HAL_IncTick+0x24>)
 8000b6a:	6013      	str	r3, [r2, #0]
}
 8000b6c:	bf00      	nop
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop
 8000b78:	2400000c 	.word	0x2400000c
 8000b7c:	2400012c 	.word	0x2400012c

08000b80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  return uwTick;
 8000b84:	4b03      	ldr	r3, [pc, #12]	@ (8000b94 <HAL_GetTick+0x14>)
 8000b86:	681b      	ldr	r3, [r3, #0]
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	2400012c 	.word	0x2400012c

08000b98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b084      	sub	sp, #16
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ba0:	f7ff ffee 	bl	8000b80 <HAL_GetTick>
 8000ba4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bb0:	d005      	beq.n	8000bbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bb2:	4b0a      	ldr	r3, [pc, #40]	@ (8000bdc <HAL_Delay+0x44>)
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	4413      	add	r3, r2
 8000bbc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bbe:	bf00      	nop
 8000bc0:	f7ff ffde 	bl	8000b80 <HAL_GetTick>
 8000bc4:	4602      	mov	r2, r0
 8000bc6:	68bb      	ldr	r3, [r7, #8]
 8000bc8:	1ad3      	subs	r3, r2, r3
 8000bca:	68fa      	ldr	r2, [r7, #12]
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	d8f7      	bhi.n	8000bc0 <HAL_Delay+0x28>
  {
  }
}
 8000bd0:	bf00      	nop
 8000bd2:	bf00      	nop
 8000bd4:	3710      	adds	r7, #16
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	2400000c 	.word	0x2400000c

08000be0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000be4:	4b03      	ldr	r3, [pc, #12]	@ (8000bf4 <HAL_GetREVID+0x14>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	0c1b      	lsrs	r3, r3, #16
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	5c001000 	.word	0x5c001000

08000bf8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b085      	sub	sp, #20
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	f003 0307 	and.w	r3, r3, #7
 8000c06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c08:	4b0b      	ldr	r3, [pc, #44]	@ (8000c38 <__NVIC_SetPriorityGrouping+0x40>)
 8000c0a:	68db      	ldr	r3, [r3, #12]
 8000c0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c0e:	68ba      	ldr	r2, [r7, #8]
 8000c10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c14:	4013      	ands	r3, r2
 8000c16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000c20:	4b06      	ldr	r3, [pc, #24]	@ (8000c3c <__NVIC_SetPriorityGrouping+0x44>)
 8000c22:	4313      	orrs	r3, r2
 8000c24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c26:	4a04      	ldr	r2, [pc, #16]	@ (8000c38 <__NVIC_SetPriorityGrouping+0x40>)
 8000c28:	68bb      	ldr	r3, [r7, #8]
 8000c2a:	60d3      	str	r3, [r2, #12]
}
 8000c2c:	bf00      	nop
 8000c2e:	3714      	adds	r7, #20
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr
 8000c38:	e000ed00 	.word	0xe000ed00
 8000c3c:	05fa0000 	.word	0x05fa0000

08000c40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c44:	4b04      	ldr	r3, [pc, #16]	@ (8000c58 <__NVIC_GetPriorityGrouping+0x18>)
 8000c46:	68db      	ldr	r3, [r3, #12]
 8000c48:	0a1b      	lsrs	r3, r3, #8
 8000c4a:	f003 0307 	and.w	r3, r3, #7
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	46bd      	mov	sp, r7
 8000c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c56:	4770      	bx	lr
 8000c58:	e000ed00 	.word	0xe000ed00

08000c5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b083      	sub	sp, #12
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000c66:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	db0b      	blt.n	8000c86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c6e:	88fb      	ldrh	r3, [r7, #6]
 8000c70:	f003 021f 	and.w	r2, r3, #31
 8000c74:	4907      	ldr	r1, [pc, #28]	@ (8000c94 <__NVIC_EnableIRQ+0x38>)
 8000c76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c7a:	095b      	lsrs	r3, r3, #5
 8000c7c:	2001      	movs	r0, #1
 8000c7e:	fa00 f202 	lsl.w	r2, r0, r2
 8000c82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c86:	bf00      	nop
 8000c88:	370c      	adds	r7, #12
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	e000e100 	.word	0xe000e100

08000c98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	6039      	str	r1, [r7, #0]
 8000ca2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000ca4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	db0a      	blt.n	8000cc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	b2da      	uxtb	r2, r3
 8000cb0:	490c      	ldr	r1, [pc, #48]	@ (8000ce4 <__NVIC_SetPriority+0x4c>)
 8000cb2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cb6:	0112      	lsls	r2, r2, #4
 8000cb8:	b2d2      	uxtb	r2, r2
 8000cba:	440b      	add	r3, r1
 8000cbc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cc0:	e00a      	b.n	8000cd8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	b2da      	uxtb	r2, r3
 8000cc6:	4908      	ldr	r1, [pc, #32]	@ (8000ce8 <__NVIC_SetPriority+0x50>)
 8000cc8:	88fb      	ldrh	r3, [r7, #6]
 8000cca:	f003 030f 	and.w	r3, r3, #15
 8000cce:	3b04      	subs	r3, #4
 8000cd0:	0112      	lsls	r2, r2, #4
 8000cd2:	b2d2      	uxtb	r2, r2
 8000cd4:	440b      	add	r3, r1
 8000cd6:	761a      	strb	r2, [r3, #24]
}
 8000cd8:	bf00      	nop
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr
 8000ce4:	e000e100 	.word	0xe000e100
 8000ce8:	e000ed00 	.word	0xe000ed00

08000cec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b089      	sub	sp, #36	@ 0x24
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	60f8      	str	r0, [r7, #12]
 8000cf4:	60b9      	str	r1, [r7, #8]
 8000cf6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	f003 0307 	and.w	r3, r3, #7
 8000cfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d00:	69fb      	ldr	r3, [r7, #28]
 8000d02:	f1c3 0307 	rsb	r3, r3, #7
 8000d06:	2b04      	cmp	r3, #4
 8000d08:	bf28      	it	cs
 8000d0a:	2304      	movcs	r3, #4
 8000d0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d0e:	69fb      	ldr	r3, [r7, #28]
 8000d10:	3304      	adds	r3, #4
 8000d12:	2b06      	cmp	r3, #6
 8000d14:	d902      	bls.n	8000d1c <NVIC_EncodePriority+0x30>
 8000d16:	69fb      	ldr	r3, [r7, #28]
 8000d18:	3b03      	subs	r3, #3
 8000d1a:	e000      	b.n	8000d1e <NVIC_EncodePriority+0x32>
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d20:	f04f 32ff 	mov.w	r2, #4294967295
 8000d24:	69bb      	ldr	r3, [r7, #24]
 8000d26:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2a:	43da      	mvns	r2, r3
 8000d2c:	68bb      	ldr	r3, [r7, #8]
 8000d2e:	401a      	ands	r2, r3
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d34:	f04f 31ff 	mov.w	r1, #4294967295
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d3e:	43d9      	mvns	r1, r3
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d44:	4313      	orrs	r3, r2
         );
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3724      	adds	r7, #36	@ 0x24
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
	...

08000d54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	3b01      	subs	r3, #1
 8000d60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d64:	d301      	bcc.n	8000d6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d66:	2301      	movs	r3, #1
 8000d68:	e00f      	b.n	8000d8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d94 <SysTick_Config+0x40>)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	3b01      	subs	r3, #1
 8000d70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d72:	210f      	movs	r1, #15
 8000d74:	f04f 30ff 	mov.w	r0, #4294967295
 8000d78:	f7ff ff8e 	bl	8000c98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d7c:	4b05      	ldr	r3, [pc, #20]	@ (8000d94 <SysTick_Config+0x40>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d82:	4b04      	ldr	r3, [pc, #16]	@ (8000d94 <SysTick_Config+0x40>)
 8000d84:	2207      	movs	r2, #7
 8000d86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d88:	2300      	movs	r3, #0
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	3708      	adds	r7, #8
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	e000e010 	.word	0xe000e010

08000d98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000da0:	6878      	ldr	r0, [r7, #4]
 8000da2:	f7ff ff29 	bl	8000bf8 <__NVIC_SetPriorityGrouping>
}
 8000da6:	bf00      	nop
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}

08000dae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dae:	b580      	push	{r7, lr}
 8000db0:	b086      	sub	sp, #24
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	4603      	mov	r3, r0
 8000db6:	60b9      	str	r1, [r7, #8]
 8000db8:	607a      	str	r2, [r7, #4]
 8000dba:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000dbc:	f7ff ff40 	bl	8000c40 <__NVIC_GetPriorityGrouping>
 8000dc0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dc2:	687a      	ldr	r2, [r7, #4]
 8000dc4:	68b9      	ldr	r1, [r7, #8]
 8000dc6:	6978      	ldr	r0, [r7, #20]
 8000dc8:	f7ff ff90 	bl	8000cec <NVIC_EncodePriority>
 8000dcc:	4602      	mov	r2, r0
 8000dce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000dd2:	4611      	mov	r1, r2
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f7ff ff5f 	bl	8000c98 <__NVIC_SetPriority>
}
 8000dda:	bf00      	nop
 8000ddc:	3718      	adds	r7, #24
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b082      	sub	sp, #8
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	4603      	mov	r3, r0
 8000dea:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000df0:	4618      	mov	r0, r3
 8000df2:	f7ff ff33 	bl	8000c5c <__NVIC_EnableIRQ>
}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}

08000dfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dfe:	b580      	push	{r7, lr}
 8000e00:	b082      	sub	sp, #8
 8000e02:	af00      	add	r7, sp, #0
 8000e04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e06:	6878      	ldr	r0, [r7, #4]
 8000e08:	f7ff ffa4 	bl	8000d54 <SysTick_Config>
 8000e0c:	4603      	mov	r3, r0
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
	...

08000e18 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000e1c:	f3bf 8f5f 	dmb	sy
}
 8000e20:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000e22:	4b07      	ldr	r3, [pc, #28]	@ (8000e40 <HAL_MPU_Disable+0x28>)
 8000e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e26:	4a06      	ldr	r2, [pc, #24]	@ (8000e40 <HAL_MPU_Disable+0x28>)
 8000e28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e2c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000e2e:	4b05      	ldr	r3, [pc, #20]	@ (8000e44 <HAL_MPU_Disable+0x2c>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	605a      	str	r2, [r3, #4]
}
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	e000ed00 	.word	0xe000ed00
 8000e44:	e000ed90 	.word	0xe000ed90

08000e48 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b083      	sub	sp, #12
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000e50:	4a0b      	ldr	r2, [pc, #44]	@ (8000e80 <HAL_MPU_Enable+0x38>)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	f043 0301 	orr.w	r3, r3, #1
 8000e58:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000e5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000e84 <HAL_MPU_Enable+0x3c>)
 8000e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e5e:	4a09      	ldr	r2, [pc, #36]	@ (8000e84 <HAL_MPU_Enable+0x3c>)
 8000e60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e64:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000e66:	f3bf 8f4f 	dsb	sy
}
 8000e6a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e6c:	f3bf 8f6f 	isb	sy
}
 8000e70:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000e72:	bf00      	nop
 8000e74:	370c      	adds	r7, #12
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	e000ed90 	.word	0xe000ed90
 8000e84:	e000ed00 	.word	0xe000ed00

08000e88 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	785a      	ldrb	r2, [r3, #1]
 8000e94:	4b1b      	ldr	r3, [pc, #108]	@ (8000f04 <HAL_MPU_ConfigRegion+0x7c>)
 8000e96:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000e98:	4b1a      	ldr	r3, [pc, #104]	@ (8000f04 <HAL_MPU_ConfigRegion+0x7c>)
 8000e9a:	691b      	ldr	r3, [r3, #16]
 8000e9c:	4a19      	ldr	r2, [pc, #100]	@ (8000f04 <HAL_MPU_ConfigRegion+0x7c>)
 8000e9e:	f023 0301 	bic.w	r3, r3, #1
 8000ea2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000ea4:	4a17      	ldr	r2, [pc, #92]	@ (8000f04 <HAL_MPU_ConfigRegion+0x7c>)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	7b1b      	ldrb	r3, [r3, #12]
 8000eb0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	7adb      	ldrb	r3, [r3, #11]
 8000eb6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000eb8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	7a9b      	ldrb	r3, [r3, #10]
 8000ebe:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000ec0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	7b5b      	ldrb	r3, [r3, #13]
 8000ec6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000ec8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	7b9b      	ldrb	r3, [r3, #14]
 8000ece:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000ed0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	7bdb      	ldrb	r3, [r3, #15]
 8000ed6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000ed8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	7a5b      	ldrb	r3, [r3, #9]
 8000ede:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000ee0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	7a1b      	ldrb	r3, [r3, #8]
 8000ee6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000ee8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000eea:	687a      	ldr	r2, [r7, #4]
 8000eec:	7812      	ldrb	r2, [r2, #0]
 8000eee:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000ef0:	4a04      	ldr	r2, [pc, #16]	@ (8000f04 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000ef2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000ef4:	6113      	str	r3, [r2, #16]
}
 8000ef6:	bf00      	nop
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	e000ed90 	.word	0xe000ed90

08000f08 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b098      	sub	sp, #96	@ 0x60
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8000f10:	4a84      	ldr	r2, [pc, #528]	@ (8001124 <HAL_FDCAN_Init+0x21c>)
 8000f12:	f107 030c 	add.w	r3, r7, #12
 8000f16:	4611      	mov	r1, r2
 8000f18:	224c      	movs	r2, #76	@ 0x4c
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f003 feea 	bl	8004cf4 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d101      	bne.n	8000f2a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8000f26:	2301      	movs	r3, #1
 8000f28:	e1c6      	b.n	80012b8 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	4a7e      	ldr	r2, [pc, #504]	@ (8001128 <HAL_FDCAN_Init+0x220>)
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d106      	bne.n	8000f42 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d106      	bne.n	8000f5c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2200      	movs	r2, #0
 8000f52:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f7ff fbd6 	bl	8000708 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	699a      	ldr	r2, [r3, #24]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f022 0210 	bic.w	r2, r2, #16
 8000f6a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f6c:	f7ff fe08 	bl	8000b80 <HAL_GetTick>
 8000f70:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000f72:	e014      	b.n	8000f9e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000f74:	f7ff fe04 	bl	8000b80 <HAL_GetTick>
 8000f78:	4602      	mov	r2, r0
 8000f7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	2b0a      	cmp	r3, #10
 8000f80:	d90d      	bls.n	8000f9e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000f88:	f043 0201 	orr.w	r2, r3, #1
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2203      	movs	r2, #3
 8000f96:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e18c      	b.n	80012b8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	f003 0308 	and.w	r3, r3, #8
 8000fa8:	2b08      	cmp	r3, #8
 8000faa:	d0e3      	beq.n	8000f74 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	699a      	ldr	r2, [r3, #24]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f042 0201 	orr.w	r2, r2, #1
 8000fba:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fbc:	f7ff fde0 	bl	8000b80 <HAL_GetTick>
 8000fc0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000fc2:	e014      	b.n	8000fee <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000fc4:	f7ff fddc 	bl	8000b80 <HAL_GetTick>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	2b0a      	cmp	r3, #10
 8000fd0:	d90d      	bls.n	8000fee <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000fd8:	f043 0201 	orr.w	r2, r3, #1
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2203      	movs	r2, #3
 8000fe6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	e164      	b.n	80012b8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	699b      	ldr	r3, [r3, #24]
 8000ff4:	f003 0301 	and.w	r3, r3, #1
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d0e3      	beq.n	8000fc4 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	699a      	ldr	r2, [r3, #24]
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f042 0202 	orr.w	r2, r2, #2
 800100a:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	7c1b      	ldrb	r3, [r3, #16]
 8001010:	2b01      	cmp	r3, #1
 8001012:	d108      	bne.n	8001026 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	699a      	ldr	r2, [r3, #24]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001022:	619a      	str	r2, [r3, #24]
 8001024:	e007      	b.n	8001036 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	699a      	ldr	r2, [r3, #24]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001034:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	7c5b      	ldrb	r3, [r3, #17]
 800103a:	2b01      	cmp	r3, #1
 800103c:	d108      	bne.n	8001050 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	699a      	ldr	r2, [r3, #24]
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800104c:	619a      	str	r2, [r3, #24]
 800104e:	e007      	b.n	8001060 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	699a      	ldr	r2, [r3, #24]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800105e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	7c9b      	ldrb	r3, [r3, #18]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d108      	bne.n	800107a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	699a      	ldr	r2, [r3, #24]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001076:	619a      	str	r2, [r3, #24]
 8001078:	e007      	b.n	800108a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	699a      	ldr	r2, [r3, #24]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001088:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	699b      	ldr	r3, [r3, #24]
 8001090:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	689a      	ldr	r2, [r3, #8]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	430a      	orrs	r2, r1
 800109e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	699a      	ldr	r2, [r3, #24]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80010ae:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	691a      	ldr	r2, [r3, #16]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f022 0210 	bic.w	r2, r2, #16
 80010be:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	68db      	ldr	r3, [r3, #12]
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d108      	bne.n	80010da <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	699a      	ldr	r2, [r3, #24]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f042 0204 	orr.w	r2, r2, #4
 80010d6:	619a      	str	r2, [r3, #24]
 80010d8:	e030      	b.n	800113c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	68db      	ldr	r3, [r3, #12]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d02c      	beq.n	800113c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	68db      	ldr	r3, [r3, #12]
 80010e6:	2b02      	cmp	r3, #2
 80010e8:	d020      	beq.n	800112c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	699a      	ldr	r2, [r3, #24]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80010f8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	691a      	ldr	r2, [r3, #16]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f042 0210 	orr.w	r2, r2, #16
 8001108:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	68db      	ldr	r3, [r3, #12]
 800110e:	2b03      	cmp	r3, #3
 8001110:	d114      	bne.n	800113c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	699a      	ldr	r2, [r3, #24]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f042 0220 	orr.w	r2, r2, #32
 8001120:	619a      	str	r2, [r3, #24]
 8001122:	e00b      	b.n	800113c <HAL_FDCAN_Init+0x234>
 8001124:	08004d28 	.word	0x08004d28
 8001128:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	699a      	ldr	r2, [r3, #24]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f042 0220 	orr.w	r2, r2, #32
 800113a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	699b      	ldr	r3, [r3, #24]
 8001140:	3b01      	subs	r3, #1
 8001142:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	69db      	ldr	r3, [r3, #28]
 8001148:	3b01      	subs	r3, #1
 800114a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800114c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6a1b      	ldr	r3, [r3, #32]
 8001152:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001154:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	695b      	ldr	r3, [r3, #20]
 800115c:	3b01      	subs	r3, #1
 800115e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001164:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001166:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001170:	d115      	bne.n	800119e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001176:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800117c:	3b01      	subs	r3, #1
 800117e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001180:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	3b01      	subs	r3, #1
 8001188:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800118a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001192:	3b01      	subs	r3, #1
 8001194:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800119a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800119c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d00a      	beq.n	80011bc <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	430a      	orrs	r2, r1
 80011b8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011c4:	4413      	add	r3, r2
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d011      	beq.n	80011ee <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80011d2:	f023 0107 	bic.w	r1, r3, #7
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	3360      	adds	r3, #96	@ 0x60
 80011de:	443b      	add	r3, r7
 80011e0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	430a      	orrs	r2, r1
 80011ea:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d011      	beq.n	800121a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80011fe:	f023 0107 	bic.w	r1, r3, #7
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	3360      	adds	r3, #96	@ 0x60
 800120a:	443b      	add	r3, r7
 800120c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	430a      	orrs	r2, r1
 8001216:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800121e:	2b00      	cmp	r3, #0
 8001220:	d012      	beq.n	8001248 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800122a:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	3360      	adds	r3, #96	@ 0x60
 8001236:	443b      	add	r3, r7
 8001238:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800123c:	011a      	lsls	r2, r3, #4
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	430a      	orrs	r2, r1
 8001244:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800124c:	2b00      	cmp	r3, #0
 800124e:	d012      	beq.n	8001276 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001258:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	3360      	adds	r3, #96	@ 0x60
 8001264:	443b      	add	r3, r7
 8001266:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800126a:	021a      	lsls	r2, r3, #8
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	430a      	orrs	r2, r1
 8001272:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a11      	ldr	r2, [pc, #68]	@ (80012c0 <HAL_FDCAN_Init+0x3b8>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d107      	bne.n	8001290 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	689a      	ldr	r2, [r3, #8]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	f022 0203 	bic.w	r2, r2, #3
 800128e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2200      	movs	r2, #0
 8001294:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2200      	movs	r2, #0
 800129c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2201      	movs	r2, #1
 80012a4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f000 fdf7 	bl	8001e9c <FDCAN_CalcultateRamBlockAddresses>
 80012ae:	4603      	mov	r3, r0
 80012b0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80012b4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3760      	adds	r7, #96	@ 0x60
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	4000a000 	.word	0x4000a000

080012c4 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b087      	sub	sp, #28
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80012d4:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80012d6:	7bfb      	ldrb	r3, [r7, #15]
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d002      	beq.n	80012e2 <HAL_FDCAN_ConfigFilter+0x1e>
 80012dc:	7bfb      	ldrb	r3, [r7, #15]
 80012de:	2b02      	cmp	r3, #2
 80012e0:	d157      	bne.n	8001392 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d12b      	bne.n	8001342 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	68db      	ldr	r3, [r3, #12]
 80012ee:	2b07      	cmp	r3, #7
 80012f0:	d10d      	bne.n	800130e <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	691b      	ldr	r3, [r3, #16]
 80012f6:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	69db      	ldr	r3, [r3, #28]
 80012fc:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80012fe:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8001304:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8001306:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 800130a:	617b      	str	r3, [r7, #20]
 800130c:	e00e      	b.n	800132c <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800131a:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	691b      	ldr	r3, [r3, #16]
 8001320:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8001322:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8001328:	4313      	orrs	r3, r2
 800132a:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	4413      	add	r3, r2
 8001338:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	697a      	ldr	r2, [r7, #20]
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	e025      	b.n	800138e <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	68db      	ldr	r3, [r3, #12]
 8001346:	075a      	lsls	r2, r3, #29
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	691b      	ldr	r3, [r3, #16]
 800134c:	4313      	orrs	r3, r2
 800134e:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	68db      	ldr	r3, [r3, #12]
 8001354:	2b07      	cmp	r3, #7
 8001356:	d103      	bne.n	8001360 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	699b      	ldr	r3, [r3, #24]
 800135c:	613b      	str	r3, [r7, #16]
 800135e:	e006      	b.n	800136e <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	689b      	ldr	r3, [r3, #8]
 8001364:	079a      	lsls	r2, r3, #30
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	695b      	ldr	r3, [r3, #20]
 800136a:	4313      	orrs	r3, r2
 800136c:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	00db      	lsls	r3, r3, #3
 8001378:	4413      	add	r3, r2
 800137a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	697a      	ldr	r2, [r7, #20]
 8001380:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	3304      	adds	r3, #4
 8001386:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	693a      	ldr	r2, [r7, #16]
 800138c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800138e:	2300      	movs	r3, #0
 8001390:	e008      	b.n	80013a4 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001398:	f043 0202 	orr.w	r2, r3, #2
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
  }
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	371c      	adds	r7, #28
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr

080013b0 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d111      	bne.n	80013e8 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2202      	movs	r2, #2
 80013c8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	699a      	ldr	r2, [r3, #24]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f022 0201 	bic.w	r2, r2, #1
 80013da:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2200      	movs	r2, #0
 80013e0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 80013e4:	2300      	movs	r3, #0
 80013e6:	e008      	b.n	80013fa <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80013ee:	f043 0204 	orr.w	r2, r3, #4
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
  }
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr

08001406 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8001406:	b580      	push	{r7, lr}
 8001408:	b086      	sub	sp, #24
 800140a:	af00      	add	r7, sp, #0
 800140c:	60f8      	str	r0, [r7, #12]
 800140e:	60b9      	str	r1, [r7, #8]
 8001410:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001418:	b2db      	uxtb	r3, r3
 800141a:	2b02      	cmp	r3, #2
 800141c:	d141      	bne.n	80014a2 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001426:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 800142a:	2b00      	cmp	r3, #0
 800142c:	d109      	bne.n	8001442 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001434:	f043 0220 	orr.w	r2, r3, #32
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e038      	b.n	80014b4 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800144a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d009      	beq.n	8001466 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001458:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e026      	b.n	80014b4 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800146e:	0c1b      	lsrs	r3, r3, #16
 8001470:	f003 031f 	and.w	r3, r3, #31
 8001474:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	68b9      	ldr	r1, [r7, #8]
 800147c:	68f8      	ldr	r0, [r7, #12]
 800147e:	f000 fe93 	bl	80021a8 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2101      	movs	r1, #1
 8001488:	697a      	ldr	r2, [r7, #20]
 800148a:	fa01 f202 	lsl.w	r2, r1, r2
 800148e:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8001492:	2201      	movs	r2, #1
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	409a      	lsls	r2, r3
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 800149e:	2300      	movs	r3, #0
 80014a0:	e008      	b.n	80014b4 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80014a8:	f043 0208 	orr.w	r2, r3, #8
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
  }
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3718      	adds	r7, #24
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80014bc:	b480      	push	{r7}
 80014be:	b08b      	sub	sp, #44	@ 0x2c
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
 80014c8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80014ca:	2300      	movs	r3, #0
 80014cc:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80014d4:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80014d6:	7efb      	ldrb	r3, [r7, #27]
 80014d8:	2b02      	cmp	r3, #2
 80014da:	f040 8149 	bne.w	8001770 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	2b40      	cmp	r3, #64	@ 0x40
 80014e2:	d14c      	bne.n	800157e <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80014ec:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d109      	bne.n	8001508 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80014fa:	f043 0220 	orr.w	r2, r3, #32
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	e13c      	b.n	8001782 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001510:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001514:	2b00      	cmp	r3, #0
 8001516:	d109      	bne.n	800152c <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800151e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001528:	2301      	movs	r3, #1
 800152a:	e12a      	b.n	8001782 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001534:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001538:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800153c:	d10a      	bne.n	8001554 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001546:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800154a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800154e:	d101      	bne.n	8001554 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001550:	2301      	movs	r3, #1
 8001552:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800155c:	0a1b      	lsrs	r3, r3, #8
 800155e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001562:	69fa      	ldr	r2, [r7, #28]
 8001564:	4413      	add	r3, r2
 8001566:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001570:	69f9      	ldr	r1, [r7, #28]
 8001572:	fb01 f303 	mul.w	r3, r1, r3
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	4413      	add	r3, r2
 800157a:	627b      	str	r3, [r7, #36]	@ 0x24
 800157c:	e068      	b.n	8001650 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	2b41      	cmp	r3, #65	@ 0x41
 8001582:	d14c      	bne.n	800161e <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800158c:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001590:	2b00      	cmp	r3, #0
 8001592:	d109      	bne.n	80015a8 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800159a:	f043 0220 	orr.w	r2, r3, #32
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80015a4:	2301      	movs	r3, #1
 80015a6:	e0ec      	b.n	8001782 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80015b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d109      	bne.n	80015cc <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80015be:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80015c8:	2301      	movs	r3, #1
 80015ca:	e0da      	b.n	8001782 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80015d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80015d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015dc:	d10a      	bne.n	80015f4 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80015e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80015ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80015ee:	d101      	bne.n	80015f4 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80015f0:	2301      	movs	r3, #1
 80015f2:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80015fc:	0a1b      	lsrs	r3, r3, #8
 80015fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001602:	69fa      	ldr	r2, [r7, #28]
 8001604:	4413      	add	r3, r2
 8001606:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001610:	69f9      	ldr	r1, [r7, #28]
 8001612:	fb01 f303 	mul.w	r3, r1, r3
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	4413      	add	r3, r2
 800161a:	627b      	str	r3, [r7, #36]	@ 0x24
 800161c:	e018      	b.n	8001650 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001622:	68ba      	ldr	r2, [r7, #8]
 8001624:	429a      	cmp	r2, r3
 8001626:	d309      	bcc.n	800163c <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800162e:	f043 0220 	orr.w	r2, r3, #32
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e0a2      	b.n	8001782 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001644:	68b9      	ldr	r1, [r7, #8]
 8001646:	fb01 f303 	mul.w	r3, r1, r3
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	4413      	add	r3, r2
 800164e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8001650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d107      	bne.n	8001674 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8001664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	0c9b      	lsrs	r3, r3, #18
 800166a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	e005      	b.n	8001680 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8001674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8001680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800168c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8001698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169a:	3304      	adds	r3, #4
 800169c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800169e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	b29a      	uxth	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80016a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	0c1b      	lsrs	r3, r3, #16
 80016ae:	f003 020f 	and.w	r2, r3, #15
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80016b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80016c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80016ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	0e1b      	lsrs	r3, r3, #24
 80016d4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80016dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	0fda      	lsrs	r2, r3, #31
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80016e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e8:	3304      	adds	r3, #4
 80016ea:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80016ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ee:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80016f0:	2300      	movs	r3, #0
 80016f2:	623b      	str	r3, [r7, #32]
 80016f4:	e00a      	b.n	800170c <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80016f6:	697a      	ldr	r2, [r7, #20]
 80016f8:	6a3b      	ldr	r3, [r7, #32]
 80016fa:	441a      	add	r2, r3
 80016fc:	6839      	ldr	r1, [r7, #0]
 80016fe:	6a3b      	ldr	r3, [r7, #32]
 8001700:	440b      	add	r3, r1
 8001702:	7812      	ldrb	r2, [r2, #0]
 8001704:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001706:	6a3b      	ldr	r3, [r7, #32]
 8001708:	3301      	adds	r3, #1
 800170a:	623b      	str	r3, [r7, #32]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	4a1f      	ldr	r2, [pc, #124]	@ (8001790 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8001712:	5cd3      	ldrb	r3, [r2, r3]
 8001714:	461a      	mov	r2, r3
 8001716:	6a3b      	ldr	r3, [r7, #32]
 8001718:	4293      	cmp	r3, r2
 800171a:	d3ec      	bcc.n	80016f6 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	2b40      	cmp	r3, #64	@ 0x40
 8001720:	d105      	bne.n	800172e <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	69fa      	ldr	r2, [r7, #28]
 8001728:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 800172c:	e01e      	b.n	800176c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	2b41      	cmp	r3, #65	@ 0x41
 8001732:	d105      	bne.n	8001740 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	69fa      	ldr	r2, [r7, #28]
 800173a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 800173e:	e015      	b.n	800176c <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	2b1f      	cmp	r3, #31
 8001744:	d808      	bhi.n	8001758 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2101      	movs	r1, #1
 800174c:	68ba      	ldr	r2, [r7, #8]
 800174e:	fa01 f202 	lsl.w	r2, r1, r2
 8001752:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8001756:	e009      	b.n	800176c <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	f003 021f 	and.w	r2, r3, #31
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2101      	movs	r1, #1
 8001764:	fa01 f202 	lsl.w	r2, r1, r2
 8001768:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 800176c:	2300      	movs	r3, #0
 800176e:	e008      	b.n	8001782 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001776:	f043 0208 	orr.w	r2, r3, #8
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001780:	2301      	movs	r3, #1
  }
}
 8001782:	4618      	mov	r0, r3
 8001784:	372c      	adds	r7, #44	@ 0x2c
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	08004d84 	.word	0x08004d84

08001794 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001794:	b480      	push	{r7}
 8001796:	b087      	sub	sp, #28
 8001798:	af00      	add	r7, sp, #0
 800179a:	60f8      	str	r0, [r7, #12]
 800179c:	60b9      	str	r1, [r7, #8]
 800179e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80017a6:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80017a8:	7dfb      	ldrb	r3, [r7, #23]
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d002      	beq.n	80017b4 <HAL_FDCAN_ActivateNotification+0x20>
 80017ae:	7dfb      	ldrb	r3, [r7, #23]
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d155      	bne.n	8001860 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	4013      	ands	r3, r2
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d108      	bne.n	80017d4 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f042 0201 	orr.w	r2, r2, #1
 80017d0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80017d2:	e014      	b.n	80017fe <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	4013      	ands	r3, r2
 80017de:	68ba      	ldr	r2, [r7, #8]
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d108      	bne.n	80017f6 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f042 0202 	orr.w	r2, r2, #2
 80017f2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80017f4:	e003      	b.n	80017fe <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	2203      	movs	r2, #3
 80017fc:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001804:	2b00      	cmp	r3, #0
 8001806:	d009      	beq.n	800181c <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	430a      	orrs	r2, r1
 8001818:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001822:	2b00      	cmp	r3, #0
 8001824:	d009      	beq.n	800183a <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	430a      	orrs	r2, r1
 8001836:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001840:	68ba      	ldr	r2, [r7, #8]
 8001842:	4b0f      	ldr	r3, [pc, #60]	@ (8001880 <HAL_FDCAN_ActivateNotification+0xec>)
 8001844:	4013      	ands	r3, r2
 8001846:	68fa      	ldr	r2, [r7, #12]
 8001848:	6812      	ldr	r2, [r2, #0]
 800184a:	430b      	orrs	r3, r1
 800184c:	6553      	str	r3, [r2, #84]	@ 0x54
 800184e:	4b0d      	ldr	r3, [pc, #52]	@ (8001884 <HAL_FDCAN_ActivateNotification+0xf0>)
 8001850:	695a      	ldr	r2, [r3, #20]
 8001852:	68bb      	ldr	r3, [r7, #8]
 8001854:	0f9b      	lsrs	r3, r3, #30
 8001856:	490b      	ldr	r1, [pc, #44]	@ (8001884 <HAL_FDCAN_ActivateNotification+0xf0>)
 8001858:	4313      	orrs	r3, r2
 800185a:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 800185c:	2300      	movs	r3, #0
 800185e:	e008      	b.n	8001872 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001866:	f043 0202 	orr.w	r2, r3, #2
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
  }
}
 8001872:	4618      	mov	r0, r3
 8001874:	371c      	adds	r7, #28
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	3fcfffff 	.word	0x3fcfffff
 8001884:	4000a800 	.word	0x4000a800

08001888 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b096      	sub	sp, #88	@ 0x58
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8001890:	4b9a      	ldr	r3, [pc, #616]	@ (8001afc <HAL_FDCAN_IRQHandler+0x274>)
 8001892:	691b      	ldr	r3, [r3, #16]
 8001894:	079b      	lsls	r3, r3, #30
 8001896:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8001898:	4b98      	ldr	r3, [pc, #608]	@ (8001afc <HAL_FDCAN_IRQHandler+0x274>)
 800189a:	695b      	ldr	r3, [r3, #20]
 800189c:	079b      	lsls	r3, r3, #30
 800189e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80018a0:	4013      	ands	r3, r2
 80018a2:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018aa:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80018ae:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018b6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80018b8:	4013      	ands	r3, r2
 80018ba:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018c2:	f003 030f 	and.w	r3, r3, #15
 80018c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018ce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80018d0:	4013      	ands	r3, r2
 80018d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018da:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80018de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80018e8:	4013      	ands	r3, r2
 80018ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018f2:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 80018f6:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001900:	4013      	ands	r3, r2
 8001902:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800190a:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 800190e:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001916:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001918:	4013      	ands	r3, r2
 800191a:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001922:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800192a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800192c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800192e:	0a1b      	lsrs	r3, r3, #8
 8001930:	f003 0301 	and.w	r3, r3, #1
 8001934:	2b00      	cmp	r3, #0
 8001936:	d010      	beq.n	800195a <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8001938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800193a:	0a1b      	lsrs	r3, r3, #8
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	2b00      	cmp	r3, #0
 8001942:	d00a      	beq.n	800195a <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800194c:	651a      	str	r2, [r3, #80]	@ 0x50
 800194e:	4b6b      	ldr	r3, [pc, #428]	@ (8001afc <HAL_FDCAN_IRQHandler+0x274>)
 8001950:	2200      	movs	r2, #0
 8001952:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f000 fa54 	bl	8001e02 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800195a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800195c:	0a9b      	lsrs	r3, r3, #10
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	2b00      	cmp	r3, #0
 8001964:	d01d      	beq.n	80019a2 <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8001966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001968:	0a9b      	lsrs	r3, r3, #10
 800196a:	f003 0301 	and.w	r3, r3, #1
 800196e:	2b00      	cmp	r3, #0
 8001970:	d017      	beq.n	80019a2 <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800197a:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001984:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001986:	4013      	ands	r3, r2
 8001988:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001992:	651a      	str	r2, [r3, #80]	@ 0x50
 8001994:	4b59      	ldr	r3, [pc, #356]	@ (8001afc <HAL_FDCAN_IRQHandler+0x274>)
 8001996:	2200      	movs	r2, #0
 8001998:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800199a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f000 fa07 	bl	8001db0 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 80019a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d00d      	beq.n	80019c4 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80019ae:	4b54      	ldr	r3, [pc, #336]	@ (8001b00 <HAL_FDCAN_IRQHandler+0x278>)
 80019b0:	400b      	ands	r3, r1
 80019b2:	6513      	str	r3, [r2, #80]	@ 0x50
 80019b4:	4a51      	ldr	r2, [pc, #324]	@ (8001afc <HAL_FDCAN_IRQHandler+0x274>)
 80019b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80019b8:	0f9b      	lsrs	r3, r3, #30
 80019ba:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 80019bc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f000 f9c0 	bl	8001d44 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80019c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d00d      	beq.n	80019e6 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80019d0:	4b4b      	ldr	r3, [pc, #300]	@ (8001b00 <HAL_FDCAN_IRQHandler+0x278>)
 80019d2:	400b      	ands	r3, r1
 80019d4:	6513      	str	r3, [r2, #80]	@ 0x50
 80019d6:	4a49      	ldr	r2, [pc, #292]	@ (8001afc <HAL_FDCAN_IRQHandler+0x274>)
 80019d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80019da:	0f9b      	lsrs	r3, r3, #30
 80019dc:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80019de:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	f000 f9ba 	bl	8001d5a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80019e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d00d      	beq.n	8001a08 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80019f2:	4b43      	ldr	r3, [pc, #268]	@ (8001b00 <HAL_FDCAN_IRQHandler+0x278>)
 80019f4:	400b      	ands	r3, r1
 80019f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80019f8:	4a40      	ldr	r2, [pc, #256]	@ (8001afc <HAL_FDCAN_IRQHandler+0x274>)
 80019fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80019fc:	0f9b      	lsrs	r3, r3, #30
 80019fe:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8001a00:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f7fe fc92 	bl	800032c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001a08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d00d      	beq.n	8001a2a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8001a14:	4b3a      	ldr	r3, [pc, #232]	@ (8001b00 <HAL_FDCAN_IRQHandler+0x278>)
 8001a16:	400b      	ands	r3, r1
 8001a18:	6513      	str	r3, [r2, #80]	@ 0x50
 8001a1a:	4a38      	ldr	r2, [pc, #224]	@ (8001afc <HAL_FDCAN_IRQHandler+0x274>)
 8001a1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001a1e:	0f9b      	lsrs	r3, r3, #30
 8001a20:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001a22:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	f000 f9a3 	bl	8001d70 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8001a2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a2c:	0adb      	lsrs	r3, r3, #11
 8001a2e:	f003 0301 	and.w	r3, r3, #1
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d010      	beq.n	8001a58 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8001a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a38:	0adb      	lsrs	r3, r3, #11
 8001a3a:	f003 0301 	and.w	r3, r3, #1
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d00a      	beq.n	8001a58 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001a4a:	651a      	str	r2, [r3, #80]	@ 0x50
 8001a4c:	4b2b      	ldr	r3, [pc, #172]	@ (8001afc <HAL_FDCAN_IRQHandler+0x274>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f000 f997 	bl	8001d86 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8001a58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001a5a:	0a5b      	lsrs	r3, r3, #9
 8001a5c:	f003 0301 	and.w	r3, r3, #1
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d01d      	beq.n	8001aa0 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8001a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a66:	0a5b      	lsrs	r3, r3, #9
 8001a68:	f003 0301 	and.w	r3, r3, #1
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d017      	beq.n	8001aa0 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001a78:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001a84:	4013      	ands	r3, r2
 8001a86:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a90:	651a      	str	r2, [r3, #80]	@ 0x50
 8001a92:	4b1a      	ldr	r3, [pc, #104]	@ (8001afc <HAL_FDCAN_IRQHandler+0x274>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8001a98:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f000 f97d 	bl	8001d9a <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8001aa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001aa2:	0cdb      	lsrs	r3, r3, #19
 8001aa4:	f003 0301 	and.w	r3, r3, #1
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d010      	beq.n	8001ace <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8001aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001aae:	0cdb      	lsrs	r3, r3, #19
 8001ab0:	f003 0301 	and.w	r3, r3, #1
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d00a      	beq.n	8001ace <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001ac0:	651a      	str	r2, [r3, #80]	@ 0x50
 8001ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8001afc <HAL_FDCAN_IRQHandler+0x274>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f000 f97c 	bl	8001dc6 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8001ace:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ad0:	0c1b      	lsrs	r3, r3, #16
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d016      	beq.n	8001b08 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8001ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001adc:	0c1b      	lsrs	r3, r3, #16
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d010      	beq.n	8001b08 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001aee:	651a      	str	r2, [r3, #80]	@ 0x50
 8001af0:	4b02      	ldr	r3, [pc, #8]	@ (8001afc <HAL_FDCAN_IRQHandler+0x274>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	e004      	b.n	8001b04 <HAL_FDCAN_IRQHandler+0x27c>
 8001afa:	bf00      	nop
 8001afc:	4000a800 	.word	0x4000a800
 8001b00:	3fcfffff 	.word	0x3fcfffff
 8001b04:	f000 f969 	bl	8001dda <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8001b08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b0a:	0c9b      	lsrs	r3, r3, #18
 8001b0c:	f003 0301 	and.w	r3, r3, #1
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d010      	beq.n	8001b36 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8001b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b16:	0c9b      	lsrs	r3, r3, #18
 8001b18:	f003 0301 	and.w	r3, r3, #1
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d00a      	beq.n	8001b36 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001b28:	651a      	str	r2, [r3, #80]	@ 0x50
 8001b2a:	4b83      	ldr	r3, [pc, #524]	@ (8001d38 <HAL_FDCAN_IRQHandler+0x4b0>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8001b30:	6878      	ldr	r0, [r7, #4]
 8001b32:	f000 f95c 	bl	8001dee <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8001b36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001b38:	0c5b      	lsrs	r3, r3, #17
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d015      	beq.n	8001b6e <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8001b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b44:	0c5b      	lsrs	r3, r3, #17
 8001b46:	f003 0301 	and.w	r3, r3, #1
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d00f      	beq.n	8001b6e <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b56:	651a      	str	r2, [r3, #80]	@ 0x50
 8001b58:	4b77      	ldr	r3, [pc, #476]	@ (8001d38 <HAL_FDCAN_IRQHandler+0x4b0>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001b64:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001b6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d00d      	beq.n	8001b90 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001b7a:	4b70      	ldr	r3, [pc, #448]	@ (8001d3c <HAL_FDCAN_IRQHandler+0x4b4>)
 8001b7c:	400b      	ands	r3, r1
 8001b7e:	6513      	str	r3, [r2, #80]	@ 0x50
 8001b80:	4a6d      	ldr	r2, [pc, #436]	@ (8001d38 <HAL_FDCAN_IRQHandler+0x4b0>)
 8001b82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b84:	0f9b      	lsrs	r3, r3, #30
 8001b86:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8001b88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f000 f94d 	bl	8001e2a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001b90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d011      	beq.n	8001bba <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8001b9c:	4b67      	ldr	r3, [pc, #412]	@ (8001d3c <HAL_FDCAN_IRQHandler+0x4b4>)
 8001b9e:	400b      	ands	r3, r1
 8001ba0:	6513      	str	r3, [r2, #80]	@ 0x50
 8001ba2:	4a65      	ldr	r2, [pc, #404]	@ (8001d38 <HAL_FDCAN_IRQHandler+0x4b0>)
 8001ba4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ba6:	0f9b      	lsrs	r3, r3, #30
 8001ba8:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8001bb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bb2:	431a      	orrs	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4a60      	ldr	r2, [pc, #384]	@ (8001d40 <HAL_FDCAN_IRQHandler+0x4b8>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	f040 80ac 	bne.w	8001d1e <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f003 0303 	and.w	r3, r3, #3
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	f000 80a4 	beq.w	8001d1e <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	6a1b      	ldr	r3, [r3, #32]
 8001bdc:	f003 030f 	and.w	r3, r3, #15
 8001be0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001be8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001bea:	4013      	ands	r3, r2
 8001bec:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	6a1b      	ldr	r3, [r3, #32]
 8001bf4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001bf8:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c02:	4013      	ands	r3, r2
 8001c04:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	6a1b      	ldr	r3, [r3, #32]
 8001c0c:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001c10:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	6a1b      	ldr	r3, [r3, #32]
 8001c24:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8001c28:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	685b      	ldr	r3, [r3, #4]
 8001c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c30:	6a3a      	ldr	r2, [r7, #32]
 8001c32:	4013      	ands	r3, r2
 8001c34:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	6a1b      	ldr	r3, [r3, #32]
 8001c3c:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8001c40:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c48:	69fa      	ldr	r2, [r7, #28]
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c54:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	6a1b      	ldr	r3, [r3, #32]
 8001c5c:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8001c5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d007      	beq.n	8001c74 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c6a:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8001c6c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f000 f8e6 	bl	8001e40 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8001c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d007      	beq.n	8001c8a <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c80:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8001c82:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f000 f8e6 	bl	8001e56 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8001c8a:	69bb      	ldr	r3, [r7, #24]
 8001c8c:	099b      	lsrs	r3, r3, #6
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d01a      	beq.n	8001ccc <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	099b      	lsrs	r3, r3, #6
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d014      	beq.n	8001ccc <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ca8:	0c1b      	lsrs	r3, r3, #16
 8001caa:	b29b      	uxth	r3, r3
 8001cac:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cb4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001cb8:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	2240      	movs	r2, #64	@ 0x40
 8001cc0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8001cc2:	68fa      	ldr	r2, [r7, #12]
 8001cc4:	6939      	ldr	r1, [r7, #16]
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f000 f8d0 	bl	8001e6c <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d007      	beq.n	8001ce2 <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cd8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8001cda:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	f000 f8d1 	bl	8001e84 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8001ce2:	6a3b      	ldr	r3, [r7, #32]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d00b      	beq.n	8001d00 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	6a3a      	ldr	r2, [r7, #32]
 8001cee:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8001cf6:	6a3b      	ldr	r3, [r7, #32]
 8001cf8:	431a      	orrs	r2, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d00b      	beq.n	8001d1e <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	69fa      	ldr	r2, [r7, #28]
 8001d0c:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	431a      	orrs	r2, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d002      	beq.n	8001d2e <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f000 f874 	bl	8001e16 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8001d2e:	bf00      	nop
 8001d30:	3758      	adds	r7, #88	@ 0x58
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	4000a800 	.word	0x4000a800
 8001d3c:	3fcfffff 	.word	0x3fcfffff
 8001d40:	4000a000 	.word	0x4000a000

08001d44 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8001d4e:	bf00      	nop
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr

08001d5a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	b083      	sub	sp, #12
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
 8001d62:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8001d64:	bf00      	nop
 8001d66:	370c      	adds	r7, #12
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8001d7a:	bf00      	nop
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr

08001d86 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001d86:	b480      	push	{r7}
 8001d88:	b083      	sub	sp, #12
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8001d8e:	bf00      	nop
 8001d90:	370c      	adds	r7, #12
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr

08001d9a <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001d9a:	b480      	push	{r7}
 8001d9c:	b083      	sub	sp, #12
 8001d9e:	af00      	add	r7, sp, #0
 8001da0:	6078      	str	r0, [r7, #4]
 8001da2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8001da4:	bf00      	nop
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8001dba:	bf00      	nop
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr

08001dc6 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	b083      	sub	sp, #12
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8001dce:	bf00      	nop
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr

08001dda <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001dda:	b480      	push	{r7}
 8001ddc:	b083      	sub	sp, #12
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8001de2:	bf00      	nop
 8001de4:	370c      	adds	r7, #12
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr

08001dee <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001dee:	b480      	push	{r7}
 8001df0:	b083      	sub	sp, #12
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8001df6:	bf00      	nop
 8001df8:	370c      	adds	r7, #12
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr

08001e02 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e02:	b480      	push	{r7}
 8001e04:	b083      	sub	sp, #12
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8001e0a:	bf00      	nop
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr

08001e16 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001e16:	b480      	push	{r7}
 8001e18:	b083      	sub	sp, #12
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8001e1e:	bf00      	nop
 8001e20:	370c      	adds	r7, #12
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr

08001e2a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b083      	sub	sp, #12
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
 8001e32:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8001e4a:	bf00      	nop
 8001e4c:	370c      	adds	r7, #12
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr

08001e56 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8001e56:	b480      	push	{r7}
 8001e58:	b083      	sub	sp, #12
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6078      	str	r0, [r7, #4]
 8001e5e:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8001e60:	bf00      	nop
 8001e62:	370c      	adds	r7, #12
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr

08001e6c <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	60f8      	str	r0, [r7, #12]
 8001e74:	60b9      	str	r1, [r7, #8]
 8001e76:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8001e78:	bf00      	nop
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8001e8e:	bf00      	nop
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
	...

08001e9c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ea8:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001eb2:	4ba7      	ldr	r3, [pc, #668]	@ (8002150 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	68ba      	ldr	r2, [r7, #8]
 8001eb8:	0091      	lsls	r1, r2, #2
 8001eba:	687a      	ldr	r2, [r7, #4]
 8001ebc:	6812      	ldr	r2, [r2, #0]
 8001ebe:	430b      	orrs	r3, r1
 8001ec0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001ecc:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ed4:	041a      	lsls	r2, r3, #16
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	430a      	orrs	r2, r1
 8001edc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ee4:	68ba      	ldr	r2, [r7, #8]
 8001ee6:	4413      	add	r3, r2
 8001ee8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001ef2:	4b97      	ldr	r3, [pc, #604]	@ (8002150 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	68ba      	ldr	r2, [r7, #8]
 8001ef8:	0091      	lsls	r1, r2, #2
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	6812      	ldr	r2, [r2, #0]
 8001efe:	430b      	orrs	r3, r1
 8001f00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f0c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f14:	041a      	lsls	r2, r3, #16
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f24:	005b      	lsls	r3, r3, #1
 8001f26:	68ba      	ldr	r2, [r7, #8]
 8001f28:	4413      	add	r3, r2
 8001f2a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8001f34:	4b86      	ldr	r3, [pc, #536]	@ (8002150 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001f36:	4013      	ands	r3, r2
 8001f38:	68ba      	ldr	r2, [r7, #8]
 8001f3a:	0091      	lsls	r1, r2, #2
 8001f3c:	687a      	ldr	r2, [r7, #4]
 8001f3e:	6812      	ldr	r2, [r2, #0]
 8001f40:	430b      	orrs	r3, r1
 8001f42:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001f4e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f56:	041a      	lsls	r2, r3, #16
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f66:	687a      	ldr	r2, [r7, #4]
 8001f68:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001f6a:	fb02 f303 	mul.w	r3, r2, r3
 8001f6e:	68ba      	ldr	r2, [r7, #8]
 8001f70:	4413      	add	r3, r2
 8001f72:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001f7c:	4b74      	ldr	r3, [pc, #464]	@ (8002150 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001f7e:	4013      	ands	r3, r2
 8001f80:	68ba      	ldr	r2, [r7, #8]
 8001f82:	0091      	lsls	r1, r2, #2
 8001f84:	687a      	ldr	r2, [r7, #4]
 8001f86:	6812      	ldr	r2, [r2, #0]
 8001f88:	430b      	orrs	r3, r1
 8001f8a:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8001f96:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f9e:	041a      	lsls	r2, r3, #16
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fae:	687a      	ldr	r2, [r7, #4]
 8001fb0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001fb2:	fb02 f303 	mul.w	r3, r2, r3
 8001fb6:	68ba      	ldr	r2, [r7, #8]
 8001fb8:	4413      	add	r3, r2
 8001fba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8001fc4:	4b62      	ldr	r3, [pc, #392]	@ (8002150 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	68ba      	ldr	r2, [r7, #8]
 8001fca:	0091      	lsls	r1, r2, #2
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	6812      	ldr	r2, [r2, #0]
 8001fd0:	430b      	orrs	r3, r1
 8001fd2:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001fde:	fb02 f303 	mul.w	r3, r2, r3
 8001fe2:	68ba      	ldr	r2, [r7, #8]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001ff0:	4b57      	ldr	r3, [pc, #348]	@ (8002150 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	68ba      	ldr	r2, [r7, #8]
 8001ff6:	0091      	lsls	r1, r2, #2
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	6812      	ldr	r2, [r2, #0]
 8001ffc:	430b      	orrs	r3, r1
 8001ffe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800200a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002012:	041a      	lsls	r2, r3, #16
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	430a      	orrs	r2, r1
 800201a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002022:	005b      	lsls	r3, r3, #1
 8002024:	68ba      	ldr	r2, [r7, #8]
 8002026:	4413      	add	r3, r2
 8002028:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002032:	4b47      	ldr	r3, [pc, #284]	@ (8002150 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002034:	4013      	ands	r3, r2
 8002036:	68ba      	ldr	r2, [r7, #8]
 8002038:	0091      	lsls	r1, r2, #2
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	6812      	ldr	r2, [r2, #0]
 800203e:	430b      	orrs	r3, r1
 8002040:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800204c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002054:	041a      	lsls	r2, r3, #16
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	430a      	orrs	r2, r1
 800205c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002068:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002070:	061a      	lsls	r2, r3, #24
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	430a      	orrs	r2, r1
 8002078:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002080:	4b34      	ldr	r3, [pc, #208]	@ (8002154 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8002082:	4413      	add	r3, r2
 8002084:	009a      	lsls	r2, r3, #2
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	441a      	add	r2, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	441a      	add	r2, r3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b2:	6879      	ldr	r1, [r7, #4]
 80020b4:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80020b6:	fb01 f303 	mul.w	r3, r1, r3
 80020ba:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80020bc:	441a      	add	r2, r3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020ca:	6879      	ldr	r1, [r7, #4]
 80020cc:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80020ce:	fb01 f303 	mul.w	r3, r1, r3
 80020d2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80020d4:	441a      	add	r2, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020e2:	6879      	ldr	r1, [r7, #4]
 80020e4:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80020e6:	fb01 f303 	mul.w	r3, r1, r3
 80020ea:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80020ec:	441a      	add	r2, r3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020fe:	00db      	lsls	r3, r3, #3
 8002100:	441a      	add	r2, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002112:	6879      	ldr	r1, [r7, #4]
 8002114:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8002116:	fb01 f303 	mul.w	r3, r1, r3
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	441a      	add	r2, r3
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800212e:	6879      	ldr	r1, [r7, #4]
 8002130:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8002132:	fb01 f303 	mul.w	r3, r1, r3
 8002136:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002138:	441a      	add	r2, r3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002146:	4a04      	ldr	r2, [pc, #16]	@ (8002158 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d915      	bls.n	8002178 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 800214c:	e006      	b.n	800215c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 800214e:	bf00      	nop
 8002150:	ffff0003 	.word	0xffff0003
 8002154:	10002b00 	.word	0x10002b00
 8002158:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002162:	f043 0220 	orr.w	r2, r3, #32
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2203      	movs	r2, #3
 8002170:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e010      	b.n	800219a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800217c:	60fb      	str	r3, [r7, #12]
 800217e:	e005      	b.n	800218c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2200      	movs	r2, #0
 8002184:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	3304      	adds	r3, #4
 800218a:	60fb      	str	r3, [r7, #12]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002192:	68fa      	ldr	r2, [r7, #12]
 8002194:	429a      	cmp	r2, r3
 8002196:	d3f3      	bcc.n	8002180 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	3714      	adds	r7, #20
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop

080021a8 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b089      	sub	sp, #36	@ 0x24
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	607a      	str	r2, [r7, #4]
 80021b4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d10a      	bne.n	80021d4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80021c6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80021ce:	4313      	orrs	r3, r2
 80021d0:	61fb      	str	r3, [r7, #28]
 80021d2:	e00a      	b.n	80021ea <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 80021dc:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 80021e2:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80021e4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80021e8:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	6a1b      	ldr	r3, [r3, #32]
 80021ee:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 80021f4:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 80021fa:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8002200:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	68db      	ldr	r3, [r3, #12]
 8002206:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8002208:	4313      	orrs	r3, r2
 800220a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002216:	6839      	ldr	r1, [r7, #0]
 8002218:	fb01 f303 	mul.w	r3, r1, r3
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	4413      	add	r3, r2
 8002220:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	69fa      	ldr	r2, [r7, #28]
 8002226:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002228:	69bb      	ldr	r3, [r7, #24]
 800222a:	3304      	adds	r3, #4
 800222c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	693a      	ldr	r2, [r7, #16]
 8002232:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8002234:	69bb      	ldr	r3, [r7, #24]
 8002236:	3304      	adds	r3, #4
 8002238:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800223a:	2300      	movs	r3, #0
 800223c:	617b      	str	r3, [r7, #20]
 800223e:	e020      	b.n	8002282 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	3303      	adds	r3, #3
 8002244:	687a      	ldr	r2, [r7, #4]
 8002246:	4413      	add	r3, r2
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	3302      	adds	r3, #2
 8002250:	6879      	ldr	r1, [r7, #4]
 8002252:	440b      	add	r3, r1
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002258:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	3301      	adds	r3, #1
 800225e:	6879      	ldr	r1, [r7, #4]
 8002260:	440b      	add	r3, r1
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8002266:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8002268:	6879      	ldr	r1, [r7, #4]
 800226a:	697a      	ldr	r2, [r7, #20]
 800226c:	440a      	add	r2, r1
 800226e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8002270:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8002272:	69bb      	ldr	r3, [r7, #24]
 8002274:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8002276:	69bb      	ldr	r3, [r7, #24]
 8002278:	3304      	adds	r3, #4
 800227a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	3304      	adds	r3, #4
 8002280:	617b      	str	r3, [r7, #20]
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	68db      	ldr	r3, [r3, #12]
 8002286:	4a06      	ldr	r2, [pc, #24]	@ (80022a0 <FDCAN_CopyMessageToRAM+0xf8>)
 8002288:	5cd3      	ldrb	r3, [r2, r3]
 800228a:	461a      	mov	r2, r3
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	4293      	cmp	r3, r2
 8002290:	d3d6      	bcc.n	8002240 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8002292:	bf00      	nop
 8002294:	bf00      	nop
 8002296:	3724      	adds	r7, #36	@ 0x24
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr
 80022a0:	08004d84 	.word	0x08004d84

080022a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b089      	sub	sp, #36	@ 0x24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80022ae:	2300      	movs	r3, #0
 80022b0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80022b2:	4b89      	ldr	r3, [pc, #548]	@ (80024d8 <HAL_GPIO_Init+0x234>)
 80022b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80022b6:	e194      	b.n	80025e2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	2101      	movs	r1, #1
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	fa01 f303 	lsl.w	r3, r1, r3
 80022c4:	4013      	ands	r3, r2
 80022c6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	f000 8186 	beq.w	80025dc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f003 0303 	and.w	r3, r3, #3
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d005      	beq.n	80022e8 <HAL_GPIO_Init+0x44>
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f003 0303 	and.w	r3, r3, #3
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d130      	bne.n	800234a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	689b      	ldr	r3, [r3, #8]
 80022ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	2203      	movs	r2, #3
 80022f4:	fa02 f303 	lsl.w	r3, r2, r3
 80022f8:	43db      	mvns	r3, r3
 80022fa:	69ba      	ldr	r2, [r7, #24]
 80022fc:	4013      	ands	r3, r2
 80022fe:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	68da      	ldr	r2, [r3, #12]
 8002304:	69fb      	ldr	r3, [r7, #28]
 8002306:	005b      	lsls	r3, r3, #1
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	69ba      	ldr	r2, [r7, #24]
 800230e:	4313      	orrs	r3, r2
 8002310:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800231e:	2201      	movs	r2, #1
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	fa02 f303 	lsl.w	r3, r2, r3
 8002326:	43db      	mvns	r3, r3
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	4013      	ands	r3, r2
 800232c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	091b      	lsrs	r3, r3, #4
 8002334:	f003 0201 	and.w	r2, r3, #1
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	fa02 f303 	lsl.w	r3, r2, r3
 800233e:	69ba      	ldr	r2, [r7, #24]
 8002340:	4313      	orrs	r3, r2
 8002342:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	f003 0303 	and.w	r3, r3, #3
 8002352:	2b03      	cmp	r3, #3
 8002354:	d017      	beq.n	8002386 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	2203      	movs	r2, #3
 8002362:	fa02 f303 	lsl.w	r3, r2, r3
 8002366:	43db      	mvns	r3, r3
 8002368:	69ba      	ldr	r2, [r7, #24]
 800236a:	4013      	ands	r3, r2
 800236c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	689a      	ldr	r2, [r3, #8]
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	fa02 f303 	lsl.w	r3, r2, r3
 800237a:	69ba      	ldr	r2, [r7, #24]
 800237c:	4313      	orrs	r3, r2
 800237e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	69ba      	ldr	r2, [r7, #24]
 8002384:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f003 0303 	and.w	r3, r3, #3
 800238e:	2b02      	cmp	r3, #2
 8002390:	d123      	bne.n	80023da <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002392:	69fb      	ldr	r3, [r7, #28]
 8002394:	08da      	lsrs	r2, r3, #3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	3208      	adds	r2, #8
 800239a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800239e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	f003 0307 	and.w	r3, r3, #7
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	220f      	movs	r2, #15
 80023aa:	fa02 f303 	lsl.w	r3, r2, r3
 80023ae:	43db      	mvns	r3, r3
 80023b0:	69ba      	ldr	r2, [r7, #24]
 80023b2:	4013      	ands	r3, r2
 80023b4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	691a      	ldr	r2, [r3, #16]
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	f003 0307 	and.w	r3, r3, #7
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	fa02 f303 	lsl.w	r3, r2, r3
 80023c6:	69ba      	ldr	r2, [r7, #24]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	08da      	lsrs	r2, r3, #3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	3208      	adds	r2, #8
 80023d4:	69b9      	ldr	r1, [r7, #24]
 80023d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	2203      	movs	r2, #3
 80023e6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ea:	43db      	mvns	r3, r3
 80023ec:	69ba      	ldr	r2, [r7, #24]
 80023ee:	4013      	ands	r3, r2
 80023f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f003 0203 	and.w	r2, r3, #3
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002402:	69ba      	ldr	r2, [r7, #24]
 8002404:	4313      	orrs	r3, r2
 8002406:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	69ba      	ldr	r2, [r7, #24]
 800240c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002416:	2b00      	cmp	r3, #0
 8002418:	f000 80e0 	beq.w	80025dc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800241c:	4b2f      	ldr	r3, [pc, #188]	@ (80024dc <HAL_GPIO_Init+0x238>)
 800241e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002422:	4a2e      	ldr	r2, [pc, #184]	@ (80024dc <HAL_GPIO_Init+0x238>)
 8002424:	f043 0302 	orr.w	r3, r3, #2
 8002428:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800242c:	4b2b      	ldr	r3, [pc, #172]	@ (80024dc <HAL_GPIO_Init+0x238>)
 800242e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002432:	f003 0302 	and.w	r3, r3, #2
 8002436:	60fb      	str	r3, [r7, #12]
 8002438:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800243a:	4a29      	ldr	r2, [pc, #164]	@ (80024e0 <HAL_GPIO_Init+0x23c>)
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	089b      	lsrs	r3, r3, #2
 8002440:	3302      	adds	r3, #2
 8002442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002446:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	f003 0303 	and.w	r3, r3, #3
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	220f      	movs	r2, #15
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	43db      	mvns	r3, r3
 8002458:	69ba      	ldr	r2, [r7, #24]
 800245a:	4013      	ands	r3, r2
 800245c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4a20      	ldr	r2, [pc, #128]	@ (80024e4 <HAL_GPIO_Init+0x240>)
 8002462:	4293      	cmp	r3, r2
 8002464:	d052      	beq.n	800250c <HAL_GPIO_Init+0x268>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4a1f      	ldr	r2, [pc, #124]	@ (80024e8 <HAL_GPIO_Init+0x244>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d031      	beq.n	80024d2 <HAL_GPIO_Init+0x22e>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4a1e      	ldr	r2, [pc, #120]	@ (80024ec <HAL_GPIO_Init+0x248>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d02b      	beq.n	80024ce <HAL_GPIO_Init+0x22a>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4a1d      	ldr	r2, [pc, #116]	@ (80024f0 <HAL_GPIO_Init+0x24c>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d025      	beq.n	80024ca <HAL_GPIO_Init+0x226>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a1c      	ldr	r2, [pc, #112]	@ (80024f4 <HAL_GPIO_Init+0x250>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d01f      	beq.n	80024c6 <HAL_GPIO_Init+0x222>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a1b      	ldr	r2, [pc, #108]	@ (80024f8 <HAL_GPIO_Init+0x254>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d019      	beq.n	80024c2 <HAL_GPIO_Init+0x21e>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a1a      	ldr	r2, [pc, #104]	@ (80024fc <HAL_GPIO_Init+0x258>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d013      	beq.n	80024be <HAL_GPIO_Init+0x21a>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a19      	ldr	r2, [pc, #100]	@ (8002500 <HAL_GPIO_Init+0x25c>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d00d      	beq.n	80024ba <HAL_GPIO_Init+0x216>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a18      	ldr	r2, [pc, #96]	@ (8002504 <HAL_GPIO_Init+0x260>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d007      	beq.n	80024b6 <HAL_GPIO_Init+0x212>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4a17      	ldr	r2, [pc, #92]	@ (8002508 <HAL_GPIO_Init+0x264>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d101      	bne.n	80024b2 <HAL_GPIO_Init+0x20e>
 80024ae:	2309      	movs	r3, #9
 80024b0:	e02d      	b.n	800250e <HAL_GPIO_Init+0x26a>
 80024b2:	230a      	movs	r3, #10
 80024b4:	e02b      	b.n	800250e <HAL_GPIO_Init+0x26a>
 80024b6:	2308      	movs	r3, #8
 80024b8:	e029      	b.n	800250e <HAL_GPIO_Init+0x26a>
 80024ba:	2307      	movs	r3, #7
 80024bc:	e027      	b.n	800250e <HAL_GPIO_Init+0x26a>
 80024be:	2306      	movs	r3, #6
 80024c0:	e025      	b.n	800250e <HAL_GPIO_Init+0x26a>
 80024c2:	2305      	movs	r3, #5
 80024c4:	e023      	b.n	800250e <HAL_GPIO_Init+0x26a>
 80024c6:	2304      	movs	r3, #4
 80024c8:	e021      	b.n	800250e <HAL_GPIO_Init+0x26a>
 80024ca:	2303      	movs	r3, #3
 80024cc:	e01f      	b.n	800250e <HAL_GPIO_Init+0x26a>
 80024ce:	2302      	movs	r3, #2
 80024d0:	e01d      	b.n	800250e <HAL_GPIO_Init+0x26a>
 80024d2:	2301      	movs	r3, #1
 80024d4:	e01b      	b.n	800250e <HAL_GPIO_Init+0x26a>
 80024d6:	bf00      	nop
 80024d8:	58000080 	.word	0x58000080
 80024dc:	58024400 	.word	0x58024400
 80024e0:	58000400 	.word	0x58000400
 80024e4:	58020000 	.word	0x58020000
 80024e8:	58020400 	.word	0x58020400
 80024ec:	58020800 	.word	0x58020800
 80024f0:	58020c00 	.word	0x58020c00
 80024f4:	58021000 	.word	0x58021000
 80024f8:	58021400 	.word	0x58021400
 80024fc:	58021800 	.word	0x58021800
 8002500:	58021c00 	.word	0x58021c00
 8002504:	58022000 	.word	0x58022000
 8002508:	58022400 	.word	0x58022400
 800250c:	2300      	movs	r3, #0
 800250e:	69fa      	ldr	r2, [r7, #28]
 8002510:	f002 0203 	and.w	r2, r2, #3
 8002514:	0092      	lsls	r2, r2, #2
 8002516:	4093      	lsls	r3, r2
 8002518:	69ba      	ldr	r2, [r7, #24]
 800251a:	4313      	orrs	r3, r2
 800251c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800251e:	4938      	ldr	r1, [pc, #224]	@ (8002600 <HAL_GPIO_Init+0x35c>)
 8002520:	69fb      	ldr	r3, [r7, #28]
 8002522:	089b      	lsrs	r3, r3, #2
 8002524:	3302      	adds	r3, #2
 8002526:	69ba      	ldr	r2, [r7, #24]
 8002528:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800252c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	43db      	mvns	r3, r3
 8002538:	69ba      	ldr	r2, [r7, #24]
 800253a:	4013      	ands	r3, r2
 800253c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d003      	beq.n	8002552 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800254a:	69ba      	ldr	r2, [r7, #24]
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	4313      	orrs	r3, r2
 8002550:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002552:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002556:	69bb      	ldr	r3, [r7, #24]
 8002558:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800255a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	43db      	mvns	r3, r3
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	4013      	ands	r3, r2
 800256a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002574:	2b00      	cmp	r3, #0
 8002576:	d003      	beq.n	8002580 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	693b      	ldr	r3, [r7, #16]
 800257c:	4313      	orrs	r3, r2
 800257e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002580:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	43db      	mvns	r3, r3
 8002592:	69ba      	ldr	r2, [r7, #24]
 8002594:	4013      	ands	r3, r2
 8002596:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d003      	beq.n	80025ac <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80025a4:	69ba      	ldr	r2, [r7, #24]
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	4313      	orrs	r3, r2
 80025aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	69ba      	ldr	r2, [r7, #24]
 80025b0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	43db      	mvns	r3, r3
 80025bc:	69ba      	ldr	r2, [r7, #24]
 80025be:	4013      	ands	r3, r2
 80025c0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d003      	beq.n	80025d6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80025ce:	69ba      	ldr	r2, [r7, #24]
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	4313      	orrs	r3, r2
 80025d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	69ba      	ldr	r2, [r7, #24]
 80025da:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	3301      	adds	r3, #1
 80025e0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	69fb      	ldr	r3, [r7, #28]
 80025e8:	fa22 f303 	lsr.w	r3, r2, r3
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	f47f ae63 	bne.w	80022b8 <HAL_GPIO_Init+0x14>
  }
}
 80025f2:	bf00      	nop
 80025f4:	bf00      	nop
 80025f6:	3724      	adds	r7, #36	@ 0x24
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr
 8002600:	58000400 	.word	0x58000400

08002604 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
 800260c:	460b      	mov	r3, r1
 800260e:	807b      	strh	r3, [r7, #2]
 8002610:	4613      	mov	r3, r2
 8002612:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002614:	787b      	ldrb	r3, [r7, #1]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d003      	beq.n	8002622 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800261a:	887a      	ldrh	r2, [r7, #2]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002620:	e003      	b.n	800262a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002622:	887b      	ldrh	r3, [r7, #2]
 8002624:	041a      	lsls	r2, r3, #16
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	619a      	str	r2, [r3, #24]
}
 800262a:	bf00      	nop
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
	...

08002638 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002640:	4b19      	ldr	r3, [pc, #100]	@ (80026a8 <HAL_PWREx_ConfigSupply+0x70>)
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	f003 0304 	and.w	r3, r3, #4
 8002648:	2b04      	cmp	r3, #4
 800264a:	d00a      	beq.n	8002662 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800264c:	4b16      	ldr	r3, [pc, #88]	@ (80026a8 <HAL_PWREx_ConfigSupply+0x70>)
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	f003 0307 	and.w	r3, r3, #7
 8002654:	687a      	ldr	r2, [r7, #4]
 8002656:	429a      	cmp	r2, r3
 8002658:	d001      	beq.n	800265e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e01f      	b.n	800269e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800265e:	2300      	movs	r3, #0
 8002660:	e01d      	b.n	800269e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002662:	4b11      	ldr	r3, [pc, #68]	@ (80026a8 <HAL_PWREx_ConfigSupply+0x70>)
 8002664:	68db      	ldr	r3, [r3, #12]
 8002666:	f023 0207 	bic.w	r2, r3, #7
 800266a:	490f      	ldr	r1, [pc, #60]	@ (80026a8 <HAL_PWREx_ConfigSupply+0x70>)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	4313      	orrs	r3, r2
 8002670:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002672:	f7fe fa85 	bl	8000b80 <HAL_GetTick>
 8002676:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002678:	e009      	b.n	800268e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800267a:	f7fe fa81 	bl	8000b80 <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002688:	d901      	bls.n	800268e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e007      	b.n	800269e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800268e:	4b06      	ldr	r3, [pc, #24]	@ (80026a8 <HAL_PWREx_ConfigSupply+0x70>)
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002696:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800269a:	d1ee      	bne.n	800267a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800269c:	2300      	movs	r3, #0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3710      	adds	r7, #16
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	58024800 	.word	0x58024800

080026ac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b08c      	sub	sp, #48	@ 0x30
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d102      	bne.n	80026c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80026ba:	2301      	movs	r3, #1
 80026bc:	f000 bc48 	b.w	8002f50 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 0301 	and.w	r3, r3, #1
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	f000 8088 	beq.w	80027de <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026ce:	4b99      	ldr	r3, [pc, #612]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 80026d0:	691b      	ldr	r3, [r3, #16]
 80026d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80026d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80026d8:	4b96      	ldr	r3, [pc, #600]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 80026da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80026de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026e0:	2b10      	cmp	r3, #16
 80026e2:	d007      	beq.n	80026f4 <HAL_RCC_OscConfig+0x48>
 80026e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026e6:	2b18      	cmp	r3, #24
 80026e8:	d111      	bne.n	800270e <HAL_RCC_OscConfig+0x62>
 80026ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026ec:	f003 0303 	and.w	r3, r3, #3
 80026f0:	2b02      	cmp	r3, #2
 80026f2:	d10c      	bne.n	800270e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026f4:	4b8f      	ldr	r3, [pc, #572]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d06d      	beq.n	80027dc <HAL_RCC_OscConfig+0x130>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d169      	bne.n	80027dc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	f000 bc21 	b.w	8002f50 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002716:	d106      	bne.n	8002726 <HAL_RCC_OscConfig+0x7a>
 8002718:	4b86      	ldr	r3, [pc, #536]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a85      	ldr	r2, [pc, #532]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 800271e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002722:	6013      	str	r3, [r2, #0]
 8002724:	e02e      	b.n	8002784 <HAL_RCC_OscConfig+0xd8>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d10c      	bne.n	8002748 <HAL_RCC_OscConfig+0x9c>
 800272e:	4b81      	ldr	r3, [pc, #516]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a80      	ldr	r2, [pc, #512]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 8002734:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002738:	6013      	str	r3, [r2, #0]
 800273a:	4b7e      	ldr	r3, [pc, #504]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a7d      	ldr	r2, [pc, #500]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 8002740:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002744:	6013      	str	r3, [r2, #0]
 8002746:	e01d      	b.n	8002784 <HAL_RCC_OscConfig+0xd8>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002750:	d10c      	bne.n	800276c <HAL_RCC_OscConfig+0xc0>
 8002752:	4b78      	ldr	r3, [pc, #480]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a77      	ldr	r2, [pc, #476]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 8002758:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800275c:	6013      	str	r3, [r2, #0]
 800275e:	4b75      	ldr	r3, [pc, #468]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a74      	ldr	r2, [pc, #464]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 8002764:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002768:	6013      	str	r3, [r2, #0]
 800276a:	e00b      	b.n	8002784 <HAL_RCC_OscConfig+0xd8>
 800276c:	4b71      	ldr	r3, [pc, #452]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a70      	ldr	r2, [pc, #448]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 8002772:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002776:	6013      	str	r3, [r2, #0]
 8002778:	4b6e      	ldr	r3, [pc, #440]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a6d      	ldr	r2, [pc, #436]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 800277e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002782:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d013      	beq.n	80027b4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800278c:	f7fe f9f8 	bl	8000b80 <HAL_GetTick>
 8002790:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002792:	e008      	b.n	80027a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002794:	f7fe f9f4 	bl	8000b80 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	2b64      	cmp	r3, #100	@ 0x64
 80027a0:	d901      	bls.n	80027a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e3d4      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027a6:	4b63      	ldr	r3, [pc, #396]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d0f0      	beq.n	8002794 <HAL_RCC_OscConfig+0xe8>
 80027b2:	e014      	b.n	80027de <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027b4:	f7fe f9e4 	bl	8000b80 <HAL_GetTick>
 80027b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80027ba:	e008      	b.n	80027ce <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027bc:	f7fe f9e0 	bl	8000b80 <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	2b64      	cmp	r3, #100	@ 0x64
 80027c8:	d901      	bls.n	80027ce <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e3c0      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80027ce:	4b59      	ldr	r3, [pc, #356]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d1f0      	bne.n	80027bc <HAL_RCC_OscConfig+0x110>
 80027da:	e000      	b.n	80027de <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	f000 80ca 	beq.w	8002980 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027ec:	4b51      	ldr	r3, [pc, #324]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 80027ee:	691b      	ldr	r3, [r3, #16]
 80027f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80027f4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80027f6:	4b4f      	ldr	r3, [pc, #316]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 80027f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027fa:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80027fc:	6a3b      	ldr	r3, [r7, #32]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d007      	beq.n	8002812 <HAL_RCC_OscConfig+0x166>
 8002802:	6a3b      	ldr	r3, [r7, #32]
 8002804:	2b18      	cmp	r3, #24
 8002806:	d156      	bne.n	80028b6 <HAL_RCC_OscConfig+0x20a>
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	f003 0303 	and.w	r3, r3, #3
 800280e:	2b00      	cmp	r3, #0
 8002810:	d151      	bne.n	80028b6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002812:	4b48      	ldr	r3, [pc, #288]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0304 	and.w	r3, r3, #4
 800281a:	2b00      	cmp	r3, #0
 800281c:	d005      	beq.n	800282a <HAL_RCC_OscConfig+0x17e>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	68db      	ldr	r3, [r3, #12]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e392      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800282a:	4b42      	ldr	r3, [pc, #264]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f023 0219 	bic.w	r2, r3, #25
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	493f      	ldr	r1, [pc, #252]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 8002838:	4313      	orrs	r3, r2
 800283a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800283c:	f7fe f9a0 	bl	8000b80 <HAL_GetTick>
 8002840:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002842:	e008      	b.n	8002856 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002844:	f7fe f99c 	bl	8000b80 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	2b02      	cmp	r3, #2
 8002850:	d901      	bls.n	8002856 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e37c      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002856:	4b37      	ldr	r3, [pc, #220]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0304 	and.w	r3, r3, #4
 800285e:	2b00      	cmp	r3, #0
 8002860:	d0f0      	beq.n	8002844 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002862:	f7fe f9bd 	bl	8000be0 <HAL_GetREVID>
 8002866:	4603      	mov	r3, r0
 8002868:	f241 0203 	movw	r2, #4099	@ 0x1003
 800286c:	4293      	cmp	r3, r2
 800286e:	d817      	bhi.n	80028a0 <HAL_RCC_OscConfig+0x1f4>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	691b      	ldr	r3, [r3, #16]
 8002874:	2b40      	cmp	r3, #64	@ 0x40
 8002876:	d108      	bne.n	800288a <HAL_RCC_OscConfig+0x1de>
 8002878:	4b2e      	ldr	r3, [pc, #184]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002880:	4a2c      	ldr	r2, [pc, #176]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 8002882:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002886:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002888:	e07a      	b.n	8002980 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800288a:	4b2a      	ldr	r3, [pc, #168]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	691b      	ldr	r3, [r3, #16]
 8002896:	031b      	lsls	r3, r3, #12
 8002898:	4926      	ldr	r1, [pc, #152]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 800289a:	4313      	orrs	r3, r2
 800289c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800289e:	e06f      	b.n	8002980 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028a0:	4b24      	ldr	r3, [pc, #144]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	691b      	ldr	r3, [r3, #16]
 80028ac:	061b      	lsls	r3, r3, #24
 80028ae:	4921      	ldr	r1, [pc, #132]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 80028b0:	4313      	orrs	r3, r2
 80028b2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028b4:	e064      	b.n	8002980 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	68db      	ldr	r3, [r3, #12]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d047      	beq.n	800294e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80028be:	4b1d      	ldr	r3, [pc, #116]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f023 0219 	bic.w	r2, r3, #25
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	491a      	ldr	r1, [pc, #104]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 80028cc:	4313      	orrs	r3, r2
 80028ce:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d0:	f7fe f956 	bl	8000b80 <HAL_GetTick>
 80028d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80028d6:	e008      	b.n	80028ea <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028d8:	f7fe f952 	bl	8000b80 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e332      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80028ea:	4b12      	ldr	r3, [pc, #72]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0304 	and.w	r3, r3, #4
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d0f0      	beq.n	80028d8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028f6:	f7fe f973 	bl	8000be0 <HAL_GetREVID>
 80028fa:	4603      	mov	r3, r0
 80028fc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002900:	4293      	cmp	r3, r2
 8002902:	d819      	bhi.n	8002938 <HAL_RCC_OscConfig+0x28c>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	691b      	ldr	r3, [r3, #16]
 8002908:	2b40      	cmp	r3, #64	@ 0x40
 800290a:	d108      	bne.n	800291e <HAL_RCC_OscConfig+0x272>
 800290c:	4b09      	ldr	r3, [pc, #36]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002914:	4a07      	ldr	r2, [pc, #28]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 8002916:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800291a:	6053      	str	r3, [r2, #4]
 800291c:	e030      	b.n	8002980 <HAL_RCC_OscConfig+0x2d4>
 800291e:	4b05      	ldr	r3, [pc, #20]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	691b      	ldr	r3, [r3, #16]
 800292a:	031b      	lsls	r3, r3, #12
 800292c:	4901      	ldr	r1, [pc, #4]	@ (8002934 <HAL_RCC_OscConfig+0x288>)
 800292e:	4313      	orrs	r3, r2
 8002930:	604b      	str	r3, [r1, #4]
 8002932:	e025      	b.n	8002980 <HAL_RCC_OscConfig+0x2d4>
 8002934:	58024400 	.word	0x58024400
 8002938:	4b9a      	ldr	r3, [pc, #616]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	691b      	ldr	r3, [r3, #16]
 8002944:	061b      	lsls	r3, r3, #24
 8002946:	4997      	ldr	r1, [pc, #604]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002948:	4313      	orrs	r3, r2
 800294a:	604b      	str	r3, [r1, #4]
 800294c:	e018      	b.n	8002980 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800294e:	4b95      	ldr	r3, [pc, #596]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a94      	ldr	r2, [pc, #592]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002954:	f023 0301 	bic.w	r3, r3, #1
 8002958:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800295a:	f7fe f911 	bl	8000b80 <HAL_GetTick>
 800295e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002960:	e008      	b.n	8002974 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002962:	f7fe f90d 	bl	8000b80 <HAL_GetTick>
 8002966:	4602      	mov	r2, r0
 8002968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	2b02      	cmp	r3, #2
 800296e:	d901      	bls.n	8002974 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002970:	2303      	movs	r3, #3
 8002972:	e2ed      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002974:	4b8b      	ldr	r3, [pc, #556]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0304 	and.w	r3, r3, #4
 800297c:	2b00      	cmp	r3, #0
 800297e:	d1f0      	bne.n	8002962 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0310 	and.w	r3, r3, #16
 8002988:	2b00      	cmp	r3, #0
 800298a:	f000 80a9 	beq.w	8002ae0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800298e:	4b85      	ldr	r3, [pc, #532]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002990:	691b      	ldr	r3, [r3, #16]
 8002992:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002996:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002998:	4b82      	ldr	r3, [pc, #520]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 800299a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800299c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	2b08      	cmp	r3, #8
 80029a2:	d007      	beq.n	80029b4 <HAL_RCC_OscConfig+0x308>
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	2b18      	cmp	r3, #24
 80029a8:	d13a      	bne.n	8002a20 <HAL_RCC_OscConfig+0x374>
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	f003 0303 	and.w	r3, r3, #3
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d135      	bne.n	8002a20 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80029b4:	4b7b      	ldr	r3, [pc, #492]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d005      	beq.n	80029cc <HAL_RCC_OscConfig+0x320>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	69db      	ldr	r3, [r3, #28]
 80029c4:	2b80      	cmp	r3, #128	@ 0x80
 80029c6:	d001      	beq.n	80029cc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	e2c1      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80029cc:	f7fe f908 	bl	8000be0 <HAL_GetREVID>
 80029d0:	4603      	mov	r3, r0
 80029d2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d817      	bhi.n	8002a0a <HAL_RCC_OscConfig+0x35e>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6a1b      	ldr	r3, [r3, #32]
 80029de:	2b20      	cmp	r3, #32
 80029e0:	d108      	bne.n	80029f4 <HAL_RCC_OscConfig+0x348>
 80029e2:	4b70      	ldr	r3, [pc, #448]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80029ea:	4a6e      	ldr	r2, [pc, #440]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 80029ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80029f0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80029f2:	e075      	b.n	8002ae0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80029f4:	4b6b      	ldr	r3, [pc, #428]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6a1b      	ldr	r3, [r3, #32]
 8002a00:	069b      	lsls	r3, r3, #26
 8002a02:	4968      	ldr	r1, [pc, #416]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002a04:	4313      	orrs	r3, r2
 8002a06:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002a08:	e06a      	b.n	8002ae0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002a0a:	4b66      	ldr	r3, [pc, #408]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a1b      	ldr	r3, [r3, #32]
 8002a16:	061b      	lsls	r3, r3, #24
 8002a18:	4962      	ldr	r1, [pc, #392]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002a1e:	e05f      	b.n	8002ae0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	69db      	ldr	r3, [r3, #28]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d042      	beq.n	8002aae <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002a28:	4b5e      	ldr	r3, [pc, #376]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a5d      	ldr	r2, [pc, #372]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002a2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a34:	f7fe f8a4 	bl	8000b80 <HAL_GetTick>
 8002a38:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002a3a:	e008      	b.n	8002a4e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002a3c:	f7fe f8a0 	bl	8000b80 <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d901      	bls.n	8002a4e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e280      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002a4e:	4b55      	ldr	r3, [pc, #340]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d0f0      	beq.n	8002a3c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002a5a:	f7fe f8c1 	bl	8000be0 <HAL_GetREVID>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d817      	bhi.n	8002a98 <HAL_RCC_OscConfig+0x3ec>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a1b      	ldr	r3, [r3, #32]
 8002a6c:	2b20      	cmp	r3, #32
 8002a6e:	d108      	bne.n	8002a82 <HAL_RCC_OscConfig+0x3d6>
 8002a70:	4b4c      	ldr	r3, [pc, #304]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002a78:	4a4a      	ldr	r2, [pc, #296]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002a7a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002a7e:	6053      	str	r3, [r2, #4]
 8002a80:	e02e      	b.n	8002ae0 <HAL_RCC_OscConfig+0x434>
 8002a82:	4b48      	ldr	r3, [pc, #288]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a1b      	ldr	r3, [r3, #32]
 8002a8e:	069b      	lsls	r3, r3, #26
 8002a90:	4944      	ldr	r1, [pc, #272]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002a92:	4313      	orrs	r3, r2
 8002a94:	604b      	str	r3, [r1, #4]
 8002a96:	e023      	b.n	8002ae0 <HAL_RCC_OscConfig+0x434>
 8002a98:	4b42      	ldr	r3, [pc, #264]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6a1b      	ldr	r3, [r3, #32]
 8002aa4:	061b      	lsls	r3, r3, #24
 8002aa6:	493f      	ldr	r1, [pc, #252]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	60cb      	str	r3, [r1, #12]
 8002aac:	e018      	b.n	8002ae0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002aae:	4b3d      	ldr	r3, [pc, #244]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a3c      	ldr	r2, [pc, #240]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002ab4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002ab8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aba:	f7fe f861 	bl	8000b80 <HAL_GetTick>
 8002abe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002ac0:	e008      	b.n	8002ad4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002ac2:	f7fe f85d 	bl	8000b80 <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d901      	bls.n	8002ad4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	e23d      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002ad4:	4b33      	ldr	r3, [pc, #204]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d1f0      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0308 	and.w	r3, r3, #8
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d036      	beq.n	8002b5a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	695b      	ldr	r3, [r3, #20]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d019      	beq.n	8002b28 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002af4:	4b2b      	ldr	r3, [pc, #172]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002af6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002af8:	4a2a      	ldr	r2, [pc, #168]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002afa:	f043 0301 	orr.w	r3, r3, #1
 8002afe:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b00:	f7fe f83e 	bl	8000b80 <HAL_GetTick>
 8002b04:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002b06:	e008      	b.n	8002b1a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b08:	f7fe f83a 	bl	8000b80 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d901      	bls.n	8002b1a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e21a      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002b1a:	4b22      	ldr	r3, [pc, #136]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002b1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b1e:	f003 0302 	and.w	r3, r3, #2
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d0f0      	beq.n	8002b08 <HAL_RCC_OscConfig+0x45c>
 8002b26:	e018      	b.n	8002b5a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b28:	4b1e      	ldr	r3, [pc, #120]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002b2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b2c:	4a1d      	ldr	r2, [pc, #116]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002b2e:	f023 0301 	bic.w	r3, r3, #1
 8002b32:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b34:	f7fe f824 	bl	8000b80 <HAL_GetTick>
 8002b38:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b3a:	e008      	b.n	8002b4e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b3c:	f7fe f820 	bl	8000b80 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d901      	bls.n	8002b4e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	e200      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b4e:	4b15      	ldr	r3, [pc, #84]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002b50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b52:	f003 0302 	and.w	r3, r3, #2
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d1f0      	bne.n	8002b3c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f003 0320 	and.w	r3, r3, #32
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d039      	beq.n	8002bda <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	699b      	ldr	r3, [r3, #24]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d01c      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a0c      	ldr	r2, [pc, #48]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002b74:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002b78:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002b7a:	f7fe f801 	bl	8000b80 <HAL_GetTick>
 8002b7e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002b80:	e008      	b.n	8002b94 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b82:	f7fd fffd 	bl	8000b80 <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d901      	bls.n	8002b94 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e1dd      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002b94:	4b03      	ldr	r3, [pc, #12]	@ (8002ba4 <HAL_RCC_OscConfig+0x4f8>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d0f0      	beq.n	8002b82 <HAL_RCC_OscConfig+0x4d6>
 8002ba0:	e01b      	b.n	8002bda <HAL_RCC_OscConfig+0x52e>
 8002ba2:	bf00      	nop
 8002ba4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002ba8:	4b9b      	ldr	r3, [pc, #620]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a9a      	ldr	r2, [pc, #616]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002bae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002bb2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002bb4:	f7fd ffe4 	bl	8000b80 <HAL_GetTick>
 8002bb8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002bba:	e008      	b.n	8002bce <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002bbc:	f7fd ffe0 	bl	8000b80 <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d901      	bls.n	8002bce <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e1c0      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002bce:	4b92      	ldr	r3, [pc, #584]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d1f0      	bne.n	8002bbc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0304 	and.w	r3, r3, #4
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	f000 8081 	beq.w	8002cea <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002be8:	4b8c      	ldr	r3, [pc, #560]	@ (8002e1c <HAL_RCC_OscConfig+0x770>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a8b      	ldr	r2, [pc, #556]	@ (8002e1c <HAL_RCC_OscConfig+0x770>)
 8002bee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bf2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002bf4:	f7fd ffc4 	bl	8000b80 <HAL_GetTick>
 8002bf8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002bfa:	e008      	b.n	8002c0e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bfc:	f7fd ffc0 	bl	8000b80 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b64      	cmp	r3, #100	@ 0x64
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e1a0      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c0e:	4b83      	ldr	r3, [pc, #524]	@ (8002e1c <HAL_RCC_OscConfig+0x770>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d0f0      	beq.n	8002bfc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d106      	bne.n	8002c30 <HAL_RCC_OscConfig+0x584>
 8002c22:	4b7d      	ldr	r3, [pc, #500]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002c24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c26:	4a7c      	ldr	r2, [pc, #496]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002c28:	f043 0301 	orr.w	r3, r3, #1
 8002c2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c2e:	e02d      	b.n	8002c8c <HAL_RCC_OscConfig+0x5e0>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d10c      	bne.n	8002c52 <HAL_RCC_OscConfig+0x5a6>
 8002c38:	4b77      	ldr	r3, [pc, #476]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002c3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c3c:	4a76      	ldr	r2, [pc, #472]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002c3e:	f023 0301 	bic.w	r3, r3, #1
 8002c42:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c44:	4b74      	ldr	r3, [pc, #464]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002c46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c48:	4a73      	ldr	r2, [pc, #460]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002c4a:	f023 0304 	bic.w	r3, r3, #4
 8002c4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c50:	e01c      	b.n	8002c8c <HAL_RCC_OscConfig+0x5e0>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	2b05      	cmp	r3, #5
 8002c58:	d10c      	bne.n	8002c74 <HAL_RCC_OscConfig+0x5c8>
 8002c5a:	4b6f      	ldr	r3, [pc, #444]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002c5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c5e:	4a6e      	ldr	r2, [pc, #440]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002c60:	f043 0304 	orr.w	r3, r3, #4
 8002c64:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c66:	4b6c      	ldr	r3, [pc, #432]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002c68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c6a:	4a6b      	ldr	r2, [pc, #428]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002c6c:	f043 0301 	orr.w	r3, r3, #1
 8002c70:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c72:	e00b      	b.n	8002c8c <HAL_RCC_OscConfig+0x5e0>
 8002c74:	4b68      	ldr	r3, [pc, #416]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002c76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c78:	4a67      	ldr	r2, [pc, #412]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002c7a:	f023 0301 	bic.w	r3, r3, #1
 8002c7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c80:	4b65      	ldr	r3, [pc, #404]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002c82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c84:	4a64      	ldr	r2, [pc, #400]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002c86:	f023 0304 	bic.w	r3, r3, #4
 8002c8a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d015      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c94:	f7fd ff74 	bl	8000b80 <HAL_GetTick>
 8002c98:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c9a:	e00a      	b.n	8002cb2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c9c:	f7fd ff70 	bl	8000b80 <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e14e      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002cb2:	4b59      	ldr	r3, [pc, #356]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002cb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cb6:	f003 0302 	and.w	r3, r3, #2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d0ee      	beq.n	8002c9c <HAL_RCC_OscConfig+0x5f0>
 8002cbe:	e014      	b.n	8002cea <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cc0:	f7fd ff5e 	bl	8000b80 <HAL_GetTick>
 8002cc4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002cc6:	e00a      	b.n	8002cde <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cc8:	f7fd ff5a 	bl	8000b80 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d901      	bls.n	8002cde <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e138      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002cde:	4b4e      	ldr	r3, [pc, #312]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ce2:	f003 0302 	and.w	r3, r3, #2
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d1ee      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	f000 812d 	beq.w	8002f4e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002cf4:	4b48      	ldr	r3, [pc, #288]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002cf6:	691b      	ldr	r3, [r3, #16]
 8002cf8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002cfc:	2b18      	cmp	r3, #24
 8002cfe:	f000 80bd 	beq.w	8002e7c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	f040 809e 	bne.w	8002e48 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d0c:	4b42      	ldr	r3, [pc, #264]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a41      	ldr	r2, [pc, #260]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002d12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d18:	f7fd ff32 	bl	8000b80 <HAL_GetTick>
 8002d1c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d1e:	e008      	b.n	8002d32 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d20:	f7fd ff2e 	bl	8000b80 <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d901      	bls.n	8002d32 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e10e      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d32:	4b39      	ldr	r3, [pc, #228]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d1f0      	bne.n	8002d20 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d3e:	4b36      	ldr	r3, [pc, #216]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002d40:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d42:	4b37      	ldr	r3, [pc, #220]	@ (8002e20 <HAL_RCC_OscConfig+0x774>)
 8002d44:	4013      	ands	r3, r2
 8002d46:	687a      	ldr	r2, [r7, #4]
 8002d48:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002d4e:	0112      	lsls	r2, r2, #4
 8002d50:	430a      	orrs	r2, r1
 8002d52:	4931      	ldr	r1, [pc, #196]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002d54:	4313      	orrs	r3, r2
 8002d56:	628b      	str	r3, [r1, #40]	@ 0x28
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d5c:	3b01      	subs	r3, #1
 8002d5e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d66:	3b01      	subs	r3, #1
 8002d68:	025b      	lsls	r3, r3, #9
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	431a      	orrs	r2, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d72:	3b01      	subs	r3, #1
 8002d74:	041b      	lsls	r3, r3, #16
 8002d76:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002d7a:	431a      	orrs	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d80:	3b01      	subs	r3, #1
 8002d82:	061b      	lsls	r3, r3, #24
 8002d84:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002d88:	4923      	ldr	r1, [pc, #140]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002d8e:	4b22      	ldr	r3, [pc, #136]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d92:	4a21      	ldr	r2, [pc, #132]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002d94:	f023 0301 	bic.w	r3, r3, #1
 8002d98:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002d9a:	4b1f      	ldr	r3, [pc, #124]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002d9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d9e:	4b21      	ldr	r3, [pc, #132]	@ (8002e24 <HAL_RCC_OscConfig+0x778>)
 8002da0:	4013      	ands	r3, r2
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002da6:	00d2      	lsls	r2, r2, #3
 8002da8:	491b      	ldr	r1, [pc, #108]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002daa:	4313      	orrs	r3, r2
 8002dac:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002dae:	4b1a      	ldr	r3, [pc, #104]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db2:	f023 020c 	bic.w	r2, r3, #12
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dba:	4917      	ldr	r1, [pc, #92]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002dc0:	4b15      	ldr	r3, [pc, #84]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dc4:	f023 0202 	bic.w	r2, r3, #2
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dcc:	4912      	ldr	r1, [pc, #72]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002dd2:	4b11      	ldr	r3, [pc, #68]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd6:	4a10      	ldr	r2, [pc, #64]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002dd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ddc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002dde:	4b0e      	ldr	r3, [pc, #56]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de2:	4a0d      	ldr	r2, [pc, #52]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002de4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002de8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002dea:	4b0b      	ldr	r3, [pc, #44]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dee:	4a0a      	ldr	r2, [pc, #40]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002df0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002df4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002df6:	4b08      	ldr	r3, [pc, #32]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dfa:	4a07      	ldr	r2, [pc, #28]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002dfc:	f043 0301 	orr.w	r3, r3, #1
 8002e00:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e02:	4b05      	ldr	r3, [pc, #20]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a04      	ldr	r2, [pc, #16]	@ (8002e18 <HAL_RCC_OscConfig+0x76c>)
 8002e08:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e0e:	f7fd feb7 	bl	8000b80 <HAL_GetTick>
 8002e12:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002e14:	e011      	b.n	8002e3a <HAL_RCC_OscConfig+0x78e>
 8002e16:	bf00      	nop
 8002e18:	58024400 	.word	0x58024400
 8002e1c:	58024800 	.word	0x58024800
 8002e20:	fffffc0c 	.word	0xfffffc0c
 8002e24:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e28:	f7fd feaa 	bl	8000b80 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e08a      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002e3a:	4b47      	ldr	r3, [pc, #284]	@ (8002f58 <HAL_RCC_OscConfig+0x8ac>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d0f0      	beq.n	8002e28 <HAL_RCC_OscConfig+0x77c>
 8002e46:	e082      	b.n	8002f4e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e48:	4b43      	ldr	r3, [pc, #268]	@ (8002f58 <HAL_RCC_OscConfig+0x8ac>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a42      	ldr	r2, [pc, #264]	@ (8002f58 <HAL_RCC_OscConfig+0x8ac>)
 8002e4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e54:	f7fd fe94 	bl	8000b80 <HAL_GetTick>
 8002e58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e5a:	e008      	b.n	8002e6e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e5c:	f7fd fe90 	bl	8000b80 <HAL_GetTick>
 8002e60:	4602      	mov	r2, r0
 8002e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d901      	bls.n	8002e6e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	e070      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e6e:	4b3a      	ldr	r3, [pc, #232]	@ (8002f58 <HAL_RCC_OscConfig+0x8ac>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d1f0      	bne.n	8002e5c <HAL_RCC_OscConfig+0x7b0>
 8002e7a:	e068      	b.n	8002f4e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002e7c:	4b36      	ldr	r3, [pc, #216]	@ (8002f58 <HAL_RCC_OscConfig+0x8ac>)
 8002e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e80:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002e82:	4b35      	ldr	r3, [pc, #212]	@ (8002f58 <HAL_RCC_OscConfig+0x8ac>)
 8002e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e86:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d031      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	f003 0203 	and.w	r2, r3, #3
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	d12a      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	091b      	lsrs	r3, r3, #4
 8002ea2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d122      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d11a      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	0a5b      	lsrs	r3, r3, #9
 8002ec2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002eca:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d111      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	0c1b      	lsrs	r3, r3, #16
 8002ed4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002edc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d108      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	0e1b      	lsrs	r3, r3, #24
 8002ee6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eee:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d001      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e02b      	b.n	8002f50 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002ef8:	4b17      	ldr	r3, [pc, #92]	@ (8002f58 <HAL_RCC_OscConfig+0x8ac>)
 8002efa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002efc:	08db      	lsrs	r3, r3, #3
 8002efe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002f02:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f08:	693a      	ldr	r2, [r7, #16]
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d01f      	beq.n	8002f4e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002f0e:	4b12      	ldr	r3, [pc, #72]	@ (8002f58 <HAL_RCC_OscConfig+0x8ac>)
 8002f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f12:	4a11      	ldr	r2, [pc, #68]	@ (8002f58 <HAL_RCC_OscConfig+0x8ac>)
 8002f14:	f023 0301 	bic.w	r3, r3, #1
 8002f18:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002f1a:	f7fd fe31 	bl	8000b80 <HAL_GetTick>
 8002f1e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002f20:	bf00      	nop
 8002f22:	f7fd fe2d 	bl	8000b80 <HAL_GetTick>
 8002f26:	4602      	mov	r2, r0
 8002f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d0f9      	beq.n	8002f22 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002f2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002f58 <HAL_RCC_OscConfig+0x8ac>)
 8002f30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f32:	4b0a      	ldr	r3, [pc, #40]	@ (8002f5c <HAL_RCC_OscConfig+0x8b0>)
 8002f34:	4013      	ands	r3, r2
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002f3a:	00d2      	lsls	r2, r2, #3
 8002f3c:	4906      	ldr	r1, [pc, #24]	@ (8002f58 <HAL_RCC_OscConfig+0x8ac>)
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002f42:	4b05      	ldr	r3, [pc, #20]	@ (8002f58 <HAL_RCC_OscConfig+0x8ac>)
 8002f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f46:	4a04      	ldr	r2, [pc, #16]	@ (8002f58 <HAL_RCC_OscConfig+0x8ac>)
 8002f48:	f043 0301 	orr.w	r3, r3, #1
 8002f4c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002f4e:	2300      	movs	r3, #0
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3730      	adds	r7, #48	@ 0x30
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	58024400 	.word	0x58024400
 8002f5c:	ffff0007 	.word	0xffff0007

08002f60 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d101      	bne.n	8002f74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e19c      	b.n	80032ae <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f74:	4b8a      	ldr	r3, [pc, #552]	@ (80031a0 <HAL_RCC_ClockConfig+0x240>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 030f 	and.w	r3, r3, #15
 8002f7c:	683a      	ldr	r2, [r7, #0]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d910      	bls.n	8002fa4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f82:	4b87      	ldr	r3, [pc, #540]	@ (80031a0 <HAL_RCC_ClockConfig+0x240>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f023 020f 	bic.w	r2, r3, #15
 8002f8a:	4985      	ldr	r1, [pc, #532]	@ (80031a0 <HAL_RCC_ClockConfig+0x240>)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f92:	4b83      	ldr	r3, [pc, #524]	@ (80031a0 <HAL_RCC_ClockConfig+0x240>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 030f 	and.w	r3, r3, #15
 8002f9a:	683a      	ldr	r2, [r7, #0]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d001      	beq.n	8002fa4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e184      	b.n	80032ae <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0304 	and.w	r3, r3, #4
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d010      	beq.n	8002fd2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	691a      	ldr	r2, [r3, #16]
 8002fb4:	4b7b      	ldr	r3, [pc, #492]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d908      	bls.n	8002fd2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002fc0:	4b78      	ldr	r3, [pc, #480]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 8002fc2:	699b      	ldr	r3, [r3, #24]
 8002fc4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	691b      	ldr	r3, [r3, #16]
 8002fcc:	4975      	ldr	r1, [pc, #468]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0308 	and.w	r3, r3, #8
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d010      	beq.n	8003000 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	695a      	ldr	r2, [r3, #20]
 8002fe2:	4b70      	ldr	r3, [pc, #448]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 8002fe4:	69db      	ldr	r3, [r3, #28]
 8002fe6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d908      	bls.n	8003000 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002fee:	4b6d      	ldr	r3, [pc, #436]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 8002ff0:	69db      	ldr	r3, [r3, #28]
 8002ff2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	695b      	ldr	r3, [r3, #20]
 8002ffa:	496a      	ldr	r1, [pc, #424]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0310 	and.w	r3, r3, #16
 8003008:	2b00      	cmp	r3, #0
 800300a:	d010      	beq.n	800302e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	699a      	ldr	r2, [r3, #24]
 8003010:	4b64      	ldr	r3, [pc, #400]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 8003012:	69db      	ldr	r3, [r3, #28]
 8003014:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003018:	429a      	cmp	r2, r3
 800301a:	d908      	bls.n	800302e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800301c:	4b61      	ldr	r3, [pc, #388]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 800301e:	69db      	ldr	r3, [r3, #28]
 8003020:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	699b      	ldr	r3, [r3, #24]
 8003028:	495e      	ldr	r1, [pc, #376]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 800302a:	4313      	orrs	r3, r2
 800302c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0320 	and.w	r3, r3, #32
 8003036:	2b00      	cmp	r3, #0
 8003038:	d010      	beq.n	800305c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	69da      	ldr	r2, [r3, #28]
 800303e:	4b59      	ldr	r3, [pc, #356]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 8003040:	6a1b      	ldr	r3, [r3, #32]
 8003042:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003046:	429a      	cmp	r2, r3
 8003048:	d908      	bls.n	800305c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800304a:	4b56      	ldr	r3, [pc, #344]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 800304c:	6a1b      	ldr	r3, [r3, #32]
 800304e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	69db      	ldr	r3, [r3, #28]
 8003056:	4953      	ldr	r1, [pc, #332]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 8003058:	4313      	orrs	r3, r2
 800305a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 0302 	and.w	r3, r3, #2
 8003064:	2b00      	cmp	r3, #0
 8003066:	d010      	beq.n	800308a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	68da      	ldr	r2, [r3, #12]
 800306c:	4b4d      	ldr	r3, [pc, #308]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 800306e:	699b      	ldr	r3, [r3, #24]
 8003070:	f003 030f 	and.w	r3, r3, #15
 8003074:	429a      	cmp	r2, r3
 8003076:	d908      	bls.n	800308a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003078:	4b4a      	ldr	r3, [pc, #296]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	f023 020f 	bic.w	r2, r3, #15
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	4947      	ldr	r1, [pc, #284]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 8003086:	4313      	orrs	r3, r2
 8003088:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0301 	and.w	r3, r3, #1
 8003092:	2b00      	cmp	r3, #0
 8003094:	d055      	beq.n	8003142 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003096:	4b43      	ldr	r3, [pc, #268]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	4940      	ldr	r1, [pc, #256]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d107      	bne.n	80030c0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80030b0:	4b3c      	ldr	r3, [pc, #240]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d121      	bne.n	8003100 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e0f6      	b.n	80032ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	2b03      	cmp	r3, #3
 80030c6:	d107      	bne.n	80030d8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80030c8:	4b36      	ldr	r3, [pc, #216]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d115      	bne.n	8003100 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e0ea      	b.n	80032ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d107      	bne.n	80030f0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80030e0:	4b30      	ldr	r3, [pc, #192]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d109      	bne.n	8003100 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e0de      	b.n	80032ae <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80030f0:	4b2c      	ldr	r3, [pc, #176]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0304 	and.w	r3, r3, #4
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d101      	bne.n	8003100 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e0d6      	b.n	80032ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003100:	4b28      	ldr	r3, [pc, #160]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 8003102:	691b      	ldr	r3, [r3, #16]
 8003104:	f023 0207 	bic.w	r2, r3, #7
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	4925      	ldr	r1, [pc, #148]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 800310e:	4313      	orrs	r3, r2
 8003110:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003112:	f7fd fd35 	bl	8000b80 <HAL_GetTick>
 8003116:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003118:	e00a      	b.n	8003130 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800311a:	f7fd fd31 	bl	8000b80 <HAL_GetTick>
 800311e:	4602      	mov	r2, r0
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003128:	4293      	cmp	r3, r2
 800312a:	d901      	bls.n	8003130 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800312c:	2303      	movs	r3, #3
 800312e:	e0be      	b.n	80032ae <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003130:	4b1c      	ldr	r3, [pc, #112]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 8003132:	691b      	ldr	r3, [r3, #16]
 8003134:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	00db      	lsls	r3, r3, #3
 800313e:	429a      	cmp	r2, r3
 8003140:	d1eb      	bne.n	800311a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0302 	and.w	r3, r3, #2
 800314a:	2b00      	cmp	r3, #0
 800314c:	d010      	beq.n	8003170 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	68da      	ldr	r2, [r3, #12]
 8003152:	4b14      	ldr	r3, [pc, #80]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 8003154:	699b      	ldr	r3, [r3, #24]
 8003156:	f003 030f 	and.w	r3, r3, #15
 800315a:	429a      	cmp	r2, r3
 800315c:	d208      	bcs.n	8003170 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800315e:	4b11      	ldr	r3, [pc, #68]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 8003160:	699b      	ldr	r3, [r3, #24]
 8003162:	f023 020f 	bic.w	r2, r3, #15
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	490e      	ldr	r1, [pc, #56]	@ (80031a4 <HAL_RCC_ClockConfig+0x244>)
 800316c:	4313      	orrs	r3, r2
 800316e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003170:	4b0b      	ldr	r3, [pc, #44]	@ (80031a0 <HAL_RCC_ClockConfig+0x240>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 030f 	and.w	r3, r3, #15
 8003178:	683a      	ldr	r2, [r7, #0]
 800317a:	429a      	cmp	r2, r3
 800317c:	d214      	bcs.n	80031a8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800317e:	4b08      	ldr	r3, [pc, #32]	@ (80031a0 <HAL_RCC_ClockConfig+0x240>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f023 020f 	bic.w	r2, r3, #15
 8003186:	4906      	ldr	r1, [pc, #24]	@ (80031a0 <HAL_RCC_ClockConfig+0x240>)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	4313      	orrs	r3, r2
 800318c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800318e:	4b04      	ldr	r3, [pc, #16]	@ (80031a0 <HAL_RCC_ClockConfig+0x240>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 030f 	and.w	r3, r3, #15
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	429a      	cmp	r2, r3
 800319a:	d005      	beq.n	80031a8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e086      	b.n	80032ae <HAL_RCC_ClockConfig+0x34e>
 80031a0:	52002000 	.word	0x52002000
 80031a4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0304 	and.w	r3, r3, #4
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d010      	beq.n	80031d6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	691a      	ldr	r2, [r3, #16]
 80031b8:	4b3f      	ldr	r3, [pc, #252]	@ (80032b8 <HAL_RCC_ClockConfig+0x358>)
 80031ba:	699b      	ldr	r3, [r3, #24]
 80031bc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d208      	bcs.n	80031d6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80031c4:	4b3c      	ldr	r3, [pc, #240]	@ (80032b8 <HAL_RCC_ClockConfig+0x358>)
 80031c6:	699b      	ldr	r3, [r3, #24]
 80031c8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	691b      	ldr	r3, [r3, #16]
 80031d0:	4939      	ldr	r1, [pc, #228]	@ (80032b8 <HAL_RCC_ClockConfig+0x358>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 0308 	and.w	r3, r3, #8
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d010      	beq.n	8003204 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	695a      	ldr	r2, [r3, #20]
 80031e6:	4b34      	ldr	r3, [pc, #208]	@ (80032b8 <HAL_RCC_ClockConfig+0x358>)
 80031e8:	69db      	ldr	r3, [r3, #28]
 80031ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d208      	bcs.n	8003204 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80031f2:	4b31      	ldr	r3, [pc, #196]	@ (80032b8 <HAL_RCC_ClockConfig+0x358>)
 80031f4:	69db      	ldr	r3, [r3, #28]
 80031f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	492e      	ldr	r1, [pc, #184]	@ (80032b8 <HAL_RCC_ClockConfig+0x358>)
 8003200:	4313      	orrs	r3, r2
 8003202:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0310 	and.w	r3, r3, #16
 800320c:	2b00      	cmp	r3, #0
 800320e:	d010      	beq.n	8003232 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	699a      	ldr	r2, [r3, #24]
 8003214:	4b28      	ldr	r3, [pc, #160]	@ (80032b8 <HAL_RCC_ClockConfig+0x358>)
 8003216:	69db      	ldr	r3, [r3, #28]
 8003218:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800321c:	429a      	cmp	r2, r3
 800321e:	d208      	bcs.n	8003232 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003220:	4b25      	ldr	r3, [pc, #148]	@ (80032b8 <HAL_RCC_ClockConfig+0x358>)
 8003222:	69db      	ldr	r3, [r3, #28]
 8003224:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	699b      	ldr	r3, [r3, #24]
 800322c:	4922      	ldr	r1, [pc, #136]	@ (80032b8 <HAL_RCC_ClockConfig+0x358>)
 800322e:	4313      	orrs	r3, r2
 8003230:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 0320 	and.w	r3, r3, #32
 800323a:	2b00      	cmp	r3, #0
 800323c:	d010      	beq.n	8003260 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	69da      	ldr	r2, [r3, #28]
 8003242:	4b1d      	ldr	r3, [pc, #116]	@ (80032b8 <HAL_RCC_ClockConfig+0x358>)
 8003244:	6a1b      	ldr	r3, [r3, #32]
 8003246:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800324a:	429a      	cmp	r2, r3
 800324c:	d208      	bcs.n	8003260 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800324e:	4b1a      	ldr	r3, [pc, #104]	@ (80032b8 <HAL_RCC_ClockConfig+0x358>)
 8003250:	6a1b      	ldr	r3, [r3, #32]
 8003252:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	69db      	ldr	r3, [r3, #28]
 800325a:	4917      	ldr	r1, [pc, #92]	@ (80032b8 <HAL_RCC_ClockConfig+0x358>)
 800325c:	4313      	orrs	r3, r2
 800325e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003260:	f000 f834 	bl	80032cc <HAL_RCC_GetSysClockFreq>
 8003264:	4602      	mov	r2, r0
 8003266:	4b14      	ldr	r3, [pc, #80]	@ (80032b8 <HAL_RCC_ClockConfig+0x358>)
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	0a1b      	lsrs	r3, r3, #8
 800326c:	f003 030f 	and.w	r3, r3, #15
 8003270:	4912      	ldr	r1, [pc, #72]	@ (80032bc <HAL_RCC_ClockConfig+0x35c>)
 8003272:	5ccb      	ldrb	r3, [r1, r3]
 8003274:	f003 031f 	and.w	r3, r3, #31
 8003278:	fa22 f303 	lsr.w	r3, r2, r3
 800327c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800327e:	4b0e      	ldr	r3, [pc, #56]	@ (80032b8 <HAL_RCC_ClockConfig+0x358>)
 8003280:	699b      	ldr	r3, [r3, #24]
 8003282:	f003 030f 	and.w	r3, r3, #15
 8003286:	4a0d      	ldr	r2, [pc, #52]	@ (80032bc <HAL_RCC_ClockConfig+0x35c>)
 8003288:	5cd3      	ldrb	r3, [r2, r3]
 800328a:	f003 031f 	and.w	r3, r3, #31
 800328e:	693a      	ldr	r2, [r7, #16]
 8003290:	fa22 f303 	lsr.w	r3, r2, r3
 8003294:	4a0a      	ldr	r2, [pc, #40]	@ (80032c0 <HAL_RCC_ClockConfig+0x360>)
 8003296:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003298:	4a0a      	ldr	r2, [pc, #40]	@ (80032c4 <HAL_RCC_ClockConfig+0x364>)
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800329e:	4b0a      	ldr	r3, [pc, #40]	@ (80032c8 <HAL_RCC_ClockConfig+0x368>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4618      	mov	r0, r3
 80032a4:	f7fd fc22 	bl	8000aec <HAL_InitTick>
 80032a8:	4603      	mov	r3, r0
 80032aa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80032ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3718      	adds	r7, #24
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	58024400 	.word	0x58024400
 80032bc:	08004d74 	.word	0x08004d74
 80032c0:	24000004 	.word	0x24000004
 80032c4:	24000000 	.word	0x24000000
 80032c8:	24000008 	.word	0x24000008

080032cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b089      	sub	sp, #36	@ 0x24
 80032d0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80032d2:	4bb3      	ldr	r3, [pc, #716]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032d4:	691b      	ldr	r3, [r3, #16]
 80032d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032da:	2b18      	cmp	r3, #24
 80032dc:	f200 8155 	bhi.w	800358a <HAL_RCC_GetSysClockFreq+0x2be>
 80032e0:	a201      	add	r2, pc, #4	@ (adr r2, 80032e8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80032e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032e6:	bf00      	nop
 80032e8:	0800334d 	.word	0x0800334d
 80032ec:	0800358b 	.word	0x0800358b
 80032f0:	0800358b 	.word	0x0800358b
 80032f4:	0800358b 	.word	0x0800358b
 80032f8:	0800358b 	.word	0x0800358b
 80032fc:	0800358b 	.word	0x0800358b
 8003300:	0800358b 	.word	0x0800358b
 8003304:	0800358b 	.word	0x0800358b
 8003308:	08003373 	.word	0x08003373
 800330c:	0800358b 	.word	0x0800358b
 8003310:	0800358b 	.word	0x0800358b
 8003314:	0800358b 	.word	0x0800358b
 8003318:	0800358b 	.word	0x0800358b
 800331c:	0800358b 	.word	0x0800358b
 8003320:	0800358b 	.word	0x0800358b
 8003324:	0800358b 	.word	0x0800358b
 8003328:	08003379 	.word	0x08003379
 800332c:	0800358b 	.word	0x0800358b
 8003330:	0800358b 	.word	0x0800358b
 8003334:	0800358b 	.word	0x0800358b
 8003338:	0800358b 	.word	0x0800358b
 800333c:	0800358b 	.word	0x0800358b
 8003340:	0800358b 	.word	0x0800358b
 8003344:	0800358b 	.word	0x0800358b
 8003348:	0800337f 	.word	0x0800337f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800334c:	4b94      	ldr	r3, [pc, #592]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0320 	and.w	r3, r3, #32
 8003354:	2b00      	cmp	r3, #0
 8003356:	d009      	beq.n	800336c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003358:	4b91      	ldr	r3, [pc, #580]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	08db      	lsrs	r3, r3, #3
 800335e:	f003 0303 	and.w	r3, r3, #3
 8003362:	4a90      	ldr	r2, [pc, #576]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003364:	fa22 f303 	lsr.w	r3, r2, r3
 8003368:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800336a:	e111      	b.n	8003590 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800336c:	4b8d      	ldr	r3, [pc, #564]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800336e:	61bb      	str	r3, [r7, #24]
      break;
 8003370:	e10e      	b.n	8003590 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003372:	4b8d      	ldr	r3, [pc, #564]	@ (80035a8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003374:	61bb      	str	r3, [r7, #24]
      break;
 8003376:	e10b      	b.n	8003590 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003378:	4b8c      	ldr	r3, [pc, #560]	@ (80035ac <HAL_RCC_GetSysClockFreq+0x2e0>)
 800337a:	61bb      	str	r3, [r7, #24]
      break;
 800337c:	e108      	b.n	8003590 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800337e:	4b88      	ldr	r3, [pc, #544]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003382:	f003 0303 	and.w	r3, r3, #3
 8003386:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003388:	4b85      	ldr	r3, [pc, #532]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800338a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800338c:	091b      	lsrs	r3, r3, #4
 800338e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003392:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003394:	4b82      	ldr	r3, [pc, #520]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003396:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003398:	f003 0301 	and.w	r3, r3, #1
 800339c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800339e:	4b80      	ldr	r3, [pc, #512]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033a2:	08db      	lsrs	r3, r3, #3
 80033a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80033a8:	68fa      	ldr	r2, [r7, #12]
 80033aa:	fb02 f303 	mul.w	r3, r2, r3
 80033ae:	ee07 3a90 	vmov	s15, r3
 80033b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033b6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	f000 80e1 	beq.w	8003584 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	f000 8083 	beq.w	80034d0 <HAL_RCC_GetSysClockFreq+0x204>
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	f200 80a1 	bhi.w	8003514 <HAL_RCC_GetSysClockFreq+0x248>
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d003      	beq.n	80033e0 <HAL_RCC_GetSysClockFreq+0x114>
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d056      	beq.n	800348c <HAL_RCC_GetSysClockFreq+0x1c0>
 80033de:	e099      	b.n	8003514 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80033e0:	4b6f      	ldr	r3, [pc, #444]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0320 	and.w	r3, r3, #32
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d02d      	beq.n	8003448 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80033ec:	4b6c      	ldr	r3, [pc, #432]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	08db      	lsrs	r3, r3, #3
 80033f2:	f003 0303 	and.w	r3, r3, #3
 80033f6:	4a6b      	ldr	r2, [pc, #428]	@ (80035a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80033f8:	fa22 f303 	lsr.w	r3, r2, r3
 80033fc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	ee07 3a90 	vmov	s15, r3
 8003404:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	ee07 3a90 	vmov	s15, r3
 800340e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003412:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003416:	4b62      	ldr	r3, [pc, #392]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800341e:	ee07 3a90 	vmov	s15, r3
 8003422:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003426:	ed97 6a02 	vldr	s12, [r7, #8]
 800342a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80035b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800342e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003432:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003436:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800343a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800343e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003442:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003446:	e087      	b.n	8003558 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	ee07 3a90 	vmov	s15, r3
 800344e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003452:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80035b4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003456:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800345a:	4b51      	ldr	r3, [pc, #324]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800345c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800345e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003462:	ee07 3a90 	vmov	s15, r3
 8003466:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800346a:	ed97 6a02 	vldr	s12, [r7, #8]
 800346e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80035b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003472:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003476:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800347a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800347e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003482:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003486:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800348a:	e065      	b.n	8003558 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	ee07 3a90 	vmov	s15, r3
 8003492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003496:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80035b8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800349a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800349e:	4b40      	ldr	r3, [pc, #256]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034a6:	ee07 3a90 	vmov	s15, r3
 80034aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80034b2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80035b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80034b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80034ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80034be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80034c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80034c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80034ce:	e043      	b.n	8003558 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	ee07 3a90 	vmov	s15, r3
 80034d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034da:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80035bc <HAL_RCC_GetSysClockFreq+0x2f0>
 80034de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034e2:	4b2f      	ldr	r3, [pc, #188]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034ea:	ee07 3a90 	vmov	s15, r3
 80034ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80034f6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80035b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80034fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80034fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003502:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003506:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800350a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800350e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003512:	e021      	b.n	8003558 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	ee07 3a90 	vmov	s15, r3
 800351a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800351e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80035b8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003522:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003526:	4b1e      	ldr	r3, [pc, #120]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800352a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800352e:	ee07 3a90 	vmov	s15, r3
 8003532:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003536:	ed97 6a02 	vldr	s12, [r7, #8]
 800353a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80035b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800353e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003542:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003546:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800354a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800354e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003552:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003556:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003558:	4b11      	ldr	r3, [pc, #68]	@ (80035a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800355a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800355c:	0a5b      	lsrs	r3, r3, #9
 800355e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003562:	3301      	adds	r3, #1
 8003564:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	ee07 3a90 	vmov	s15, r3
 800356c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003570:	edd7 6a07 	vldr	s13, [r7, #28]
 8003574:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003578:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800357c:	ee17 3a90 	vmov	r3, s15
 8003580:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003582:	e005      	b.n	8003590 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003584:	2300      	movs	r3, #0
 8003586:	61bb      	str	r3, [r7, #24]
      break;
 8003588:	e002      	b.n	8003590 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800358a:	4b07      	ldr	r3, [pc, #28]	@ (80035a8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800358c:	61bb      	str	r3, [r7, #24]
      break;
 800358e:	bf00      	nop
  }

  return sysclockfreq;
 8003590:	69bb      	ldr	r3, [r7, #24]
}
 8003592:	4618      	mov	r0, r3
 8003594:	3724      	adds	r7, #36	@ 0x24
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	58024400 	.word	0x58024400
 80035a4:	03d09000 	.word	0x03d09000
 80035a8:	003d0900 	.word	0x003d0900
 80035ac:	017d7840 	.word	0x017d7840
 80035b0:	46000000 	.word	0x46000000
 80035b4:	4c742400 	.word	0x4c742400
 80035b8:	4a742400 	.word	0x4a742400
 80035bc:	4bbebc20 	.word	0x4bbebc20

080035c0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035c4:	b0ca      	sub	sp, #296	@ 0x128
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80035cc:	2300      	movs	r3, #0
 80035ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80035d2:	2300      	movs	r3, #0
 80035d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80035d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80035e4:	2500      	movs	r5, #0
 80035e6:	ea54 0305 	orrs.w	r3, r4, r5
 80035ea:	d049      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80035ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80035f2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035f6:	d02f      	beq.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80035f8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035fc:	d828      	bhi.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80035fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003602:	d01a      	beq.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003604:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003608:	d822      	bhi.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800360a:	2b00      	cmp	r3, #0
 800360c:	d003      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800360e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003612:	d007      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003614:	e01c      	b.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003616:	4bb8      	ldr	r3, [pc, #736]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800361a:	4ab7      	ldr	r2, [pc, #732]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800361c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003620:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003622:	e01a      	b.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003628:	3308      	adds	r3, #8
 800362a:	2102      	movs	r1, #2
 800362c:	4618      	mov	r0, r3
 800362e:	f001 f9d1 	bl	80049d4 <RCCEx_PLL2_Config>
 8003632:	4603      	mov	r3, r0
 8003634:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003638:	e00f      	b.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800363a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800363e:	3328      	adds	r3, #40	@ 0x28
 8003640:	2102      	movs	r1, #2
 8003642:	4618      	mov	r0, r3
 8003644:	f001 fa78 	bl	8004b38 <RCCEx_PLL3_Config>
 8003648:	4603      	mov	r3, r0
 800364a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800364e:	e004      	b.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003656:	e000      	b.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003658:	bf00      	nop
    }

    if (ret == HAL_OK)
 800365a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800365e:	2b00      	cmp	r3, #0
 8003660:	d10a      	bne.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003662:	4ba5      	ldr	r3, [pc, #660]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003664:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003666:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800366a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800366e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003670:	4aa1      	ldr	r2, [pc, #644]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003672:	430b      	orrs	r3, r1
 8003674:	6513      	str	r3, [r2, #80]	@ 0x50
 8003676:	e003      	b.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003678:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800367c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003680:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003688:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800368c:	f04f 0900 	mov.w	r9, #0
 8003690:	ea58 0309 	orrs.w	r3, r8, r9
 8003694:	d047      	beq.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800369a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800369c:	2b04      	cmp	r3, #4
 800369e:	d82a      	bhi.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80036a0:	a201      	add	r2, pc, #4	@ (adr r2, 80036a8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80036a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036a6:	bf00      	nop
 80036a8:	080036bd 	.word	0x080036bd
 80036ac:	080036cb 	.word	0x080036cb
 80036b0:	080036e1 	.word	0x080036e1
 80036b4:	080036ff 	.word	0x080036ff
 80036b8:	080036ff 	.word	0x080036ff
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80036bc:	4b8e      	ldr	r3, [pc, #568]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c0:	4a8d      	ldr	r2, [pc, #564]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036c8:	e01a      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ce:	3308      	adds	r3, #8
 80036d0:	2100      	movs	r1, #0
 80036d2:	4618      	mov	r0, r3
 80036d4:	f001 f97e 	bl	80049d4 <RCCEx_PLL2_Config>
 80036d8:	4603      	mov	r3, r0
 80036da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036de:	e00f      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80036e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036e4:	3328      	adds	r3, #40	@ 0x28
 80036e6:	2100      	movs	r1, #0
 80036e8:	4618      	mov	r0, r3
 80036ea:	f001 fa25 	bl	8004b38 <RCCEx_PLL3_Config>
 80036ee:	4603      	mov	r3, r0
 80036f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036f4:	e004      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036fc:	e000      	b.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80036fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003700:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003704:	2b00      	cmp	r3, #0
 8003706:	d10a      	bne.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003708:	4b7b      	ldr	r3, [pc, #492]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800370a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800370c:	f023 0107 	bic.w	r1, r3, #7
 8003710:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003714:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003716:	4a78      	ldr	r2, [pc, #480]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003718:	430b      	orrs	r3, r1
 800371a:	6513      	str	r3, [r2, #80]	@ 0x50
 800371c:	e003      	b.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800371e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003722:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003726:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800372a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800372e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003732:	f04f 0b00 	mov.w	fp, #0
 8003736:	ea5a 030b 	orrs.w	r3, sl, fp
 800373a:	d04c      	beq.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800373c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003740:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003742:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003746:	d030      	beq.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003748:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800374c:	d829      	bhi.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800374e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003750:	d02d      	beq.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003752:	2bc0      	cmp	r3, #192	@ 0xc0
 8003754:	d825      	bhi.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003756:	2b80      	cmp	r3, #128	@ 0x80
 8003758:	d018      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800375a:	2b80      	cmp	r3, #128	@ 0x80
 800375c:	d821      	bhi.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800375e:	2b00      	cmp	r3, #0
 8003760:	d002      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003762:	2b40      	cmp	r3, #64	@ 0x40
 8003764:	d007      	beq.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003766:	e01c      	b.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003768:	4b63      	ldr	r3, [pc, #396]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800376a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800376c:	4a62      	ldr	r2, [pc, #392]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800376e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003772:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003774:	e01c      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003776:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800377a:	3308      	adds	r3, #8
 800377c:	2100      	movs	r1, #0
 800377e:	4618      	mov	r0, r3
 8003780:	f001 f928 	bl	80049d4 <RCCEx_PLL2_Config>
 8003784:	4603      	mov	r3, r0
 8003786:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800378a:	e011      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800378c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003790:	3328      	adds	r3, #40	@ 0x28
 8003792:	2100      	movs	r1, #0
 8003794:	4618      	mov	r0, r3
 8003796:	f001 f9cf 	bl	8004b38 <RCCEx_PLL3_Config>
 800379a:	4603      	mov	r3, r0
 800379c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80037a0:	e006      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037a8:	e002      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80037aa:	bf00      	nop
 80037ac:	e000      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80037ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d10a      	bne.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80037b8:	4b4f      	ldr	r3, [pc, #316]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037bc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80037c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037c6:	4a4c      	ldr	r2, [pc, #304]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037c8:	430b      	orrs	r3, r1
 80037ca:	6513      	str	r3, [r2, #80]	@ 0x50
 80037cc:	e003      	b.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80037d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037de:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80037e2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80037e6:	2300      	movs	r3, #0
 80037e8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80037ec:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80037f0:	460b      	mov	r3, r1
 80037f2:	4313      	orrs	r3, r2
 80037f4:	d053      	beq.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80037f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037fa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80037fe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003802:	d035      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003804:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003808:	d82e      	bhi.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800380a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800380e:	d031      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003810:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003814:	d828      	bhi.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003816:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800381a:	d01a      	beq.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800381c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003820:	d822      	bhi.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003822:	2b00      	cmp	r3, #0
 8003824:	d003      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003826:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800382a:	d007      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800382c:	e01c      	b.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800382e:	4b32      	ldr	r3, [pc, #200]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003832:	4a31      	ldr	r2, [pc, #196]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003834:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003838:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800383a:	e01c      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800383c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003840:	3308      	adds	r3, #8
 8003842:	2100      	movs	r1, #0
 8003844:	4618      	mov	r0, r3
 8003846:	f001 f8c5 	bl	80049d4 <RCCEx_PLL2_Config>
 800384a:	4603      	mov	r3, r0
 800384c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003850:	e011      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003856:	3328      	adds	r3, #40	@ 0x28
 8003858:	2100      	movs	r1, #0
 800385a:	4618      	mov	r0, r3
 800385c:	f001 f96c 	bl	8004b38 <RCCEx_PLL3_Config>
 8003860:	4603      	mov	r3, r0
 8003862:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003866:	e006      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800386e:	e002      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003870:	bf00      	nop
 8003872:	e000      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003874:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003876:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800387a:	2b00      	cmp	r3, #0
 800387c:	d10b      	bne.n	8003896 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800387e:	4b1e      	ldr	r3, [pc, #120]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003880:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003882:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003886:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800388a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800388e:	4a1a      	ldr	r2, [pc, #104]	@ (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003890:	430b      	orrs	r3, r1
 8003892:	6593      	str	r3, [r2, #88]	@ 0x58
 8003894:	e003      	b.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003896:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800389a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800389e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80038aa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80038ae:	2300      	movs	r3, #0
 80038b0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80038b4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80038b8:	460b      	mov	r3, r1
 80038ba:	4313      	orrs	r3, r2
 80038bc:	d056      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80038be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038c2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80038c6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038ca:	d038      	beq.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80038cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038d0:	d831      	bhi.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80038d2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80038d6:	d034      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80038d8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80038dc:	d82b      	bhi.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80038de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80038e2:	d01d      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80038e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80038e8:	d825      	bhi.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d006      	beq.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80038ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80038f2:	d00a      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80038f4:	e01f      	b.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80038f6:	bf00      	nop
 80038f8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038fc:	4ba2      	ldr	r3, [pc, #648]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003900:	4aa1      	ldr	r2, [pc, #644]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003902:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003906:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003908:	e01c      	b.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800390a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800390e:	3308      	adds	r3, #8
 8003910:	2100      	movs	r1, #0
 8003912:	4618      	mov	r0, r3
 8003914:	f001 f85e 	bl	80049d4 <RCCEx_PLL2_Config>
 8003918:	4603      	mov	r3, r0
 800391a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800391e:	e011      	b.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003924:	3328      	adds	r3, #40	@ 0x28
 8003926:	2100      	movs	r1, #0
 8003928:	4618      	mov	r0, r3
 800392a:	f001 f905 	bl	8004b38 <RCCEx_PLL3_Config>
 800392e:	4603      	mov	r3, r0
 8003930:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003934:	e006      	b.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800393c:	e002      	b.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800393e:	bf00      	nop
 8003940:	e000      	b.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003942:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003944:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003948:	2b00      	cmp	r3, #0
 800394a:	d10b      	bne.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800394c:	4b8e      	ldr	r3, [pc, #568]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800394e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003950:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003958:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800395c:	4a8a      	ldr	r2, [pc, #552]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800395e:	430b      	orrs	r3, r1
 8003960:	6593      	str	r3, [r2, #88]	@ 0x58
 8003962:	e003      	b.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003964:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003968:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800396c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003974:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003978:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800397c:	2300      	movs	r3, #0
 800397e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003982:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003986:	460b      	mov	r3, r1
 8003988:	4313      	orrs	r3, r2
 800398a:	d03a      	beq.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800398c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003992:	2b30      	cmp	r3, #48	@ 0x30
 8003994:	d01f      	beq.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003996:	2b30      	cmp	r3, #48	@ 0x30
 8003998:	d819      	bhi.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800399a:	2b20      	cmp	r3, #32
 800399c:	d00c      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800399e:	2b20      	cmp	r3, #32
 80039a0:	d815      	bhi.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d019      	beq.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80039a6:	2b10      	cmp	r3, #16
 80039a8:	d111      	bne.n	80039ce <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039aa:	4b77      	ldr	r3, [pc, #476]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ae:	4a76      	ldr	r2, [pc, #472]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80039b6:	e011      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80039b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039bc:	3308      	adds	r3, #8
 80039be:	2102      	movs	r1, #2
 80039c0:	4618      	mov	r0, r3
 80039c2:	f001 f807 	bl	80049d4 <RCCEx_PLL2_Config>
 80039c6:	4603      	mov	r3, r0
 80039c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80039cc:	e006      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039d4:	e002      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80039d6:	bf00      	nop
 80039d8:	e000      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80039da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d10a      	bne.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80039e4:	4b68      	ldr	r3, [pc, #416]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039e8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80039ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039f2:	4a65      	ldr	r2, [pc, #404]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039f4:	430b      	orrs	r3, r1
 80039f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039f8:	e003      	b.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a0a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003a0e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003a12:	2300      	movs	r3, #0
 8003a14:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003a18:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	d051      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003a22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a2c:	d035      	beq.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003a2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a32:	d82e      	bhi.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003a34:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003a38:	d031      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003a3a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003a3e:	d828      	bhi.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003a40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a44:	d01a      	beq.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003a46:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a4a:	d822      	bhi.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d003      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003a50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a54:	d007      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003a56:	e01c      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a58:	4b4b      	ldr	r3, [pc, #300]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a5c:	4a4a      	ldr	r2, [pc, #296]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a62:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a64:	e01c      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a6a:	3308      	adds	r3, #8
 8003a6c:	2100      	movs	r1, #0
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f000 ffb0 	bl	80049d4 <RCCEx_PLL2_Config>
 8003a74:	4603      	mov	r3, r0
 8003a76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a7a:	e011      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a80:	3328      	adds	r3, #40	@ 0x28
 8003a82:	2100      	movs	r1, #0
 8003a84:	4618      	mov	r0, r3
 8003a86:	f001 f857 	bl	8004b38 <RCCEx_PLL3_Config>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a90:	e006      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a98:	e002      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003a9a:	bf00      	nop
 8003a9c:	e000      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003a9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003aa0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d10a      	bne.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003aa8:	4b37      	ldr	r3, [pc, #220]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003aaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003aac:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ab6:	4a34      	ldr	r2, [pc, #208]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ab8:	430b      	orrs	r3, r1
 8003aba:	6513      	str	r3, [r2, #80]	@ 0x50
 8003abc:	e003      	b.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003abe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ac2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ace:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003ad2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003adc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003ae0:	460b      	mov	r3, r1
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	d056      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003ae6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003aec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003af0:	d033      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003af2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003af6:	d82c      	bhi.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003af8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003afc:	d02f      	beq.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003afe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003b02:	d826      	bhi.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003b04:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003b08:	d02b      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003b0a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003b0e:	d820      	bhi.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003b10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b14:	d012      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003b16:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b1a:	d81a      	bhi.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d022      	beq.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003b20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b24:	d115      	bne.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b2a:	3308      	adds	r3, #8
 8003b2c:	2101      	movs	r1, #1
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f000 ff50 	bl	80049d4 <RCCEx_PLL2_Config>
 8003b34:	4603      	mov	r3, r0
 8003b36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003b3a:	e015      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b40:	3328      	adds	r3, #40	@ 0x28
 8003b42:	2101      	movs	r1, #1
 8003b44:	4618      	mov	r0, r3
 8003b46:	f000 fff7 	bl	8004b38 <RCCEx_PLL3_Config>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003b50:	e00a      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b58:	e006      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b5a:	bf00      	nop
 8003b5c:	e004      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b5e:	bf00      	nop
 8003b60:	e002      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b62:	bf00      	nop
 8003b64:	e000      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d10d      	bne.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003b70:	4b05      	ldr	r3, [pc, #20]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b74:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b7c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b7e:	4a02      	ldr	r2, [pc, #8]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b80:	430b      	orrs	r3, r1
 8003b82:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b84:	e006      	b.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003b86:	bf00      	nop
 8003b88:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003b94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003ba0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003baa:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003bae:	460b      	mov	r3, r1
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	d055      	beq.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003bb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bb8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003bbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003bc0:	d033      	beq.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003bc2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003bc6:	d82c      	bhi.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bcc:	d02f      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003bce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bd2:	d826      	bhi.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003bd4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003bd8:	d02b      	beq.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003bda:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003bde:	d820      	bhi.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003be0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003be4:	d012      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003be6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003bea:	d81a      	bhi.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d022      	beq.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003bf0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003bf4:	d115      	bne.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bfa:	3308      	adds	r3, #8
 8003bfc:	2101      	movs	r1, #1
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f000 fee8 	bl	80049d4 <RCCEx_PLL2_Config>
 8003c04:	4603      	mov	r3, r0
 8003c06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003c0a:	e015      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c10:	3328      	adds	r3, #40	@ 0x28
 8003c12:	2101      	movs	r1, #1
 8003c14:	4618      	mov	r0, r3
 8003c16:	f000 ff8f 	bl	8004b38 <RCCEx_PLL3_Config>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003c20:	e00a      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c28:	e006      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003c2a:	bf00      	nop
 8003c2c:	e004      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003c2e:	bf00      	nop
 8003c30:	e002      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003c32:	bf00      	nop
 8003c34:	e000      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003c36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d10b      	bne.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003c40:	4ba3      	ldr	r3, [pc, #652]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c44:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c4c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003c50:	4a9f      	ldr	r2, [pc, #636]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c52:	430b      	orrs	r3, r1
 8003c54:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c56:	e003      	b.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003c60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c68:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003c6c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003c70:	2300      	movs	r3, #0
 8003c72:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003c76:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003c7a:	460b      	mov	r3, r1
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	d037      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c8a:	d00e      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003c8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c90:	d816      	bhi.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d018      	beq.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003c96:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c9a:	d111      	bne.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c9c:	4b8c      	ldr	r3, [pc, #560]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca0:	4a8b      	ldr	r2, [pc, #556]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ca2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ca6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003ca8:	e00f      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cae:	3308      	adds	r3, #8
 8003cb0:	2101      	movs	r1, #1
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f000 fe8e 	bl	80049d4 <RCCEx_PLL2_Config>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003cbe:	e004      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003cc6:	e000      	b.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003cc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d10a      	bne.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003cd2:	4b7f      	ldr	r3, [pc, #508]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cd6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003cda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ce0:	4a7b      	ldr	r2, [pc, #492]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ce2:	430b      	orrs	r3, r1
 8003ce4:	6513      	str	r3, [r2, #80]	@ 0x50
 8003ce6:	e003      	b.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ce8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003cf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003cfc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003d00:	2300      	movs	r3, #0
 8003d02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003d06:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003d0a:	460b      	mov	r3, r1
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	d039      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003d10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d16:	2b03      	cmp	r3, #3
 8003d18:	d81c      	bhi.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8003d20 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d20:	08003d5d 	.word	0x08003d5d
 8003d24:	08003d31 	.word	0x08003d31
 8003d28:	08003d3f 	.word	0x08003d3f
 8003d2c:	08003d5d 	.word	0x08003d5d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d30:	4b67      	ldr	r3, [pc, #412]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d34:	4a66      	ldr	r2, [pc, #408]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003d3c:	e00f      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003d3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d42:	3308      	adds	r3, #8
 8003d44:	2102      	movs	r1, #2
 8003d46:	4618      	mov	r0, r3
 8003d48:	f000 fe44 	bl	80049d4 <RCCEx_PLL2_Config>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003d52:	e004      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d5a:	e000      	b.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003d5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d10a      	bne.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003d66:	4b5a      	ldr	r3, [pc, #360]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d6a:	f023 0103 	bic.w	r1, r3, #3
 8003d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d74:	4a56      	ldr	r2, [pc, #344]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d76:	430b      	orrs	r3, r1
 8003d78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d7a:	e003      	b.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d80:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d8c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003d90:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d94:	2300      	movs	r3, #0
 8003d96:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003d9a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003d9e:	460b      	mov	r3, r1
 8003da0:	4313      	orrs	r3, r2
 8003da2:	f000 809f 	beq.w	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003da6:	4b4b      	ldr	r3, [pc, #300]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a4a      	ldr	r2, [pc, #296]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003dac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003db0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003db2:	f7fc fee5 	bl	8000b80 <HAL_GetTick>
 8003db6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003dba:	e00b      	b.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dbc:	f7fc fee0 	bl	8000b80 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	2b64      	cmp	r3, #100	@ 0x64
 8003dca:	d903      	bls.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003dd2:	e005      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003dd4:	4b3f      	ldr	r3, [pc, #252]	@ (8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d0ed      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003de0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d179      	bne.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003de8:	4b39      	ldr	r3, [pc, #228]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dea:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003dec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003df0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003df4:	4053      	eors	r3, r2
 8003df6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d015      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003dfe:	4b34      	ldr	r3, [pc, #208]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e02:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e06:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e0a:	4b31      	ldr	r3, [pc, #196]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e0e:	4a30      	ldr	r2, [pc, #192]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e14:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e16:	4b2e      	ldr	r3, [pc, #184]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e1a:	4a2d      	ldr	r2, [pc, #180]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e20:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003e22:	4a2b      	ldr	r2, [pc, #172]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e24:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003e28:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003e2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e2e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e36:	d118      	bne.n	8003e6a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e38:	f7fc fea2 	bl	8000b80 <HAL_GetTick>
 8003e3c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e40:	e00d      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e42:	f7fc fe9d 	bl	8000b80 <HAL_GetTick>
 8003e46:	4602      	mov	r2, r0
 8003e48:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003e4c:	1ad2      	subs	r2, r2, r3
 8003e4e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d903      	bls.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003e5c:	e005      	b.n	8003e6a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e5e:	4b1c      	ldr	r3, [pc, #112]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e62:	f003 0302 	and.w	r3, r3, #2
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d0eb      	beq.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003e6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d129      	bne.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e76:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e82:	d10e      	bne.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003e84:	4b12      	ldr	r3, [pc, #72]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e86:	691b      	ldr	r3, [r3, #16]
 8003e88:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e90:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e94:	091a      	lsrs	r2, r3, #4
 8003e96:	4b10      	ldr	r3, [pc, #64]	@ (8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003e98:	4013      	ands	r3, r2
 8003e9a:	4a0d      	ldr	r2, [pc, #52]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e9c:	430b      	orrs	r3, r1
 8003e9e:	6113      	str	r3, [r2, #16]
 8003ea0:	e005      	b.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ea4:	691b      	ldr	r3, [r3, #16]
 8003ea6:	4a0a      	ldr	r2, [pc, #40]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ea8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003eac:	6113      	str	r3, [r2, #16]
 8003eae:	4b08      	ldr	r3, [pc, #32]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003eb0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003eba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ebe:	4a04      	ldr	r2, [pc, #16]	@ (8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ec0:	430b      	orrs	r3, r1
 8003ec2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ec4:	e00e      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ec6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003eca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003ece:	e009      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003ed0:	58024400 	.word	0x58024400
 8003ed4:	58024800 	.word	0x58024800
 8003ed8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003edc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ee0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eec:	f002 0301 	and.w	r3, r2, #1
 8003ef0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003efa:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003efe:	460b      	mov	r3, r1
 8003f00:	4313      	orrs	r3, r2
 8003f02:	f000 8089 	beq.w	8004018 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f0c:	2b28      	cmp	r3, #40	@ 0x28
 8003f0e:	d86b      	bhi.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003f10:	a201      	add	r2, pc, #4	@ (adr r2, 8003f18 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f16:	bf00      	nop
 8003f18:	08003ff1 	.word	0x08003ff1
 8003f1c:	08003fe9 	.word	0x08003fe9
 8003f20:	08003fe9 	.word	0x08003fe9
 8003f24:	08003fe9 	.word	0x08003fe9
 8003f28:	08003fe9 	.word	0x08003fe9
 8003f2c:	08003fe9 	.word	0x08003fe9
 8003f30:	08003fe9 	.word	0x08003fe9
 8003f34:	08003fe9 	.word	0x08003fe9
 8003f38:	08003fbd 	.word	0x08003fbd
 8003f3c:	08003fe9 	.word	0x08003fe9
 8003f40:	08003fe9 	.word	0x08003fe9
 8003f44:	08003fe9 	.word	0x08003fe9
 8003f48:	08003fe9 	.word	0x08003fe9
 8003f4c:	08003fe9 	.word	0x08003fe9
 8003f50:	08003fe9 	.word	0x08003fe9
 8003f54:	08003fe9 	.word	0x08003fe9
 8003f58:	08003fd3 	.word	0x08003fd3
 8003f5c:	08003fe9 	.word	0x08003fe9
 8003f60:	08003fe9 	.word	0x08003fe9
 8003f64:	08003fe9 	.word	0x08003fe9
 8003f68:	08003fe9 	.word	0x08003fe9
 8003f6c:	08003fe9 	.word	0x08003fe9
 8003f70:	08003fe9 	.word	0x08003fe9
 8003f74:	08003fe9 	.word	0x08003fe9
 8003f78:	08003ff1 	.word	0x08003ff1
 8003f7c:	08003fe9 	.word	0x08003fe9
 8003f80:	08003fe9 	.word	0x08003fe9
 8003f84:	08003fe9 	.word	0x08003fe9
 8003f88:	08003fe9 	.word	0x08003fe9
 8003f8c:	08003fe9 	.word	0x08003fe9
 8003f90:	08003fe9 	.word	0x08003fe9
 8003f94:	08003fe9 	.word	0x08003fe9
 8003f98:	08003ff1 	.word	0x08003ff1
 8003f9c:	08003fe9 	.word	0x08003fe9
 8003fa0:	08003fe9 	.word	0x08003fe9
 8003fa4:	08003fe9 	.word	0x08003fe9
 8003fa8:	08003fe9 	.word	0x08003fe9
 8003fac:	08003fe9 	.word	0x08003fe9
 8003fb0:	08003fe9 	.word	0x08003fe9
 8003fb4:	08003fe9 	.word	0x08003fe9
 8003fb8:	08003ff1 	.word	0x08003ff1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003fbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc0:	3308      	adds	r3, #8
 8003fc2:	2101      	movs	r1, #1
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f000 fd05 	bl	80049d4 <RCCEx_PLL2_Config>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003fd0:	e00f      	b.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003fd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd6:	3328      	adds	r3, #40	@ 0x28
 8003fd8:	2101      	movs	r1, #1
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f000 fdac 	bl	8004b38 <RCCEx_PLL3_Config>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003fe6:	e004      	b.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fee:	e000      	b.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003ff0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ff2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d10a      	bne.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003ffa:	4bbf      	ldr	r3, [pc, #764]	@ (80042f8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ffc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ffe:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004002:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004006:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004008:	4abb      	ldr	r2, [pc, #748]	@ (80042f8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800400a:	430b      	orrs	r3, r1
 800400c:	6553      	str	r3, [r2, #84]	@ 0x54
 800400e:	e003      	b.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004010:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004014:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004018:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800401c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004020:	f002 0302 	and.w	r3, r2, #2
 8004024:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004028:	2300      	movs	r3, #0
 800402a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800402e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004032:	460b      	mov	r3, r1
 8004034:	4313      	orrs	r3, r2
 8004036:	d041      	beq.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004038:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800403c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800403e:	2b05      	cmp	r3, #5
 8004040:	d824      	bhi.n	800408c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004042:	a201      	add	r2, pc, #4	@ (adr r2, 8004048 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004048:	08004095 	.word	0x08004095
 800404c:	08004061 	.word	0x08004061
 8004050:	08004077 	.word	0x08004077
 8004054:	08004095 	.word	0x08004095
 8004058:	08004095 	.word	0x08004095
 800405c:	08004095 	.word	0x08004095
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004060:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004064:	3308      	adds	r3, #8
 8004066:	2101      	movs	r1, #1
 8004068:	4618      	mov	r0, r3
 800406a:	f000 fcb3 	bl	80049d4 <RCCEx_PLL2_Config>
 800406e:	4603      	mov	r3, r0
 8004070:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004074:	e00f      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004076:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800407a:	3328      	adds	r3, #40	@ 0x28
 800407c:	2101      	movs	r1, #1
 800407e:	4618      	mov	r0, r3
 8004080:	f000 fd5a 	bl	8004b38 <RCCEx_PLL3_Config>
 8004084:	4603      	mov	r3, r0
 8004086:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800408a:	e004      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800408c:	2301      	movs	r3, #1
 800408e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004092:	e000      	b.n	8004096 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004094:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004096:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800409a:	2b00      	cmp	r3, #0
 800409c:	d10a      	bne.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800409e:	4b96      	ldr	r3, [pc, #600]	@ (80042f8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040a2:	f023 0107 	bic.w	r1, r3, #7
 80040a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80040ac:	4a92      	ldr	r2, [pc, #584]	@ (80042f8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80040ae:	430b      	orrs	r3, r1
 80040b0:	6553      	str	r3, [r2, #84]	@ 0x54
 80040b2:	e003      	b.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80040bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040c4:	f002 0304 	and.w	r3, r2, #4
 80040c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80040cc:	2300      	movs	r3, #0
 80040ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80040d2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80040d6:	460b      	mov	r3, r1
 80040d8:	4313      	orrs	r3, r2
 80040da:	d044      	beq.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80040dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040e4:	2b05      	cmp	r3, #5
 80040e6:	d825      	bhi.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80040e8:	a201      	add	r2, pc, #4	@ (adr r2, 80040f0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80040ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040ee:	bf00      	nop
 80040f0:	0800413d 	.word	0x0800413d
 80040f4:	08004109 	.word	0x08004109
 80040f8:	0800411f 	.word	0x0800411f
 80040fc:	0800413d 	.word	0x0800413d
 8004100:	0800413d 	.word	0x0800413d
 8004104:	0800413d 	.word	0x0800413d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800410c:	3308      	adds	r3, #8
 800410e:	2101      	movs	r1, #1
 8004110:	4618      	mov	r0, r3
 8004112:	f000 fc5f 	bl	80049d4 <RCCEx_PLL2_Config>
 8004116:	4603      	mov	r3, r0
 8004118:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800411c:	e00f      	b.n	800413e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800411e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004122:	3328      	adds	r3, #40	@ 0x28
 8004124:	2101      	movs	r1, #1
 8004126:	4618      	mov	r0, r3
 8004128:	f000 fd06 	bl	8004b38 <RCCEx_PLL3_Config>
 800412c:	4603      	mov	r3, r0
 800412e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004132:	e004      	b.n	800413e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800413a:	e000      	b.n	800413e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800413c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800413e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004142:	2b00      	cmp	r3, #0
 8004144:	d10b      	bne.n	800415e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004146:	4b6c      	ldr	r3, [pc, #432]	@ (80042f8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800414a:	f023 0107 	bic.w	r1, r3, #7
 800414e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004152:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004156:	4a68      	ldr	r2, [pc, #416]	@ (80042f8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004158:	430b      	orrs	r3, r1
 800415a:	6593      	str	r3, [r2, #88]	@ 0x58
 800415c:	e003      	b.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800415e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004162:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800416a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800416e:	f002 0320 	and.w	r3, r2, #32
 8004172:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004176:	2300      	movs	r3, #0
 8004178:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800417c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004180:	460b      	mov	r3, r1
 8004182:	4313      	orrs	r3, r2
 8004184:	d055      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800418a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800418e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004192:	d033      	beq.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004194:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004198:	d82c      	bhi.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800419a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800419e:	d02f      	beq.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80041a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041a4:	d826      	bhi.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80041a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80041aa:	d02b      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80041ac:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80041b0:	d820      	bhi.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80041b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041b6:	d012      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80041b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80041bc:	d81a      	bhi.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d022      	beq.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80041c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80041c6:	d115      	bne.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80041c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041cc:	3308      	adds	r3, #8
 80041ce:	2100      	movs	r1, #0
 80041d0:	4618      	mov	r0, r3
 80041d2:	f000 fbff 	bl	80049d4 <RCCEx_PLL2_Config>
 80041d6:	4603      	mov	r3, r0
 80041d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80041dc:	e015      	b.n	800420a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80041de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041e2:	3328      	adds	r3, #40	@ 0x28
 80041e4:	2102      	movs	r1, #2
 80041e6:	4618      	mov	r0, r3
 80041e8:	f000 fca6 	bl	8004b38 <RCCEx_PLL3_Config>
 80041ec:	4603      	mov	r3, r0
 80041ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80041f2:	e00a      	b.n	800420a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041fa:	e006      	b.n	800420a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041fc:	bf00      	nop
 80041fe:	e004      	b.n	800420a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004200:	bf00      	nop
 8004202:	e002      	b.n	800420a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004204:	bf00      	nop
 8004206:	e000      	b.n	800420a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004208:	bf00      	nop
    }

    if (ret == HAL_OK)
 800420a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800420e:	2b00      	cmp	r3, #0
 8004210:	d10b      	bne.n	800422a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004212:	4b39      	ldr	r3, [pc, #228]	@ (80042f8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004214:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004216:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800421a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800421e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004222:	4a35      	ldr	r2, [pc, #212]	@ (80042f8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004224:	430b      	orrs	r3, r1
 8004226:	6553      	str	r3, [r2, #84]	@ 0x54
 8004228:	e003      	b.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800422a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800422e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800423a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800423e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004242:	2300      	movs	r3, #0
 8004244:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004248:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800424c:	460b      	mov	r3, r1
 800424e:	4313      	orrs	r3, r2
 8004250:	d058      	beq.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004256:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800425a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800425e:	d033      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004260:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004264:	d82c      	bhi.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004266:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800426a:	d02f      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800426c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004270:	d826      	bhi.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004272:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004276:	d02b      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004278:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800427c:	d820      	bhi.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800427e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004282:	d012      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004284:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004288:	d81a      	bhi.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800428a:	2b00      	cmp	r3, #0
 800428c:	d022      	beq.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800428e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004292:	d115      	bne.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004294:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004298:	3308      	adds	r3, #8
 800429a:	2100      	movs	r1, #0
 800429c:	4618      	mov	r0, r3
 800429e:	f000 fb99 	bl	80049d4 <RCCEx_PLL2_Config>
 80042a2:	4603      	mov	r3, r0
 80042a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80042a8:	e015      	b.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80042aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ae:	3328      	adds	r3, #40	@ 0x28
 80042b0:	2102      	movs	r1, #2
 80042b2:	4618      	mov	r0, r3
 80042b4:	f000 fc40 	bl	8004b38 <RCCEx_PLL3_Config>
 80042b8:	4603      	mov	r3, r0
 80042ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80042be:	e00a      	b.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042c6:	e006      	b.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80042c8:	bf00      	nop
 80042ca:	e004      	b.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80042cc:	bf00      	nop
 80042ce:	e002      	b.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80042d0:	bf00      	nop
 80042d2:	e000      	b.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80042d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d10e      	bne.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80042de:	4b06      	ldr	r3, [pc, #24]	@ (80042f8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042e2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80042e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042ee:	4a02      	ldr	r2, [pc, #8]	@ (80042f8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042f0:	430b      	orrs	r3, r1
 80042f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80042f4:	e006      	b.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80042f6:	bf00      	nop
 80042f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004300:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004304:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800430c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004310:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004314:	2300      	movs	r3, #0
 8004316:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800431a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800431e:	460b      	mov	r3, r1
 8004320:	4313      	orrs	r3, r2
 8004322:	d055      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004324:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004328:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800432c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004330:	d033      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004332:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004336:	d82c      	bhi.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004338:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800433c:	d02f      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800433e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004342:	d826      	bhi.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004344:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004348:	d02b      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800434a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800434e:	d820      	bhi.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004350:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004354:	d012      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004356:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800435a:	d81a      	bhi.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800435c:	2b00      	cmp	r3, #0
 800435e:	d022      	beq.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004360:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004364:	d115      	bne.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800436a:	3308      	adds	r3, #8
 800436c:	2100      	movs	r1, #0
 800436e:	4618      	mov	r0, r3
 8004370:	f000 fb30 	bl	80049d4 <RCCEx_PLL2_Config>
 8004374:	4603      	mov	r3, r0
 8004376:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800437a:	e015      	b.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800437c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004380:	3328      	adds	r3, #40	@ 0x28
 8004382:	2102      	movs	r1, #2
 8004384:	4618      	mov	r0, r3
 8004386:	f000 fbd7 	bl	8004b38 <RCCEx_PLL3_Config>
 800438a:	4603      	mov	r3, r0
 800438c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004390:	e00a      	b.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004398:	e006      	b.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800439a:	bf00      	nop
 800439c:	e004      	b.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800439e:	bf00      	nop
 80043a0:	e002      	b.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80043a2:	bf00      	nop
 80043a4:	e000      	b.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80043a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d10b      	bne.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80043b0:	4ba1      	ldr	r3, [pc, #644]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043b4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80043b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043bc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80043c0:	4a9d      	ldr	r2, [pc, #628]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043c2:	430b      	orrs	r3, r1
 80043c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80043c6:	e003      	b.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80043d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043d8:	f002 0308 	and.w	r3, r2, #8
 80043dc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80043e0:	2300      	movs	r3, #0
 80043e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80043e6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80043ea:	460b      	mov	r3, r1
 80043ec:	4313      	orrs	r3, r2
 80043ee:	d01e      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80043f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043fc:	d10c      	bne.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80043fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004402:	3328      	adds	r3, #40	@ 0x28
 8004404:	2102      	movs	r1, #2
 8004406:	4618      	mov	r0, r3
 8004408:	f000 fb96 	bl	8004b38 <RCCEx_PLL3_Config>
 800440c:	4603      	mov	r3, r0
 800440e:	2b00      	cmp	r3, #0
 8004410:	d002      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004412:	2301      	movs	r3, #1
 8004414:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004418:	4b87      	ldr	r3, [pc, #540]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800441a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800441c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004424:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004428:	4a83      	ldr	r2, [pc, #524]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800442a:	430b      	orrs	r3, r1
 800442c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800442e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004436:	f002 0310 	and.w	r3, r2, #16
 800443a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800443e:	2300      	movs	r3, #0
 8004440:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004444:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004448:	460b      	mov	r3, r1
 800444a:	4313      	orrs	r3, r2
 800444c:	d01e      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800444e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004452:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004456:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800445a:	d10c      	bne.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800445c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004460:	3328      	adds	r3, #40	@ 0x28
 8004462:	2102      	movs	r1, #2
 8004464:	4618      	mov	r0, r3
 8004466:	f000 fb67 	bl	8004b38 <RCCEx_PLL3_Config>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d002      	beq.n	8004476 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004476:	4b70      	ldr	r3, [pc, #448]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800447a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800447e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004482:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004486:	4a6c      	ldr	r2, [pc, #432]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004488:	430b      	orrs	r3, r1
 800448a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800448c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004494:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004498:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800449c:	2300      	movs	r3, #0
 800449e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80044a2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80044a6:	460b      	mov	r3, r1
 80044a8:	4313      	orrs	r3, r2
 80044aa:	d03e      	beq.n	800452a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80044ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80044b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044b8:	d022      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80044ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80044be:	d81b      	bhi.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d003      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80044c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044c8:	d00b      	beq.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80044ca:	e015      	b.n	80044f8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d0:	3308      	adds	r3, #8
 80044d2:	2100      	movs	r1, #0
 80044d4:	4618      	mov	r0, r3
 80044d6:	f000 fa7d 	bl	80049d4 <RCCEx_PLL2_Config>
 80044da:	4603      	mov	r3, r0
 80044dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80044e0:	e00f      	b.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80044e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e6:	3328      	adds	r3, #40	@ 0x28
 80044e8:	2102      	movs	r1, #2
 80044ea:	4618      	mov	r0, r3
 80044ec:	f000 fb24 	bl	8004b38 <RCCEx_PLL3_Config>
 80044f0:	4603      	mov	r3, r0
 80044f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80044f6:	e004      	b.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044fe:	e000      	b.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004500:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004502:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10b      	bne.n	8004522 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800450a:	4b4b      	ldr	r3, [pc, #300]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800450c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800450e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004516:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800451a:	4a47      	ldr	r2, [pc, #284]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800451c:	430b      	orrs	r3, r1
 800451e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004520:	e003      	b.n	800452a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004522:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004526:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800452a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800452e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004532:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004536:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004538:	2300      	movs	r3, #0
 800453a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800453c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004540:	460b      	mov	r3, r1
 8004542:	4313      	orrs	r3, r2
 8004544:	d03b      	beq.n	80045be <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004546:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800454a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800454e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004552:	d01f      	beq.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004554:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004558:	d818      	bhi.n	800458c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800455a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800455e:	d003      	beq.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004560:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004564:	d007      	beq.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004566:	e011      	b.n	800458c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004568:	4b33      	ldr	r3, [pc, #204]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800456a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800456c:	4a32      	ldr	r2, [pc, #200]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800456e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004572:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004574:	e00f      	b.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004576:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800457a:	3328      	adds	r3, #40	@ 0x28
 800457c:	2101      	movs	r1, #1
 800457e:	4618      	mov	r0, r3
 8004580:	f000 fada 	bl	8004b38 <RCCEx_PLL3_Config>
 8004584:	4603      	mov	r3, r0
 8004586:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800458a:	e004      	b.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004592:	e000      	b.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004594:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004596:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800459a:	2b00      	cmp	r3, #0
 800459c:	d10b      	bne.n	80045b6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800459e:	4b26      	ldr	r3, [pc, #152]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045a2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80045a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ae:	4a22      	ldr	r2, [pc, #136]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045b0:	430b      	orrs	r3, r1
 80045b2:	6553      	str	r3, [r2, #84]	@ 0x54
 80045b4:	e003      	b.n	80045be <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80045be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045c6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80045ca:	673b      	str	r3, [r7, #112]	@ 0x70
 80045cc:	2300      	movs	r3, #0
 80045ce:	677b      	str	r3, [r7, #116]	@ 0x74
 80045d0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80045d4:	460b      	mov	r3, r1
 80045d6:	4313      	orrs	r3, r2
 80045d8:	d034      	beq.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80045da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d003      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80045e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045e8:	d007      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80045ea:	e011      	b.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045ec:	4b12      	ldr	r3, [pc, #72]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045f0:	4a11      	ldr	r2, [pc, #68]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80045f8:	e00e      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80045fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045fe:	3308      	adds	r3, #8
 8004600:	2102      	movs	r1, #2
 8004602:	4618      	mov	r0, r3
 8004604:	f000 f9e6 	bl	80049d4 <RCCEx_PLL2_Config>
 8004608:	4603      	mov	r3, r0
 800460a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800460e:	e003      	b.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004616:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004618:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800461c:	2b00      	cmp	r3, #0
 800461e:	d10d      	bne.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004620:	4b05      	ldr	r3, [pc, #20]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004622:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004624:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800462c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800462e:	4a02      	ldr	r2, [pc, #8]	@ (8004638 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004630:	430b      	orrs	r3, r1
 8004632:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004634:	e006      	b.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004636:	bf00      	nop
 8004638:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800463c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004640:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800464c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004650:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004652:	2300      	movs	r3, #0
 8004654:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004656:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800465a:	460b      	mov	r3, r1
 800465c:	4313      	orrs	r3, r2
 800465e:	d00c      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004660:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004664:	3328      	adds	r3, #40	@ 0x28
 8004666:	2102      	movs	r1, #2
 8004668:	4618      	mov	r0, r3
 800466a:	f000 fa65 	bl	8004b38 <RCCEx_PLL3_Config>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d002      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800467a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800467e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004682:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004686:	663b      	str	r3, [r7, #96]	@ 0x60
 8004688:	2300      	movs	r3, #0
 800468a:	667b      	str	r3, [r7, #100]	@ 0x64
 800468c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004690:	460b      	mov	r3, r1
 8004692:	4313      	orrs	r3, r2
 8004694:	d038      	beq.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800469a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800469e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046a2:	d018      	beq.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80046a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046a8:	d811      	bhi.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80046aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046ae:	d014      	beq.n	80046da <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80046b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046b4:	d80b      	bhi.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d011      	beq.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80046ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046be:	d106      	bne.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046c0:	4bc3      	ldr	r3, [pc, #780]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046c4:	4ac2      	ldr	r2, [pc, #776]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80046cc:	e008      	b.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046d4:	e004      	b.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80046d6:	bf00      	nop
 80046d8:	e002      	b.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80046da:	bf00      	nop
 80046dc:	e000      	b.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80046de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d10b      	bne.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80046e8:	4bb9      	ldr	r3, [pc, #740]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046ec:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80046f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046f8:	4ab5      	ldr	r2, [pc, #724]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046fa:	430b      	orrs	r3, r1
 80046fc:	6553      	str	r3, [r2, #84]	@ 0x54
 80046fe:	e003      	b.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004700:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004704:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004710:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004714:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004716:	2300      	movs	r3, #0
 8004718:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800471a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800471e:	460b      	mov	r3, r1
 8004720:	4313      	orrs	r3, r2
 8004722:	d009      	beq.n	8004738 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004724:	4baa      	ldr	r3, [pc, #680]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004726:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004728:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800472c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004730:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004732:	4aa7      	ldr	r2, [pc, #668]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004734:	430b      	orrs	r3, r1
 8004736:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004738:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800473c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004740:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004744:	653b      	str	r3, [r7, #80]	@ 0x50
 8004746:	2300      	movs	r3, #0
 8004748:	657b      	str	r3, [r7, #84]	@ 0x54
 800474a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800474e:	460b      	mov	r3, r1
 8004750:	4313      	orrs	r3, r2
 8004752:	d00a      	beq.n	800476a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004754:	4b9e      	ldr	r3, [pc, #632]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004756:	691b      	ldr	r3, [r3, #16]
 8004758:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800475c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004760:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004764:	4a9a      	ldr	r2, [pc, #616]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004766:	430b      	orrs	r3, r1
 8004768:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800476a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800476e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004772:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004776:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004778:	2300      	movs	r3, #0
 800477a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800477c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004780:	460b      	mov	r3, r1
 8004782:	4313      	orrs	r3, r2
 8004784:	d009      	beq.n	800479a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004786:	4b92      	ldr	r3, [pc, #584]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004788:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800478a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800478e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004792:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004794:	4a8e      	ldr	r2, [pc, #568]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004796:	430b      	orrs	r3, r1
 8004798:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800479a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800479e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80047a6:	643b      	str	r3, [r7, #64]	@ 0x40
 80047a8:	2300      	movs	r3, #0
 80047aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80047ac:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80047b0:	460b      	mov	r3, r1
 80047b2:	4313      	orrs	r3, r2
 80047b4:	d00e      	beq.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80047b6:	4b86      	ldr	r3, [pc, #536]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047b8:	691b      	ldr	r3, [r3, #16]
 80047ba:	4a85      	ldr	r2, [pc, #532]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047bc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80047c0:	6113      	str	r3, [r2, #16]
 80047c2:	4b83      	ldr	r3, [pc, #524]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047c4:	6919      	ldr	r1, [r3, #16]
 80047c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ca:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80047ce:	4a80      	ldr	r2, [pc, #512]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047d0:	430b      	orrs	r3, r1
 80047d2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80047d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047dc:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80047e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80047e2:	2300      	movs	r3, #0
 80047e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047e6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80047ea:	460b      	mov	r3, r1
 80047ec:	4313      	orrs	r3, r2
 80047ee:	d009      	beq.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80047f0:	4b77      	ldr	r3, [pc, #476]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047f4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80047f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047fe:	4a74      	ldr	r2, [pc, #464]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004800:	430b      	orrs	r3, r1
 8004802:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800480c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004810:	633b      	str	r3, [r7, #48]	@ 0x30
 8004812:	2300      	movs	r3, #0
 8004814:	637b      	str	r3, [r7, #52]	@ 0x34
 8004816:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800481a:	460b      	mov	r3, r1
 800481c:	4313      	orrs	r3, r2
 800481e:	d00a      	beq.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004820:	4b6b      	ldr	r3, [pc, #428]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004822:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004824:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004828:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800482c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004830:	4a67      	ldr	r2, [pc, #412]	@ (80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004832:	430b      	orrs	r3, r1
 8004834:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004836:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800483a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800483e:	2100      	movs	r1, #0
 8004840:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004842:	f003 0301 	and.w	r3, r3, #1
 8004846:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004848:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800484c:	460b      	mov	r3, r1
 800484e:	4313      	orrs	r3, r2
 8004850:	d011      	beq.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004856:	3308      	adds	r3, #8
 8004858:	2100      	movs	r1, #0
 800485a:	4618      	mov	r0, r3
 800485c:	f000 f8ba 	bl	80049d4 <RCCEx_PLL2_Config>
 8004860:	4603      	mov	r3, r0
 8004862:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004866:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800486a:	2b00      	cmp	r3, #0
 800486c:	d003      	beq.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800486e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004872:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800487a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800487e:	2100      	movs	r1, #0
 8004880:	6239      	str	r1, [r7, #32]
 8004882:	f003 0302 	and.w	r3, r3, #2
 8004886:	627b      	str	r3, [r7, #36]	@ 0x24
 8004888:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800488c:	460b      	mov	r3, r1
 800488e:	4313      	orrs	r3, r2
 8004890:	d011      	beq.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004896:	3308      	adds	r3, #8
 8004898:	2101      	movs	r1, #1
 800489a:	4618      	mov	r0, r3
 800489c:	f000 f89a 	bl	80049d4 <RCCEx_PLL2_Config>
 80048a0:	4603      	mov	r3, r0
 80048a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80048a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d003      	beq.n	80048b6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80048b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048be:	2100      	movs	r1, #0
 80048c0:	61b9      	str	r1, [r7, #24]
 80048c2:	f003 0304 	and.w	r3, r3, #4
 80048c6:	61fb      	str	r3, [r7, #28]
 80048c8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80048cc:	460b      	mov	r3, r1
 80048ce:	4313      	orrs	r3, r2
 80048d0:	d011      	beq.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80048d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048d6:	3308      	adds	r3, #8
 80048d8:	2102      	movs	r1, #2
 80048da:	4618      	mov	r0, r3
 80048dc:	f000 f87a 	bl	80049d4 <RCCEx_PLL2_Config>
 80048e0:	4603      	mov	r3, r0
 80048e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80048e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d003      	beq.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80048f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048fe:	2100      	movs	r1, #0
 8004900:	6139      	str	r1, [r7, #16]
 8004902:	f003 0308 	and.w	r3, r3, #8
 8004906:	617b      	str	r3, [r7, #20]
 8004908:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800490c:	460b      	mov	r3, r1
 800490e:	4313      	orrs	r3, r2
 8004910:	d011      	beq.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004916:	3328      	adds	r3, #40	@ 0x28
 8004918:	2100      	movs	r1, #0
 800491a:	4618      	mov	r0, r3
 800491c:	f000 f90c 	bl	8004b38 <RCCEx_PLL3_Config>
 8004920:	4603      	mov	r3, r0
 8004922:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004926:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800492a:	2b00      	cmp	r3, #0
 800492c:	d003      	beq.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800492e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004932:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800493a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800493e:	2100      	movs	r1, #0
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	f003 0310 	and.w	r3, r3, #16
 8004946:	60fb      	str	r3, [r7, #12]
 8004948:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800494c:	460b      	mov	r3, r1
 800494e:	4313      	orrs	r3, r2
 8004950:	d011      	beq.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004952:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004956:	3328      	adds	r3, #40	@ 0x28
 8004958:	2101      	movs	r1, #1
 800495a:	4618      	mov	r0, r3
 800495c:	f000 f8ec 	bl	8004b38 <RCCEx_PLL3_Config>
 8004960:	4603      	mov	r3, r0
 8004962:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004966:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800496a:	2b00      	cmp	r3, #0
 800496c:	d003      	beq.n	8004976 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800496e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004972:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800497a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800497e:	2100      	movs	r1, #0
 8004980:	6039      	str	r1, [r7, #0]
 8004982:	f003 0320 	and.w	r3, r3, #32
 8004986:	607b      	str	r3, [r7, #4]
 8004988:	e9d7 1200 	ldrd	r1, r2, [r7]
 800498c:	460b      	mov	r3, r1
 800498e:	4313      	orrs	r3, r2
 8004990:	d011      	beq.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004996:	3328      	adds	r3, #40	@ 0x28
 8004998:	2102      	movs	r1, #2
 800499a:	4618      	mov	r0, r3
 800499c:	f000 f8cc 	bl	8004b38 <RCCEx_PLL3_Config>
 80049a0:	4603      	mov	r3, r0
 80049a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80049a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d003      	beq.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80049b6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d101      	bne.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80049be:	2300      	movs	r3, #0
 80049c0:	e000      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80049ca:	46bd      	mov	sp, r7
 80049cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049d0:	58024400 	.word	0x58024400

080049d4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b084      	sub	sp, #16
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
 80049dc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80049de:	2300      	movs	r3, #0
 80049e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80049e2:	4b53      	ldr	r3, [pc, #332]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 80049e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049e6:	f003 0303 	and.w	r3, r3, #3
 80049ea:	2b03      	cmp	r3, #3
 80049ec:	d101      	bne.n	80049f2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80049ee:	2301      	movs	r3, #1
 80049f0:	e099      	b.n	8004b26 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80049f2:	4b4f      	ldr	r3, [pc, #316]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a4e      	ldr	r2, [pc, #312]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 80049f8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80049fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049fe:	f7fc f8bf 	bl	8000b80 <HAL_GetTick>
 8004a02:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004a04:	e008      	b.n	8004a18 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004a06:	f7fc f8bb 	bl	8000b80 <HAL_GetTick>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	1ad3      	subs	r3, r2, r3
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	d901      	bls.n	8004a18 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004a14:	2303      	movs	r3, #3
 8004a16:	e086      	b.n	8004b26 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004a18:	4b45      	ldr	r3, [pc, #276]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d1f0      	bne.n	8004a06 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004a24:	4b42      	ldr	r3, [pc, #264]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a28:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	031b      	lsls	r3, r3, #12
 8004a32:	493f      	ldr	r1, [pc, #252]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	628b      	str	r3, [r1, #40]	@ 0x28
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	3b01      	subs	r3, #1
 8004a3e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	3b01      	subs	r3, #1
 8004a48:	025b      	lsls	r3, r3, #9
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	431a      	orrs	r2, r3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	3b01      	subs	r3, #1
 8004a54:	041b      	lsls	r3, r3, #16
 8004a56:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004a5a:	431a      	orrs	r2, r3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	691b      	ldr	r3, [r3, #16]
 8004a60:	3b01      	subs	r3, #1
 8004a62:	061b      	lsls	r3, r3, #24
 8004a64:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004a68:	4931      	ldr	r1, [pc, #196]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004a6e:	4b30      	ldr	r3, [pc, #192]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a72:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	695b      	ldr	r3, [r3, #20]
 8004a7a:	492d      	ldr	r1, [pc, #180]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004a80:	4b2b      	ldr	r3, [pc, #172]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a84:	f023 0220 	bic.w	r2, r3, #32
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	699b      	ldr	r3, [r3, #24]
 8004a8c:	4928      	ldr	r1, [pc, #160]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004a92:	4b27      	ldr	r3, [pc, #156]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a96:	4a26      	ldr	r2, [pc, #152]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004a98:	f023 0310 	bic.w	r3, r3, #16
 8004a9c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004a9e:	4b24      	ldr	r3, [pc, #144]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004aa0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004aa2:	4b24      	ldr	r3, [pc, #144]	@ (8004b34 <RCCEx_PLL2_Config+0x160>)
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	687a      	ldr	r2, [r7, #4]
 8004aa8:	69d2      	ldr	r2, [r2, #28]
 8004aaa:	00d2      	lsls	r2, r2, #3
 8004aac:	4920      	ldr	r1, [pc, #128]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004ab2:	4b1f      	ldr	r3, [pc, #124]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ab6:	4a1e      	ldr	r2, [pc, #120]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004ab8:	f043 0310 	orr.w	r3, r3, #16
 8004abc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d106      	bne.n	8004ad2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004ac4:	4b1a      	ldr	r3, [pc, #104]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac8:	4a19      	ldr	r2, [pc, #100]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004aca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004ace:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ad0:	e00f      	b.n	8004af2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d106      	bne.n	8004ae6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004ad8:	4b15      	ldr	r3, [pc, #84]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004ada:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004adc:	4a14      	ldr	r2, [pc, #80]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004ade:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ae2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ae4:	e005      	b.n	8004af2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004ae6:	4b12      	ldr	r3, [pc, #72]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aea:	4a11      	ldr	r2, [pc, #68]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004aec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004af0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004af2:	4b0f      	ldr	r3, [pc, #60]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a0e      	ldr	r2, [pc, #56]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004af8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004afc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004afe:	f7fc f83f 	bl	8000b80 <HAL_GetTick>
 8004b02:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004b04:	e008      	b.n	8004b18 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004b06:	f7fc f83b 	bl	8000b80 <HAL_GetTick>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	1ad3      	subs	r3, r2, r3
 8004b10:	2b02      	cmp	r3, #2
 8004b12:	d901      	bls.n	8004b18 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e006      	b.n	8004b26 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004b18:	4b05      	ldr	r3, [pc, #20]	@ (8004b30 <RCCEx_PLL2_Config+0x15c>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d0f0      	beq.n	8004b06 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3710      	adds	r7, #16
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	58024400 	.word	0x58024400
 8004b34:	ffff0007 	.word	0xffff0007

08004b38 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b42:	2300      	movs	r3, #0
 8004b44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004b46:	4b53      	ldr	r3, [pc, #332]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b4a:	f003 0303 	and.w	r3, r3, #3
 8004b4e:	2b03      	cmp	r3, #3
 8004b50:	d101      	bne.n	8004b56 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e099      	b.n	8004c8a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004b56:	4b4f      	ldr	r3, [pc, #316]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a4e      	ldr	r2, [pc, #312]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004b5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b62:	f7fc f80d 	bl	8000b80 <HAL_GetTick>
 8004b66:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004b68:	e008      	b.n	8004b7c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004b6a:	f7fc f809 	bl	8000b80 <HAL_GetTick>
 8004b6e:	4602      	mov	r2, r0
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	1ad3      	subs	r3, r2, r3
 8004b74:	2b02      	cmp	r3, #2
 8004b76:	d901      	bls.n	8004b7c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004b78:	2303      	movs	r3, #3
 8004b7a:	e086      	b.n	8004c8a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004b7c:	4b45      	ldr	r3, [pc, #276]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d1f0      	bne.n	8004b6a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004b88:	4b42      	ldr	r3, [pc, #264]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b8c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	051b      	lsls	r3, r3, #20
 8004b96:	493f      	ldr	r1, [pc, #252]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	628b      	str	r3, [r1, #40]	@ 0x28
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	3b01      	subs	r3, #1
 8004ba2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	3b01      	subs	r3, #1
 8004bac:	025b      	lsls	r3, r3, #9
 8004bae:	b29b      	uxth	r3, r3
 8004bb0:	431a      	orrs	r2, r3
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	68db      	ldr	r3, [r3, #12]
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	041b      	lsls	r3, r3, #16
 8004bba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004bbe:	431a      	orrs	r2, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	691b      	ldr	r3, [r3, #16]
 8004bc4:	3b01      	subs	r3, #1
 8004bc6:	061b      	lsls	r3, r3, #24
 8004bc8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004bcc:	4931      	ldr	r1, [pc, #196]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004bd2:	4b30      	ldr	r3, [pc, #192]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	695b      	ldr	r3, [r3, #20]
 8004bde:	492d      	ldr	r1, [pc, #180]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004be0:	4313      	orrs	r3, r2
 8004be2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004be4:	4b2b      	ldr	r3, [pc, #172]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	699b      	ldr	r3, [r3, #24]
 8004bf0:	4928      	ldr	r1, [pc, #160]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004bf6:	4b27      	ldr	r3, [pc, #156]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bfa:	4a26      	ldr	r2, [pc, #152]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004bfc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c00:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004c02:	4b24      	ldr	r3, [pc, #144]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004c04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c06:	4b24      	ldr	r3, [pc, #144]	@ (8004c98 <RCCEx_PLL3_Config+0x160>)
 8004c08:	4013      	ands	r3, r2
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	69d2      	ldr	r2, [r2, #28]
 8004c0e:	00d2      	lsls	r2, r2, #3
 8004c10:	4920      	ldr	r1, [pc, #128]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004c12:	4313      	orrs	r3, r2
 8004c14:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004c16:	4b1f      	ldr	r3, [pc, #124]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c1a:	4a1e      	ldr	r2, [pc, #120]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004c1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c20:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d106      	bne.n	8004c36 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004c28:	4b1a      	ldr	r3, [pc, #104]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c2c:	4a19      	ldr	r2, [pc, #100]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004c2e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004c32:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c34:	e00f      	b.n	8004c56 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d106      	bne.n	8004c4a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004c3c:	4b15      	ldr	r3, [pc, #84]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c40:	4a14      	ldr	r2, [pc, #80]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004c42:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004c46:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c48:	e005      	b.n	8004c56 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004c4a:	4b12      	ldr	r3, [pc, #72]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c4e:	4a11      	ldr	r2, [pc, #68]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004c50:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c54:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004c56:	4b0f      	ldr	r3, [pc, #60]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a0e      	ldr	r2, [pc, #56]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004c5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c62:	f7fb ff8d 	bl	8000b80 <HAL_GetTick>
 8004c66:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004c68:	e008      	b.n	8004c7c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004c6a:	f7fb ff89 	bl	8000b80 <HAL_GetTick>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	1ad3      	subs	r3, r2, r3
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	d901      	bls.n	8004c7c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004c78:	2303      	movs	r3, #3
 8004c7a:	e006      	b.n	8004c8a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004c7c:	4b05      	ldr	r3, [pc, #20]	@ (8004c94 <RCCEx_PLL3_Config+0x15c>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d0f0      	beq.n	8004c6a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3710      	adds	r7, #16
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	58024400 	.word	0x58024400
 8004c98:	ffff0007 	.word	0xffff0007

08004c9c <memset>:
 8004c9c:	4402      	add	r2, r0
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	4293      	cmp	r3, r2
 8004ca2:	d100      	bne.n	8004ca6 <memset+0xa>
 8004ca4:	4770      	bx	lr
 8004ca6:	f803 1b01 	strb.w	r1, [r3], #1
 8004caa:	e7f9      	b.n	8004ca0 <memset+0x4>

08004cac <__libc_init_array>:
 8004cac:	b570      	push	{r4, r5, r6, lr}
 8004cae:	4d0d      	ldr	r5, [pc, #52]	@ (8004ce4 <__libc_init_array+0x38>)
 8004cb0:	4c0d      	ldr	r4, [pc, #52]	@ (8004ce8 <__libc_init_array+0x3c>)
 8004cb2:	1b64      	subs	r4, r4, r5
 8004cb4:	10a4      	asrs	r4, r4, #2
 8004cb6:	2600      	movs	r6, #0
 8004cb8:	42a6      	cmp	r6, r4
 8004cba:	d109      	bne.n	8004cd0 <__libc_init_array+0x24>
 8004cbc:	4d0b      	ldr	r5, [pc, #44]	@ (8004cec <__libc_init_array+0x40>)
 8004cbe:	4c0c      	ldr	r4, [pc, #48]	@ (8004cf0 <__libc_init_array+0x44>)
 8004cc0:	f000 f826 	bl	8004d10 <_init>
 8004cc4:	1b64      	subs	r4, r4, r5
 8004cc6:	10a4      	asrs	r4, r4, #2
 8004cc8:	2600      	movs	r6, #0
 8004cca:	42a6      	cmp	r6, r4
 8004ccc:	d105      	bne.n	8004cda <__libc_init_array+0x2e>
 8004cce:	bd70      	pop	{r4, r5, r6, pc}
 8004cd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cd4:	4798      	blx	r3
 8004cd6:	3601      	adds	r6, #1
 8004cd8:	e7ee      	b.n	8004cb8 <__libc_init_array+0xc>
 8004cda:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cde:	4798      	blx	r3
 8004ce0:	3601      	adds	r6, #1
 8004ce2:	e7f2      	b.n	8004cca <__libc_init_array+0x1e>
 8004ce4:	08004d94 	.word	0x08004d94
 8004ce8:	08004d94 	.word	0x08004d94
 8004cec:	08004d94 	.word	0x08004d94
 8004cf0:	08004d98 	.word	0x08004d98

08004cf4 <memcpy>:
 8004cf4:	440a      	add	r2, r1
 8004cf6:	4291      	cmp	r1, r2
 8004cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8004cfc:	d100      	bne.n	8004d00 <memcpy+0xc>
 8004cfe:	4770      	bx	lr
 8004d00:	b510      	push	{r4, lr}
 8004d02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d06:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d0a:	4291      	cmp	r1, r2
 8004d0c:	d1f9      	bne.n	8004d02 <memcpy+0xe>
 8004d0e:	bd10      	pop	{r4, pc}

08004d10 <_init>:
 8004d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d12:	bf00      	nop
 8004d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d16:	bc08      	pop	{r3}
 8004d18:	469e      	mov	lr, r3
 8004d1a:	4770      	bx	lr

08004d1c <_fini>:
 8004d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d1e:	bf00      	nop
 8004d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d22:	bc08      	pop	{r3}
 8004d24:	469e      	mov	lr, r3
 8004d26:	4770      	bx	lr
