info:
  vlsir:
    model: pplus_s
    params:
      r_length: 0.1
      r_width: 0.1
    port_map:
      r0: '1'
      r1: '2'
      sub: '3'
    port_order:
    - '1'
    - '2'
    - '3'
    spice_lib: res
    spice_type: SUBCKT
name: pplus_res_LR0p1_WR0p1_RTpplus_s_SFalse_DFalse_PFalse_LF_b0e04186
settings:
  deepnwell: false
  l_res: 0.1
  label: false
  pcmpgr: false
  r0_label: ''
  r1_label: ''
  res_type: pplus_s
  sub: false
  sub_label: ''
  w_res: 0.1
