
microros_nucleo_f401re_extensions.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e14  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08004fb4  08004fb4  00014fb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005048  08005048  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08005048  08005048  00015048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005050  08005050  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005050  08005050  00015050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005054  08005054  00015054  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005058  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000049f0  20000010  08005068  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004a00  08005068  00024a00  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016654  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002b7d  00000000  00000000  00036694  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001278  00000000  00000000  00039218  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001140  00000000  00000000  0003a490  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002b63  00000000  00000000  0003b5d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000dcfb  00000000  00000000  0003e133  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00094e42  00000000  00000000  0004be2e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e0c70  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d90  00000000  00000000  000e0cec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004f9c 	.word	0x08004f9c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	08004f9c 	.word	0x08004f9c

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001f4:	f000 b972 	b.w	80004dc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	4604      	mov	r4, r0
 8000218:	4688      	mov	r8, r1
 800021a:	2b00      	cmp	r3, #0
 800021c:	d14b      	bne.n	80002b6 <__udivmoddi4+0xa6>
 800021e:	428a      	cmp	r2, r1
 8000220:	4615      	mov	r5, r2
 8000222:	d967      	bls.n	80002f4 <__udivmoddi4+0xe4>
 8000224:	fab2 f282 	clz	r2, r2
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0720 	rsb	r7, r2, #32
 800022e:	fa01 f302 	lsl.w	r3, r1, r2
 8000232:	fa20 f707 	lsr.w	r7, r0, r7
 8000236:	4095      	lsls	r5, r2
 8000238:	ea47 0803 	orr.w	r8, r7, r3
 800023c:	4094      	lsls	r4, r2
 800023e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000242:	0c23      	lsrs	r3, r4, #16
 8000244:	fbb8 f7fe 	udiv	r7, r8, lr
 8000248:	fa1f fc85 	uxth.w	ip, r5
 800024c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000250:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000254:	fb07 f10c 	mul.w	r1, r7, ip
 8000258:	4299      	cmp	r1, r3
 800025a:	d909      	bls.n	8000270 <__udivmoddi4+0x60>
 800025c:	18eb      	adds	r3, r5, r3
 800025e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000262:	f080 811b 	bcs.w	800049c <__udivmoddi4+0x28c>
 8000266:	4299      	cmp	r1, r3
 8000268:	f240 8118 	bls.w	800049c <__udivmoddi4+0x28c>
 800026c:	3f02      	subs	r7, #2
 800026e:	442b      	add	r3, r5
 8000270:	1a5b      	subs	r3, r3, r1
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb3 f0fe 	udiv	r0, r3, lr
 8000278:	fb0e 3310 	mls	r3, lr, r0, r3
 800027c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000280:	fb00 fc0c 	mul.w	ip, r0, ip
 8000284:	45a4      	cmp	ip, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x8c>
 8000288:	192c      	adds	r4, r5, r4
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800028e:	f080 8107 	bcs.w	80004a0 <__udivmoddi4+0x290>
 8000292:	45a4      	cmp	ip, r4
 8000294:	f240 8104 	bls.w	80004a0 <__udivmoddi4+0x290>
 8000298:	3802      	subs	r0, #2
 800029a:	442c      	add	r4, r5
 800029c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002a0:	eba4 040c 	sub.w	r4, r4, ip
 80002a4:	2700      	movs	r7, #0
 80002a6:	b11e      	cbz	r6, 80002b0 <__udivmoddi4+0xa0>
 80002a8:	40d4      	lsrs	r4, r2
 80002aa:	2300      	movs	r3, #0
 80002ac:	e9c6 4300 	strd	r4, r3, [r6]
 80002b0:	4639      	mov	r1, r7
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0xbe>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80eb 	beq.w	8000496 <__udivmoddi4+0x286>
 80002c0:	2700      	movs	r7, #0
 80002c2:	e9c6 0100 	strd	r0, r1, [r6]
 80002c6:	4638      	mov	r0, r7
 80002c8:	4639      	mov	r1, r7
 80002ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ce:	fab3 f783 	clz	r7, r3
 80002d2:	2f00      	cmp	r7, #0
 80002d4:	d147      	bne.n	8000366 <__udivmoddi4+0x156>
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d302      	bcc.n	80002e0 <__udivmoddi4+0xd0>
 80002da:	4282      	cmp	r2, r0
 80002dc:	f200 80fa 	bhi.w	80004d4 <__udivmoddi4+0x2c4>
 80002e0:	1a84      	subs	r4, r0, r2
 80002e2:	eb61 0303 	sbc.w	r3, r1, r3
 80002e6:	2001      	movs	r0, #1
 80002e8:	4698      	mov	r8, r3
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	d0e0      	beq.n	80002b0 <__udivmoddi4+0xa0>
 80002ee:	e9c6 4800 	strd	r4, r8, [r6]
 80002f2:	e7dd      	b.n	80002b0 <__udivmoddi4+0xa0>
 80002f4:	b902      	cbnz	r2, 80002f8 <__udivmoddi4+0xe8>
 80002f6:	deff      	udf	#255	; 0xff
 80002f8:	fab2 f282 	clz	r2, r2
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	f040 808f 	bne.w	8000420 <__udivmoddi4+0x210>
 8000302:	1b49      	subs	r1, r1, r5
 8000304:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000308:	fa1f f885 	uxth.w	r8, r5
 800030c:	2701      	movs	r7, #1
 800030e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fb0e 111c 	mls	r1, lr, ip, r1
 8000318:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800031c:	fb08 f10c 	mul.w	r1, r8, ip
 8000320:	4299      	cmp	r1, r3
 8000322:	d907      	bls.n	8000334 <__udivmoddi4+0x124>
 8000324:	18eb      	adds	r3, r5, r3
 8000326:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x122>
 800032c:	4299      	cmp	r1, r3
 800032e:	f200 80cd 	bhi.w	80004cc <__udivmoddi4+0x2bc>
 8000332:	4684      	mov	ip, r0
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	b2a3      	uxth	r3, r4
 8000338:	fbb1 f0fe 	udiv	r0, r1, lr
 800033c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000340:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000344:	fb08 f800 	mul.w	r8, r8, r0
 8000348:	45a0      	cmp	r8, r4
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0x14c>
 800034c:	192c      	adds	r4, r5, r4
 800034e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0x14a>
 8000354:	45a0      	cmp	r8, r4
 8000356:	f200 80b6 	bhi.w	80004c6 <__udivmoddi4+0x2b6>
 800035a:	4618      	mov	r0, r3
 800035c:	eba4 0408 	sub.w	r4, r4, r8
 8000360:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000364:	e79f      	b.n	80002a6 <__udivmoddi4+0x96>
 8000366:	f1c7 0c20 	rsb	ip, r7, #32
 800036a:	40bb      	lsls	r3, r7
 800036c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000370:	ea4e 0e03 	orr.w	lr, lr, r3
 8000374:	fa01 f407 	lsl.w	r4, r1, r7
 8000378:	fa20 f50c 	lsr.w	r5, r0, ip
 800037c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000380:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000384:	4325      	orrs	r5, r4
 8000386:	fbb3 f9f8 	udiv	r9, r3, r8
 800038a:	0c2c      	lsrs	r4, r5, #16
 800038c:	fb08 3319 	mls	r3, r8, r9, r3
 8000390:	fa1f fa8e 	uxth.w	sl, lr
 8000394:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000398:	fb09 f40a 	mul.w	r4, r9, sl
 800039c:	429c      	cmp	r4, r3
 800039e:	fa02 f207 	lsl.w	r2, r2, r7
 80003a2:	fa00 f107 	lsl.w	r1, r0, r7
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1e 0303 	adds.w	r3, lr, r3
 80003ac:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80003b0:	f080 8087 	bcs.w	80004c2 <__udivmoddi4+0x2b2>
 80003b4:	429c      	cmp	r4, r3
 80003b6:	f240 8084 	bls.w	80004c2 <__udivmoddi4+0x2b2>
 80003ba:	f1a9 0902 	sub.w	r9, r9, #2
 80003be:	4473      	add	r3, lr
 80003c0:	1b1b      	subs	r3, r3, r4
 80003c2:	b2ad      	uxth	r5, r5
 80003c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003c8:	fb08 3310 	mls	r3, r8, r0, r3
 80003cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003d4:	45a2      	cmp	sl, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1da>
 80003d8:	eb1e 0404 	adds.w	r4, lr, r4
 80003dc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e0:	d26b      	bcs.n	80004ba <__udivmoddi4+0x2aa>
 80003e2:	45a2      	cmp	sl, r4
 80003e4:	d969      	bls.n	80004ba <__udivmoddi4+0x2aa>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4474      	add	r4, lr
 80003ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003ee:	fba0 8902 	umull	r8, r9, r0, r2
 80003f2:	eba4 040a 	sub.w	r4, r4, sl
 80003f6:	454c      	cmp	r4, r9
 80003f8:	46c2      	mov	sl, r8
 80003fa:	464b      	mov	r3, r9
 80003fc:	d354      	bcc.n	80004a8 <__udivmoddi4+0x298>
 80003fe:	d051      	beq.n	80004a4 <__udivmoddi4+0x294>
 8000400:	2e00      	cmp	r6, #0
 8000402:	d069      	beq.n	80004d8 <__udivmoddi4+0x2c8>
 8000404:	ebb1 050a 	subs.w	r5, r1, sl
 8000408:	eb64 0403 	sbc.w	r4, r4, r3
 800040c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000410:	40fd      	lsrs	r5, r7
 8000412:	40fc      	lsrs	r4, r7
 8000414:	ea4c 0505 	orr.w	r5, ip, r5
 8000418:	e9c6 5400 	strd	r5, r4, [r6]
 800041c:	2700      	movs	r7, #0
 800041e:	e747      	b.n	80002b0 <__udivmoddi4+0xa0>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f703 	lsr.w	r7, r0, r3
 8000428:	4095      	lsls	r5, r2
 800042a:	fa01 f002 	lsl.w	r0, r1, r2
 800042e:	fa21 f303 	lsr.w	r3, r1, r3
 8000432:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000436:	4338      	orrs	r0, r7
 8000438:	0c01      	lsrs	r1, r0, #16
 800043a:	fbb3 f7fe 	udiv	r7, r3, lr
 800043e:	fa1f f885 	uxth.w	r8, r5
 8000442:	fb0e 3317 	mls	r3, lr, r7, r3
 8000446:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044a:	fb07 f308 	mul.w	r3, r7, r8
 800044e:	428b      	cmp	r3, r1
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x256>
 8000456:	1869      	adds	r1, r5, r1
 8000458:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800045c:	d22f      	bcs.n	80004be <__udivmoddi4+0x2ae>
 800045e:	428b      	cmp	r3, r1
 8000460:	d92d      	bls.n	80004be <__udivmoddi4+0x2ae>
 8000462:	3f02      	subs	r7, #2
 8000464:	4429      	add	r1, r5
 8000466:	1acb      	subs	r3, r1, r3
 8000468:	b281      	uxth	r1, r0
 800046a:	fbb3 f0fe 	udiv	r0, r3, lr
 800046e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb00 f308 	mul.w	r3, r0, r8
 800047a:	428b      	cmp	r3, r1
 800047c:	d907      	bls.n	800048e <__udivmoddi4+0x27e>
 800047e:	1869      	adds	r1, r5, r1
 8000480:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000484:	d217      	bcs.n	80004b6 <__udivmoddi4+0x2a6>
 8000486:	428b      	cmp	r3, r1
 8000488:	d915      	bls.n	80004b6 <__udivmoddi4+0x2a6>
 800048a:	3802      	subs	r0, #2
 800048c:	4429      	add	r1, r5
 800048e:	1ac9      	subs	r1, r1, r3
 8000490:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000494:	e73b      	b.n	800030e <__udivmoddi4+0xfe>
 8000496:	4637      	mov	r7, r6
 8000498:	4630      	mov	r0, r6
 800049a:	e709      	b.n	80002b0 <__udivmoddi4+0xa0>
 800049c:	4607      	mov	r7, r0
 800049e:	e6e7      	b.n	8000270 <__udivmoddi4+0x60>
 80004a0:	4618      	mov	r0, r3
 80004a2:	e6fb      	b.n	800029c <__udivmoddi4+0x8c>
 80004a4:	4541      	cmp	r1, r8
 80004a6:	d2ab      	bcs.n	8000400 <__udivmoddi4+0x1f0>
 80004a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004ac:	eb69 020e 	sbc.w	r2, r9, lr
 80004b0:	3801      	subs	r0, #1
 80004b2:	4613      	mov	r3, r2
 80004b4:	e7a4      	b.n	8000400 <__udivmoddi4+0x1f0>
 80004b6:	4660      	mov	r0, ip
 80004b8:	e7e9      	b.n	800048e <__udivmoddi4+0x27e>
 80004ba:	4618      	mov	r0, r3
 80004bc:	e795      	b.n	80003ea <__udivmoddi4+0x1da>
 80004be:	4667      	mov	r7, ip
 80004c0:	e7d1      	b.n	8000466 <__udivmoddi4+0x256>
 80004c2:	4681      	mov	r9, r0
 80004c4:	e77c      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c6:	3802      	subs	r0, #2
 80004c8:	442c      	add	r4, r5
 80004ca:	e747      	b.n	800035c <__udivmoddi4+0x14c>
 80004cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d0:	442b      	add	r3, r5
 80004d2:	e72f      	b.n	8000334 <__udivmoddi4+0x124>
 80004d4:	4638      	mov	r0, r7
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xda>
 80004d8:	4637      	mov	r7, r6
 80004da:	e6e9      	b.n	80002b0 <__udivmoddi4+0xa0>

080004dc <__aeabi_idiv0>:
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop

080004e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004e4:	f000 fa86 	bl	80009f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004e8:	f000 f826 	bl	8000538 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ec:	f000 f8ba 	bl	8000664 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004f0:	f000 f88e 	bl	8000610 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80004f4:	f001 ffdc 	bl	80024b0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of microROS_app */
  microROS_appHandle = osThreadNew(appMain, NULL, &microROS_app_attributes);
 80004f8:	4a09      	ldr	r2, [pc, #36]	; (8000520 <main+0x40>)
 80004fa:	2100      	movs	r1, #0
 80004fc:	4809      	ldr	r0, [pc, #36]	; (8000524 <main+0x44>)
 80004fe:	f002 f841 	bl	8002584 <osThreadNew>
 8000502:	4602      	mov	r2, r0
 8000504:	4b08      	ldr	r3, [pc, #32]	; (8000528 <main+0x48>)
 8000506:	601a      	str	r2, [r3, #0]

  /* creation of StartTask */
  StartTaskHandle = osThreadNew(StartDefaultTask, NULL, &StartTask_attributes);
 8000508:	4a08      	ldr	r2, [pc, #32]	; (800052c <main+0x4c>)
 800050a:	2100      	movs	r1, #0
 800050c:	4808      	ldr	r0, [pc, #32]	; (8000530 <main+0x50>)
 800050e:	f002 f839 	bl	8002584 <osThreadNew>
 8000512:	4602      	mov	r2, r0
 8000514:	4b07      	ldr	r3, [pc, #28]	; (8000534 <main+0x54>)
 8000516:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000518:	f001 fffe 	bl	8002518 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800051c:	e7fe      	b.n	800051c <main+0x3c>
 800051e:	bf00      	nop
 8000520:	08004fe8 	.word	0x08004fe8
 8000524:	08000745 	.word	0x08000745
 8000528:	20004938 	.word	0x20004938
 800052c:	0800500c 	.word	0x0800500c
 8000530:	08000755 	.word	0x08000755
 8000534:	20004934 	.word	0x20004934

08000538 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b094      	sub	sp, #80	; 0x50
 800053c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800053e:	f107 0320 	add.w	r3, r7, #32
 8000542:	2230      	movs	r2, #48	; 0x30
 8000544:	2100      	movs	r1, #0
 8000546:	4618      	mov	r0, r3
 8000548:	f004 fd1f 	bl	8004f8a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800054c:	f107 030c 	add.w	r3, r7, #12
 8000550:	2200      	movs	r2, #0
 8000552:	601a      	str	r2, [r3, #0]
 8000554:	605a      	str	r2, [r3, #4]
 8000556:	609a      	str	r2, [r3, #8]
 8000558:	60da      	str	r2, [r3, #12]
 800055a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800055c:	2300      	movs	r3, #0
 800055e:	60bb      	str	r3, [r7, #8]
 8000560:	4b29      	ldr	r3, [pc, #164]	; (8000608 <SystemClock_Config+0xd0>)
 8000562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000564:	4a28      	ldr	r2, [pc, #160]	; (8000608 <SystemClock_Config+0xd0>)
 8000566:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800056a:	6413      	str	r3, [r2, #64]	; 0x40
 800056c:	4b26      	ldr	r3, [pc, #152]	; (8000608 <SystemClock_Config+0xd0>)
 800056e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000570:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000574:	60bb      	str	r3, [r7, #8]
 8000576:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000578:	2300      	movs	r3, #0
 800057a:	607b      	str	r3, [r7, #4]
 800057c:	4b23      	ldr	r3, [pc, #140]	; (800060c <SystemClock_Config+0xd4>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000584:	4a21      	ldr	r2, [pc, #132]	; (800060c <SystemClock_Config+0xd4>)
 8000586:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800058a:	6013      	str	r3, [r2, #0]
 800058c:	4b1f      	ldr	r3, [pc, #124]	; (800060c <SystemClock_Config+0xd4>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000594:	607b      	str	r3, [r7, #4]
 8000596:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000598:	2302      	movs	r3, #2
 800059a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800059c:	2301      	movs	r3, #1
 800059e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005a0:	2310      	movs	r3, #16
 80005a2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005a4:	2302      	movs	r3, #2
 80005a6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005a8:	2300      	movs	r3, #0
 80005aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80005ac:	2310      	movs	r3, #16
 80005ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005b0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80005b4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80005b6:	2304      	movs	r3, #4
 80005b8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005ba:	2307      	movs	r3, #7
 80005bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005be:	f107 0320 	add.w	r3, r7, #32
 80005c2:	4618      	mov	r0, r3
 80005c4:	f000 fcf0 	bl	8000fa8 <HAL_RCC_OscConfig>
 80005c8:	4603      	mov	r3, r0
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d001      	beq.n	80005d2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80005ce:	f000 f8e1 	bl	8000794 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005d2:	230f      	movs	r3, #15
 80005d4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005d6:	2302      	movs	r3, #2
 80005d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005da:	2300      	movs	r3, #0
 80005dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005e4:	2300      	movs	r3, #0
 80005e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005e8:	f107 030c 	add.w	r3, r7, #12
 80005ec:	2102      	movs	r1, #2
 80005ee:	4618      	mov	r0, r3
 80005f0:	f000 ff4a 	bl	8001488 <HAL_RCC_ClockConfig>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80005fa:	f000 f8cb 	bl	8000794 <Error_Handler>
  }
}
 80005fe:	bf00      	nop
 8000600:	3750      	adds	r7, #80	; 0x50
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	40023800 	.word	0x40023800
 800060c:	40007000 	.word	0x40007000

08000610 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000614:	4b11      	ldr	r3, [pc, #68]	; (800065c <MX_USART2_UART_Init+0x4c>)
 8000616:	4a12      	ldr	r2, [pc, #72]	; (8000660 <MX_USART2_UART_Init+0x50>)
 8000618:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800061a:	4b10      	ldr	r3, [pc, #64]	; (800065c <MX_USART2_UART_Init+0x4c>)
 800061c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000620:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000622:	4b0e      	ldr	r3, [pc, #56]	; (800065c <MX_USART2_UART_Init+0x4c>)
 8000624:	2200      	movs	r2, #0
 8000626:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000628:	4b0c      	ldr	r3, [pc, #48]	; (800065c <MX_USART2_UART_Init+0x4c>)
 800062a:	2200      	movs	r2, #0
 800062c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800062e:	4b0b      	ldr	r3, [pc, #44]	; (800065c <MX_USART2_UART_Init+0x4c>)
 8000630:	2200      	movs	r2, #0
 8000632:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000634:	4b09      	ldr	r3, [pc, #36]	; (800065c <MX_USART2_UART_Init+0x4c>)
 8000636:	220c      	movs	r2, #12
 8000638:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800063a:	4b08      	ldr	r3, [pc, #32]	; (800065c <MX_USART2_UART_Init+0x4c>)
 800063c:	2200      	movs	r2, #0
 800063e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000640:	4b06      	ldr	r3, [pc, #24]	; (800065c <MX_USART2_UART_Init+0x4c>)
 8000642:	2200      	movs	r2, #0
 8000644:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000646:	4805      	ldr	r0, [pc, #20]	; (800065c <MX_USART2_UART_Init+0x4c>)
 8000648:	f001 fb60 	bl	8001d0c <HAL_UART_Init>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000652:	f000 f89f 	bl	8000794 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000656:	bf00      	nop
 8000658:	bd80      	pop	{r7, pc}
 800065a:	bf00      	nop
 800065c:	2000493c 	.word	0x2000493c
 8000660:	40004400 	.word	0x40004400

08000664 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b08a      	sub	sp, #40	; 0x28
 8000668:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800066a:	f107 0314 	add.w	r3, r7, #20
 800066e:	2200      	movs	r2, #0
 8000670:	601a      	str	r2, [r3, #0]
 8000672:	605a      	str	r2, [r3, #4]
 8000674:	609a      	str	r2, [r3, #8]
 8000676:	60da      	str	r2, [r3, #12]
 8000678:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800067a:	2300      	movs	r3, #0
 800067c:	613b      	str	r3, [r7, #16]
 800067e:	4b2d      	ldr	r3, [pc, #180]	; (8000734 <MX_GPIO_Init+0xd0>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000682:	4a2c      	ldr	r2, [pc, #176]	; (8000734 <MX_GPIO_Init+0xd0>)
 8000684:	f043 0304 	orr.w	r3, r3, #4
 8000688:	6313      	str	r3, [r2, #48]	; 0x30
 800068a:	4b2a      	ldr	r3, [pc, #168]	; (8000734 <MX_GPIO_Init+0xd0>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068e:	f003 0304 	and.w	r3, r3, #4
 8000692:	613b      	str	r3, [r7, #16]
 8000694:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000696:	2300      	movs	r3, #0
 8000698:	60fb      	str	r3, [r7, #12]
 800069a:	4b26      	ldr	r3, [pc, #152]	; (8000734 <MX_GPIO_Init+0xd0>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	4a25      	ldr	r2, [pc, #148]	; (8000734 <MX_GPIO_Init+0xd0>)
 80006a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006a4:	6313      	str	r3, [r2, #48]	; 0x30
 80006a6:	4b23      	ldr	r3, [pc, #140]	; (8000734 <MX_GPIO_Init+0xd0>)
 80006a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006ae:	60fb      	str	r3, [r7, #12]
 80006b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b2:	2300      	movs	r3, #0
 80006b4:	60bb      	str	r3, [r7, #8]
 80006b6:	4b1f      	ldr	r3, [pc, #124]	; (8000734 <MX_GPIO_Init+0xd0>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ba:	4a1e      	ldr	r2, [pc, #120]	; (8000734 <MX_GPIO_Init+0xd0>)
 80006bc:	f043 0301 	orr.w	r3, r3, #1
 80006c0:	6313      	str	r3, [r2, #48]	; 0x30
 80006c2:	4b1c      	ldr	r3, [pc, #112]	; (8000734 <MX_GPIO_Init+0xd0>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006c6:	f003 0301 	and.w	r3, r3, #1
 80006ca:	60bb      	str	r3, [r7, #8]
 80006cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ce:	2300      	movs	r3, #0
 80006d0:	607b      	str	r3, [r7, #4]
 80006d2:	4b18      	ldr	r3, [pc, #96]	; (8000734 <MX_GPIO_Init+0xd0>)
 80006d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d6:	4a17      	ldr	r2, [pc, #92]	; (8000734 <MX_GPIO_Init+0xd0>)
 80006d8:	f043 0302 	orr.w	r3, r3, #2
 80006dc:	6313      	str	r3, [r2, #48]	; 0x30
 80006de:	4b15      	ldr	r3, [pc, #84]	; (8000734 <MX_GPIO_Init+0xd0>)
 80006e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006e2:	f003 0302 	and.w	r3, r3, #2
 80006e6:	607b      	str	r3, [r7, #4]
 80006e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006ea:	2200      	movs	r2, #0
 80006ec:	2120      	movs	r1, #32
 80006ee:	4812      	ldr	r0, [pc, #72]	; (8000738 <MX_GPIO_Init+0xd4>)
 80006f0:	f000 fc26 	bl	8000f40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006fa:	4b10      	ldr	r3, [pc, #64]	; (800073c <MX_GPIO_Init+0xd8>)
 80006fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fe:	2300      	movs	r3, #0
 8000700:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000702:	f107 0314 	add.w	r3, r7, #20
 8000706:	4619      	mov	r1, r3
 8000708:	480d      	ldr	r0, [pc, #52]	; (8000740 <MX_GPIO_Init+0xdc>)
 800070a:	f000 fa97 	bl	8000c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800070e:	2320      	movs	r3, #32
 8000710:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000712:	2301      	movs	r3, #1
 8000714:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000716:	2300      	movs	r3, #0
 8000718:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800071a:	2300      	movs	r3, #0
 800071c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800071e:	f107 0314 	add.w	r3, r7, #20
 8000722:	4619      	mov	r1, r3
 8000724:	4804      	ldr	r0, [pc, #16]	; (8000738 <MX_GPIO_Init+0xd4>)
 8000726:	f000 fa89 	bl	8000c3c <HAL_GPIO_Init>

}
 800072a:	bf00      	nop
 800072c:	3728      	adds	r7, #40	; 0x28
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	40023800 	.word	0x40023800
 8000738:	40020000 	.word	0x40020000
 800073c:	10210000 	.word	0x10210000
 8000740:	40020800 	.word	0x40020800

08000744 <appMain>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_appMain */
void appMain(void *argument)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800074c:	2001      	movs	r0, #1
 800074e:	f001 ffbf 	bl	80026d0 <osDelay>
 8000752:	e7fb      	b.n	800074c <appMain+0x8>

08000754 <StartDefaultTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800075c:	2120      	movs	r1, #32
 800075e:	4803      	ldr	r0, [pc, #12]	; (800076c <StartDefaultTask+0x18>)
 8000760:	f000 fc07 	bl	8000f72 <HAL_GPIO_TogglePin>
	  osDelay(20);
 8000764:	2014      	movs	r0, #20
 8000766:	f001 ffb3 	bl	80026d0 <osDelay>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800076a:	e7f7      	b.n	800075c <StartDefaultTask+0x8>
 800076c:	40020000 	.word	0x40020000

08000770 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	4a04      	ldr	r2, [pc, #16]	; (8000790 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800077e:	4293      	cmp	r3, r2
 8000780:	d101      	bne.n	8000786 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000782:	f000 f959 	bl	8000a38 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000786:	bf00      	nop
 8000788:	3708      	adds	r7, #8
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	40010000 	.word	0x40010000

08000794 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000798:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800079a:	e7fe      	b.n	800079a <Error_Handler+0x6>

0800079c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007a2:	2300      	movs	r3, #0
 80007a4:	607b      	str	r3, [r7, #4]
 80007a6:	4b12      	ldr	r3, [pc, #72]	; (80007f0 <HAL_MspInit+0x54>)
 80007a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007aa:	4a11      	ldr	r2, [pc, #68]	; (80007f0 <HAL_MspInit+0x54>)
 80007ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007b0:	6453      	str	r3, [r2, #68]	; 0x44
 80007b2:	4b0f      	ldr	r3, [pc, #60]	; (80007f0 <HAL_MspInit+0x54>)
 80007b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007ba:	607b      	str	r3, [r7, #4]
 80007bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	603b      	str	r3, [r7, #0]
 80007c2:	4b0b      	ldr	r3, [pc, #44]	; (80007f0 <HAL_MspInit+0x54>)
 80007c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007c6:	4a0a      	ldr	r2, [pc, #40]	; (80007f0 <HAL_MspInit+0x54>)
 80007c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007cc:	6413      	str	r3, [r2, #64]	; 0x40
 80007ce:	4b08      	ldr	r3, [pc, #32]	; (80007f0 <HAL_MspInit+0x54>)
 80007d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007d6:	603b      	str	r3, [r7, #0]
 80007d8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007da:	2200      	movs	r2, #0
 80007dc:	210f      	movs	r1, #15
 80007de:	f06f 0001 	mvn.w	r0, #1
 80007e2:	f000 fa01 	bl	8000be8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007e6:	bf00      	nop
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	40023800 	.word	0x40023800

080007f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b08a      	sub	sp, #40	; 0x28
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fc:	f107 0314 	add.w	r3, r7, #20
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	605a      	str	r2, [r3, #4]
 8000806:	609a      	str	r2, [r3, #8]
 8000808:	60da      	str	r2, [r3, #12]
 800080a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4a19      	ldr	r2, [pc, #100]	; (8000878 <HAL_UART_MspInit+0x84>)
 8000812:	4293      	cmp	r3, r2
 8000814:	d12b      	bne.n	800086e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	613b      	str	r3, [r7, #16]
 800081a:	4b18      	ldr	r3, [pc, #96]	; (800087c <HAL_UART_MspInit+0x88>)
 800081c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800081e:	4a17      	ldr	r2, [pc, #92]	; (800087c <HAL_UART_MspInit+0x88>)
 8000820:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000824:	6413      	str	r3, [r2, #64]	; 0x40
 8000826:	4b15      	ldr	r3, [pc, #84]	; (800087c <HAL_UART_MspInit+0x88>)
 8000828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800082a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800082e:	613b      	str	r3, [r7, #16]
 8000830:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	60fb      	str	r3, [r7, #12]
 8000836:	4b11      	ldr	r3, [pc, #68]	; (800087c <HAL_UART_MspInit+0x88>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	4a10      	ldr	r2, [pc, #64]	; (800087c <HAL_UART_MspInit+0x88>)
 800083c:	f043 0301 	orr.w	r3, r3, #1
 8000840:	6313      	str	r3, [r2, #48]	; 0x30
 8000842:	4b0e      	ldr	r3, [pc, #56]	; (800087c <HAL_UART_MspInit+0x88>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000846:	f003 0301 	and.w	r3, r3, #1
 800084a:	60fb      	str	r3, [r7, #12]
 800084c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800084e:	230c      	movs	r3, #12
 8000850:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000852:	2302      	movs	r3, #2
 8000854:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085a:	2300      	movs	r3, #0
 800085c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800085e:	2307      	movs	r3, #7
 8000860:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000862:	f107 0314 	add.w	r3, r7, #20
 8000866:	4619      	mov	r1, r3
 8000868:	4805      	ldr	r0, [pc, #20]	; (8000880 <HAL_UART_MspInit+0x8c>)
 800086a:	f000 f9e7 	bl	8000c3c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800086e:	bf00      	nop
 8000870:	3728      	adds	r7, #40	; 0x28
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	40004400 	.word	0x40004400
 800087c:	40023800 	.word	0x40023800
 8000880:	40020000 	.word	0x40020000

08000884 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b08c      	sub	sp, #48	; 0x30
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800088c:	2300      	movs	r3, #0
 800088e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000890:	2300      	movs	r3, #0
 8000892:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8000894:	2200      	movs	r2, #0
 8000896:	6879      	ldr	r1, [r7, #4]
 8000898:	2019      	movs	r0, #25
 800089a:	f000 f9a5 	bl	8000be8 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800089e:	2019      	movs	r0, #25
 80008a0:	f000 f9be 	bl	8000c20 <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80008a4:	2300      	movs	r3, #0
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	4b1e      	ldr	r3, [pc, #120]	; (8000924 <HAL_InitTick+0xa0>)
 80008aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ac:	4a1d      	ldr	r2, [pc, #116]	; (8000924 <HAL_InitTick+0xa0>)
 80008ae:	f043 0301 	orr.w	r3, r3, #1
 80008b2:	6453      	str	r3, [r2, #68]	; 0x44
 80008b4:	4b1b      	ldr	r3, [pc, #108]	; (8000924 <HAL_InitTick+0xa0>)
 80008b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008b8:	f003 0301 	and.w	r3, r3, #1
 80008bc:	60fb      	str	r3, [r7, #12]
 80008be:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008c0:	f107 0210 	add.w	r2, r7, #16
 80008c4:	f107 0314 	add.w	r3, r7, #20
 80008c8:	4611      	mov	r1, r2
 80008ca:	4618      	mov	r0, r3
 80008cc:	f000 ffce 	bl	800186c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80008d0:	f000 ffb8 	bl	8001844 <HAL_RCC_GetPCLK2Freq>
 80008d4:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008d8:	4a13      	ldr	r2, [pc, #76]	; (8000928 <HAL_InitTick+0xa4>)
 80008da:	fba2 2303 	umull	r2, r3, r2, r3
 80008de:	0c9b      	lsrs	r3, r3, #18
 80008e0:	3b01      	subs	r3, #1
 80008e2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80008e4:	4b11      	ldr	r3, [pc, #68]	; (800092c <HAL_InitTick+0xa8>)
 80008e6:	4a12      	ldr	r2, [pc, #72]	; (8000930 <HAL_InitTick+0xac>)
 80008e8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80008ea:	4b10      	ldr	r3, [pc, #64]	; (800092c <HAL_InitTick+0xa8>)
 80008ec:	f240 32e7 	movw	r2, #999	; 0x3e7
 80008f0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80008f2:	4a0e      	ldr	r2, [pc, #56]	; (800092c <HAL_InitTick+0xa8>)
 80008f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008f6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80008f8:	4b0c      	ldr	r3, [pc, #48]	; (800092c <HAL_InitTick+0xa8>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008fe:	4b0b      	ldr	r3, [pc, #44]	; (800092c <HAL_InitTick+0xa8>)
 8000900:	2200      	movs	r2, #0
 8000902:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000904:	4809      	ldr	r0, [pc, #36]	; (800092c <HAL_InitTick+0xa8>)
 8000906:	f000 ffe3 	bl	80018d0 <HAL_TIM_Base_Init>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d104      	bne.n	800091a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8000910:	4806      	ldr	r0, [pc, #24]	; (800092c <HAL_InitTick+0xa8>)
 8000912:	f001 f812 	bl	800193a <HAL_TIM_Base_Start_IT>
 8000916:	4603      	mov	r3, r0
 8000918:	e000      	b.n	800091c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800091a:	2301      	movs	r3, #1
}
 800091c:	4618      	mov	r0, r3
 800091e:	3730      	adds	r7, #48	; 0x30
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}
 8000924:	40023800 	.word	0x40023800
 8000928:	431bde83 	.word	0x431bde83
 800092c:	2000497c 	.word	0x2000497c
 8000930:	40010000 	.word	0x40010000

08000934 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000938:	e7fe      	b.n	8000938 <NMI_Handler+0x4>

0800093a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800093a:	b480      	push	{r7}
 800093c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800093e:	e7fe      	b.n	800093e <HardFault_Handler+0x4>

08000940 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000944:	e7fe      	b.n	8000944 <MemManage_Handler+0x4>

08000946 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000946:	b480      	push	{r7}
 8000948:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800094a:	e7fe      	b.n	800094a <BusFault_Handler+0x4>

0800094c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000950:	e7fe      	b.n	8000950 <UsageFault_Handler+0x4>

08000952 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000952:	b480      	push	{r7}
 8000954:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000956:	bf00      	nop
 8000958:	46bd      	mov	sp, r7
 800095a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095e:	4770      	bx	lr

08000960 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000964:	4802      	ldr	r0, [pc, #8]	; (8000970 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000966:	f001 f80c 	bl	8001982 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800096a:	bf00      	nop
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	2000497c 	.word	0x2000497c

08000974 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000978:	4b08      	ldr	r3, [pc, #32]	; (800099c <SystemInit+0x28>)
 800097a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800097e:	4a07      	ldr	r2, [pc, #28]	; (800099c <SystemInit+0x28>)
 8000980:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000984:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000988:	4b04      	ldr	r3, [pc, #16]	; (800099c <SystemInit+0x28>)
 800098a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800098e:	609a      	str	r2, [r3, #8]
#endif
}
 8000990:	bf00      	nop
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop
 800099c:	e000ed00 	.word	0xe000ed00

080009a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80009a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009d8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80009a4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80009a6:	e003      	b.n	80009b0 <LoopCopyDataInit>

080009a8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80009a8:	4b0c      	ldr	r3, [pc, #48]	; (80009dc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80009aa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80009ac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80009ae:	3104      	adds	r1, #4

080009b0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80009b0:	480b      	ldr	r0, [pc, #44]	; (80009e0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80009b2:	4b0c      	ldr	r3, [pc, #48]	; (80009e4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80009b4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80009b6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80009b8:	d3f6      	bcc.n	80009a8 <CopyDataInit>
  ldr  r2, =_sbss
 80009ba:	4a0b      	ldr	r2, [pc, #44]	; (80009e8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80009bc:	e002      	b.n	80009c4 <LoopFillZerobss>

080009be <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80009be:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80009c0:	f842 3b04 	str.w	r3, [r2], #4

080009c4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80009c4:	4b09      	ldr	r3, [pc, #36]	; (80009ec <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80009c6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80009c8:	d3f9      	bcc.n	80009be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80009ca:	f7ff ffd3 	bl	8000974 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009ce:	f004 faad 	bl	8004f2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009d2:	f7ff fd85 	bl	80004e0 <main>
  bx  lr    
 80009d6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80009d8:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 80009dc:	08005058 	.word	0x08005058
  ldr  r0, =_sdata
 80009e0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80009e4:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 80009e8:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 80009ec:	20004a00 	.word	0x20004a00

080009f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009f0:	e7fe      	b.n	80009f0 <ADC_IRQHandler>
	...

080009f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009f8:	4b0e      	ldr	r3, [pc, #56]	; (8000a34 <HAL_Init+0x40>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a0d      	ldr	r2, [pc, #52]	; (8000a34 <HAL_Init+0x40>)
 80009fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a04:	4b0b      	ldr	r3, [pc, #44]	; (8000a34 <HAL_Init+0x40>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a0a      	ldr	r2, [pc, #40]	; (8000a34 <HAL_Init+0x40>)
 8000a0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a10:	4b08      	ldr	r3, [pc, #32]	; (8000a34 <HAL_Init+0x40>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a07      	ldr	r2, [pc, #28]	; (8000a34 <HAL_Init+0x40>)
 8000a16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a1c:	2003      	movs	r0, #3
 8000a1e:	f000 f8d8 	bl	8000bd2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a22:	2000      	movs	r0, #0
 8000a24:	f7ff ff2e 	bl	8000884 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a28:	f7ff feb8 	bl	800079c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a2c:	2300      	movs	r3, #0
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	40023c00 	.word	0x40023c00

08000a38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a3c:	4b06      	ldr	r3, [pc, #24]	; (8000a58 <HAL_IncTick+0x20>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	461a      	mov	r2, r3
 8000a42:	4b06      	ldr	r3, [pc, #24]	; (8000a5c <HAL_IncTick+0x24>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	4413      	add	r3, r2
 8000a48:	4a04      	ldr	r2, [pc, #16]	; (8000a5c <HAL_IncTick+0x24>)
 8000a4a:	6013      	str	r3, [r2, #0]
}
 8000a4c:	bf00      	nop
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop
 8000a58:	20000008 	.word	0x20000008
 8000a5c:	200049bc 	.word	0x200049bc

08000a60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
  return uwTick;
 8000a64:	4b03      	ldr	r3, [pc, #12]	; (8000a74 <HAL_GetTick+0x14>)
 8000a66:	681b      	ldr	r3, [r3, #0]
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop
 8000a74:	200049bc 	.word	0x200049bc

08000a78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b085      	sub	sp, #20
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	f003 0307 	and.w	r3, r3, #7
 8000a86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a88:	4b0c      	ldr	r3, [pc, #48]	; (8000abc <__NVIC_SetPriorityGrouping+0x44>)
 8000a8a:	68db      	ldr	r3, [r3, #12]
 8000a8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a8e:	68ba      	ldr	r2, [r7, #8]
 8000a90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a94:	4013      	ands	r3, r2
 8000a96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a9c:	68bb      	ldr	r3, [r7, #8]
 8000a9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000aa0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000aa4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aa8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000aaa:	4a04      	ldr	r2, [pc, #16]	; (8000abc <__NVIC_SetPriorityGrouping+0x44>)
 8000aac:	68bb      	ldr	r3, [r7, #8]
 8000aae:	60d3      	str	r3, [r2, #12]
}
 8000ab0:	bf00      	nop
 8000ab2:	3714      	adds	r7, #20
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr
 8000abc:	e000ed00 	.word	0xe000ed00

08000ac0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ac4:	4b04      	ldr	r3, [pc, #16]	; (8000ad8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ac6:	68db      	ldr	r3, [r3, #12]
 8000ac8:	0a1b      	lsrs	r3, r3, #8
 8000aca:	f003 0307 	and.w	r3, r3, #7
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	46bd      	mov	sp, r7
 8000ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad6:	4770      	bx	lr
 8000ad8:	e000ed00 	.word	0xe000ed00

08000adc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000adc:	b480      	push	{r7}
 8000ade:	b083      	sub	sp, #12
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	db0b      	blt.n	8000b06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000aee:	79fb      	ldrb	r3, [r7, #7]
 8000af0:	f003 021f 	and.w	r2, r3, #31
 8000af4:	4907      	ldr	r1, [pc, #28]	; (8000b14 <__NVIC_EnableIRQ+0x38>)
 8000af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000afa:	095b      	lsrs	r3, r3, #5
 8000afc:	2001      	movs	r0, #1
 8000afe:	fa00 f202 	lsl.w	r2, r0, r2
 8000b02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b06:	bf00      	nop
 8000b08:	370c      	adds	r7, #12
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	e000e100 	.word	0xe000e100

08000b18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	6039      	str	r1, [r7, #0]
 8000b22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	db0a      	blt.n	8000b42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	b2da      	uxtb	r2, r3
 8000b30:	490c      	ldr	r1, [pc, #48]	; (8000b64 <__NVIC_SetPriority+0x4c>)
 8000b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b36:	0112      	lsls	r2, r2, #4
 8000b38:	b2d2      	uxtb	r2, r2
 8000b3a:	440b      	add	r3, r1
 8000b3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b40:	e00a      	b.n	8000b58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	b2da      	uxtb	r2, r3
 8000b46:	4908      	ldr	r1, [pc, #32]	; (8000b68 <__NVIC_SetPriority+0x50>)
 8000b48:	79fb      	ldrb	r3, [r7, #7]
 8000b4a:	f003 030f 	and.w	r3, r3, #15
 8000b4e:	3b04      	subs	r3, #4
 8000b50:	0112      	lsls	r2, r2, #4
 8000b52:	b2d2      	uxtb	r2, r2
 8000b54:	440b      	add	r3, r1
 8000b56:	761a      	strb	r2, [r3, #24]
}
 8000b58:	bf00      	nop
 8000b5a:	370c      	adds	r7, #12
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr
 8000b64:	e000e100 	.word	0xe000e100
 8000b68:	e000ed00 	.word	0xe000ed00

08000b6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b089      	sub	sp, #36	; 0x24
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	60f8      	str	r0, [r7, #12]
 8000b74:	60b9      	str	r1, [r7, #8]
 8000b76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	f003 0307 	and.w	r3, r3, #7
 8000b7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b80:	69fb      	ldr	r3, [r7, #28]
 8000b82:	f1c3 0307 	rsb	r3, r3, #7
 8000b86:	2b04      	cmp	r3, #4
 8000b88:	bf28      	it	cs
 8000b8a:	2304      	movcs	r3, #4
 8000b8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b8e:	69fb      	ldr	r3, [r7, #28]
 8000b90:	3304      	adds	r3, #4
 8000b92:	2b06      	cmp	r3, #6
 8000b94:	d902      	bls.n	8000b9c <NVIC_EncodePriority+0x30>
 8000b96:	69fb      	ldr	r3, [r7, #28]
 8000b98:	3b03      	subs	r3, #3
 8000b9a:	e000      	b.n	8000b9e <NVIC_EncodePriority+0x32>
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ba0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000ba4:	69bb      	ldr	r3, [r7, #24]
 8000ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8000baa:	43da      	mvns	r2, r3
 8000bac:	68bb      	ldr	r3, [r7, #8]
 8000bae:	401a      	ands	r2, r3
 8000bb0:	697b      	ldr	r3, [r7, #20]
 8000bb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bb4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	fa01 f303 	lsl.w	r3, r1, r3
 8000bbe:	43d9      	mvns	r1, r3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc4:	4313      	orrs	r3, r2
         );
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3724      	adds	r7, #36	; 0x24
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr

08000bd2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bd2:	b580      	push	{r7, lr}
 8000bd4:	b082      	sub	sp, #8
 8000bd6:	af00      	add	r7, sp, #0
 8000bd8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f7ff ff4c 	bl	8000a78 <__NVIC_SetPriorityGrouping>
}
 8000be0:	bf00      	nop
 8000be2:	3708      	adds	r7, #8
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b086      	sub	sp, #24
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	60b9      	str	r1, [r7, #8]
 8000bf2:	607a      	str	r2, [r7, #4]
 8000bf4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bfa:	f7ff ff61 	bl	8000ac0 <__NVIC_GetPriorityGrouping>
 8000bfe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c00:	687a      	ldr	r2, [r7, #4]
 8000c02:	68b9      	ldr	r1, [r7, #8]
 8000c04:	6978      	ldr	r0, [r7, #20]
 8000c06:	f7ff ffb1 	bl	8000b6c <NVIC_EncodePriority>
 8000c0a:	4602      	mov	r2, r0
 8000c0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c10:	4611      	mov	r1, r2
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff ff80 	bl	8000b18 <__NVIC_SetPriority>
}
 8000c18:	bf00      	nop
 8000c1a:	3718      	adds	r7, #24
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}

08000c20 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f7ff ff54 	bl	8000adc <__NVIC_EnableIRQ>
}
 8000c34:	bf00      	nop
 8000c36:	3708      	adds	r7, #8
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b089      	sub	sp, #36	; 0x24
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000c46:	2300      	movs	r3, #0
 8000c48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c52:	2300      	movs	r3, #0
 8000c54:	61fb      	str	r3, [r7, #28]
 8000c56:	e159      	b.n	8000f0c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000c58:	2201      	movs	r2, #1
 8000c5a:	69fb      	ldr	r3, [r7, #28]
 8000c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	697a      	ldr	r2, [r7, #20]
 8000c68:	4013      	ands	r3, r2
 8000c6a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000c6c:	693a      	ldr	r2, [r7, #16]
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f040 8148 	bne.w	8000f06 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	685b      	ldr	r3, [r3, #4]
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d00b      	beq.n	8000c96 <HAL_GPIO_Init+0x5a>
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	685b      	ldr	r3, [r3, #4]
 8000c82:	2b02      	cmp	r3, #2
 8000c84:	d007      	beq.n	8000c96 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c8a:	2b11      	cmp	r3, #17
 8000c8c:	d003      	beq.n	8000c96 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	2b12      	cmp	r3, #18
 8000c94:	d130      	bne.n	8000cf8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	689b      	ldr	r3, [r3, #8]
 8000c9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c9c:	69fb      	ldr	r3, [r7, #28]
 8000c9e:	005b      	lsls	r3, r3, #1
 8000ca0:	2203      	movs	r2, #3
 8000ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca6:	43db      	mvns	r3, r3
 8000ca8:	69ba      	ldr	r2, [r7, #24]
 8000caa:	4013      	ands	r3, r2
 8000cac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	68da      	ldr	r2, [r3, #12]
 8000cb2:	69fb      	ldr	r3, [r7, #28]
 8000cb4:	005b      	lsls	r3, r3, #1
 8000cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cba:	69ba      	ldr	r2, [r7, #24]
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	69ba      	ldr	r2, [r7, #24]
 8000cc4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ccc:	2201      	movs	r2, #1
 8000cce:	69fb      	ldr	r3, [r7, #28]
 8000cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd4:	43db      	mvns	r3, r3
 8000cd6:	69ba      	ldr	r2, [r7, #24]
 8000cd8:	4013      	ands	r3, r2
 8000cda:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	091b      	lsrs	r3, r3, #4
 8000ce2:	f003 0201 	and.w	r2, r3, #1
 8000ce6:	69fb      	ldr	r3, [r7, #28]
 8000ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cec:	69ba      	ldr	r2, [r7, #24]
 8000cee:	4313      	orrs	r3, r2
 8000cf0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	69ba      	ldr	r2, [r7, #24]
 8000cf6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	68db      	ldr	r3, [r3, #12]
 8000cfc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	005b      	lsls	r3, r3, #1
 8000d02:	2203      	movs	r2, #3
 8000d04:	fa02 f303 	lsl.w	r3, r2, r3
 8000d08:	43db      	mvns	r3, r3
 8000d0a:	69ba      	ldr	r2, [r7, #24]
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	689a      	ldr	r2, [r3, #8]
 8000d14:	69fb      	ldr	r3, [r7, #28]
 8000d16:	005b      	lsls	r3, r3, #1
 8000d18:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1c:	69ba      	ldr	r2, [r7, #24]
 8000d1e:	4313      	orrs	r3, r2
 8000d20:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	69ba      	ldr	r2, [r7, #24]
 8000d26:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	685b      	ldr	r3, [r3, #4]
 8000d2c:	2b02      	cmp	r3, #2
 8000d2e:	d003      	beq.n	8000d38 <HAL_GPIO_Init+0xfc>
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	2b12      	cmp	r3, #18
 8000d36:	d123      	bne.n	8000d80 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d38:	69fb      	ldr	r3, [r7, #28]
 8000d3a:	08da      	lsrs	r2, r3, #3
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	3208      	adds	r2, #8
 8000d40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d46:	69fb      	ldr	r3, [r7, #28]
 8000d48:	f003 0307 	and.w	r3, r3, #7
 8000d4c:	009b      	lsls	r3, r3, #2
 8000d4e:	220f      	movs	r2, #15
 8000d50:	fa02 f303 	lsl.w	r3, r2, r3
 8000d54:	43db      	mvns	r3, r3
 8000d56:	69ba      	ldr	r2, [r7, #24]
 8000d58:	4013      	ands	r3, r2
 8000d5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	691a      	ldr	r2, [r3, #16]
 8000d60:	69fb      	ldr	r3, [r7, #28]
 8000d62:	f003 0307 	and.w	r3, r3, #7
 8000d66:	009b      	lsls	r3, r3, #2
 8000d68:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6c:	69ba      	ldr	r2, [r7, #24]
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000d72:	69fb      	ldr	r3, [r7, #28]
 8000d74:	08da      	lsrs	r2, r3, #3
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	3208      	adds	r2, #8
 8000d7a:	69b9      	ldr	r1, [r7, #24]
 8000d7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	005b      	lsls	r3, r3, #1
 8000d8a:	2203      	movs	r2, #3
 8000d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d90:	43db      	mvns	r3, r3
 8000d92:	69ba      	ldr	r2, [r7, #24]
 8000d94:	4013      	ands	r3, r2
 8000d96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	f003 0203 	and.w	r2, r3, #3
 8000da0:	69fb      	ldr	r3, [r7, #28]
 8000da2:	005b      	lsls	r3, r3, #1
 8000da4:	fa02 f303 	lsl.w	r3, r2, r3
 8000da8:	69ba      	ldr	r2, [r7, #24]
 8000daa:	4313      	orrs	r3, r2
 8000dac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	69ba      	ldr	r2, [r7, #24]
 8000db2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	f000 80a2 	beq.w	8000f06 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	60fb      	str	r3, [r7, #12]
 8000dc6:	4b56      	ldr	r3, [pc, #344]	; (8000f20 <HAL_GPIO_Init+0x2e4>)
 8000dc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dca:	4a55      	ldr	r2, [pc, #340]	; (8000f20 <HAL_GPIO_Init+0x2e4>)
 8000dcc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000dd0:	6453      	str	r3, [r2, #68]	; 0x44
 8000dd2:	4b53      	ldr	r3, [pc, #332]	; (8000f20 <HAL_GPIO_Init+0x2e4>)
 8000dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000dda:	60fb      	str	r3, [r7, #12]
 8000ddc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000dde:	4a51      	ldr	r2, [pc, #324]	; (8000f24 <HAL_GPIO_Init+0x2e8>)
 8000de0:	69fb      	ldr	r3, [r7, #28]
 8000de2:	089b      	lsrs	r3, r3, #2
 8000de4:	3302      	adds	r3, #2
 8000de6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000dec:	69fb      	ldr	r3, [r7, #28]
 8000dee:	f003 0303 	and.w	r3, r3, #3
 8000df2:	009b      	lsls	r3, r3, #2
 8000df4:	220f      	movs	r2, #15
 8000df6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfa:	43db      	mvns	r3, r3
 8000dfc:	69ba      	ldr	r2, [r7, #24]
 8000dfe:	4013      	ands	r3, r2
 8000e00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4a48      	ldr	r2, [pc, #288]	; (8000f28 <HAL_GPIO_Init+0x2ec>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d019      	beq.n	8000e3e <HAL_GPIO_Init+0x202>
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	4a47      	ldr	r2, [pc, #284]	; (8000f2c <HAL_GPIO_Init+0x2f0>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d013      	beq.n	8000e3a <HAL_GPIO_Init+0x1fe>
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	4a46      	ldr	r2, [pc, #280]	; (8000f30 <HAL_GPIO_Init+0x2f4>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d00d      	beq.n	8000e36 <HAL_GPIO_Init+0x1fa>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4a45      	ldr	r2, [pc, #276]	; (8000f34 <HAL_GPIO_Init+0x2f8>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d007      	beq.n	8000e32 <HAL_GPIO_Init+0x1f6>
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	4a44      	ldr	r2, [pc, #272]	; (8000f38 <HAL_GPIO_Init+0x2fc>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d101      	bne.n	8000e2e <HAL_GPIO_Init+0x1f2>
 8000e2a:	2304      	movs	r3, #4
 8000e2c:	e008      	b.n	8000e40 <HAL_GPIO_Init+0x204>
 8000e2e:	2307      	movs	r3, #7
 8000e30:	e006      	b.n	8000e40 <HAL_GPIO_Init+0x204>
 8000e32:	2303      	movs	r3, #3
 8000e34:	e004      	b.n	8000e40 <HAL_GPIO_Init+0x204>
 8000e36:	2302      	movs	r3, #2
 8000e38:	e002      	b.n	8000e40 <HAL_GPIO_Init+0x204>
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	e000      	b.n	8000e40 <HAL_GPIO_Init+0x204>
 8000e3e:	2300      	movs	r3, #0
 8000e40:	69fa      	ldr	r2, [r7, #28]
 8000e42:	f002 0203 	and.w	r2, r2, #3
 8000e46:	0092      	lsls	r2, r2, #2
 8000e48:	4093      	lsls	r3, r2
 8000e4a:	69ba      	ldr	r2, [r7, #24]
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e50:	4934      	ldr	r1, [pc, #208]	; (8000f24 <HAL_GPIO_Init+0x2e8>)
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	089b      	lsrs	r3, r3, #2
 8000e56:	3302      	adds	r3, #2
 8000e58:	69ba      	ldr	r2, [r7, #24]
 8000e5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e5e:	4b37      	ldr	r3, [pc, #220]	; (8000f3c <HAL_GPIO_Init+0x300>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e64:	693b      	ldr	r3, [r7, #16]
 8000e66:	43db      	mvns	r3, r3
 8000e68:	69ba      	ldr	r2, [r7, #24]
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d003      	beq.n	8000e82 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000e7a:	69ba      	ldr	r2, [r7, #24]
 8000e7c:	693b      	ldr	r3, [r7, #16]
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000e82:	4a2e      	ldr	r2, [pc, #184]	; (8000f3c <HAL_GPIO_Init+0x300>)
 8000e84:	69bb      	ldr	r3, [r7, #24]
 8000e86:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000e88:	4b2c      	ldr	r3, [pc, #176]	; (8000f3c <HAL_GPIO_Init+0x300>)
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e8e:	693b      	ldr	r3, [r7, #16]
 8000e90:	43db      	mvns	r3, r3
 8000e92:	69ba      	ldr	r2, [r7, #24]
 8000e94:	4013      	ands	r3, r2
 8000e96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d003      	beq.n	8000eac <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000ea4:	69ba      	ldr	r2, [r7, #24]
 8000ea6:	693b      	ldr	r3, [r7, #16]
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000eac:	4a23      	ldr	r2, [pc, #140]	; (8000f3c <HAL_GPIO_Init+0x300>)
 8000eae:	69bb      	ldr	r3, [r7, #24]
 8000eb0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000eb2:	4b22      	ldr	r3, [pc, #136]	; (8000f3c <HAL_GPIO_Init+0x300>)
 8000eb4:	689b      	ldr	r3, [r3, #8]
 8000eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000eb8:	693b      	ldr	r3, [r7, #16]
 8000eba:	43db      	mvns	r3, r3
 8000ebc:	69ba      	ldr	r2, [r7, #24]
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d003      	beq.n	8000ed6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000ece:	69ba      	ldr	r2, [r7, #24]
 8000ed0:	693b      	ldr	r3, [r7, #16]
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000ed6:	4a19      	ldr	r2, [pc, #100]	; (8000f3c <HAL_GPIO_Init+0x300>)
 8000ed8:	69bb      	ldr	r3, [r7, #24]
 8000eda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000edc:	4b17      	ldr	r3, [pc, #92]	; (8000f3c <HAL_GPIO_Init+0x300>)
 8000ede:	68db      	ldr	r3, [r3, #12]
 8000ee0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	43db      	mvns	r3, r3
 8000ee6:	69ba      	ldr	r2, [r7, #24]
 8000ee8:	4013      	ands	r3, r2
 8000eea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d003      	beq.n	8000f00 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000ef8:	69ba      	ldr	r2, [r7, #24]
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000f00:	4a0e      	ldr	r2, [pc, #56]	; (8000f3c <HAL_GPIO_Init+0x300>)
 8000f02:	69bb      	ldr	r3, [r7, #24]
 8000f04:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	3301      	adds	r3, #1
 8000f0a:	61fb      	str	r3, [r7, #28]
 8000f0c:	69fb      	ldr	r3, [r7, #28]
 8000f0e:	2b0f      	cmp	r3, #15
 8000f10:	f67f aea2 	bls.w	8000c58 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000f14:	bf00      	nop
 8000f16:	3724      	adds	r7, #36	; 0x24
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	40023800 	.word	0x40023800
 8000f24:	40013800 	.word	0x40013800
 8000f28:	40020000 	.word	0x40020000
 8000f2c:	40020400 	.word	0x40020400
 8000f30:	40020800 	.word	0x40020800
 8000f34:	40020c00 	.word	0x40020c00
 8000f38:	40021000 	.word	0x40021000
 8000f3c:	40013c00 	.word	0x40013c00

08000f40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	460b      	mov	r3, r1
 8000f4a:	807b      	strh	r3, [r7, #2]
 8000f4c:	4613      	mov	r3, r2
 8000f4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f50:	787b      	ldrb	r3, [r7, #1]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d003      	beq.n	8000f5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f56:	887a      	ldrh	r2, [r7, #2]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000f5c:	e003      	b.n	8000f66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000f5e:	887b      	ldrh	r3, [r7, #2]
 8000f60:	041a      	lsls	r2, r3, #16
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	619a      	str	r2, [r3, #24]
}
 8000f66:	bf00      	nop
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f72:	b480      	push	{r7}
 8000f74:	b083      	sub	sp, #12
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
 8000f7a:	460b      	mov	r3, r1
 8000f7c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	695a      	ldr	r2, [r3, #20]
 8000f82:	887b      	ldrh	r3, [r7, #2]
 8000f84:	401a      	ands	r2, r3
 8000f86:	887b      	ldrh	r3, [r7, #2]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	d104      	bne.n	8000f96 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000f8c:	887b      	ldrh	r3, [r7, #2]
 8000f8e:	041a      	lsls	r2, r3, #16
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8000f94:	e002      	b.n	8000f9c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8000f96:	887a      	ldrh	r2, [r7, #2]
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	619a      	str	r2, [r3, #24]
}
 8000f9c:	bf00      	nop
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr

08000fa8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d101      	bne.n	8000fba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e25b      	b.n	8001472 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f003 0301 	and.w	r3, r3, #1
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d075      	beq.n	80010b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000fc6:	4ba3      	ldr	r3, [pc, #652]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 8000fc8:	689b      	ldr	r3, [r3, #8]
 8000fca:	f003 030c 	and.w	r3, r3, #12
 8000fce:	2b04      	cmp	r3, #4
 8000fd0:	d00c      	beq.n	8000fec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000fd2:	4ba0      	ldr	r3, [pc, #640]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 8000fd4:	689b      	ldr	r3, [r3, #8]
 8000fd6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000fda:	2b08      	cmp	r3, #8
 8000fdc:	d112      	bne.n	8001004 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000fde:	4b9d      	ldr	r3, [pc, #628]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000fe6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000fea:	d10b      	bne.n	8001004 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fec:	4b99      	ldr	r3, [pc, #612]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d05b      	beq.n	80010b0 <HAL_RCC_OscConfig+0x108>
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d157      	bne.n	80010b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001000:	2301      	movs	r3, #1
 8001002:	e236      	b.n	8001472 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800100c:	d106      	bne.n	800101c <HAL_RCC_OscConfig+0x74>
 800100e:	4b91      	ldr	r3, [pc, #580]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a90      	ldr	r2, [pc, #576]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 8001014:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001018:	6013      	str	r3, [r2, #0]
 800101a:	e01d      	b.n	8001058 <HAL_RCC_OscConfig+0xb0>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001024:	d10c      	bne.n	8001040 <HAL_RCC_OscConfig+0x98>
 8001026:	4b8b      	ldr	r3, [pc, #556]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a8a      	ldr	r2, [pc, #552]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 800102c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001030:	6013      	str	r3, [r2, #0]
 8001032:	4b88      	ldr	r3, [pc, #544]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a87      	ldr	r2, [pc, #540]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 8001038:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800103c:	6013      	str	r3, [r2, #0]
 800103e:	e00b      	b.n	8001058 <HAL_RCC_OscConfig+0xb0>
 8001040:	4b84      	ldr	r3, [pc, #528]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a83      	ldr	r2, [pc, #524]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 8001046:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800104a:	6013      	str	r3, [r2, #0]
 800104c:	4b81      	ldr	r3, [pc, #516]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a80      	ldr	r2, [pc, #512]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 8001052:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001056:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d013      	beq.n	8001088 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001060:	f7ff fcfe 	bl	8000a60 <HAL_GetTick>
 8001064:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001066:	e008      	b.n	800107a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001068:	f7ff fcfa 	bl	8000a60 <HAL_GetTick>
 800106c:	4602      	mov	r2, r0
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	2b64      	cmp	r3, #100	; 0x64
 8001074:	d901      	bls.n	800107a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001076:	2303      	movs	r3, #3
 8001078:	e1fb      	b.n	8001472 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800107a:	4b76      	ldr	r3, [pc, #472]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001082:	2b00      	cmp	r3, #0
 8001084:	d0f0      	beq.n	8001068 <HAL_RCC_OscConfig+0xc0>
 8001086:	e014      	b.n	80010b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001088:	f7ff fcea 	bl	8000a60 <HAL_GetTick>
 800108c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800108e:	e008      	b.n	80010a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001090:	f7ff fce6 	bl	8000a60 <HAL_GetTick>
 8001094:	4602      	mov	r2, r0
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	2b64      	cmp	r3, #100	; 0x64
 800109c:	d901      	bls.n	80010a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800109e:	2303      	movs	r3, #3
 80010a0:	e1e7      	b.n	8001472 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010a2:	4b6c      	ldr	r3, [pc, #432]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d1f0      	bne.n	8001090 <HAL_RCC_OscConfig+0xe8>
 80010ae:	e000      	b.n	80010b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f003 0302 	and.w	r3, r3, #2
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d063      	beq.n	8001186 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80010be:	4b65      	ldr	r3, [pc, #404]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 80010c0:	689b      	ldr	r3, [r3, #8]
 80010c2:	f003 030c 	and.w	r3, r3, #12
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d00b      	beq.n	80010e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80010ca:	4b62      	ldr	r3, [pc, #392]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 80010cc:	689b      	ldr	r3, [r3, #8]
 80010ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80010d2:	2b08      	cmp	r3, #8
 80010d4:	d11c      	bne.n	8001110 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80010d6:	4b5f      	ldr	r3, [pc, #380]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d116      	bne.n	8001110 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010e2:	4b5c      	ldr	r3, [pc, #368]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f003 0302 	and.w	r3, r3, #2
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d005      	beq.n	80010fa <HAL_RCC_OscConfig+0x152>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	68db      	ldr	r3, [r3, #12]
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d001      	beq.n	80010fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e1bb      	b.n	8001472 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010fa:	4b56      	ldr	r3, [pc, #344]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	691b      	ldr	r3, [r3, #16]
 8001106:	00db      	lsls	r3, r3, #3
 8001108:	4952      	ldr	r1, [pc, #328]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 800110a:	4313      	orrs	r3, r2
 800110c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800110e:	e03a      	b.n	8001186 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	68db      	ldr	r3, [r3, #12]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d020      	beq.n	800115a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001118:	4b4f      	ldr	r3, [pc, #316]	; (8001258 <HAL_RCC_OscConfig+0x2b0>)
 800111a:	2201      	movs	r2, #1
 800111c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800111e:	f7ff fc9f 	bl	8000a60 <HAL_GetTick>
 8001122:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001124:	e008      	b.n	8001138 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001126:	f7ff fc9b 	bl	8000a60 <HAL_GetTick>
 800112a:	4602      	mov	r2, r0
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	1ad3      	subs	r3, r2, r3
 8001130:	2b02      	cmp	r3, #2
 8001132:	d901      	bls.n	8001138 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001134:	2303      	movs	r3, #3
 8001136:	e19c      	b.n	8001472 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001138:	4b46      	ldr	r3, [pc, #280]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f003 0302 	and.w	r3, r3, #2
 8001140:	2b00      	cmp	r3, #0
 8001142:	d0f0      	beq.n	8001126 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001144:	4b43      	ldr	r3, [pc, #268]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	691b      	ldr	r3, [r3, #16]
 8001150:	00db      	lsls	r3, r3, #3
 8001152:	4940      	ldr	r1, [pc, #256]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 8001154:	4313      	orrs	r3, r2
 8001156:	600b      	str	r3, [r1, #0]
 8001158:	e015      	b.n	8001186 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800115a:	4b3f      	ldr	r3, [pc, #252]	; (8001258 <HAL_RCC_OscConfig+0x2b0>)
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001160:	f7ff fc7e 	bl	8000a60 <HAL_GetTick>
 8001164:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001166:	e008      	b.n	800117a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001168:	f7ff fc7a 	bl	8000a60 <HAL_GetTick>
 800116c:	4602      	mov	r2, r0
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	1ad3      	subs	r3, r2, r3
 8001172:	2b02      	cmp	r3, #2
 8001174:	d901      	bls.n	800117a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001176:	2303      	movs	r3, #3
 8001178:	e17b      	b.n	8001472 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800117a:	4b36      	ldr	r3, [pc, #216]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f003 0302 	and.w	r3, r3, #2
 8001182:	2b00      	cmp	r3, #0
 8001184:	d1f0      	bne.n	8001168 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 0308 	and.w	r3, r3, #8
 800118e:	2b00      	cmp	r3, #0
 8001190:	d030      	beq.n	80011f4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	695b      	ldr	r3, [r3, #20]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d016      	beq.n	80011c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800119a:	4b30      	ldr	r3, [pc, #192]	; (800125c <HAL_RCC_OscConfig+0x2b4>)
 800119c:	2201      	movs	r2, #1
 800119e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011a0:	f7ff fc5e 	bl	8000a60 <HAL_GetTick>
 80011a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011a6:	e008      	b.n	80011ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011a8:	f7ff fc5a 	bl	8000a60 <HAL_GetTick>
 80011ac:	4602      	mov	r2, r0
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	d901      	bls.n	80011ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80011b6:	2303      	movs	r3, #3
 80011b8:	e15b      	b.n	8001472 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011ba:	4b26      	ldr	r3, [pc, #152]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 80011bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80011be:	f003 0302 	and.w	r3, r3, #2
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d0f0      	beq.n	80011a8 <HAL_RCC_OscConfig+0x200>
 80011c6:	e015      	b.n	80011f4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011c8:	4b24      	ldr	r3, [pc, #144]	; (800125c <HAL_RCC_OscConfig+0x2b4>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ce:	f7ff fc47 	bl	8000a60 <HAL_GetTick>
 80011d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011d4:	e008      	b.n	80011e8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011d6:	f7ff fc43 	bl	8000a60 <HAL_GetTick>
 80011da:	4602      	mov	r2, r0
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	2b02      	cmp	r3, #2
 80011e2:	d901      	bls.n	80011e8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80011e4:	2303      	movs	r3, #3
 80011e6:	e144      	b.n	8001472 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011e8:	4b1a      	ldr	r3, [pc, #104]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 80011ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80011ec:	f003 0302 	and.w	r3, r3, #2
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d1f0      	bne.n	80011d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f003 0304 	and.w	r3, r3, #4
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	f000 80a0 	beq.w	8001342 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001202:	2300      	movs	r3, #0
 8001204:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001206:	4b13      	ldr	r3, [pc, #76]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 8001208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800120a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800120e:	2b00      	cmp	r3, #0
 8001210:	d10f      	bne.n	8001232 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	60bb      	str	r3, [r7, #8]
 8001216:	4b0f      	ldr	r3, [pc, #60]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 8001218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800121a:	4a0e      	ldr	r2, [pc, #56]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 800121c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001220:	6413      	str	r3, [r2, #64]	; 0x40
 8001222:	4b0c      	ldr	r3, [pc, #48]	; (8001254 <HAL_RCC_OscConfig+0x2ac>)
 8001224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800122a:	60bb      	str	r3, [r7, #8]
 800122c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800122e:	2301      	movs	r3, #1
 8001230:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001232:	4b0b      	ldr	r3, [pc, #44]	; (8001260 <HAL_RCC_OscConfig+0x2b8>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800123a:	2b00      	cmp	r3, #0
 800123c:	d121      	bne.n	8001282 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800123e:	4b08      	ldr	r3, [pc, #32]	; (8001260 <HAL_RCC_OscConfig+0x2b8>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a07      	ldr	r2, [pc, #28]	; (8001260 <HAL_RCC_OscConfig+0x2b8>)
 8001244:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001248:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800124a:	f7ff fc09 	bl	8000a60 <HAL_GetTick>
 800124e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001250:	e011      	b.n	8001276 <HAL_RCC_OscConfig+0x2ce>
 8001252:	bf00      	nop
 8001254:	40023800 	.word	0x40023800
 8001258:	42470000 	.word	0x42470000
 800125c:	42470e80 	.word	0x42470e80
 8001260:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001264:	f7ff fbfc 	bl	8000a60 <HAL_GetTick>
 8001268:	4602      	mov	r2, r0
 800126a:	693b      	ldr	r3, [r7, #16]
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	2b02      	cmp	r3, #2
 8001270:	d901      	bls.n	8001276 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001272:	2303      	movs	r3, #3
 8001274:	e0fd      	b.n	8001472 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001276:	4b81      	ldr	r3, [pc, #516]	; (800147c <HAL_RCC_OscConfig+0x4d4>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800127e:	2b00      	cmp	r3, #0
 8001280:	d0f0      	beq.n	8001264 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d106      	bne.n	8001298 <HAL_RCC_OscConfig+0x2f0>
 800128a:	4b7d      	ldr	r3, [pc, #500]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 800128c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800128e:	4a7c      	ldr	r2, [pc, #496]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 8001290:	f043 0301 	orr.w	r3, r3, #1
 8001294:	6713      	str	r3, [r2, #112]	; 0x70
 8001296:	e01c      	b.n	80012d2 <HAL_RCC_OscConfig+0x32a>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	2b05      	cmp	r3, #5
 800129e:	d10c      	bne.n	80012ba <HAL_RCC_OscConfig+0x312>
 80012a0:	4b77      	ldr	r3, [pc, #476]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 80012a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012a4:	4a76      	ldr	r2, [pc, #472]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 80012a6:	f043 0304 	orr.w	r3, r3, #4
 80012aa:	6713      	str	r3, [r2, #112]	; 0x70
 80012ac:	4b74      	ldr	r3, [pc, #464]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 80012ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012b0:	4a73      	ldr	r2, [pc, #460]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 80012b2:	f043 0301 	orr.w	r3, r3, #1
 80012b6:	6713      	str	r3, [r2, #112]	; 0x70
 80012b8:	e00b      	b.n	80012d2 <HAL_RCC_OscConfig+0x32a>
 80012ba:	4b71      	ldr	r3, [pc, #452]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 80012bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012be:	4a70      	ldr	r2, [pc, #448]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 80012c0:	f023 0301 	bic.w	r3, r3, #1
 80012c4:	6713      	str	r3, [r2, #112]	; 0x70
 80012c6:	4b6e      	ldr	r3, [pc, #440]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 80012c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012ca:	4a6d      	ldr	r2, [pc, #436]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 80012cc:	f023 0304 	bic.w	r3, r3, #4
 80012d0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d015      	beq.n	8001306 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012da:	f7ff fbc1 	bl	8000a60 <HAL_GetTick>
 80012de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012e0:	e00a      	b.n	80012f8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012e2:	f7ff fbbd 	bl	8000a60 <HAL_GetTick>
 80012e6:	4602      	mov	r2, r0
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	1ad3      	subs	r3, r2, r3
 80012ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d901      	bls.n	80012f8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80012f4:	2303      	movs	r3, #3
 80012f6:	e0bc      	b.n	8001472 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012f8:	4b61      	ldr	r3, [pc, #388]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 80012fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012fc:	f003 0302 	and.w	r3, r3, #2
 8001300:	2b00      	cmp	r3, #0
 8001302:	d0ee      	beq.n	80012e2 <HAL_RCC_OscConfig+0x33a>
 8001304:	e014      	b.n	8001330 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001306:	f7ff fbab 	bl	8000a60 <HAL_GetTick>
 800130a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800130c:	e00a      	b.n	8001324 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800130e:	f7ff fba7 	bl	8000a60 <HAL_GetTick>
 8001312:	4602      	mov	r2, r0
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	1ad3      	subs	r3, r2, r3
 8001318:	f241 3288 	movw	r2, #5000	; 0x1388
 800131c:	4293      	cmp	r3, r2
 800131e:	d901      	bls.n	8001324 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001320:	2303      	movs	r3, #3
 8001322:	e0a6      	b.n	8001472 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001324:	4b56      	ldr	r3, [pc, #344]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 8001326:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001328:	f003 0302 	and.w	r3, r3, #2
 800132c:	2b00      	cmp	r3, #0
 800132e:	d1ee      	bne.n	800130e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001330:	7dfb      	ldrb	r3, [r7, #23]
 8001332:	2b01      	cmp	r3, #1
 8001334:	d105      	bne.n	8001342 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001336:	4b52      	ldr	r3, [pc, #328]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 8001338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133a:	4a51      	ldr	r2, [pc, #324]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 800133c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001340:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	699b      	ldr	r3, [r3, #24]
 8001346:	2b00      	cmp	r3, #0
 8001348:	f000 8092 	beq.w	8001470 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800134c:	4b4c      	ldr	r3, [pc, #304]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	f003 030c 	and.w	r3, r3, #12
 8001354:	2b08      	cmp	r3, #8
 8001356:	d05c      	beq.n	8001412 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	699b      	ldr	r3, [r3, #24]
 800135c:	2b02      	cmp	r3, #2
 800135e:	d141      	bne.n	80013e4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001360:	4b48      	ldr	r3, [pc, #288]	; (8001484 <HAL_RCC_OscConfig+0x4dc>)
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001366:	f7ff fb7b 	bl	8000a60 <HAL_GetTick>
 800136a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800136c:	e008      	b.n	8001380 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800136e:	f7ff fb77 	bl	8000a60 <HAL_GetTick>
 8001372:	4602      	mov	r2, r0
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	1ad3      	subs	r3, r2, r3
 8001378:	2b02      	cmp	r3, #2
 800137a:	d901      	bls.n	8001380 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800137c:	2303      	movs	r3, #3
 800137e:	e078      	b.n	8001472 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001380:	4b3f      	ldr	r3, [pc, #252]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001388:	2b00      	cmp	r3, #0
 800138a:	d1f0      	bne.n	800136e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	69da      	ldr	r2, [r3, #28]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6a1b      	ldr	r3, [r3, #32]
 8001394:	431a      	orrs	r2, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800139a:	019b      	lsls	r3, r3, #6
 800139c:	431a      	orrs	r2, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013a2:	085b      	lsrs	r3, r3, #1
 80013a4:	3b01      	subs	r3, #1
 80013a6:	041b      	lsls	r3, r3, #16
 80013a8:	431a      	orrs	r2, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013ae:	061b      	lsls	r3, r3, #24
 80013b0:	4933      	ldr	r1, [pc, #204]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 80013b2:	4313      	orrs	r3, r2
 80013b4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013b6:	4b33      	ldr	r3, [pc, #204]	; (8001484 <HAL_RCC_OscConfig+0x4dc>)
 80013b8:	2201      	movs	r2, #1
 80013ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013bc:	f7ff fb50 	bl	8000a60 <HAL_GetTick>
 80013c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013c2:	e008      	b.n	80013d6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013c4:	f7ff fb4c 	bl	8000a60 <HAL_GetTick>
 80013c8:	4602      	mov	r2, r0
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	2b02      	cmp	r3, #2
 80013d0:	d901      	bls.n	80013d6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80013d2:	2303      	movs	r3, #3
 80013d4:	e04d      	b.n	8001472 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013d6:	4b2a      	ldr	r3, [pc, #168]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d0f0      	beq.n	80013c4 <HAL_RCC_OscConfig+0x41c>
 80013e2:	e045      	b.n	8001470 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013e4:	4b27      	ldr	r3, [pc, #156]	; (8001484 <HAL_RCC_OscConfig+0x4dc>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ea:	f7ff fb39 	bl	8000a60 <HAL_GetTick>
 80013ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013f0:	e008      	b.n	8001404 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013f2:	f7ff fb35 	bl	8000a60 <HAL_GetTick>
 80013f6:	4602      	mov	r2, r0
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	d901      	bls.n	8001404 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001400:	2303      	movs	r3, #3
 8001402:	e036      	b.n	8001472 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001404:	4b1e      	ldr	r3, [pc, #120]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800140c:	2b00      	cmp	r3, #0
 800140e:	d1f0      	bne.n	80013f2 <HAL_RCC_OscConfig+0x44a>
 8001410:	e02e      	b.n	8001470 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	699b      	ldr	r3, [r3, #24]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d101      	bne.n	800141e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	e029      	b.n	8001472 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800141e:	4b18      	ldr	r3, [pc, #96]	; (8001480 <HAL_RCC_OscConfig+0x4d8>)
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	69db      	ldr	r3, [r3, #28]
 800142e:	429a      	cmp	r2, r3
 8001430:	d11c      	bne.n	800146c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800143c:	429a      	cmp	r2, r3
 800143e:	d115      	bne.n	800146c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001440:	68fa      	ldr	r2, [r7, #12]
 8001442:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001446:	4013      	ands	r3, r2
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800144c:	4293      	cmp	r3, r2
 800144e:	d10d      	bne.n	800146c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800145a:	429a      	cmp	r2, r3
 800145c:	d106      	bne.n	800146c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001468:	429a      	cmp	r2, r3
 800146a:	d001      	beq.n	8001470 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	e000      	b.n	8001472 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001470:	2300      	movs	r3, #0
}
 8001472:	4618      	mov	r0, r3
 8001474:	3718      	adds	r7, #24
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40007000 	.word	0x40007000
 8001480:	40023800 	.word	0x40023800
 8001484:	42470060 	.word	0x42470060

08001488 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d101      	bne.n	800149c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	e0cc      	b.n	8001636 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800149c:	4b68      	ldr	r3, [pc, #416]	; (8001640 <HAL_RCC_ClockConfig+0x1b8>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 030f 	and.w	r3, r3, #15
 80014a4:	683a      	ldr	r2, [r7, #0]
 80014a6:	429a      	cmp	r2, r3
 80014a8:	d90c      	bls.n	80014c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014aa:	4b65      	ldr	r3, [pc, #404]	; (8001640 <HAL_RCC_ClockConfig+0x1b8>)
 80014ac:	683a      	ldr	r2, [r7, #0]
 80014ae:	b2d2      	uxtb	r2, r2
 80014b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014b2:	4b63      	ldr	r3, [pc, #396]	; (8001640 <HAL_RCC_ClockConfig+0x1b8>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 030f 	and.w	r3, r3, #15
 80014ba:	683a      	ldr	r2, [r7, #0]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d001      	beq.n	80014c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e0b8      	b.n	8001636 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0302 	and.w	r3, r3, #2
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d020      	beq.n	8001512 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f003 0304 	and.w	r3, r3, #4
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d005      	beq.n	80014e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014dc:	4b59      	ldr	r3, [pc, #356]	; (8001644 <HAL_RCC_ClockConfig+0x1bc>)
 80014de:	689b      	ldr	r3, [r3, #8]
 80014e0:	4a58      	ldr	r2, [pc, #352]	; (8001644 <HAL_RCC_ClockConfig+0x1bc>)
 80014e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80014e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 0308 	and.w	r3, r3, #8
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d005      	beq.n	8001500 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014f4:	4b53      	ldr	r3, [pc, #332]	; (8001644 <HAL_RCC_ClockConfig+0x1bc>)
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	4a52      	ldr	r2, [pc, #328]	; (8001644 <HAL_RCC_ClockConfig+0x1bc>)
 80014fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80014fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001500:	4b50      	ldr	r3, [pc, #320]	; (8001644 <HAL_RCC_ClockConfig+0x1bc>)
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	494d      	ldr	r1, [pc, #308]	; (8001644 <HAL_RCC_ClockConfig+0x1bc>)
 800150e:	4313      	orrs	r3, r2
 8001510:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	2b00      	cmp	r3, #0
 800151c:	d044      	beq.n	80015a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	2b01      	cmp	r3, #1
 8001524:	d107      	bne.n	8001536 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001526:	4b47      	ldr	r3, [pc, #284]	; (8001644 <HAL_RCC_ClockConfig+0x1bc>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d119      	bne.n	8001566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	e07f      	b.n	8001636 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	2b02      	cmp	r3, #2
 800153c:	d003      	beq.n	8001546 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001542:	2b03      	cmp	r3, #3
 8001544:	d107      	bne.n	8001556 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001546:	4b3f      	ldr	r3, [pc, #252]	; (8001644 <HAL_RCC_ClockConfig+0x1bc>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800154e:	2b00      	cmp	r3, #0
 8001550:	d109      	bne.n	8001566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
 8001554:	e06f      	b.n	8001636 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001556:	4b3b      	ldr	r3, [pc, #236]	; (8001644 <HAL_RCC_ClockConfig+0x1bc>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f003 0302 	and.w	r3, r3, #2
 800155e:	2b00      	cmp	r3, #0
 8001560:	d101      	bne.n	8001566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e067      	b.n	8001636 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001566:	4b37      	ldr	r3, [pc, #220]	; (8001644 <HAL_RCC_ClockConfig+0x1bc>)
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	f023 0203 	bic.w	r2, r3, #3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	4934      	ldr	r1, [pc, #208]	; (8001644 <HAL_RCC_ClockConfig+0x1bc>)
 8001574:	4313      	orrs	r3, r2
 8001576:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001578:	f7ff fa72 	bl	8000a60 <HAL_GetTick>
 800157c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800157e:	e00a      	b.n	8001596 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001580:	f7ff fa6e 	bl	8000a60 <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	f241 3288 	movw	r2, #5000	; 0x1388
 800158e:	4293      	cmp	r3, r2
 8001590:	d901      	bls.n	8001596 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e04f      	b.n	8001636 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001596:	4b2b      	ldr	r3, [pc, #172]	; (8001644 <HAL_RCC_ClockConfig+0x1bc>)
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	f003 020c 	and.w	r2, r3, #12
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d1eb      	bne.n	8001580 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80015a8:	4b25      	ldr	r3, [pc, #148]	; (8001640 <HAL_RCC_ClockConfig+0x1b8>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 030f 	and.w	r3, r3, #15
 80015b0:	683a      	ldr	r2, [r7, #0]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d20c      	bcs.n	80015d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015b6:	4b22      	ldr	r3, [pc, #136]	; (8001640 <HAL_RCC_ClockConfig+0x1b8>)
 80015b8:	683a      	ldr	r2, [r7, #0]
 80015ba:	b2d2      	uxtb	r2, r2
 80015bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015be:	4b20      	ldr	r3, [pc, #128]	; (8001640 <HAL_RCC_ClockConfig+0x1b8>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 030f 	and.w	r3, r3, #15
 80015c6:	683a      	ldr	r2, [r7, #0]
 80015c8:	429a      	cmp	r2, r3
 80015ca:	d001      	beq.n	80015d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80015cc:	2301      	movs	r3, #1
 80015ce:	e032      	b.n	8001636 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 0304 	and.w	r3, r3, #4
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d008      	beq.n	80015ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015dc:	4b19      	ldr	r3, [pc, #100]	; (8001644 <HAL_RCC_ClockConfig+0x1bc>)
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	4916      	ldr	r1, [pc, #88]	; (8001644 <HAL_RCC_ClockConfig+0x1bc>)
 80015ea:	4313      	orrs	r3, r2
 80015ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0308 	and.w	r3, r3, #8
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d009      	beq.n	800160e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015fa:	4b12      	ldr	r3, [pc, #72]	; (8001644 <HAL_RCC_ClockConfig+0x1bc>)
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	691b      	ldr	r3, [r3, #16]
 8001606:	00db      	lsls	r3, r3, #3
 8001608:	490e      	ldr	r1, [pc, #56]	; (8001644 <HAL_RCC_ClockConfig+0x1bc>)
 800160a:	4313      	orrs	r3, r2
 800160c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800160e:	f000 f821 	bl	8001654 <HAL_RCC_GetSysClockFreq>
 8001612:	4601      	mov	r1, r0
 8001614:	4b0b      	ldr	r3, [pc, #44]	; (8001644 <HAL_RCC_ClockConfig+0x1bc>)
 8001616:	689b      	ldr	r3, [r3, #8]
 8001618:	091b      	lsrs	r3, r3, #4
 800161a:	f003 030f 	and.w	r3, r3, #15
 800161e:	4a0a      	ldr	r2, [pc, #40]	; (8001648 <HAL_RCC_ClockConfig+0x1c0>)
 8001620:	5cd3      	ldrb	r3, [r2, r3]
 8001622:	fa21 f303 	lsr.w	r3, r1, r3
 8001626:	4a09      	ldr	r2, [pc, #36]	; (800164c <HAL_RCC_ClockConfig+0x1c4>)
 8001628:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800162a:	4b09      	ldr	r3, [pc, #36]	; (8001650 <HAL_RCC_ClockConfig+0x1c8>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4618      	mov	r0, r3
 8001630:	f7ff f928 	bl	8000884 <HAL_InitTick>

  return HAL_OK;
 8001634:	2300      	movs	r3, #0
}
 8001636:	4618      	mov	r0, r3
 8001638:	3710      	adds	r7, #16
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	40023c00 	.word	0x40023c00
 8001644:	40023800 	.word	0x40023800
 8001648:	08005030 	.word	0x08005030
 800164c:	20000000 	.word	0x20000000
 8001650:	20000004 	.word	0x20000004

08001654 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001654:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001656:	b085      	sub	sp, #20
 8001658:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800165a:	2300      	movs	r3, #0
 800165c:	607b      	str	r3, [r7, #4]
 800165e:	2300      	movs	r3, #0
 8001660:	60fb      	str	r3, [r7, #12]
 8001662:	2300      	movs	r3, #0
 8001664:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001666:	2300      	movs	r3, #0
 8001668:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800166a:	4b63      	ldr	r3, [pc, #396]	; (80017f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	f003 030c 	and.w	r3, r3, #12
 8001672:	2b04      	cmp	r3, #4
 8001674:	d007      	beq.n	8001686 <HAL_RCC_GetSysClockFreq+0x32>
 8001676:	2b08      	cmp	r3, #8
 8001678:	d008      	beq.n	800168c <HAL_RCC_GetSysClockFreq+0x38>
 800167a:	2b00      	cmp	r3, #0
 800167c:	f040 80b4 	bne.w	80017e8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001680:	4b5e      	ldr	r3, [pc, #376]	; (80017fc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001682:	60bb      	str	r3, [r7, #8]
       break;
 8001684:	e0b3      	b.n	80017ee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001686:	4b5e      	ldr	r3, [pc, #376]	; (8001800 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001688:	60bb      	str	r3, [r7, #8]
      break;
 800168a:	e0b0      	b.n	80017ee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800168c:	4b5a      	ldr	r3, [pc, #360]	; (80017f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001694:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001696:	4b58      	ldr	r3, [pc, #352]	; (80017f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d04a      	beq.n	8001738 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016a2:	4b55      	ldr	r3, [pc, #340]	; (80017f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	099b      	lsrs	r3, r3, #6
 80016a8:	f04f 0400 	mov.w	r4, #0
 80016ac:	f240 11ff 	movw	r1, #511	; 0x1ff
 80016b0:	f04f 0200 	mov.w	r2, #0
 80016b4:	ea03 0501 	and.w	r5, r3, r1
 80016b8:	ea04 0602 	and.w	r6, r4, r2
 80016bc:	4629      	mov	r1, r5
 80016be:	4632      	mov	r2, r6
 80016c0:	f04f 0300 	mov.w	r3, #0
 80016c4:	f04f 0400 	mov.w	r4, #0
 80016c8:	0154      	lsls	r4, r2, #5
 80016ca:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80016ce:	014b      	lsls	r3, r1, #5
 80016d0:	4619      	mov	r1, r3
 80016d2:	4622      	mov	r2, r4
 80016d4:	1b49      	subs	r1, r1, r5
 80016d6:	eb62 0206 	sbc.w	r2, r2, r6
 80016da:	f04f 0300 	mov.w	r3, #0
 80016de:	f04f 0400 	mov.w	r4, #0
 80016e2:	0194      	lsls	r4, r2, #6
 80016e4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80016e8:	018b      	lsls	r3, r1, #6
 80016ea:	1a5b      	subs	r3, r3, r1
 80016ec:	eb64 0402 	sbc.w	r4, r4, r2
 80016f0:	f04f 0100 	mov.w	r1, #0
 80016f4:	f04f 0200 	mov.w	r2, #0
 80016f8:	00e2      	lsls	r2, r4, #3
 80016fa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80016fe:	00d9      	lsls	r1, r3, #3
 8001700:	460b      	mov	r3, r1
 8001702:	4614      	mov	r4, r2
 8001704:	195b      	adds	r3, r3, r5
 8001706:	eb44 0406 	adc.w	r4, r4, r6
 800170a:	f04f 0100 	mov.w	r1, #0
 800170e:	f04f 0200 	mov.w	r2, #0
 8001712:	0262      	lsls	r2, r4, #9
 8001714:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001718:	0259      	lsls	r1, r3, #9
 800171a:	460b      	mov	r3, r1
 800171c:	4614      	mov	r4, r2
 800171e:	4618      	mov	r0, r3
 8001720:	4621      	mov	r1, r4
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	f04f 0400 	mov.w	r4, #0
 8001728:	461a      	mov	r2, r3
 800172a:	4623      	mov	r3, r4
 800172c:	f7fe fd58 	bl	80001e0 <__aeabi_uldivmod>
 8001730:	4603      	mov	r3, r0
 8001732:	460c      	mov	r4, r1
 8001734:	60fb      	str	r3, [r7, #12]
 8001736:	e049      	b.n	80017cc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001738:	4b2f      	ldr	r3, [pc, #188]	; (80017f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	099b      	lsrs	r3, r3, #6
 800173e:	f04f 0400 	mov.w	r4, #0
 8001742:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001746:	f04f 0200 	mov.w	r2, #0
 800174a:	ea03 0501 	and.w	r5, r3, r1
 800174e:	ea04 0602 	and.w	r6, r4, r2
 8001752:	4629      	mov	r1, r5
 8001754:	4632      	mov	r2, r6
 8001756:	f04f 0300 	mov.w	r3, #0
 800175a:	f04f 0400 	mov.w	r4, #0
 800175e:	0154      	lsls	r4, r2, #5
 8001760:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001764:	014b      	lsls	r3, r1, #5
 8001766:	4619      	mov	r1, r3
 8001768:	4622      	mov	r2, r4
 800176a:	1b49      	subs	r1, r1, r5
 800176c:	eb62 0206 	sbc.w	r2, r2, r6
 8001770:	f04f 0300 	mov.w	r3, #0
 8001774:	f04f 0400 	mov.w	r4, #0
 8001778:	0194      	lsls	r4, r2, #6
 800177a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800177e:	018b      	lsls	r3, r1, #6
 8001780:	1a5b      	subs	r3, r3, r1
 8001782:	eb64 0402 	sbc.w	r4, r4, r2
 8001786:	f04f 0100 	mov.w	r1, #0
 800178a:	f04f 0200 	mov.w	r2, #0
 800178e:	00e2      	lsls	r2, r4, #3
 8001790:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001794:	00d9      	lsls	r1, r3, #3
 8001796:	460b      	mov	r3, r1
 8001798:	4614      	mov	r4, r2
 800179a:	195b      	adds	r3, r3, r5
 800179c:	eb44 0406 	adc.w	r4, r4, r6
 80017a0:	f04f 0100 	mov.w	r1, #0
 80017a4:	f04f 0200 	mov.w	r2, #0
 80017a8:	02a2      	lsls	r2, r4, #10
 80017aa:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80017ae:	0299      	lsls	r1, r3, #10
 80017b0:	460b      	mov	r3, r1
 80017b2:	4614      	mov	r4, r2
 80017b4:	4618      	mov	r0, r3
 80017b6:	4621      	mov	r1, r4
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f04f 0400 	mov.w	r4, #0
 80017be:	461a      	mov	r2, r3
 80017c0:	4623      	mov	r3, r4
 80017c2:	f7fe fd0d 	bl	80001e0 <__aeabi_uldivmod>
 80017c6:	4603      	mov	r3, r0
 80017c8:	460c      	mov	r4, r1
 80017ca:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80017cc:	4b0a      	ldr	r3, [pc, #40]	; (80017f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	0c1b      	lsrs	r3, r3, #16
 80017d2:	f003 0303 	and.w	r3, r3, #3
 80017d6:	3301      	adds	r3, #1
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80017dc:	68fa      	ldr	r2, [r7, #12]
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80017e4:	60bb      	str	r3, [r7, #8]
      break;
 80017e6:	e002      	b.n	80017ee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80017e8:	4b04      	ldr	r3, [pc, #16]	; (80017fc <HAL_RCC_GetSysClockFreq+0x1a8>)
 80017ea:	60bb      	str	r3, [r7, #8]
      break;
 80017ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80017ee:	68bb      	ldr	r3, [r7, #8]
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3714      	adds	r7, #20
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017f8:	40023800 	.word	0x40023800
 80017fc:	00f42400 	.word	0x00f42400
 8001800:	007a1200 	.word	0x007a1200

08001804 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001808:	4b03      	ldr	r3, [pc, #12]	; (8001818 <HAL_RCC_GetHCLKFreq+0x14>)
 800180a:	681b      	ldr	r3, [r3, #0]
}
 800180c:	4618      	mov	r0, r3
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	20000000 	.word	0x20000000

0800181c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001820:	f7ff fff0 	bl	8001804 <HAL_RCC_GetHCLKFreq>
 8001824:	4601      	mov	r1, r0
 8001826:	4b05      	ldr	r3, [pc, #20]	; (800183c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	0a9b      	lsrs	r3, r3, #10
 800182c:	f003 0307 	and.w	r3, r3, #7
 8001830:	4a03      	ldr	r2, [pc, #12]	; (8001840 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001832:	5cd3      	ldrb	r3, [r2, r3]
 8001834:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001838:	4618      	mov	r0, r3
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40023800 	.word	0x40023800
 8001840:	08005040 	.word	0x08005040

08001844 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001848:	f7ff ffdc 	bl	8001804 <HAL_RCC_GetHCLKFreq>
 800184c:	4601      	mov	r1, r0
 800184e:	4b05      	ldr	r3, [pc, #20]	; (8001864 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	0b5b      	lsrs	r3, r3, #13
 8001854:	f003 0307 	and.w	r3, r3, #7
 8001858:	4a03      	ldr	r2, [pc, #12]	; (8001868 <HAL_RCC_GetPCLK2Freq+0x24>)
 800185a:	5cd3      	ldrb	r3, [r2, r3]
 800185c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001860:	4618      	mov	r0, r3
 8001862:	bd80      	pop	{r7, pc}
 8001864:	40023800 	.word	0x40023800
 8001868:	08005040 	.word	0x08005040

0800186c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	220f      	movs	r2, #15
 800187a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800187c:	4b12      	ldr	r3, [pc, #72]	; (80018c8 <HAL_RCC_GetClockConfig+0x5c>)
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	f003 0203 	and.w	r2, r3, #3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001888:	4b0f      	ldr	r3, [pc, #60]	; (80018c8 <HAL_RCC_GetClockConfig+0x5c>)
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001894:	4b0c      	ldr	r3, [pc, #48]	; (80018c8 <HAL_RCC_GetClockConfig+0x5c>)
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80018a0:	4b09      	ldr	r3, [pc, #36]	; (80018c8 <HAL_RCC_GetClockConfig+0x5c>)
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	08db      	lsrs	r3, r3, #3
 80018a6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80018ae:	4b07      	ldr	r3, [pc, #28]	; (80018cc <HAL_RCC_GetClockConfig+0x60>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 020f 	and.w	r2, r3, #15
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	601a      	str	r2, [r3, #0]
}
 80018ba:	bf00      	nop
 80018bc:	370c      	adds	r7, #12
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	40023800 	.word	0x40023800
 80018cc:	40023c00 	.word	0x40023c00

080018d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d101      	bne.n	80018e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e01d      	b.n	800191e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d106      	bne.n	80018fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2200      	movs	r2, #0
 80018f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f000 f815 	bl	8001926 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2202      	movs	r2, #2
 8001900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	3304      	adds	r3, #4
 800190c:	4619      	mov	r1, r3
 800190e:	4610      	mov	r0, r2
 8001910:	f000 f968 	bl	8001be4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	2201      	movs	r2, #1
 8001918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800191c:	2300      	movs	r3, #0
}
 800191e:	4618      	mov	r0, r3
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}

08001926 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001926:	b480      	push	{r7}
 8001928:	b083      	sub	sp, #12
 800192a:	af00      	add	r7, sp, #0
 800192c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800192e:	bf00      	nop
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr

0800193a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800193a:	b480      	push	{r7}
 800193c:	b085      	sub	sp, #20
 800193e:	af00      	add	r7, sp, #0
 8001940:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	68da      	ldr	r2, [r3, #12]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f042 0201 	orr.w	r2, r2, #1
 8001950:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	689b      	ldr	r3, [r3, #8]
 8001958:	f003 0307 	and.w	r3, r3, #7
 800195c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	2b06      	cmp	r3, #6
 8001962:	d007      	beq.n	8001974 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f042 0201 	orr.w	r2, r2, #1
 8001972:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001974:	2300      	movs	r3, #0
}
 8001976:	4618      	mov	r0, r3
 8001978:	3714      	adds	r7, #20
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr

08001982 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	b082      	sub	sp, #8
 8001986:	af00      	add	r7, sp, #0
 8001988:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	691b      	ldr	r3, [r3, #16]
 8001990:	f003 0302 	and.w	r3, r3, #2
 8001994:	2b02      	cmp	r3, #2
 8001996:	d122      	bne.n	80019de <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	68db      	ldr	r3, [r3, #12]
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	2b02      	cmp	r3, #2
 80019a4:	d11b      	bne.n	80019de <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f06f 0202 	mvn.w	r2, #2
 80019ae:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2201      	movs	r2, #1
 80019b4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	699b      	ldr	r3, [r3, #24]
 80019bc:	f003 0303 	and.w	r3, r3, #3
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d003      	beq.n	80019cc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f000 f8ee 	bl	8001ba6 <HAL_TIM_IC_CaptureCallback>
 80019ca:	e005      	b.n	80019d8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f000 f8e0 	bl	8001b92 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019d2:	6878      	ldr	r0, [r7, #4]
 80019d4:	f000 f8f1 	bl	8001bba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2200      	movs	r2, #0
 80019dc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	691b      	ldr	r3, [r3, #16]
 80019e4:	f003 0304 	and.w	r3, r3, #4
 80019e8:	2b04      	cmp	r3, #4
 80019ea:	d122      	bne.n	8001a32 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	68db      	ldr	r3, [r3, #12]
 80019f2:	f003 0304 	and.w	r3, r3, #4
 80019f6:	2b04      	cmp	r3, #4
 80019f8:	d11b      	bne.n	8001a32 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f06f 0204 	mvn.w	r2, #4
 8001a02:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2202      	movs	r2, #2
 8001a08:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	699b      	ldr	r3, [r3, #24]
 8001a10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d003      	beq.n	8001a20 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f000 f8c4 	bl	8001ba6 <HAL_TIM_IC_CaptureCallback>
 8001a1e:	e005      	b.n	8001a2c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f000 f8b6 	bl	8001b92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f000 f8c7 	bl	8001bba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	691b      	ldr	r3, [r3, #16]
 8001a38:	f003 0308 	and.w	r3, r3, #8
 8001a3c:	2b08      	cmp	r3, #8
 8001a3e:	d122      	bne.n	8001a86 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	68db      	ldr	r3, [r3, #12]
 8001a46:	f003 0308 	and.w	r3, r3, #8
 8001a4a:	2b08      	cmp	r3, #8
 8001a4c:	d11b      	bne.n	8001a86 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f06f 0208 	mvn.w	r2, #8
 8001a56:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2204      	movs	r2, #4
 8001a5c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	69db      	ldr	r3, [r3, #28]
 8001a64:	f003 0303 	and.w	r3, r3, #3
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d003      	beq.n	8001a74 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f000 f89a 	bl	8001ba6 <HAL_TIM_IC_CaptureCallback>
 8001a72:	e005      	b.n	8001a80 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f000 f88c 	bl	8001b92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a7a:	6878      	ldr	r0, [r7, #4]
 8001a7c:	f000 f89d 	bl	8001bba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	691b      	ldr	r3, [r3, #16]
 8001a8c:	f003 0310 	and.w	r3, r3, #16
 8001a90:	2b10      	cmp	r3, #16
 8001a92:	d122      	bne.n	8001ada <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	68db      	ldr	r3, [r3, #12]
 8001a9a:	f003 0310 	and.w	r3, r3, #16
 8001a9e:	2b10      	cmp	r3, #16
 8001aa0:	d11b      	bne.n	8001ada <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f06f 0210 	mvn.w	r2, #16
 8001aaa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2208      	movs	r2, #8
 8001ab0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	69db      	ldr	r3, [r3, #28]
 8001ab8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d003      	beq.n	8001ac8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f000 f870 	bl	8001ba6 <HAL_TIM_IC_CaptureCallback>
 8001ac6:	e005      	b.n	8001ad4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f000 f862 	bl	8001b92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f000 f873 	bl	8001bba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	691b      	ldr	r3, [r3, #16]
 8001ae0:	f003 0301 	and.w	r3, r3, #1
 8001ae4:	2b01      	cmp	r3, #1
 8001ae6:	d10e      	bne.n	8001b06 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	f003 0301 	and.w	r3, r3, #1
 8001af2:	2b01      	cmp	r3, #1
 8001af4:	d107      	bne.n	8001b06 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f06f 0201 	mvn.w	r2, #1
 8001afe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f7fe fe35 	bl	8000770 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	691b      	ldr	r3, [r3, #16]
 8001b0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b10:	2b80      	cmp	r3, #128	; 0x80
 8001b12:	d10e      	bne.n	8001b32 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	68db      	ldr	r3, [r3, #12]
 8001b1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b1e:	2b80      	cmp	r3, #128	; 0x80
 8001b20:	d107      	bne.n	8001b32 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001b2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f000 f8e3 	bl	8001cf8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	691b      	ldr	r3, [r3, #16]
 8001b38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b3c:	2b40      	cmp	r3, #64	; 0x40
 8001b3e:	d10e      	bne.n	8001b5e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	68db      	ldr	r3, [r3, #12]
 8001b46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b4a:	2b40      	cmp	r3, #64	; 0x40
 8001b4c:	d107      	bne.n	8001b5e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001b56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001b58:	6878      	ldr	r0, [r7, #4]
 8001b5a:	f000 f838 	bl	8001bce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	691b      	ldr	r3, [r3, #16]
 8001b64:	f003 0320 	and.w	r3, r3, #32
 8001b68:	2b20      	cmp	r3, #32
 8001b6a:	d10e      	bne.n	8001b8a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	68db      	ldr	r3, [r3, #12]
 8001b72:	f003 0320 	and.w	r3, r3, #32
 8001b76:	2b20      	cmp	r3, #32
 8001b78:	d107      	bne.n	8001b8a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f06f 0220 	mvn.w	r2, #32
 8001b82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f000 f8ad 	bl	8001ce4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001b8a:	bf00      	nop
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b92:	b480      	push	{r7}
 8001b94:	b083      	sub	sp, #12
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001b9a:	bf00      	nop
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr

08001ba6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b083      	sub	sp, #12
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001bae:	bf00      	nop
 8001bb0:	370c      	adds	r7, #12
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr

08001bba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001bba:	b480      	push	{r7}
 8001bbc:	b083      	sub	sp, #12
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001bc2:	bf00      	nop
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b083      	sub	sp, #12
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001bd6:	bf00      	nop
 8001bd8:	370c      	adds	r7, #12
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
	...

08001be4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b085      	sub	sp, #20
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	4a34      	ldr	r2, [pc, #208]	; (8001cc8 <TIM_Base_SetConfig+0xe4>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d00f      	beq.n	8001c1c <TIM_Base_SetConfig+0x38>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c02:	d00b      	beq.n	8001c1c <TIM_Base_SetConfig+0x38>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	4a31      	ldr	r2, [pc, #196]	; (8001ccc <TIM_Base_SetConfig+0xe8>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d007      	beq.n	8001c1c <TIM_Base_SetConfig+0x38>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	4a30      	ldr	r2, [pc, #192]	; (8001cd0 <TIM_Base_SetConfig+0xec>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d003      	beq.n	8001c1c <TIM_Base_SetConfig+0x38>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	4a2f      	ldr	r2, [pc, #188]	; (8001cd4 <TIM_Base_SetConfig+0xf0>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d108      	bne.n	8001c2e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	68fa      	ldr	r2, [r7, #12]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4a25      	ldr	r2, [pc, #148]	; (8001cc8 <TIM_Base_SetConfig+0xe4>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d01b      	beq.n	8001c6e <TIM_Base_SetConfig+0x8a>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c3c:	d017      	beq.n	8001c6e <TIM_Base_SetConfig+0x8a>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a22      	ldr	r2, [pc, #136]	; (8001ccc <TIM_Base_SetConfig+0xe8>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d013      	beq.n	8001c6e <TIM_Base_SetConfig+0x8a>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a21      	ldr	r2, [pc, #132]	; (8001cd0 <TIM_Base_SetConfig+0xec>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d00f      	beq.n	8001c6e <TIM_Base_SetConfig+0x8a>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4a20      	ldr	r2, [pc, #128]	; (8001cd4 <TIM_Base_SetConfig+0xf0>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d00b      	beq.n	8001c6e <TIM_Base_SetConfig+0x8a>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a1f      	ldr	r2, [pc, #124]	; (8001cd8 <TIM_Base_SetConfig+0xf4>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d007      	beq.n	8001c6e <TIM_Base_SetConfig+0x8a>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a1e      	ldr	r2, [pc, #120]	; (8001cdc <TIM_Base_SetConfig+0xf8>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d003      	beq.n	8001c6e <TIM_Base_SetConfig+0x8a>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a1d      	ldr	r2, [pc, #116]	; (8001ce0 <TIM_Base_SetConfig+0xfc>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d108      	bne.n	8001c80 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	68db      	ldr	r3, [r3, #12]
 8001c7a:	68fa      	ldr	r2, [r7, #12]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	695b      	ldr	r3, [r3, #20]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	68fa      	ldr	r2, [r7, #12]
 8001c92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	689a      	ldr	r2, [r3, #8]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	4a08      	ldr	r2, [pc, #32]	; (8001cc8 <TIM_Base_SetConfig+0xe4>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d103      	bne.n	8001cb4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	691a      	ldr	r2, [r3, #16]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	615a      	str	r2, [r3, #20]
}
 8001cba:	bf00      	nop
 8001cbc:	3714      	adds	r7, #20
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	40010000 	.word	0x40010000
 8001ccc:	40000400 	.word	0x40000400
 8001cd0:	40000800 	.word	0x40000800
 8001cd4:	40000c00 	.word	0x40000c00
 8001cd8:	40014000 	.word	0x40014000
 8001cdc:	40014400 	.word	0x40014400
 8001ce0:	40014800 	.word	0x40014800

08001ce4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001cec:	bf00      	nop
 8001cee:	370c      	adds	r7, #12
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr

08001cf8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001d00:	bf00      	nop
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d101      	bne.n	8001d1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e03f      	b.n	8001d9e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d106      	bne.n	8001d38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f7fe fd5e 	bl	80007f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2224      	movs	r2, #36	; 0x24
 8001d3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	68da      	ldr	r2, [r3, #12]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001d4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f000 f829 	bl	8001da8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	691a      	ldr	r2, [r3, #16]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001d64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	695a      	ldr	r2, [r3, #20]
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001d74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	68da      	ldr	r2, [r3, #12]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2200      	movs	r2, #0
 8001d8a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2220      	movs	r2, #32
 8001d90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2220      	movs	r2, #32
 8001d98:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001d9c:	2300      	movs	r3, #0
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
	...

08001da8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001dac:	b085      	sub	sp, #20
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	691b      	ldr	r3, [r3, #16]
 8001db8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	68da      	ldr	r2, [r3, #12]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	430a      	orrs	r2, r1
 8001dc6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	689a      	ldr	r2, [r3, #8]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	691b      	ldr	r3, [r3, #16]
 8001dd0:	431a      	orrs	r2, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	695b      	ldr	r3, [r3, #20]
 8001dd6:	431a      	orrs	r2, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	69db      	ldr	r3, [r3, #28]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	68db      	ldr	r3, [r3, #12]
 8001de6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001dea:	f023 030c 	bic.w	r3, r3, #12
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	6812      	ldr	r2, [r2, #0]
 8001df2:	68f9      	ldr	r1, [r7, #12]
 8001df4:	430b      	orrs	r3, r1
 8001df6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	695b      	ldr	r3, [r3, #20]
 8001dfe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	699a      	ldr	r2, [r3, #24]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	430a      	orrs	r2, r1
 8001e0c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	69db      	ldr	r3, [r3, #28]
 8001e12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001e16:	f040 818b 	bne.w	8002130 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4ac1      	ldr	r2, [pc, #772]	; (8002124 <UART_SetConfig+0x37c>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d005      	beq.n	8001e30 <UART_SetConfig+0x88>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4abf      	ldr	r2, [pc, #764]	; (8002128 <UART_SetConfig+0x380>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	f040 80bd 	bne.w	8001faa <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001e30:	f7ff fd08 	bl	8001844 <HAL_RCC_GetPCLK2Freq>
 8001e34:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	461d      	mov	r5, r3
 8001e3a:	f04f 0600 	mov.w	r6, #0
 8001e3e:	46a8      	mov	r8, r5
 8001e40:	46b1      	mov	r9, r6
 8001e42:	eb18 0308 	adds.w	r3, r8, r8
 8001e46:	eb49 0409 	adc.w	r4, r9, r9
 8001e4a:	4698      	mov	r8, r3
 8001e4c:	46a1      	mov	r9, r4
 8001e4e:	eb18 0805 	adds.w	r8, r8, r5
 8001e52:	eb49 0906 	adc.w	r9, r9, r6
 8001e56:	f04f 0100 	mov.w	r1, #0
 8001e5a:	f04f 0200 	mov.w	r2, #0
 8001e5e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8001e62:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8001e66:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8001e6a:	4688      	mov	r8, r1
 8001e6c:	4691      	mov	r9, r2
 8001e6e:	eb18 0005 	adds.w	r0, r8, r5
 8001e72:	eb49 0106 	adc.w	r1, r9, r6
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	461d      	mov	r5, r3
 8001e7c:	f04f 0600 	mov.w	r6, #0
 8001e80:	196b      	adds	r3, r5, r5
 8001e82:	eb46 0406 	adc.w	r4, r6, r6
 8001e86:	461a      	mov	r2, r3
 8001e88:	4623      	mov	r3, r4
 8001e8a:	f7fe f9a9 	bl	80001e0 <__aeabi_uldivmod>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	460c      	mov	r4, r1
 8001e92:	461a      	mov	r2, r3
 8001e94:	4ba5      	ldr	r3, [pc, #660]	; (800212c <UART_SetConfig+0x384>)
 8001e96:	fba3 2302 	umull	r2, r3, r3, r2
 8001e9a:	095b      	lsrs	r3, r3, #5
 8001e9c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	461d      	mov	r5, r3
 8001ea4:	f04f 0600 	mov.w	r6, #0
 8001ea8:	46a9      	mov	r9, r5
 8001eaa:	46b2      	mov	sl, r6
 8001eac:	eb19 0309 	adds.w	r3, r9, r9
 8001eb0:	eb4a 040a 	adc.w	r4, sl, sl
 8001eb4:	4699      	mov	r9, r3
 8001eb6:	46a2      	mov	sl, r4
 8001eb8:	eb19 0905 	adds.w	r9, r9, r5
 8001ebc:	eb4a 0a06 	adc.w	sl, sl, r6
 8001ec0:	f04f 0100 	mov.w	r1, #0
 8001ec4:	f04f 0200 	mov.w	r2, #0
 8001ec8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001ecc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8001ed0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8001ed4:	4689      	mov	r9, r1
 8001ed6:	4692      	mov	sl, r2
 8001ed8:	eb19 0005 	adds.w	r0, r9, r5
 8001edc:	eb4a 0106 	adc.w	r1, sl, r6
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	461d      	mov	r5, r3
 8001ee6:	f04f 0600 	mov.w	r6, #0
 8001eea:	196b      	adds	r3, r5, r5
 8001eec:	eb46 0406 	adc.w	r4, r6, r6
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	4623      	mov	r3, r4
 8001ef4:	f7fe f974 	bl	80001e0 <__aeabi_uldivmod>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	460c      	mov	r4, r1
 8001efc:	461a      	mov	r2, r3
 8001efe:	4b8b      	ldr	r3, [pc, #556]	; (800212c <UART_SetConfig+0x384>)
 8001f00:	fba3 1302 	umull	r1, r3, r3, r2
 8001f04:	095b      	lsrs	r3, r3, #5
 8001f06:	2164      	movs	r1, #100	; 0x64
 8001f08:	fb01 f303 	mul.w	r3, r1, r3
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	00db      	lsls	r3, r3, #3
 8001f10:	3332      	adds	r3, #50	; 0x32
 8001f12:	4a86      	ldr	r2, [pc, #536]	; (800212c <UART_SetConfig+0x384>)
 8001f14:	fba2 2303 	umull	r2, r3, r2, r3
 8001f18:	095b      	lsrs	r3, r3, #5
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001f20:	4498      	add	r8, r3
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	461d      	mov	r5, r3
 8001f26:	f04f 0600 	mov.w	r6, #0
 8001f2a:	46a9      	mov	r9, r5
 8001f2c:	46b2      	mov	sl, r6
 8001f2e:	eb19 0309 	adds.w	r3, r9, r9
 8001f32:	eb4a 040a 	adc.w	r4, sl, sl
 8001f36:	4699      	mov	r9, r3
 8001f38:	46a2      	mov	sl, r4
 8001f3a:	eb19 0905 	adds.w	r9, r9, r5
 8001f3e:	eb4a 0a06 	adc.w	sl, sl, r6
 8001f42:	f04f 0100 	mov.w	r1, #0
 8001f46:	f04f 0200 	mov.w	r2, #0
 8001f4a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001f4e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8001f52:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8001f56:	4689      	mov	r9, r1
 8001f58:	4692      	mov	sl, r2
 8001f5a:	eb19 0005 	adds.w	r0, r9, r5
 8001f5e:	eb4a 0106 	adc.w	r1, sl, r6
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	461d      	mov	r5, r3
 8001f68:	f04f 0600 	mov.w	r6, #0
 8001f6c:	196b      	adds	r3, r5, r5
 8001f6e:	eb46 0406 	adc.w	r4, r6, r6
 8001f72:	461a      	mov	r2, r3
 8001f74:	4623      	mov	r3, r4
 8001f76:	f7fe f933 	bl	80001e0 <__aeabi_uldivmod>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	460c      	mov	r4, r1
 8001f7e:	461a      	mov	r2, r3
 8001f80:	4b6a      	ldr	r3, [pc, #424]	; (800212c <UART_SetConfig+0x384>)
 8001f82:	fba3 1302 	umull	r1, r3, r3, r2
 8001f86:	095b      	lsrs	r3, r3, #5
 8001f88:	2164      	movs	r1, #100	; 0x64
 8001f8a:	fb01 f303 	mul.w	r3, r1, r3
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	00db      	lsls	r3, r3, #3
 8001f92:	3332      	adds	r3, #50	; 0x32
 8001f94:	4a65      	ldr	r2, [pc, #404]	; (800212c <UART_SetConfig+0x384>)
 8001f96:	fba2 2303 	umull	r2, r3, r2, r3
 8001f9a:	095b      	lsrs	r3, r3, #5
 8001f9c:	f003 0207 	and.w	r2, r3, #7
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4442      	add	r2, r8
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	e26f      	b.n	800248a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001faa:	f7ff fc37 	bl	800181c <HAL_RCC_GetPCLK1Freq>
 8001fae:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	461d      	mov	r5, r3
 8001fb4:	f04f 0600 	mov.w	r6, #0
 8001fb8:	46a8      	mov	r8, r5
 8001fba:	46b1      	mov	r9, r6
 8001fbc:	eb18 0308 	adds.w	r3, r8, r8
 8001fc0:	eb49 0409 	adc.w	r4, r9, r9
 8001fc4:	4698      	mov	r8, r3
 8001fc6:	46a1      	mov	r9, r4
 8001fc8:	eb18 0805 	adds.w	r8, r8, r5
 8001fcc:	eb49 0906 	adc.w	r9, r9, r6
 8001fd0:	f04f 0100 	mov.w	r1, #0
 8001fd4:	f04f 0200 	mov.w	r2, #0
 8001fd8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8001fdc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8001fe0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8001fe4:	4688      	mov	r8, r1
 8001fe6:	4691      	mov	r9, r2
 8001fe8:	eb18 0005 	adds.w	r0, r8, r5
 8001fec:	eb49 0106 	adc.w	r1, r9, r6
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	461d      	mov	r5, r3
 8001ff6:	f04f 0600 	mov.w	r6, #0
 8001ffa:	196b      	adds	r3, r5, r5
 8001ffc:	eb46 0406 	adc.w	r4, r6, r6
 8002000:	461a      	mov	r2, r3
 8002002:	4623      	mov	r3, r4
 8002004:	f7fe f8ec 	bl	80001e0 <__aeabi_uldivmod>
 8002008:	4603      	mov	r3, r0
 800200a:	460c      	mov	r4, r1
 800200c:	461a      	mov	r2, r3
 800200e:	4b47      	ldr	r3, [pc, #284]	; (800212c <UART_SetConfig+0x384>)
 8002010:	fba3 2302 	umull	r2, r3, r3, r2
 8002014:	095b      	lsrs	r3, r3, #5
 8002016:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	461d      	mov	r5, r3
 800201e:	f04f 0600 	mov.w	r6, #0
 8002022:	46a9      	mov	r9, r5
 8002024:	46b2      	mov	sl, r6
 8002026:	eb19 0309 	adds.w	r3, r9, r9
 800202a:	eb4a 040a 	adc.w	r4, sl, sl
 800202e:	4699      	mov	r9, r3
 8002030:	46a2      	mov	sl, r4
 8002032:	eb19 0905 	adds.w	r9, r9, r5
 8002036:	eb4a 0a06 	adc.w	sl, sl, r6
 800203a:	f04f 0100 	mov.w	r1, #0
 800203e:	f04f 0200 	mov.w	r2, #0
 8002042:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002046:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800204a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800204e:	4689      	mov	r9, r1
 8002050:	4692      	mov	sl, r2
 8002052:	eb19 0005 	adds.w	r0, r9, r5
 8002056:	eb4a 0106 	adc.w	r1, sl, r6
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	461d      	mov	r5, r3
 8002060:	f04f 0600 	mov.w	r6, #0
 8002064:	196b      	adds	r3, r5, r5
 8002066:	eb46 0406 	adc.w	r4, r6, r6
 800206a:	461a      	mov	r2, r3
 800206c:	4623      	mov	r3, r4
 800206e:	f7fe f8b7 	bl	80001e0 <__aeabi_uldivmod>
 8002072:	4603      	mov	r3, r0
 8002074:	460c      	mov	r4, r1
 8002076:	461a      	mov	r2, r3
 8002078:	4b2c      	ldr	r3, [pc, #176]	; (800212c <UART_SetConfig+0x384>)
 800207a:	fba3 1302 	umull	r1, r3, r3, r2
 800207e:	095b      	lsrs	r3, r3, #5
 8002080:	2164      	movs	r1, #100	; 0x64
 8002082:	fb01 f303 	mul.w	r3, r1, r3
 8002086:	1ad3      	subs	r3, r2, r3
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	3332      	adds	r3, #50	; 0x32
 800208c:	4a27      	ldr	r2, [pc, #156]	; (800212c <UART_SetConfig+0x384>)
 800208e:	fba2 2303 	umull	r2, r3, r2, r3
 8002092:	095b      	lsrs	r3, r3, #5
 8002094:	005b      	lsls	r3, r3, #1
 8002096:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800209a:	4498      	add	r8, r3
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	461d      	mov	r5, r3
 80020a0:	f04f 0600 	mov.w	r6, #0
 80020a4:	46a9      	mov	r9, r5
 80020a6:	46b2      	mov	sl, r6
 80020a8:	eb19 0309 	adds.w	r3, r9, r9
 80020ac:	eb4a 040a 	adc.w	r4, sl, sl
 80020b0:	4699      	mov	r9, r3
 80020b2:	46a2      	mov	sl, r4
 80020b4:	eb19 0905 	adds.w	r9, r9, r5
 80020b8:	eb4a 0a06 	adc.w	sl, sl, r6
 80020bc:	f04f 0100 	mov.w	r1, #0
 80020c0:	f04f 0200 	mov.w	r2, #0
 80020c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80020c8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80020cc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80020d0:	4689      	mov	r9, r1
 80020d2:	4692      	mov	sl, r2
 80020d4:	eb19 0005 	adds.w	r0, r9, r5
 80020d8:	eb4a 0106 	adc.w	r1, sl, r6
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	461d      	mov	r5, r3
 80020e2:	f04f 0600 	mov.w	r6, #0
 80020e6:	196b      	adds	r3, r5, r5
 80020e8:	eb46 0406 	adc.w	r4, r6, r6
 80020ec:	461a      	mov	r2, r3
 80020ee:	4623      	mov	r3, r4
 80020f0:	f7fe f876 	bl	80001e0 <__aeabi_uldivmod>
 80020f4:	4603      	mov	r3, r0
 80020f6:	460c      	mov	r4, r1
 80020f8:	461a      	mov	r2, r3
 80020fa:	4b0c      	ldr	r3, [pc, #48]	; (800212c <UART_SetConfig+0x384>)
 80020fc:	fba3 1302 	umull	r1, r3, r3, r2
 8002100:	095b      	lsrs	r3, r3, #5
 8002102:	2164      	movs	r1, #100	; 0x64
 8002104:	fb01 f303 	mul.w	r3, r1, r3
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	00db      	lsls	r3, r3, #3
 800210c:	3332      	adds	r3, #50	; 0x32
 800210e:	4a07      	ldr	r2, [pc, #28]	; (800212c <UART_SetConfig+0x384>)
 8002110:	fba2 2303 	umull	r2, r3, r2, r3
 8002114:	095b      	lsrs	r3, r3, #5
 8002116:	f003 0207 	and.w	r2, r3, #7
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4442      	add	r2, r8
 8002120:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002122:	e1b2      	b.n	800248a <UART_SetConfig+0x6e2>
 8002124:	40011000 	.word	0x40011000
 8002128:	40011400 	.word	0x40011400
 800212c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4ad7      	ldr	r2, [pc, #860]	; (8002494 <UART_SetConfig+0x6ec>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d005      	beq.n	8002146 <UART_SetConfig+0x39e>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4ad6      	ldr	r2, [pc, #856]	; (8002498 <UART_SetConfig+0x6f0>)
 8002140:	4293      	cmp	r3, r2
 8002142:	f040 80d1 	bne.w	80022e8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002146:	f7ff fb7d 	bl	8001844 <HAL_RCC_GetPCLK2Freq>
 800214a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	469a      	mov	sl, r3
 8002150:	f04f 0b00 	mov.w	fp, #0
 8002154:	46d0      	mov	r8, sl
 8002156:	46d9      	mov	r9, fp
 8002158:	eb18 0308 	adds.w	r3, r8, r8
 800215c:	eb49 0409 	adc.w	r4, r9, r9
 8002160:	4698      	mov	r8, r3
 8002162:	46a1      	mov	r9, r4
 8002164:	eb18 080a 	adds.w	r8, r8, sl
 8002168:	eb49 090b 	adc.w	r9, r9, fp
 800216c:	f04f 0100 	mov.w	r1, #0
 8002170:	f04f 0200 	mov.w	r2, #0
 8002174:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002178:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800217c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002180:	4688      	mov	r8, r1
 8002182:	4691      	mov	r9, r2
 8002184:	eb1a 0508 	adds.w	r5, sl, r8
 8002188:	eb4b 0609 	adc.w	r6, fp, r9
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	4619      	mov	r1, r3
 8002192:	f04f 0200 	mov.w	r2, #0
 8002196:	f04f 0300 	mov.w	r3, #0
 800219a:	f04f 0400 	mov.w	r4, #0
 800219e:	0094      	lsls	r4, r2, #2
 80021a0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80021a4:	008b      	lsls	r3, r1, #2
 80021a6:	461a      	mov	r2, r3
 80021a8:	4623      	mov	r3, r4
 80021aa:	4628      	mov	r0, r5
 80021ac:	4631      	mov	r1, r6
 80021ae:	f7fe f817 	bl	80001e0 <__aeabi_uldivmod>
 80021b2:	4603      	mov	r3, r0
 80021b4:	460c      	mov	r4, r1
 80021b6:	461a      	mov	r2, r3
 80021b8:	4bb8      	ldr	r3, [pc, #736]	; (800249c <UART_SetConfig+0x6f4>)
 80021ba:	fba3 2302 	umull	r2, r3, r3, r2
 80021be:	095b      	lsrs	r3, r3, #5
 80021c0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	469b      	mov	fp, r3
 80021c8:	f04f 0c00 	mov.w	ip, #0
 80021cc:	46d9      	mov	r9, fp
 80021ce:	46e2      	mov	sl, ip
 80021d0:	eb19 0309 	adds.w	r3, r9, r9
 80021d4:	eb4a 040a 	adc.w	r4, sl, sl
 80021d8:	4699      	mov	r9, r3
 80021da:	46a2      	mov	sl, r4
 80021dc:	eb19 090b 	adds.w	r9, r9, fp
 80021e0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80021e4:	f04f 0100 	mov.w	r1, #0
 80021e8:	f04f 0200 	mov.w	r2, #0
 80021ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80021f0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80021f4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80021f8:	4689      	mov	r9, r1
 80021fa:	4692      	mov	sl, r2
 80021fc:	eb1b 0509 	adds.w	r5, fp, r9
 8002200:	eb4c 060a 	adc.w	r6, ip, sl
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	4619      	mov	r1, r3
 800220a:	f04f 0200 	mov.w	r2, #0
 800220e:	f04f 0300 	mov.w	r3, #0
 8002212:	f04f 0400 	mov.w	r4, #0
 8002216:	0094      	lsls	r4, r2, #2
 8002218:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800221c:	008b      	lsls	r3, r1, #2
 800221e:	461a      	mov	r2, r3
 8002220:	4623      	mov	r3, r4
 8002222:	4628      	mov	r0, r5
 8002224:	4631      	mov	r1, r6
 8002226:	f7fd ffdb 	bl	80001e0 <__aeabi_uldivmod>
 800222a:	4603      	mov	r3, r0
 800222c:	460c      	mov	r4, r1
 800222e:	461a      	mov	r2, r3
 8002230:	4b9a      	ldr	r3, [pc, #616]	; (800249c <UART_SetConfig+0x6f4>)
 8002232:	fba3 1302 	umull	r1, r3, r3, r2
 8002236:	095b      	lsrs	r3, r3, #5
 8002238:	2164      	movs	r1, #100	; 0x64
 800223a:	fb01 f303 	mul.w	r3, r1, r3
 800223e:	1ad3      	subs	r3, r2, r3
 8002240:	011b      	lsls	r3, r3, #4
 8002242:	3332      	adds	r3, #50	; 0x32
 8002244:	4a95      	ldr	r2, [pc, #596]	; (800249c <UART_SetConfig+0x6f4>)
 8002246:	fba2 2303 	umull	r2, r3, r2, r3
 800224a:	095b      	lsrs	r3, r3, #5
 800224c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002250:	4498      	add	r8, r3
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	469b      	mov	fp, r3
 8002256:	f04f 0c00 	mov.w	ip, #0
 800225a:	46d9      	mov	r9, fp
 800225c:	46e2      	mov	sl, ip
 800225e:	eb19 0309 	adds.w	r3, r9, r9
 8002262:	eb4a 040a 	adc.w	r4, sl, sl
 8002266:	4699      	mov	r9, r3
 8002268:	46a2      	mov	sl, r4
 800226a:	eb19 090b 	adds.w	r9, r9, fp
 800226e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002272:	f04f 0100 	mov.w	r1, #0
 8002276:	f04f 0200 	mov.w	r2, #0
 800227a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800227e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002282:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002286:	4689      	mov	r9, r1
 8002288:	4692      	mov	sl, r2
 800228a:	eb1b 0509 	adds.w	r5, fp, r9
 800228e:	eb4c 060a 	adc.w	r6, ip, sl
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	4619      	mov	r1, r3
 8002298:	f04f 0200 	mov.w	r2, #0
 800229c:	f04f 0300 	mov.w	r3, #0
 80022a0:	f04f 0400 	mov.w	r4, #0
 80022a4:	0094      	lsls	r4, r2, #2
 80022a6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80022aa:	008b      	lsls	r3, r1, #2
 80022ac:	461a      	mov	r2, r3
 80022ae:	4623      	mov	r3, r4
 80022b0:	4628      	mov	r0, r5
 80022b2:	4631      	mov	r1, r6
 80022b4:	f7fd ff94 	bl	80001e0 <__aeabi_uldivmod>
 80022b8:	4603      	mov	r3, r0
 80022ba:	460c      	mov	r4, r1
 80022bc:	461a      	mov	r2, r3
 80022be:	4b77      	ldr	r3, [pc, #476]	; (800249c <UART_SetConfig+0x6f4>)
 80022c0:	fba3 1302 	umull	r1, r3, r3, r2
 80022c4:	095b      	lsrs	r3, r3, #5
 80022c6:	2164      	movs	r1, #100	; 0x64
 80022c8:	fb01 f303 	mul.w	r3, r1, r3
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	011b      	lsls	r3, r3, #4
 80022d0:	3332      	adds	r3, #50	; 0x32
 80022d2:	4a72      	ldr	r2, [pc, #456]	; (800249c <UART_SetConfig+0x6f4>)
 80022d4:	fba2 2303 	umull	r2, r3, r2, r3
 80022d8:	095b      	lsrs	r3, r3, #5
 80022da:	f003 020f 	and.w	r2, r3, #15
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4442      	add	r2, r8
 80022e4:	609a      	str	r2, [r3, #8]
 80022e6:	e0d0      	b.n	800248a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80022e8:	f7ff fa98 	bl	800181c <HAL_RCC_GetPCLK1Freq>
 80022ec:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	469a      	mov	sl, r3
 80022f2:	f04f 0b00 	mov.w	fp, #0
 80022f6:	46d0      	mov	r8, sl
 80022f8:	46d9      	mov	r9, fp
 80022fa:	eb18 0308 	adds.w	r3, r8, r8
 80022fe:	eb49 0409 	adc.w	r4, r9, r9
 8002302:	4698      	mov	r8, r3
 8002304:	46a1      	mov	r9, r4
 8002306:	eb18 080a 	adds.w	r8, r8, sl
 800230a:	eb49 090b 	adc.w	r9, r9, fp
 800230e:	f04f 0100 	mov.w	r1, #0
 8002312:	f04f 0200 	mov.w	r2, #0
 8002316:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800231a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800231e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002322:	4688      	mov	r8, r1
 8002324:	4691      	mov	r9, r2
 8002326:	eb1a 0508 	adds.w	r5, sl, r8
 800232a:	eb4b 0609 	adc.w	r6, fp, r9
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	4619      	mov	r1, r3
 8002334:	f04f 0200 	mov.w	r2, #0
 8002338:	f04f 0300 	mov.w	r3, #0
 800233c:	f04f 0400 	mov.w	r4, #0
 8002340:	0094      	lsls	r4, r2, #2
 8002342:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002346:	008b      	lsls	r3, r1, #2
 8002348:	461a      	mov	r2, r3
 800234a:	4623      	mov	r3, r4
 800234c:	4628      	mov	r0, r5
 800234e:	4631      	mov	r1, r6
 8002350:	f7fd ff46 	bl	80001e0 <__aeabi_uldivmod>
 8002354:	4603      	mov	r3, r0
 8002356:	460c      	mov	r4, r1
 8002358:	461a      	mov	r2, r3
 800235a:	4b50      	ldr	r3, [pc, #320]	; (800249c <UART_SetConfig+0x6f4>)
 800235c:	fba3 2302 	umull	r2, r3, r3, r2
 8002360:	095b      	lsrs	r3, r3, #5
 8002362:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	469b      	mov	fp, r3
 800236a:	f04f 0c00 	mov.w	ip, #0
 800236e:	46d9      	mov	r9, fp
 8002370:	46e2      	mov	sl, ip
 8002372:	eb19 0309 	adds.w	r3, r9, r9
 8002376:	eb4a 040a 	adc.w	r4, sl, sl
 800237a:	4699      	mov	r9, r3
 800237c:	46a2      	mov	sl, r4
 800237e:	eb19 090b 	adds.w	r9, r9, fp
 8002382:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002386:	f04f 0100 	mov.w	r1, #0
 800238a:	f04f 0200 	mov.w	r2, #0
 800238e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002392:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002396:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800239a:	4689      	mov	r9, r1
 800239c:	4692      	mov	sl, r2
 800239e:	eb1b 0509 	adds.w	r5, fp, r9
 80023a2:	eb4c 060a 	adc.w	r6, ip, sl
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	4619      	mov	r1, r3
 80023ac:	f04f 0200 	mov.w	r2, #0
 80023b0:	f04f 0300 	mov.w	r3, #0
 80023b4:	f04f 0400 	mov.w	r4, #0
 80023b8:	0094      	lsls	r4, r2, #2
 80023ba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80023be:	008b      	lsls	r3, r1, #2
 80023c0:	461a      	mov	r2, r3
 80023c2:	4623      	mov	r3, r4
 80023c4:	4628      	mov	r0, r5
 80023c6:	4631      	mov	r1, r6
 80023c8:	f7fd ff0a 	bl	80001e0 <__aeabi_uldivmod>
 80023cc:	4603      	mov	r3, r0
 80023ce:	460c      	mov	r4, r1
 80023d0:	461a      	mov	r2, r3
 80023d2:	4b32      	ldr	r3, [pc, #200]	; (800249c <UART_SetConfig+0x6f4>)
 80023d4:	fba3 1302 	umull	r1, r3, r3, r2
 80023d8:	095b      	lsrs	r3, r3, #5
 80023da:	2164      	movs	r1, #100	; 0x64
 80023dc:	fb01 f303 	mul.w	r3, r1, r3
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	011b      	lsls	r3, r3, #4
 80023e4:	3332      	adds	r3, #50	; 0x32
 80023e6:	4a2d      	ldr	r2, [pc, #180]	; (800249c <UART_SetConfig+0x6f4>)
 80023e8:	fba2 2303 	umull	r2, r3, r2, r3
 80023ec:	095b      	lsrs	r3, r3, #5
 80023ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80023f2:	4498      	add	r8, r3
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	469b      	mov	fp, r3
 80023f8:	f04f 0c00 	mov.w	ip, #0
 80023fc:	46d9      	mov	r9, fp
 80023fe:	46e2      	mov	sl, ip
 8002400:	eb19 0309 	adds.w	r3, r9, r9
 8002404:	eb4a 040a 	adc.w	r4, sl, sl
 8002408:	4699      	mov	r9, r3
 800240a:	46a2      	mov	sl, r4
 800240c:	eb19 090b 	adds.w	r9, r9, fp
 8002410:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002414:	f04f 0100 	mov.w	r1, #0
 8002418:	f04f 0200 	mov.w	r2, #0
 800241c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002420:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002424:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002428:	4689      	mov	r9, r1
 800242a:	4692      	mov	sl, r2
 800242c:	eb1b 0509 	adds.w	r5, fp, r9
 8002430:	eb4c 060a 	adc.w	r6, ip, sl
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	4619      	mov	r1, r3
 800243a:	f04f 0200 	mov.w	r2, #0
 800243e:	f04f 0300 	mov.w	r3, #0
 8002442:	f04f 0400 	mov.w	r4, #0
 8002446:	0094      	lsls	r4, r2, #2
 8002448:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800244c:	008b      	lsls	r3, r1, #2
 800244e:	461a      	mov	r2, r3
 8002450:	4623      	mov	r3, r4
 8002452:	4628      	mov	r0, r5
 8002454:	4631      	mov	r1, r6
 8002456:	f7fd fec3 	bl	80001e0 <__aeabi_uldivmod>
 800245a:	4603      	mov	r3, r0
 800245c:	460c      	mov	r4, r1
 800245e:	461a      	mov	r2, r3
 8002460:	4b0e      	ldr	r3, [pc, #56]	; (800249c <UART_SetConfig+0x6f4>)
 8002462:	fba3 1302 	umull	r1, r3, r3, r2
 8002466:	095b      	lsrs	r3, r3, #5
 8002468:	2164      	movs	r1, #100	; 0x64
 800246a:	fb01 f303 	mul.w	r3, r1, r3
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	011b      	lsls	r3, r3, #4
 8002472:	3332      	adds	r3, #50	; 0x32
 8002474:	4a09      	ldr	r2, [pc, #36]	; (800249c <UART_SetConfig+0x6f4>)
 8002476:	fba2 2303 	umull	r2, r3, r2, r3
 800247a:	095b      	lsrs	r3, r3, #5
 800247c:	f003 020f 	and.w	r2, r3, #15
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4442      	add	r2, r8
 8002486:	609a      	str	r2, [r3, #8]
}
 8002488:	e7ff      	b.n	800248a <UART_SetConfig+0x6e2>
 800248a:	bf00      	nop
 800248c:	3714      	adds	r7, #20
 800248e:	46bd      	mov	sp, r7
 8002490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002494:	40011000 	.word	0x40011000
 8002498:	40011400 	.word	0x40011400
 800249c:	51eb851f 	.word	0x51eb851f

080024a0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80024a4:	bf00      	nop
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
	...

080024b0 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80024b0:	b480      	push	{r7}
 80024b2:	b085      	sub	sp, #20
 80024b4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80024b6:	f3ef 8305 	mrs	r3, IPSR
 80024ba:	60bb      	str	r3, [r7, #8]
  return(result);
 80024bc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d10f      	bne.n	80024e2 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80024c2:	f3ef 8310 	mrs	r3, PRIMASK
 80024c6:	607b      	str	r3, [r7, #4]
  return(result);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d105      	bne.n	80024da <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80024ce:	f3ef 8311 	mrs	r3, BASEPRI
 80024d2:	603b      	str	r3, [r7, #0]
  return(result);
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d007      	beq.n	80024ea <osKernelInitialize+0x3a>
 80024da:	4b0e      	ldr	r3, [pc, #56]	; (8002514 <osKernelInitialize+0x64>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d103      	bne.n	80024ea <osKernelInitialize+0x3a>
    stat = osErrorISR;
 80024e2:	f06f 0305 	mvn.w	r3, #5
 80024e6:	60fb      	str	r3, [r7, #12]
 80024e8:	e00c      	b.n	8002504 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80024ea:	4b0a      	ldr	r3, [pc, #40]	; (8002514 <osKernelInitialize+0x64>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d105      	bne.n	80024fe <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80024f2:	4b08      	ldr	r3, [pc, #32]	; (8002514 <osKernelInitialize+0x64>)
 80024f4:	2201      	movs	r2, #1
 80024f6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80024f8:	2300      	movs	r3, #0
 80024fa:	60fb      	str	r3, [r7, #12]
 80024fc:	e002      	b.n	8002504 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80024fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002502:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8002504:	68fb      	ldr	r3, [r7, #12]
}
 8002506:	4618      	mov	r0, r3
 8002508:	3714      	adds	r7, #20
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
 8002512:	bf00      	nop
 8002514:	2000002c 	.word	0x2000002c

08002518 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800251e:	f3ef 8305 	mrs	r3, IPSR
 8002522:	60bb      	str	r3, [r7, #8]
  return(result);
 8002524:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002526:	2b00      	cmp	r3, #0
 8002528:	d10f      	bne.n	800254a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800252a:	f3ef 8310 	mrs	r3, PRIMASK
 800252e:	607b      	str	r3, [r7, #4]
  return(result);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d105      	bne.n	8002542 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002536:	f3ef 8311 	mrs	r3, BASEPRI
 800253a:	603b      	str	r3, [r7, #0]
  return(result);
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d007      	beq.n	8002552 <osKernelStart+0x3a>
 8002542:	4b0f      	ldr	r3, [pc, #60]	; (8002580 <osKernelStart+0x68>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	2b02      	cmp	r3, #2
 8002548:	d103      	bne.n	8002552 <osKernelStart+0x3a>
    stat = osErrorISR;
 800254a:	f06f 0305 	mvn.w	r3, #5
 800254e:	60fb      	str	r3, [r7, #12]
 8002550:	e010      	b.n	8002574 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002552:	4b0b      	ldr	r3, [pc, #44]	; (8002580 <osKernelStart+0x68>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d109      	bne.n	800256e <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800255a:	f7ff ffa1 	bl	80024a0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800255e:	4b08      	ldr	r3, [pc, #32]	; (8002580 <osKernelStart+0x68>)
 8002560:	2202      	movs	r2, #2
 8002562:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002564:	f001 f870 	bl	8003648 <vTaskStartScheduler>
      stat = osOK;
 8002568:	2300      	movs	r3, #0
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	e002      	b.n	8002574 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800256e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002572:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8002574:	68fb      	ldr	r3, [r7, #12]
}
 8002576:	4618      	mov	r0, r3
 8002578:	3710      	adds	r7, #16
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	2000002c 	.word	0x2000002c

08002584 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002584:	b580      	push	{r7, lr}
 8002586:	b090      	sub	sp, #64	; 0x40
 8002588:	af04      	add	r7, sp, #16
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002590:	2300      	movs	r3, #0
 8002592:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002594:	f3ef 8305 	mrs	r3, IPSR
 8002598:	61fb      	str	r3, [r7, #28]
  return(result);
 800259a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800259c:	2b00      	cmp	r3, #0
 800259e:	f040 808f 	bne.w	80026c0 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025a2:	f3ef 8310 	mrs	r3, PRIMASK
 80025a6:	61bb      	str	r3, [r7, #24]
  return(result);
 80025a8:	69bb      	ldr	r3, [r7, #24]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d105      	bne.n	80025ba <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80025ae:	f3ef 8311 	mrs	r3, BASEPRI
 80025b2:	617b      	str	r3, [r7, #20]
  return(result);
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d003      	beq.n	80025c2 <osThreadNew+0x3e>
 80025ba:	4b44      	ldr	r3, [pc, #272]	; (80026cc <osThreadNew+0x148>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d07e      	beq.n	80026c0 <osThreadNew+0x13c>
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d07b      	beq.n	80026c0 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80025c8:	2380      	movs	r3, #128	; 0x80
 80025ca:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80025cc:	2318      	movs	r3, #24
 80025ce:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80025d0:	2300      	movs	r3, #0
 80025d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80025d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80025d8:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d045      	beq.n	800266c <osThreadNew+0xe8>
      if (attr->name != NULL) {
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d002      	beq.n	80025ee <osThreadNew+0x6a>
        name = attr->name;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d002      	beq.n	80025fc <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80025fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d008      	beq.n	8002614 <osThreadNew+0x90>
 8002602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002604:	2b38      	cmp	r3, #56	; 0x38
 8002606:	d805      	bhi.n	8002614 <osThreadNew+0x90>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f003 0301 	and.w	r3, r3, #1
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <osThreadNew+0x94>
        return (NULL);
 8002614:	2300      	movs	r3, #0
 8002616:	e054      	b.n	80026c2 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	695b      	ldr	r3, [r3, #20]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d003      	beq.n	8002628 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	695b      	ldr	r3, [r3, #20]
 8002624:	089b      	lsrs	r3, r3, #2
 8002626:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d00e      	beq.n	800264e <osThreadNew+0xca>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	2b5b      	cmp	r3, #91	; 0x5b
 8002636:	d90a      	bls.n	800264e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800263c:	2b00      	cmp	r3, #0
 800263e:	d006      	beq.n	800264e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	695b      	ldr	r3, [r3, #20]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d002      	beq.n	800264e <osThreadNew+0xca>
        mem = 1;
 8002648:	2301      	movs	r3, #1
 800264a:	623b      	str	r3, [r7, #32]
 800264c:	e010      	b.n	8002670 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d10c      	bne.n	8002670 <osThreadNew+0xec>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	68db      	ldr	r3, [r3, #12]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d108      	bne.n	8002670 <osThreadNew+0xec>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	691b      	ldr	r3, [r3, #16]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d104      	bne.n	8002670 <osThreadNew+0xec>
          mem = 0;
 8002666:	2300      	movs	r3, #0
 8002668:	623b      	str	r3, [r7, #32]
 800266a:	e001      	b.n	8002670 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800266c:	2300      	movs	r3, #0
 800266e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8002670:	6a3b      	ldr	r3, [r7, #32]
 8002672:	2b01      	cmp	r3, #1
 8002674:	d110      	bne.n	8002698 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800267a:	687a      	ldr	r2, [r7, #4]
 800267c:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800267e:	9202      	str	r2, [sp, #8]
 8002680:	9301      	str	r3, [sp, #4]
 8002682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002684:	9300      	str	r3, [sp, #0]
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800268a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	f000 fe09 	bl	80032a4 <xTaskCreateStatic>
 8002692:	4603      	mov	r3, r0
 8002694:	613b      	str	r3, [r7, #16]
 8002696:	e013      	b.n	80026c0 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8002698:	6a3b      	ldr	r3, [r7, #32]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d110      	bne.n	80026c0 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800269e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026a0:	b29a      	uxth	r2, r3
 80026a2:	f107 0310 	add.w	r3, r7, #16
 80026a6:	9301      	str	r3, [sp, #4]
 80026a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026aa:	9300      	str	r3, [sp, #0]
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80026b0:	68f8      	ldr	r0, [r7, #12]
 80026b2:	f000 fe51 	bl	8003358 <xTaskCreate>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d001      	beq.n	80026c0 <osThreadNew+0x13c>
          hTask = NULL;
 80026bc:	2300      	movs	r3, #0
 80026be:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80026c0:	693b      	ldr	r3, [r7, #16]
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3730      	adds	r7, #48	; 0x30
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	2000002c 	.word	0x2000002c

080026d0 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b086      	sub	sp, #24
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80026d8:	f3ef 8305 	mrs	r3, IPSR
 80026dc:	613b      	str	r3, [r7, #16]
  return(result);
 80026de:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d10f      	bne.n	8002704 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026e4:	f3ef 8310 	mrs	r3, PRIMASK
 80026e8:	60fb      	str	r3, [r7, #12]
  return(result);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d105      	bne.n	80026fc <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80026f0:	f3ef 8311 	mrs	r3, BASEPRI
 80026f4:	60bb      	str	r3, [r7, #8]
  return(result);
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d007      	beq.n	800270c <osDelay+0x3c>
 80026fc:	4b0a      	ldr	r3, [pc, #40]	; (8002728 <osDelay+0x58>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2b02      	cmp	r3, #2
 8002702:	d103      	bne.n	800270c <osDelay+0x3c>
    stat = osErrorISR;
 8002704:	f06f 0305 	mvn.w	r3, #5
 8002708:	617b      	str	r3, [r7, #20]
 800270a:	e007      	b.n	800271c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800270c:	2300      	movs	r3, #0
 800270e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d002      	beq.n	800271c <osDelay+0x4c>
      vTaskDelay(ticks);
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f000 ff62 	bl	80035e0 <vTaskDelay>
    }
  }

  return (stat);
 800271c:	697b      	ldr	r3, [r7, #20]
}
 800271e:	4618      	mov	r0, r3
 8002720:	3718      	adds	r7, #24
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	2000002c 	.word	0x2000002c

0800272c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800272c:	b480      	push	{r7}
 800272e:	b085      	sub	sp, #20
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	4a07      	ldr	r2, [pc, #28]	; (8002758 <vApplicationGetIdleTaskMemory+0x2c>)
 800273c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	4a06      	ldr	r2, [pc, #24]	; (800275c <vApplicationGetIdleTaskMemory+0x30>)
 8002742:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2280      	movs	r2, #128	; 0x80
 8002748:	601a      	str	r2, [r3, #0]
}
 800274a:	bf00      	nop
 800274c:	3714      	adds	r7, #20
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	20000030 	.word	0x20000030
 800275c:	2000008c 	.word	0x2000008c

08002760 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	60b9      	str	r1, [r7, #8]
 800276a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	4a07      	ldr	r2, [pc, #28]	; (800278c <vApplicationGetTimerTaskMemory+0x2c>)
 8002770:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	4a06      	ldr	r2, [pc, #24]	; (8002790 <vApplicationGetTimerTaskMemory+0x30>)
 8002776:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800277e:	601a      	str	r2, [r3, #0]
}
 8002780:	bf00      	nop
 8002782:	3714      	adds	r7, #20
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr
 800278c:	2000028c 	.word	0x2000028c
 8002790:	200002e8 	.word	0x200002e8

08002794 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f103 0208 	add.w	r2, r3, #8
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80027ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f103 0208 	add.w	r2, r3, #8
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f103 0208 	add.w	r2, r3, #8
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80027c8:	bf00      	nop
 80027ca:	370c      	adds	r7, #12
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80027d4:	b480      	push	{r7}
 80027d6:	b083      	sub	sp, #12
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2200      	movs	r2, #0
 80027e0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80027e2:	bf00      	nop
 80027e4:	370c      	adds	r7, #12
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr

080027ee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80027ee:	b480      	push	{r7}
 80027f0:	b085      	sub	sp, #20
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	6078      	str	r0, [r7, #4]
 80027f6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	68fa      	ldr	r2, [r7, #12]
 8002802:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	689a      	ldr	r2, [r3, #8]
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	683a      	ldr	r2, [r7, #0]
 8002812:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	683a      	ldr	r2, [r7, #0]
 8002818:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	1c5a      	adds	r2, r3, #1
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	601a      	str	r2, [r3, #0]
}
 800282a:	bf00      	nop
 800282c:	3714      	adds	r7, #20
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr

08002836 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002836:	b480      	push	{r7}
 8002838:	b085      	sub	sp, #20
 800283a:	af00      	add	r7, sp, #0
 800283c:	6078      	str	r0, [r7, #4]
 800283e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800284c:	d103      	bne.n	8002856 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	691b      	ldr	r3, [r3, #16]
 8002852:	60fb      	str	r3, [r7, #12]
 8002854:	e00c      	b.n	8002870 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	3308      	adds	r3, #8
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	e002      	b.n	8002864 <vListInsert+0x2e>
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	60fb      	str	r3, [r7, #12]
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	429a      	cmp	r2, r3
 800286e:	d2f6      	bcs.n	800285e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	68fa      	ldr	r2, [r7, #12]
 8002884:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	683a      	ldr	r2, [r7, #0]
 800288a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	1c5a      	adds	r2, r3, #1
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	601a      	str	r2, [r3, #0]
}
 800289c:	bf00      	nop
 800289e:	3714      	adds	r7, #20
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	691b      	ldr	r3, [r3, #16]
 80028b4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	6892      	ldr	r2, [r2, #8]
 80028be:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	687a      	ldr	r2, [r7, #4]
 80028c6:	6852      	ldr	r2, [r2, #4]
 80028c8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d103      	bne.n	80028dc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	689a      	ldr	r2, [r3, #8]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2200      	movs	r2, #0
 80028e0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	1e5a      	subs	r2, r3, #1
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3714      	adds	r7, #20
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d109      	bne.n	8002924 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002914:	f383 8811 	msr	BASEPRI, r3
 8002918:	f3bf 8f6f 	isb	sy
 800291c:	f3bf 8f4f 	dsb	sy
 8002920:	60bb      	str	r3, [r7, #8]
 8002922:	e7fe      	b.n	8002922 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8002924:	f002 f812 	bl	800494c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002930:	68f9      	ldr	r1, [r7, #12]
 8002932:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002934:	fb01 f303 	mul.w	r3, r1, r3
 8002938:	441a      	add	r2, r3
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2200      	movs	r2, #0
 8002942:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002954:	3b01      	subs	r3, #1
 8002956:	68f9      	ldr	r1, [r7, #12]
 8002958:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800295a:	fb01 f303 	mul.w	r3, r1, r3
 800295e:	441a      	add	r2, r3
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	22ff      	movs	r2, #255	; 0xff
 8002968:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	22ff      	movs	r2, #255	; 0xff
 8002970:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d114      	bne.n	80029a4 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	691b      	ldr	r3, [r3, #16]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d01a      	beq.n	80029b8 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	3310      	adds	r3, #16
 8002986:	4618      	mov	r0, r3
 8002988:	f001 f8de 	bl	8003b48 <xTaskRemoveFromEventList>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d012      	beq.n	80029b8 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002992:	4b0d      	ldr	r3, [pc, #52]	; (80029c8 <xQueueGenericReset+0xcc>)
 8002994:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002998:	601a      	str	r2, [r3, #0]
 800299a:	f3bf 8f4f 	dsb	sy
 800299e:	f3bf 8f6f 	isb	sy
 80029a2:	e009      	b.n	80029b8 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	3310      	adds	r3, #16
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7ff fef3 	bl	8002794 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	3324      	adds	r3, #36	; 0x24
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7ff feee 	bl	8002794 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80029b8:	f001 fff6 	bl	80049a8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80029bc:	2301      	movs	r3, #1
}
 80029be:	4618      	mov	r0, r3
 80029c0:	3710      	adds	r7, #16
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	e000ed04 	.word	0xe000ed04

080029cc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b08e      	sub	sp, #56	; 0x38
 80029d0:	af02      	add	r7, sp, #8
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	60b9      	str	r1, [r7, #8]
 80029d6:	607a      	str	r2, [r7, #4]
 80029d8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d109      	bne.n	80029f4 <xQueueGenericCreateStatic+0x28>
 80029e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029e4:	f383 8811 	msr	BASEPRI, r3
 80029e8:	f3bf 8f6f 	isb	sy
 80029ec:	f3bf 8f4f 	dsb	sy
 80029f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80029f2:	e7fe      	b.n	80029f2 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d109      	bne.n	8002a0e <xQueueGenericCreateStatic+0x42>
 80029fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029fe:	f383 8811 	msr	BASEPRI, r3
 8002a02:	f3bf 8f6f 	isb	sy
 8002a06:	f3bf 8f4f 	dsb	sy
 8002a0a:	627b      	str	r3, [r7, #36]	; 0x24
 8002a0c:	e7fe      	b.n	8002a0c <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d002      	beq.n	8002a1a <xQueueGenericCreateStatic+0x4e>
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <xQueueGenericCreateStatic+0x52>
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e000      	b.n	8002a20 <xQueueGenericCreateStatic+0x54>
 8002a1e:	2300      	movs	r3, #0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d109      	bne.n	8002a38 <xQueueGenericCreateStatic+0x6c>
 8002a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a28:	f383 8811 	msr	BASEPRI, r3
 8002a2c:	f3bf 8f6f 	isb	sy
 8002a30:	f3bf 8f4f 	dsb	sy
 8002a34:	623b      	str	r3, [r7, #32]
 8002a36:	e7fe      	b.n	8002a36 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d102      	bne.n	8002a44 <xQueueGenericCreateStatic+0x78>
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d101      	bne.n	8002a48 <xQueueGenericCreateStatic+0x7c>
 8002a44:	2301      	movs	r3, #1
 8002a46:	e000      	b.n	8002a4a <xQueueGenericCreateStatic+0x7e>
 8002a48:	2300      	movs	r3, #0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d109      	bne.n	8002a62 <xQueueGenericCreateStatic+0x96>
 8002a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a52:	f383 8811 	msr	BASEPRI, r3
 8002a56:	f3bf 8f6f 	isb	sy
 8002a5a:	f3bf 8f4f 	dsb	sy
 8002a5e:	61fb      	str	r3, [r7, #28]
 8002a60:	e7fe      	b.n	8002a60 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002a62:	2350      	movs	r3, #80	; 0x50
 8002a64:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	2b50      	cmp	r3, #80	; 0x50
 8002a6a:	d009      	beq.n	8002a80 <xQueueGenericCreateStatic+0xb4>
 8002a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a70:	f383 8811 	msr	BASEPRI, r3
 8002a74:	f3bf 8f6f 	isb	sy
 8002a78:	f3bf 8f4f 	dsb	sy
 8002a7c:	61bb      	str	r3, [r7, #24]
 8002a7e:	e7fe      	b.n	8002a7e <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002a80:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d00d      	beq.n	8002aa8 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002a8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002a94:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002a98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a9a:	9300      	str	r3, [sp, #0]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	68b9      	ldr	r1, [r7, #8]
 8002aa2:	68f8      	ldr	r0, [r7, #12]
 8002aa4:	f000 f805 	bl	8002ab2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3730      	adds	r7, #48	; 0x30
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}

08002ab2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002ab2:	b580      	push	{r7, lr}
 8002ab4:	b084      	sub	sp, #16
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	60f8      	str	r0, [r7, #12]
 8002aba:	60b9      	str	r1, [r7, #8]
 8002abc:	607a      	str	r2, [r7, #4]
 8002abe:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d103      	bne.n	8002ace <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002ac6:	69bb      	ldr	r3, [r7, #24]
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	601a      	str	r2, [r3, #0]
 8002acc:	e002      	b.n	8002ad4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002ace:	69bb      	ldr	r3, [r7, #24]
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002ad4:	69bb      	ldr	r3, [r7, #24]
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	68ba      	ldr	r2, [r7, #8]
 8002ade:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002ae0:	2101      	movs	r1, #1
 8002ae2:	69b8      	ldr	r0, [r7, #24]
 8002ae4:	f7ff ff0a 	bl	80028fc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	78fa      	ldrb	r2, [r7, #3]
 8002aec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002af0:	bf00      	nop
 8002af2:	3710      	adds	r7, #16
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b08e      	sub	sp, #56	; 0x38
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	607a      	str	r2, [r7, #4]
 8002b04:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002b06:	2300      	movs	r3, #0
 8002b08:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d109      	bne.n	8002b28 <xQueueGenericSend+0x30>
 8002b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b18:	f383 8811 	msr	BASEPRI, r3
 8002b1c:	f3bf 8f6f 	isb	sy
 8002b20:	f3bf 8f4f 	dsb	sy
 8002b24:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b26:	e7fe      	b.n	8002b26 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d103      	bne.n	8002b36 <xQueueGenericSend+0x3e>
 8002b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d101      	bne.n	8002b3a <xQueueGenericSend+0x42>
 8002b36:	2301      	movs	r3, #1
 8002b38:	e000      	b.n	8002b3c <xQueueGenericSend+0x44>
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d109      	bne.n	8002b54 <xQueueGenericSend+0x5c>
 8002b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b44:	f383 8811 	msr	BASEPRI, r3
 8002b48:	f3bf 8f6f 	isb	sy
 8002b4c:	f3bf 8f4f 	dsb	sy
 8002b50:	627b      	str	r3, [r7, #36]	; 0x24
 8002b52:	e7fe      	b.n	8002b52 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d103      	bne.n	8002b62 <xQueueGenericSend+0x6a>
 8002b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d101      	bne.n	8002b66 <xQueueGenericSend+0x6e>
 8002b62:	2301      	movs	r3, #1
 8002b64:	e000      	b.n	8002b68 <xQueueGenericSend+0x70>
 8002b66:	2300      	movs	r3, #0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d109      	bne.n	8002b80 <xQueueGenericSend+0x88>
 8002b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b70:	f383 8811 	msr	BASEPRI, r3
 8002b74:	f3bf 8f6f 	isb	sy
 8002b78:	f3bf 8f4f 	dsb	sy
 8002b7c:	623b      	str	r3, [r7, #32]
 8002b7e:	e7fe      	b.n	8002b7e <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002b80:	f001 f998 	bl	8003eb4 <xTaskGetSchedulerState>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d102      	bne.n	8002b90 <xQueueGenericSend+0x98>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d101      	bne.n	8002b94 <xQueueGenericSend+0x9c>
 8002b90:	2301      	movs	r3, #1
 8002b92:	e000      	b.n	8002b96 <xQueueGenericSend+0x9e>
 8002b94:	2300      	movs	r3, #0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d109      	bne.n	8002bae <xQueueGenericSend+0xb6>
 8002b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b9e:	f383 8811 	msr	BASEPRI, r3
 8002ba2:	f3bf 8f6f 	isb	sy
 8002ba6:	f3bf 8f4f 	dsb	sy
 8002baa:	61fb      	str	r3, [r7, #28]
 8002bac:	e7fe      	b.n	8002bac <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002bae:	f001 fecd 	bl	800494c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002bb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d302      	bcc.n	8002bc4 <xQueueGenericSend+0xcc>
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	2b02      	cmp	r3, #2
 8002bc2:	d129      	bne.n	8002c18 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002bc4:	683a      	ldr	r2, [r7, #0]
 8002bc6:	68b9      	ldr	r1, [r7, #8]
 8002bc8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002bca:	f000 f9ff 	bl	8002fcc <prvCopyDataToQueue>
 8002bce:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002bd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d010      	beq.n	8002bfa <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bda:	3324      	adds	r3, #36	; 0x24
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f000 ffb3 	bl	8003b48 <xTaskRemoveFromEventList>
 8002be2:	4603      	mov	r3, r0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d013      	beq.n	8002c10 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002be8:	4b3f      	ldr	r3, [pc, #252]	; (8002ce8 <xQueueGenericSend+0x1f0>)
 8002bea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002bee:	601a      	str	r2, [r3, #0]
 8002bf0:	f3bf 8f4f 	dsb	sy
 8002bf4:	f3bf 8f6f 	isb	sy
 8002bf8:	e00a      	b.n	8002c10 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d007      	beq.n	8002c10 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002c00:	4b39      	ldr	r3, [pc, #228]	; (8002ce8 <xQueueGenericSend+0x1f0>)
 8002c02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c06:	601a      	str	r2, [r3, #0]
 8002c08:	f3bf 8f4f 	dsb	sy
 8002c0c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002c10:	f001 feca 	bl	80049a8 <vPortExitCritical>
				return pdPASS;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e063      	b.n	8002ce0 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d103      	bne.n	8002c26 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002c1e:	f001 fec3 	bl	80049a8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002c22:	2300      	movs	r3, #0
 8002c24:	e05c      	b.n	8002ce0 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002c26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d106      	bne.n	8002c3a <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002c2c:	f107 0314 	add.w	r3, r7, #20
 8002c30:	4618      	mov	r0, r3
 8002c32:	f000 ffeb 	bl	8003c0c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002c36:	2301      	movs	r3, #1
 8002c38:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002c3a:	f001 feb5 	bl	80049a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002c3e:	f000 fd67 	bl	8003710 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002c42:	f001 fe83 	bl	800494c <vPortEnterCritical>
 8002c46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c48:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c4c:	b25b      	sxtb	r3, r3
 8002c4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c52:	d103      	bne.n	8002c5c <xQueueGenericSend+0x164>
 8002c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c56:	2200      	movs	r2, #0
 8002c58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c5e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c62:	b25b      	sxtb	r3, r3
 8002c64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c68:	d103      	bne.n	8002c72 <xQueueGenericSend+0x17a>
 8002c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002c72:	f001 fe99 	bl	80049a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002c76:	1d3a      	adds	r2, r7, #4
 8002c78:	f107 0314 	add.w	r3, r7, #20
 8002c7c:	4611      	mov	r1, r2
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f000 ffda 	bl	8003c38 <xTaskCheckForTimeOut>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d124      	bne.n	8002cd4 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002c8a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c8c:	f000 fa96 	bl	80031bc <prvIsQueueFull>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d018      	beq.n	8002cc8 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c98:	3310      	adds	r3, #16
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	4611      	mov	r1, r2
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f000 ff04 	bl	8003aac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002ca4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ca6:	f000 fa21 	bl	80030ec <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002caa:	f000 fd3f 	bl	800372c <xTaskResumeAll>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	f47f af7c 	bne.w	8002bae <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8002cb6:	4b0c      	ldr	r3, [pc, #48]	; (8002ce8 <xQueueGenericSend+0x1f0>)
 8002cb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cbc:	601a      	str	r2, [r3, #0]
 8002cbe:	f3bf 8f4f 	dsb	sy
 8002cc2:	f3bf 8f6f 	isb	sy
 8002cc6:	e772      	b.n	8002bae <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002cc8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002cca:	f000 fa0f 	bl	80030ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002cce:	f000 fd2d 	bl	800372c <xTaskResumeAll>
 8002cd2:	e76c      	b.n	8002bae <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002cd4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002cd6:	f000 fa09 	bl	80030ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002cda:	f000 fd27 	bl	800372c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002cde:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3738      	adds	r7, #56	; 0x38
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	e000ed04 	.word	0xe000ed04

08002cec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b08e      	sub	sp, #56	; 0x38
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]
 8002cf8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d109      	bne.n	8002d18 <xQueueGenericSendFromISR+0x2c>
 8002d04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d08:	f383 8811 	msr	BASEPRI, r3
 8002d0c:	f3bf 8f6f 	isb	sy
 8002d10:	f3bf 8f4f 	dsb	sy
 8002d14:	627b      	str	r3, [r7, #36]	; 0x24
 8002d16:	e7fe      	b.n	8002d16 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d103      	bne.n	8002d26 <xQueueGenericSendFromISR+0x3a>
 8002d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d101      	bne.n	8002d2a <xQueueGenericSendFromISR+0x3e>
 8002d26:	2301      	movs	r3, #1
 8002d28:	e000      	b.n	8002d2c <xQueueGenericSendFromISR+0x40>
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d109      	bne.n	8002d44 <xQueueGenericSendFromISR+0x58>
 8002d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d34:	f383 8811 	msr	BASEPRI, r3
 8002d38:	f3bf 8f6f 	isb	sy
 8002d3c:	f3bf 8f4f 	dsb	sy
 8002d40:	623b      	str	r3, [r7, #32]
 8002d42:	e7fe      	b.n	8002d42 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d103      	bne.n	8002d52 <xQueueGenericSendFromISR+0x66>
 8002d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d101      	bne.n	8002d56 <xQueueGenericSendFromISR+0x6a>
 8002d52:	2301      	movs	r3, #1
 8002d54:	e000      	b.n	8002d58 <xQueueGenericSendFromISR+0x6c>
 8002d56:	2300      	movs	r3, #0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d109      	bne.n	8002d70 <xQueueGenericSendFromISR+0x84>
 8002d5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d60:	f383 8811 	msr	BASEPRI, r3
 8002d64:	f3bf 8f6f 	isb	sy
 8002d68:	f3bf 8f4f 	dsb	sy
 8002d6c:	61fb      	str	r3, [r7, #28]
 8002d6e:	e7fe      	b.n	8002d6e <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002d70:	f001 fec8 	bl	8004b04 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002d74:	f3ef 8211 	mrs	r2, BASEPRI
 8002d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d7c:	f383 8811 	msr	BASEPRI, r3
 8002d80:	f3bf 8f6f 	isb	sy
 8002d84:	f3bf 8f4f 	dsb	sy
 8002d88:	61ba      	str	r2, [r7, #24]
 8002d8a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002d8c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d302      	bcc.n	8002da2 <xQueueGenericSendFromISR+0xb6>
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d12c      	bne.n	8002dfc <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002da2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002da4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002da8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002dac:	683a      	ldr	r2, [r7, #0]
 8002dae:	68b9      	ldr	r1, [r7, #8]
 8002db0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002db2:	f000 f90b 	bl	8002fcc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002db6:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8002dba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002dbe:	d112      	bne.n	8002de6 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d016      	beq.n	8002df6 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dca:	3324      	adds	r3, #36	; 0x24
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f000 febb 	bl	8003b48 <xTaskRemoveFromEventList>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00e      	beq.n	8002df6 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d00b      	beq.n	8002df6 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2201      	movs	r2, #1
 8002de2:	601a      	str	r2, [r3, #0]
 8002de4:	e007      	b.n	8002df6 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002de6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002dea:	3301      	adds	r3, #1
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	b25a      	sxtb	r2, r3
 8002df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002df2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002df6:	2301      	movs	r3, #1
 8002df8:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8002dfa:	e001      	b.n	8002e00 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	637b      	str	r3, [r7, #52]	; 0x34
 8002e00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e02:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002e0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3738      	adds	r7, #56	; 0x38
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b08c      	sub	sp, #48	; 0x30
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	60f8      	str	r0, [r7, #12]
 8002e1c:	60b9      	str	r1, [r7, #8]
 8002e1e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002e20:	2300      	movs	r3, #0
 8002e22:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002e28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d109      	bne.n	8002e42 <xQueueReceive+0x2e>
	__asm volatile
 8002e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e32:	f383 8811 	msr	BASEPRI, r3
 8002e36:	f3bf 8f6f 	isb	sy
 8002e3a:	f3bf 8f4f 	dsb	sy
 8002e3e:	623b      	str	r3, [r7, #32]
 8002e40:	e7fe      	b.n	8002e40 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d103      	bne.n	8002e50 <xQueueReceive+0x3c>
 8002e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d101      	bne.n	8002e54 <xQueueReceive+0x40>
 8002e50:	2301      	movs	r3, #1
 8002e52:	e000      	b.n	8002e56 <xQueueReceive+0x42>
 8002e54:	2300      	movs	r3, #0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d109      	bne.n	8002e6e <xQueueReceive+0x5a>
 8002e5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e5e:	f383 8811 	msr	BASEPRI, r3
 8002e62:	f3bf 8f6f 	isb	sy
 8002e66:	f3bf 8f4f 	dsb	sy
 8002e6a:	61fb      	str	r3, [r7, #28]
 8002e6c:	e7fe      	b.n	8002e6c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002e6e:	f001 f821 	bl	8003eb4 <xTaskGetSchedulerState>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d102      	bne.n	8002e7e <xQueueReceive+0x6a>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d101      	bne.n	8002e82 <xQueueReceive+0x6e>
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e000      	b.n	8002e84 <xQueueReceive+0x70>
 8002e82:	2300      	movs	r3, #0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d109      	bne.n	8002e9c <xQueueReceive+0x88>
 8002e88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e8c:	f383 8811 	msr	BASEPRI, r3
 8002e90:	f3bf 8f6f 	isb	sy
 8002e94:	f3bf 8f4f 	dsb	sy
 8002e98:	61bb      	str	r3, [r7, #24]
 8002e9a:	e7fe      	b.n	8002e9a <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002e9c:	f001 fd56 	bl	800494c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002ea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ea4:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d01f      	beq.n	8002eec <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002eac:	68b9      	ldr	r1, [r7, #8]
 8002eae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002eb0:	f000 f8f6 	bl	80030a0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb6:	1e5a      	subs	r2, r3, #1
 8002eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eba:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002ebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ebe:	691b      	ldr	r3, [r3, #16]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d00f      	beq.n	8002ee4 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ec6:	3310      	adds	r3, #16
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f000 fe3d 	bl	8003b48 <xTaskRemoveFromEventList>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d007      	beq.n	8002ee4 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002ed4:	4b3c      	ldr	r3, [pc, #240]	; (8002fc8 <xQueueReceive+0x1b4>)
 8002ed6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002eda:	601a      	str	r2, [r3, #0]
 8002edc:	f3bf 8f4f 	dsb	sy
 8002ee0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002ee4:	f001 fd60 	bl	80049a8 <vPortExitCritical>
				return pdPASS;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e069      	b.n	8002fc0 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d103      	bne.n	8002efa <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002ef2:	f001 fd59 	bl	80049a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	e062      	b.n	8002fc0 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d106      	bne.n	8002f0e <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002f00:	f107 0310 	add.w	r3, r7, #16
 8002f04:	4618      	mov	r0, r3
 8002f06:	f000 fe81 	bl	8003c0c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002f0e:	f001 fd4b 	bl	80049a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002f12:	f000 fbfd 	bl	8003710 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002f16:	f001 fd19 	bl	800494c <vPortEnterCritical>
 8002f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f20:	b25b      	sxtb	r3, r3
 8002f22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f26:	d103      	bne.n	8002f30 <xQueueReceive+0x11c>
 8002f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f32:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f36:	b25b      	sxtb	r3, r3
 8002f38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f3c:	d103      	bne.n	8002f46 <xQueueReceive+0x132>
 8002f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f40:	2200      	movs	r2, #0
 8002f42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002f46:	f001 fd2f 	bl	80049a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002f4a:	1d3a      	adds	r2, r7, #4
 8002f4c:	f107 0310 	add.w	r3, r7, #16
 8002f50:	4611      	mov	r1, r2
 8002f52:	4618      	mov	r0, r3
 8002f54:	f000 fe70 	bl	8003c38 <xTaskCheckForTimeOut>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d123      	bne.n	8002fa6 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f5e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f60:	f000 f916 	bl	8003190 <prvIsQueueEmpty>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d017      	beq.n	8002f9a <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002f6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f6c:	3324      	adds	r3, #36	; 0x24
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	4611      	mov	r1, r2
 8002f72:	4618      	mov	r0, r3
 8002f74:	f000 fd9a 	bl	8003aac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002f78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f7a:	f000 f8b7 	bl	80030ec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002f7e:	f000 fbd5 	bl	800372c <xTaskResumeAll>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d189      	bne.n	8002e9c <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8002f88:	4b0f      	ldr	r3, [pc, #60]	; (8002fc8 <xQueueReceive+0x1b4>)
 8002f8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f8e:	601a      	str	r2, [r3, #0]
 8002f90:	f3bf 8f4f 	dsb	sy
 8002f94:	f3bf 8f6f 	isb	sy
 8002f98:	e780      	b.n	8002e9c <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002f9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f9c:	f000 f8a6 	bl	80030ec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002fa0:	f000 fbc4 	bl	800372c <xTaskResumeAll>
 8002fa4:	e77a      	b.n	8002e9c <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002fa6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fa8:	f000 f8a0 	bl	80030ec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002fac:	f000 fbbe 	bl	800372c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002fb0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fb2:	f000 f8ed 	bl	8003190 <prvIsQueueEmpty>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	f43f af6f 	beq.w	8002e9c <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002fbe:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3730      	adds	r7, #48	; 0x30
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	e000ed04 	.word	0xe000ed04

08002fcc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b086      	sub	sp, #24
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	60b9      	str	r1, [r7, #8]
 8002fd6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fe0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d10d      	bne.n	8003006 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d14d      	bne.n	800308e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f000 ff7a 	bl	8003ef0 <xTaskPriorityDisinherit>
 8002ffc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2200      	movs	r2, #0
 8003002:	609a      	str	r2, [r3, #8]
 8003004:	e043      	b.n	800308e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d119      	bne.n	8003040 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6858      	ldr	r0, [r3, #4]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003014:	461a      	mov	r2, r3
 8003016:	68b9      	ldr	r1, [r7, #8]
 8003018:	f001 ffac 	bl	8004f74 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	685a      	ldr	r2, [r3, #4]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003024:	441a      	add	r2, r3
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	685a      	ldr	r2, [r3, #4]
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	429a      	cmp	r2, r3
 8003034:	d32b      	bcc.n	800308e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	605a      	str	r2, [r3, #4]
 800303e:	e026      	b.n	800308e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	68d8      	ldr	r0, [r3, #12]
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003048:	461a      	mov	r2, r3
 800304a:	68b9      	ldr	r1, [r7, #8]
 800304c:	f001 ff92 	bl	8004f74 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	68da      	ldr	r2, [r3, #12]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003058:	425b      	negs	r3, r3
 800305a:	441a      	add	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	68da      	ldr	r2, [r3, #12]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	429a      	cmp	r2, r3
 800306a:	d207      	bcs.n	800307c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	689a      	ldr	r2, [r3, #8]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003074:	425b      	negs	r3, r3
 8003076:	441a      	add	r2, r3
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2b02      	cmp	r3, #2
 8003080:	d105      	bne.n	800308e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d002      	beq.n	800308e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	3b01      	subs	r3, #1
 800308c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	1c5a      	adds	r2, r3, #1
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003096:	697b      	ldr	r3, [r7, #20]
}
 8003098:	4618      	mov	r0, r3
 800309a:	3718      	adds	r7, #24
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}

080030a0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d018      	beq.n	80030e4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	68da      	ldr	r2, [r3, #12]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ba:	441a      	add	r2, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	68da      	ldr	r2, [r3, #12]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d303      	bcc.n	80030d4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	68d9      	ldr	r1, [r3, #12]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030dc:	461a      	mov	r2, r3
 80030de:	6838      	ldr	r0, [r7, #0]
 80030e0:	f001 ff48 	bl	8004f74 <memcpy>
	}
}
 80030e4:	bf00      	nop
 80030e6:	3708      	adds	r7, #8
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}

080030ec <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80030f4:	f001 fc2a 	bl	800494c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80030fe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003100:	e011      	b.n	8003126 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003106:	2b00      	cmp	r3, #0
 8003108:	d012      	beq.n	8003130 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	3324      	adds	r3, #36	; 0x24
 800310e:	4618      	mov	r0, r3
 8003110:	f000 fd1a 	bl	8003b48 <xTaskRemoveFromEventList>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d001      	beq.n	800311e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800311a:	f000 fded 	bl	8003cf8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800311e:	7bfb      	ldrb	r3, [r7, #15]
 8003120:	3b01      	subs	r3, #1
 8003122:	b2db      	uxtb	r3, r3
 8003124:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003126:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800312a:	2b00      	cmp	r3, #0
 800312c:	dce9      	bgt.n	8003102 <prvUnlockQueue+0x16>
 800312e:	e000      	b.n	8003132 <prvUnlockQueue+0x46>
					break;
 8003130:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	22ff      	movs	r2, #255	; 0xff
 8003136:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800313a:	f001 fc35 	bl	80049a8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800313e:	f001 fc05 	bl	800494c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003148:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800314a:	e011      	b.n	8003170 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d012      	beq.n	800317a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	3310      	adds	r3, #16
 8003158:	4618      	mov	r0, r3
 800315a:	f000 fcf5 	bl	8003b48 <xTaskRemoveFromEventList>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003164:	f000 fdc8 	bl	8003cf8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003168:	7bbb      	ldrb	r3, [r7, #14]
 800316a:	3b01      	subs	r3, #1
 800316c:	b2db      	uxtb	r3, r3
 800316e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003170:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003174:	2b00      	cmp	r3, #0
 8003176:	dce9      	bgt.n	800314c <prvUnlockQueue+0x60>
 8003178:	e000      	b.n	800317c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800317a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	22ff      	movs	r2, #255	; 0xff
 8003180:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003184:	f001 fc10 	bl	80049a8 <vPortExitCritical>
}
 8003188:	bf00      	nop
 800318a:	3710      	adds	r7, #16
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003198:	f001 fbd8 	bl	800494c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d102      	bne.n	80031aa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80031a4:	2301      	movs	r3, #1
 80031a6:	60fb      	str	r3, [r7, #12]
 80031a8:	e001      	b.n	80031ae <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80031aa:	2300      	movs	r3, #0
 80031ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80031ae:	f001 fbfb 	bl	80049a8 <vPortExitCritical>

	return xReturn;
 80031b2:	68fb      	ldr	r3, [r7, #12]
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3710      	adds	r7, #16
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}

080031bc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80031c4:	f001 fbc2 	bl	800494c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d102      	bne.n	80031da <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80031d4:	2301      	movs	r3, #1
 80031d6:	60fb      	str	r3, [r7, #12]
 80031d8:	e001      	b.n	80031de <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80031da:	2300      	movs	r3, #0
 80031dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80031de:	f001 fbe3 	bl	80049a8 <vPortExitCritical>

	return xReturn;
 80031e2:	68fb      	ldr	r3, [r7, #12]
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3710      	adds	r7, #16
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80031ec:	b480      	push	{r7}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80031f6:	2300      	movs	r3, #0
 80031f8:	60fb      	str	r3, [r7, #12]
 80031fa:	e014      	b.n	8003226 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80031fc:	4a0e      	ldr	r2, [pc, #56]	; (8003238 <vQueueAddToRegistry+0x4c>)
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d10b      	bne.n	8003220 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003208:	490b      	ldr	r1, [pc, #44]	; (8003238 <vQueueAddToRegistry+0x4c>)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	683a      	ldr	r2, [r7, #0]
 800320e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003212:	4a09      	ldr	r2, [pc, #36]	; (8003238 <vQueueAddToRegistry+0x4c>)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	00db      	lsls	r3, r3, #3
 8003218:	4413      	add	r3, r2
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800321e:	e005      	b.n	800322c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	3301      	adds	r3, #1
 8003224:	60fb      	str	r3, [r7, #12]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2b07      	cmp	r3, #7
 800322a:	d9e7      	bls.n	80031fc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800322c:	bf00      	nop
 800322e:	3714      	adds	r7, #20
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr
 8003238:	200049c0 	.word	0x200049c0

0800323c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800323c:	b580      	push	{r7, lr}
 800323e:	b086      	sub	sp, #24
 8003240:	af00      	add	r7, sp, #0
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	60b9      	str	r1, [r7, #8]
 8003246:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800324c:	f001 fb7e 	bl	800494c <vPortEnterCritical>
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003256:	b25b      	sxtb	r3, r3
 8003258:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800325c:	d103      	bne.n	8003266 <vQueueWaitForMessageRestricted+0x2a>
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	2200      	movs	r2, #0
 8003262:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800326c:	b25b      	sxtb	r3, r3
 800326e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003272:	d103      	bne.n	800327c <vQueueWaitForMessageRestricted+0x40>
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800327c:	f001 fb94 	bl	80049a8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003284:	2b00      	cmp	r3, #0
 8003286:	d106      	bne.n	8003296 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	3324      	adds	r3, #36	; 0x24
 800328c:	687a      	ldr	r2, [r7, #4]
 800328e:	68b9      	ldr	r1, [r7, #8]
 8003290:	4618      	mov	r0, r3
 8003292:	f000 fc2f 	bl	8003af4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003296:	6978      	ldr	r0, [r7, #20]
 8003298:	f7ff ff28 	bl	80030ec <prvUnlockQueue>
	}
 800329c:	bf00      	nop
 800329e:	3718      	adds	r7, #24
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b08e      	sub	sp, #56	; 0x38
 80032a8:	af04      	add	r7, sp, #16
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
 80032b0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80032b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d109      	bne.n	80032cc <xTaskCreateStatic+0x28>
 80032b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032bc:	f383 8811 	msr	BASEPRI, r3
 80032c0:	f3bf 8f6f 	isb	sy
 80032c4:	f3bf 8f4f 	dsb	sy
 80032c8:	623b      	str	r3, [r7, #32]
 80032ca:	e7fe      	b.n	80032ca <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80032cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d109      	bne.n	80032e6 <xTaskCreateStatic+0x42>
 80032d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032d6:	f383 8811 	msr	BASEPRI, r3
 80032da:	f3bf 8f6f 	isb	sy
 80032de:	f3bf 8f4f 	dsb	sy
 80032e2:	61fb      	str	r3, [r7, #28]
 80032e4:	e7fe      	b.n	80032e4 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80032e6:	235c      	movs	r3, #92	; 0x5c
 80032e8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	2b5c      	cmp	r3, #92	; 0x5c
 80032ee:	d009      	beq.n	8003304 <xTaskCreateStatic+0x60>
 80032f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032f4:	f383 8811 	msr	BASEPRI, r3
 80032f8:	f3bf 8f6f 	isb	sy
 80032fc:	f3bf 8f4f 	dsb	sy
 8003300:	61bb      	str	r3, [r7, #24]
 8003302:	e7fe      	b.n	8003302 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003304:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003308:	2b00      	cmp	r3, #0
 800330a:	d01e      	beq.n	800334a <xTaskCreateStatic+0xa6>
 800330c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800330e:	2b00      	cmp	r3, #0
 8003310:	d01b      	beq.n	800334a <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003314:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003318:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800331a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800331c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800331e:	2202      	movs	r2, #2
 8003320:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003324:	2300      	movs	r3, #0
 8003326:	9303      	str	r3, [sp, #12]
 8003328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332a:	9302      	str	r3, [sp, #8]
 800332c:	f107 0314 	add.w	r3, r7, #20
 8003330:	9301      	str	r3, [sp, #4]
 8003332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003334:	9300      	str	r3, [sp, #0]
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	68b9      	ldr	r1, [r7, #8]
 800333c:	68f8      	ldr	r0, [r7, #12]
 800333e:	f000 f850 	bl	80033e2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003342:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003344:	f000 f8dc 	bl	8003500 <prvAddNewTaskToReadyList>
 8003348:	e001      	b.n	800334e <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800334a:	2300      	movs	r3, #0
 800334c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800334e:	697b      	ldr	r3, [r7, #20]
	}
 8003350:	4618      	mov	r0, r3
 8003352:	3728      	adds	r7, #40	; 0x28
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}

08003358 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003358:	b580      	push	{r7, lr}
 800335a:	b08c      	sub	sp, #48	; 0x30
 800335c:	af04      	add	r7, sp, #16
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	60b9      	str	r1, [r7, #8]
 8003362:	603b      	str	r3, [r7, #0]
 8003364:	4613      	mov	r3, r2
 8003366:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003368:	88fb      	ldrh	r3, [r7, #6]
 800336a:	009b      	lsls	r3, r3, #2
 800336c:	4618      	mov	r0, r3
 800336e:	f001 fc07 	bl	8004b80 <pvPortMalloc>
 8003372:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d00e      	beq.n	8003398 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800337a:	205c      	movs	r0, #92	; 0x5c
 800337c:	f001 fc00 	bl	8004b80 <pvPortMalloc>
 8003380:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d003      	beq.n	8003390 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	697a      	ldr	r2, [r7, #20]
 800338c:	631a      	str	r2, [r3, #48]	; 0x30
 800338e:	e005      	b.n	800339c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003390:	6978      	ldr	r0, [r7, #20]
 8003392:	f001 fcb7 	bl	8004d04 <vPortFree>
 8003396:	e001      	b.n	800339c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003398:	2300      	movs	r3, #0
 800339a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d017      	beq.n	80033d2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	2200      	movs	r2, #0
 80033a6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80033aa:	88fa      	ldrh	r2, [r7, #6]
 80033ac:	2300      	movs	r3, #0
 80033ae:	9303      	str	r3, [sp, #12]
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	9302      	str	r3, [sp, #8]
 80033b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033b6:	9301      	str	r3, [sp, #4]
 80033b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033ba:	9300      	str	r3, [sp, #0]
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	68b9      	ldr	r1, [r7, #8]
 80033c0:	68f8      	ldr	r0, [r7, #12]
 80033c2:	f000 f80e 	bl	80033e2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80033c6:	69f8      	ldr	r0, [r7, #28]
 80033c8:	f000 f89a 	bl	8003500 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80033cc:	2301      	movs	r3, #1
 80033ce:	61bb      	str	r3, [r7, #24]
 80033d0:	e002      	b.n	80033d8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80033d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80033d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80033d8:	69bb      	ldr	r3, [r7, #24]
	}
 80033da:	4618      	mov	r0, r3
 80033dc:	3720      	adds	r7, #32
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b088      	sub	sp, #32
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	60f8      	str	r0, [r7, #12]
 80033ea:	60b9      	str	r1, [r7, #8]
 80033ec:	607a      	str	r2, [r7, #4]
 80033ee:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80033f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033f2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	461a      	mov	r2, r3
 80033fa:	21a5      	movs	r1, #165	; 0xa5
 80033fc:	f001 fdc5 	bl	8004f8a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003402:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800340a:	3b01      	subs	r3, #1
 800340c:	009b      	lsls	r3, r3, #2
 800340e:	4413      	add	r3, r2
 8003410:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	f023 0307 	bic.w	r3, r3, #7
 8003418:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800341a:	69bb      	ldr	r3, [r7, #24]
 800341c:	f003 0307 	and.w	r3, r3, #7
 8003420:	2b00      	cmp	r3, #0
 8003422:	d009      	beq.n	8003438 <prvInitialiseNewTask+0x56>
 8003424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003428:	f383 8811 	msr	BASEPRI, r3
 800342c:	f3bf 8f6f 	isb	sy
 8003430:	f3bf 8f4f 	dsb	sy
 8003434:	617b      	str	r3, [r7, #20]
 8003436:	e7fe      	b.n	8003436 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d01f      	beq.n	800347e <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800343e:	2300      	movs	r3, #0
 8003440:	61fb      	str	r3, [r7, #28]
 8003442:	e012      	b.n	800346a <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003444:	68ba      	ldr	r2, [r7, #8]
 8003446:	69fb      	ldr	r3, [r7, #28]
 8003448:	4413      	add	r3, r2
 800344a:	7819      	ldrb	r1, [r3, #0]
 800344c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	4413      	add	r3, r2
 8003452:	3334      	adds	r3, #52	; 0x34
 8003454:	460a      	mov	r2, r1
 8003456:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003458:	68ba      	ldr	r2, [r7, #8]
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	4413      	add	r3, r2
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d006      	beq.n	8003472 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003464:	69fb      	ldr	r3, [r7, #28]
 8003466:	3301      	adds	r3, #1
 8003468:	61fb      	str	r3, [r7, #28]
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	2b0f      	cmp	r3, #15
 800346e:	d9e9      	bls.n	8003444 <prvInitialiseNewTask+0x62>
 8003470:	e000      	b.n	8003474 <prvInitialiseNewTask+0x92>
			{
				break;
 8003472:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003474:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003476:	2200      	movs	r2, #0
 8003478:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800347c:	e003      	b.n	8003486 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800347e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003480:	2200      	movs	r2, #0
 8003482:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003488:	2b37      	cmp	r3, #55	; 0x37
 800348a:	d901      	bls.n	8003490 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800348c:	2337      	movs	r3, #55	; 0x37
 800348e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003492:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003494:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003498:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800349a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800349c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800349e:	2200      	movs	r2, #0
 80034a0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80034a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034a4:	3304      	adds	r3, #4
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7ff f994 	bl	80027d4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80034ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ae:	3318      	adds	r3, #24
 80034b0:	4618      	mov	r0, r3
 80034b2:	f7ff f98f 	bl	80027d4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80034b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034ba:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80034bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034be:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80034c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034c4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80034c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034ca:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80034cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ce:	2200      	movs	r2, #0
 80034d0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80034d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034d4:	2200      	movs	r2, #0
 80034d6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80034da:	683a      	ldr	r2, [r7, #0]
 80034dc:	68f9      	ldr	r1, [r7, #12]
 80034de:	69b8      	ldr	r0, [r7, #24]
 80034e0:	f001 f90c 	bl	80046fc <pxPortInitialiseStack>
 80034e4:	4602      	mov	r2, r0
 80034e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034e8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80034ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d002      	beq.n	80034f6 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80034f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80034f6:	bf00      	nop
 80034f8:	3720      	adds	r7, #32
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
	...

08003500 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003508:	f001 fa20 	bl	800494c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800350c:	4b2d      	ldr	r3, [pc, #180]	; (80035c4 <prvAddNewTaskToReadyList+0xc4>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	3301      	adds	r3, #1
 8003512:	4a2c      	ldr	r2, [pc, #176]	; (80035c4 <prvAddNewTaskToReadyList+0xc4>)
 8003514:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003516:	4b2c      	ldr	r3, [pc, #176]	; (80035c8 <prvAddNewTaskToReadyList+0xc8>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d109      	bne.n	8003532 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800351e:	4a2a      	ldr	r2, [pc, #168]	; (80035c8 <prvAddNewTaskToReadyList+0xc8>)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003524:	4b27      	ldr	r3, [pc, #156]	; (80035c4 <prvAddNewTaskToReadyList+0xc4>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	2b01      	cmp	r3, #1
 800352a:	d110      	bne.n	800354e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800352c:	f000 fc08 	bl	8003d40 <prvInitialiseTaskLists>
 8003530:	e00d      	b.n	800354e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003532:	4b26      	ldr	r3, [pc, #152]	; (80035cc <prvAddNewTaskToReadyList+0xcc>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d109      	bne.n	800354e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800353a:	4b23      	ldr	r3, [pc, #140]	; (80035c8 <prvAddNewTaskToReadyList+0xc8>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003544:	429a      	cmp	r2, r3
 8003546:	d802      	bhi.n	800354e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003548:	4a1f      	ldr	r2, [pc, #124]	; (80035c8 <prvAddNewTaskToReadyList+0xc8>)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800354e:	4b20      	ldr	r3, [pc, #128]	; (80035d0 <prvAddNewTaskToReadyList+0xd0>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	3301      	adds	r3, #1
 8003554:	4a1e      	ldr	r2, [pc, #120]	; (80035d0 <prvAddNewTaskToReadyList+0xd0>)
 8003556:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003558:	4b1d      	ldr	r3, [pc, #116]	; (80035d0 <prvAddNewTaskToReadyList+0xd0>)
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003564:	4b1b      	ldr	r3, [pc, #108]	; (80035d4 <prvAddNewTaskToReadyList+0xd4>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	429a      	cmp	r2, r3
 800356a:	d903      	bls.n	8003574 <prvAddNewTaskToReadyList+0x74>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003570:	4a18      	ldr	r2, [pc, #96]	; (80035d4 <prvAddNewTaskToReadyList+0xd4>)
 8003572:	6013      	str	r3, [r2, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003578:	4613      	mov	r3, r2
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	4413      	add	r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	4a15      	ldr	r2, [pc, #84]	; (80035d8 <prvAddNewTaskToReadyList+0xd8>)
 8003582:	441a      	add	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	3304      	adds	r3, #4
 8003588:	4619      	mov	r1, r3
 800358a:	4610      	mov	r0, r2
 800358c:	f7ff f92f 	bl	80027ee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003590:	f001 fa0a 	bl	80049a8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003594:	4b0d      	ldr	r3, [pc, #52]	; (80035cc <prvAddNewTaskToReadyList+0xcc>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d00e      	beq.n	80035ba <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800359c:	4b0a      	ldr	r3, [pc, #40]	; (80035c8 <prvAddNewTaskToReadyList+0xc8>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d207      	bcs.n	80035ba <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80035aa:	4b0c      	ldr	r3, [pc, #48]	; (80035dc <prvAddNewTaskToReadyList+0xdc>)
 80035ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035b0:	601a      	str	r2, [r3, #0]
 80035b2:	f3bf 8f4f 	dsb	sy
 80035b6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80035ba:	bf00      	nop
 80035bc:	3708      	adds	r7, #8
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	20000bbc 	.word	0x20000bbc
 80035c8:	200006e8 	.word	0x200006e8
 80035cc:	20000bc8 	.word	0x20000bc8
 80035d0:	20000bd8 	.word	0x20000bd8
 80035d4:	20000bc4 	.word	0x20000bc4
 80035d8:	200006ec 	.word	0x200006ec
 80035dc:	e000ed04 	.word	0xe000ed04

080035e0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80035e8:	2300      	movs	r3, #0
 80035ea:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d016      	beq.n	8003620 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80035f2:	4b13      	ldr	r3, [pc, #76]	; (8003640 <vTaskDelay+0x60>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d009      	beq.n	800360e <vTaskDelay+0x2e>
 80035fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035fe:	f383 8811 	msr	BASEPRI, r3
 8003602:	f3bf 8f6f 	isb	sy
 8003606:	f3bf 8f4f 	dsb	sy
 800360a:	60bb      	str	r3, [r7, #8]
 800360c:	e7fe      	b.n	800360c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800360e:	f000 f87f 	bl	8003710 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003612:	2100      	movs	r1, #0
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	f000 fcd7 	bl	8003fc8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800361a:	f000 f887 	bl	800372c <xTaskResumeAll>
 800361e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d107      	bne.n	8003636 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8003626:	4b07      	ldr	r3, [pc, #28]	; (8003644 <vTaskDelay+0x64>)
 8003628:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800362c:	601a      	str	r2, [r3, #0]
 800362e:	f3bf 8f4f 	dsb	sy
 8003632:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003636:	bf00      	nop
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	20000be4 	.word	0x20000be4
 8003644:	e000ed04 	.word	0xe000ed04

08003648 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b08a      	sub	sp, #40	; 0x28
 800364c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800364e:	2300      	movs	r3, #0
 8003650:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003652:	2300      	movs	r3, #0
 8003654:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003656:	463a      	mov	r2, r7
 8003658:	1d39      	adds	r1, r7, #4
 800365a:	f107 0308 	add.w	r3, r7, #8
 800365e:	4618      	mov	r0, r3
 8003660:	f7ff f864 	bl	800272c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003664:	6839      	ldr	r1, [r7, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	68ba      	ldr	r2, [r7, #8]
 800366a:	9202      	str	r2, [sp, #8]
 800366c:	9301      	str	r3, [sp, #4]
 800366e:	2300      	movs	r3, #0
 8003670:	9300      	str	r3, [sp, #0]
 8003672:	2300      	movs	r3, #0
 8003674:	460a      	mov	r2, r1
 8003676:	4920      	ldr	r1, [pc, #128]	; (80036f8 <vTaskStartScheduler+0xb0>)
 8003678:	4820      	ldr	r0, [pc, #128]	; (80036fc <vTaskStartScheduler+0xb4>)
 800367a:	f7ff fe13 	bl	80032a4 <xTaskCreateStatic>
 800367e:	4602      	mov	r2, r0
 8003680:	4b1f      	ldr	r3, [pc, #124]	; (8003700 <vTaskStartScheduler+0xb8>)
 8003682:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003684:	4b1e      	ldr	r3, [pc, #120]	; (8003700 <vTaskStartScheduler+0xb8>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d002      	beq.n	8003692 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800368c:	2301      	movs	r3, #1
 800368e:	617b      	str	r3, [r7, #20]
 8003690:	e001      	b.n	8003696 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003692:	2300      	movs	r3, #0
 8003694:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	2b01      	cmp	r3, #1
 800369a:	d102      	bne.n	80036a2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800369c:	f000 fce8 	bl	8004070 <xTimerCreateTimerTask>
 80036a0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d115      	bne.n	80036d4 <vTaskStartScheduler+0x8c>
 80036a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036ac:	f383 8811 	msr	BASEPRI, r3
 80036b0:	f3bf 8f6f 	isb	sy
 80036b4:	f3bf 8f4f 	dsb	sy
 80036b8:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80036ba:	4b12      	ldr	r3, [pc, #72]	; (8003704 <vTaskStartScheduler+0xbc>)
 80036bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80036c0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80036c2:	4b11      	ldr	r3, [pc, #68]	; (8003708 <vTaskStartScheduler+0xc0>)
 80036c4:	2201      	movs	r2, #1
 80036c6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80036c8:	4b10      	ldr	r3, [pc, #64]	; (800370c <vTaskStartScheduler+0xc4>)
 80036ca:	2200      	movs	r2, #0
 80036cc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80036ce:	f001 f89f 	bl	8004810 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80036d2:	e00d      	b.n	80036f0 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80036da:	d109      	bne.n	80036f0 <vTaskStartScheduler+0xa8>
 80036dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036e0:	f383 8811 	msr	BASEPRI, r3
 80036e4:	f3bf 8f6f 	isb	sy
 80036e8:	f3bf 8f4f 	dsb	sy
 80036ec:	60fb      	str	r3, [r7, #12]
 80036ee:	e7fe      	b.n	80036ee <vTaskStartScheduler+0xa6>
}
 80036f0:	bf00      	nop
 80036f2:	3718      	adds	r7, #24
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	08004fd0 	.word	0x08004fd0
 80036fc:	08003d11 	.word	0x08003d11
 8003700:	20000be0 	.word	0x20000be0
 8003704:	20000bdc 	.word	0x20000bdc
 8003708:	20000bc8 	.word	0x20000bc8
 800370c:	20000bc0 	.word	0x20000bc0

08003710 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003710:	b480      	push	{r7}
 8003712:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003714:	4b04      	ldr	r3, [pc, #16]	; (8003728 <vTaskSuspendAll+0x18>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	3301      	adds	r3, #1
 800371a:	4a03      	ldr	r2, [pc, #12]	; (8003728 <vTaskSuspendAll+0x18>)
 800371c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800371e:	bf00      	nop
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr
 8003728:	20000be4 	.word	0x20000be4

0800372c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003732:	2300      	movs	r3, #0
 8003734:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003736:	2300      	movs	r3, #0
 8003738:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800373a:	4b41      	ldr	r3, [pc, #260]	; (8003840 <xTaskResumeAll+0x114>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d109      	bne.n	8003756 <xTaskResumeAll+0x2a>
 8003742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003746:	f383 8811 	msr	BASEPRI, r3
 800374a:	f3bf 8f6f 	isb	sy
 800374e:	f3bf 8f4f 	dsb	sy
 8003752:	603b      	str	r3, [r7, #0]
 8003754:	e7fe      	b.n	8003754 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003756:	f001 f8f9 	bl	800494c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800375a:	4b39      	ldr	r3, [pc, #228]	; (8003840 <xTaskResumeAll+0x114>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	3b01      	subs	r3, #1
 8003760:	4a37      	ldr	r2, [pc, #220]	; (8003840 <xTaskResumeAll+0x114>)
 8003762:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003764:	4b36      	ldr	r3, [pc, #216]	; (8003840 <xTaskResumeAll+0x114>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d162      	bne.n	8003832 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800376c:	4b35      	ldr	r3, [pc, #212]	; (8003844 <xTaskResumeAll+0x118>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d05e      	beq.n	8003832 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003774:	e02f      	b.n	80037d6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003776:	4b34      	ldr	r3, [pc, #208]	; (8003848 <xTaskResumeAll+0x11c>)
 8003778:	68db      	ldr	r3, [r3, #12]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	3318      	adds	r3, #24
 8003782:	4618      	mov	r0, r3
 8003784:	f7ff f890 	bl	80028a8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	3304      	adds	r3, #4
 800378c:	4618      	mov	r0, r3
 800378e:	f7ff f88b 	bl	80028a8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003796:	4b2d      	ldr	r3, [pc, #180]	; (800384c <xTaskResumeAll+0x120>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	429a      	cmp	r2, r3
 800379c:	d903      	bls.n	80037a6 <xTaskResumeAll+0x7a>
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037a2:	4a2a      	ldr	r2, [pc, #168]	; (800384c <xTaskResumeAll+0x120>)
 80037a4:	6013      	str	r3, [r2, #0]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037aa:	4613      	mov	r3, r2
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	4413      	add	r3, r2
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	4a27      	ldr	r2, [pc, #156]	; (8003850 <xTaskResumeAll+0x124>)
 80037b4:	441a      	add	r2, r3
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	3304      	adds	r3, #4
 80037ba:	4619      	mov	r1, r3
 80037bc:	4610      	mov	r0, r2
 80037be:	f7ff f816 	bl	80027ee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037c6:	4b23      	ldr	r3, [pc, #140]	; (8003854 <xTaskResumeAll+0x128>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d302      	bcc.n	80037d6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80037d0:	4b21      	ldr	r3, [pc, #132]	; (8003858 <xTaskResumeAll+0x12c>)
 80037d2:	2201      	movs	r2, #1
 80037d4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80037d6:	4b1c      	ldr	r3, [pc, #112]	; (8003848 <xTaskResumeAll+0x11c>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d1cb      	bne.n	8003776 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d001      	beq.n	80037e8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80037e4:	f000 fb46 	bl	8003e74 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80037e8:	4b1c      	ldr	r3, [pc, #112]	; (800385c <xTaskResumeAll+0x130>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d010      	beq.n	8003816 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80037f4:	f000 f846 	bl	8003884 <xTaskIncrementTick>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d002      	beq.n	8003804 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80037fe:	4b16      	ldr	r3, [pc, #88]	; (8003858 <xTaskResumeAll+0x12c>)
 8003800:	2201      	movs	r2, #1
 8003802:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	3b01      	subs	r3, #1
 8003808:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d1f1      	bne.n	80037f4 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8003810:	4b12      	ldr	r3, [pc, #72]	; (800385c <xTaskResumeAll+0x130>)
 8003812:	2200      	movs	r2, #0
 8003814:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003816:	4b10      	ldr	r3, [pc, #64]	; (8003858 <xTaskResumeAll+0x12c>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d009      	beq.n	8003832 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800381e:	2301      	movs	r3, #1
 8003820:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003822:	4b0f      	ldr	r3, [pc, #60]	; (8003860 <xTaskResumeAll+0x134>)
 8003824:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003828:	601a      	str	r2, [r3, #0]
 800382a:	f3bf 8f4f 	dsb	sy
 800382e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003832:	f001 f8b9 	bl	80049a8 <vPortExitCritical>

	return xAlreadyYielded;
 8003836:	68bb      	ldr	r3, [r7, #8]
}
 8003838:	4618      	mov	r0, r3
 800383a:	3710      	adds	r7, #16
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}
 8003840:	20000be4 	.word	0x20000be4
 8003844:	20000bbc 	.word	0x20000bbc
 8003848:	20000b7c 	.word	0x20000b7c
 800384c:	20000bc4 	.word	0x20000bc4
 8003850:	200006ec 	.word	0x200006ec
 8003854:	200006e8 	.word	0x200006e8
 8003858:	20000bd0 	.word	0x20000bd0
 800385c:	20000bcc 	.word	0x20000bcc
 8003860:	e000ed04 	.word	0xe000ed04

08003864 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003864:	b480      	push	{r7}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800386a:	4b05      	ldr	r3, [pc, #20]	; (8003880 <xTaskGetTickCount+0x1c>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003870:	687b      	ldr	r3, [r7, #4]
}
 8003872:	4618      	mov	r0, r3
 8003874:	370c      	adds	r7, #12
 8003876:	46bd      	mov	sp, r7
 8003878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop
 8003880:	20000bc0 	.word	0x20000bc0

08003884 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b086      	sub	sp, #24
 8003888:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800388a:	2300      	movs	r3, #0
 800388c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800388e:	4b4e      	ldr	r3, [pc, #312]	; (80039c8 <xTaskIncrementTick+0x144>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	2b00      	cmp	r3, #0
 8003894:	f040 8088 	bne.w	80039a8 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003898:	4b4c      	ldr	r3, [pc, #304]	; (80039cc <xTaskIncrementTick+0x148>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	3301      	adds	r3, #1
 800389e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80038a0:	4a4a      	ldr	r2, [pc, #296]	; (80039cc <xTaskIncrementTick+0x148>)
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d11f      	bne.n	80038ec <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80038ac:	4b48      	ldr	r3, [pc, #288]	; (80039d0 <xTaskIncrementTick+0x14c>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d009      	beq.n	80038ca <xTaskIncrementTick+0x46>
 80038b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ba:	f383 8811 	msr	BASEPRI, r3
 80038be:	f3bf 8f6f 	isb	sy
 80038c2:	f3bf 8f4f 	dsb	sy
 80038c6:	603b      	str	r3, [r7, #0]
 80038c8:	e7fe      	b.n	80038c8 <xTaskIncrementTick+0x44>
 80038ca:	4b41      	ldr	r3, [pc, #260]	; (80039d0 <xTaskIncrementTick+0x14c>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	60fb      	str	r3, [r7, #12]
 80038d0:	4b40      	ldr	r3, [pc, #256]	; (80039d4 <xTaskIncrementTick+0x150>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a3e      	ldr	r2, [pc, #248]	; (80039d0 <xTaskIncrementTick+0x14c>)
 80038d6:	6013      	str	r3, [r2, #0]
 80038d8:	4a3e      	ldr	r2, [pc, #248]	; (80039d4 <xTaskIncrementTick+0x150>)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6013      	str	r3, [r2, #0]
 80038de:	4b3e      	ldr	r3, [pc, #248]	; (80039d8 <xTaskIncrementTick+0x154>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	3301      	adds	r3, #1
 80038e4:	4a3c      	ldr	r2, [pc, #240]	; (80039d8 <xTaskIncrementTick+0x154>)
 80038e6:	6013      	str	r3, [r2, #0]
 80038e8:	f000 fac4 	bl	8003e74 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80038ec:	4b3b      	ldr	r3, [pc, #236]	; (80039dc <xTaskIncrementTick+0x158>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	693a      	ldr	r2, [r7, #16]
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d349      	bcc.n	800398a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80038f6:	4b36      	ldr	r3, [pc, #216]	; (80039d0 <xTaskIncrementTick+0x14c>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d104      	bne.n	800390a <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003900:	4b36      	ldr	r3, [pc, #216]	; (80039dc <xTaskIncrementTick+0x158>)
 8003902:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003906:	601a      	str	r2, [r3, #0]
					break;
 8003908:	e03f      	b.n	800398a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800390a:	4b31      	ldr	r3, [pc, #196]	; (80039d0 <xTaskIncrementTick+0x14c>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	68db      	ldr	r3, [r3, #12]
 8003912:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	429a      	cmp	r2, r3
 8003920:	d203      	bcs.n	800392a <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003922:	4a2e      	ldr	r2, [pc, #184]	; (80039dc <xTaskIncrementTick+0x158>)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003928:	e02f      	b.n	800398a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	3304      	adds	r3, #4
 800392e:	4618      	mov	r0, r3
 8003930:	f7fe ffba 	bl	80028a8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003934:	68bb      	ldr	r3, [r7, #8]
 8003936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003938:	2b00      	cmp	r3, #0
 800393a:	d004      	beq.n	8003946 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	3318      	adds	r3, #24
 8003940:	4618      	mov	r0, r3
 8003942:	f7fe ffb1 	bl	80028a8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800394a:	4b25      	ldr	r3, [pc, #148]	; (80039e0 <xTaskIncrementTick+0x15c>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	429a      	cmp	r2, r3
 8003950:	d903      	bls.n	800395a <xTaskIncrementTick+0xd6>
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003956:	4a22      	ldr	r2, [pc, #136]	; (80039e0 <xTaskIncrementTick+0x15c>)
 8003958:	6013      	str	r3, [r2, #0]
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800395e:	4613      	mov	r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	4413      	add	r3, r2
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	4a1f      	ldr	r2, [pc, #124]	; (80039e4 <xTaskIncrementTick+0x160>)
 8003968:	441a      	add	r2, r3
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	3304      	adds	r3, #4
 800396e:	4619      	mov	r1, r3
 8003970:	4610      	mov	r0, r2
 8003972:	f7fe ff3c 	bl	80027ee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800397a:	4b1b      	ldr	r3, [pc, #108]	; (80039e8 <xTaskIncrementTick+0x164>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003980:	429a      	cmp	r2, r3
 8003982:	d3b8      	bcc.n	80038f6 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8003984:	2301      	movs	r3, #1
 8003986:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003988:	e7b5      	b.n	80038f6 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800398a:	4b17      	ldr	r3, [pc, #92]	; (80039e8 <xTaskIncrementTick+0x164>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003990:	4914      	ldr	r1, [pc, #80]	; (80039e4 <xTaskIncrementTick+0x160>)
 8003992:	4613      	mov	r3, r2
 8003994:	009b      	lsls	r3, r3, #2
 8003996:	4413      	add	r3, r2
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	440b      	add	r3, r1
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d907      	bls.n	80039b2 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 80039a2:	2301      	movs	r3, #1
 80039a4:	617b      	str	r3, [r7, #20]
 80039a6:	e004      	b.n	80039b2 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80039a8:	4b10      	ldr	r3, [pc, #64]	; (80039ec <xTaskIncrementTick+0x168>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	3301      	adds	r3, #1
 80039ae:	4a0f      	ldr	r2, [pc, #60]	; (80039ec <xTaskIncrementTick+0x168>)
 80039b0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80039b2:	4b0f      	ldr	r3, [pc, #60]	; (80039f0 <xTaskIncrementTick+0x16c>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d001      	beq.n	80039be <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 80039ba:	2301      	movs	r3, #1
 80039bc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80039be:	697b      	ldr	r3, [r7, #20]
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3718      	adds	r7, #24
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	20000be4 	.word	0x20000be4
 80039cc:	20000bc0 	.word	0x20000bc0
 80039d0:	20000b74 	.word	0x20000b74
 80039d4:	20000b78 	.word	0x20000b78
 80039d8:	20000bd4 	.word	0x20000bd4
 80039dc:	20000bdc 	.word	0x20000bdc
 80039e0:	20000bc4 	.word	0x20000bc4
 80039e4:	200006ec 	.word	0x200006ec
 80039e8:	200006e8 	.word	0x200006e8
 80039ec:	20000bcc 	.word	0x20000bcc
 80039f0:	20000bd0 	.word	0x20000bd0

080039f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80039f4:	b480      	push	{r7}
 80039f6:	b085      	sub	sp, #20
 80039f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80039fa:	4b27      	ldr	r3, [pc, #156]	; (8003a98 <vTaskSwitchContext+0xa4>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d003      	beq.n	8003a0a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003a02:	4b26      	ldr	r3, [pc, #152]	; (8003a9c <vTaskSwitchContext+0xa8>)
 8003a04:	2201      	movs	r2, #1
 8003a06:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003a08:	e040      	b.n	8003a8c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8003a0a:	4b24      	ldr	r3, [pc, #144]	; (8003a9c <vTaskSwitchContext+0xa8>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a10:	4b23      	ldr	r3, [pc, #140]	; (8003aa0 <vTaskSwitchContext+0xac>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	60fb      	str	r3, [r7, #12]
 8003a16:	e00f      	b.n	8003a38 <vTaskSwitchContext+0x44>
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d109      	bne.n	8003a32 <vTaskSwitchContext+0x3e>
 8003a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a22:	f383 8811 	msr	BASEPRI, r3
 8003a26:	f3bf 8f6f 	isb	sy
 8003a2a:	f3bf 8f4f 	dsb	sy
 8003a2e:	607b      	str	r3, [r7, #4]
 8003a30:	e7fe      	b.n	8003a30 <vTaskSwitchContext+0x3c>
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	3b01      	subs	r3, #1
 8003a36:	60fb      	str	r3, [r7, #12]
 8003a38:	491a      	ldr	r1, [pc, #104]	; (8003aa4 <vTaskSwitchContext+0xb0>)
 8003a3a:	68fa      	ldr	r2, [r7, #12]
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	4413      	add	r3, r2
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	440b      	add	r3, r1
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d0e5      	beq.n	8003a18 <vTaskSwitchContext+0x24>
 8003a4c:	68fa      	ldr	r2, [r7, #12]
 8003a4e:	4613      	mov	r3, r2
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	4413      	add	r3, r2
 8003a54:	009b      	lsls	r3, r3, #2
 8003a56:	4a13      	ldr	r2, [pc, #76]	; (8003aa4 <vTaskSwitchContext+0xb0>)
 8003a58:	4413      	add	r3, r2
 8003a5a:	60bb      	str	r3, [r7, #8]
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	685a      	ldr	r2, [r3, #4]
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	605a      	str	r2, [r3, #4]
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	685a      	ldr	r2, [r3, #4]
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	3308      	adds	r3, #8
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d104      	bne.n	8003a7c <vTaskSwitchContext+0x88>
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	685a      	ldr	r2, [r3, #4]
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	605a      	str	r2, [r3, #4]
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	4a09      	ldr	r2, [pc, #36]	; (8003aa8 <vTaskSwitchContext+0xb4>)
 8003a84:	6013      	str	r3, [r2, #0]
 8003a86:	4a06      	ldr	r2, [pc, #24]	; (8003aa0 <vTaskSwitchContext+0xac>)
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6013      	str	r3, [r2, #0]
}
 8003a8c:	bf00      	nop
 8003a8e:	3714      	adds	r7, #20
 8003a90:	46bd      	mov	sp, r7
 8003a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a96:	4770      	bx	lr
 8003a98:	20000be4 	.word	0x20000be4
 8003a9c:	20000bd0 	.word	0x20000bd0
 8003aa0:	20000bc4 	.word	0x20000bc4
 8003aa4:	200006ec 	.word	0x200006ec
 8003aa8:	200006e8 	.word	0x200006e8

08003aac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b084      	sub	sp, #16
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d109      	bne.n	8003ad0 <vTaskPlaceOnEventList+0x24>
 8003abc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ac0:	f383 8811 	msr	BASEPRI, r3
 8003ac4:	f3bf 8f6f 	isb	sy
 8003ac8:	f3bf 8f4f 	dsb	sy
 8003acc:	60fb      	str	r3, [r7, #12]
 8003ace:	e7fe      	b.n	8003ace <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003ad0:	4b07      	ldr	r3, [pc, #28]	; (8003af0 <vTaskPlaceOnEventList+0x44>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	3318      	adds	r3, #24
 8003ad6:	4619      	mov	r1, r3
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f7fe feac 	bl	8002836 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003ade:	2101      	movs	r1, #1
 8003ae0:	6838      	ldr	r0, [r7, #0]
 8003ae2:	f000 fa71 	bl	8003fc8 <prvAddCurrentTaskToDelayedList>
}
 8003ae6:	bf00      	nop
 8003ae8:	3710      	adds	r7, #16
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	200006e8 	.word	0x200006e8

08003af4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b086      	sub	sp, #24
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	60b9      	str	r1, [r7, #8]
 8003afe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d109      	bne.n	8003b1a <vTaskPlaceOnEventListRestricted+0x26>
 8003b06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b0a:	f383 8811 	msr	BASEPRI, r3
 8003b0e:	f3bf 8f6f 	isb	sy
 8003b12:	f3bf 8f4f 	dsb	sy
 8003b16:	617b      	str	r3, [r7, #20]
 8003b18:	e7fe      	b.n	8003b18 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003b1a:	4b0a      	ldr	r3, [pc, #40]	; (8003b44 <vTaskPlaceOnEventListRestricted+0x50>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	3318      	adds	r3, #24
 8003b20:	4619      	mov	r1, r3
 8003b22:	68f8      	ldr	r0, [r7, #12]
 8003b24:	f7fe fe63 	bl	80027ee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d002      	beq.n	8003b34 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8003b2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003b32:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003b34:	6879      	ldr	r1, [r7, #4]
 8003b36:	68b8      	ldr	r0, [r7, #8]
 8003b38:	f000 fa46 	bl	8003fc8 <prvAddCurrentTaskToDelayedList>
	}
 8003b3c:	bf00      	nop
 8003b3e:	3718      	adds	r7, #24
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	200006e8 	.word	0x200006e8

08003b48 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b086      	sub	sp, #24
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	68db      	ldr	r3, [r3, #12]
 8003b56:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d109      	bne.n	8003b72 <xTaskRemoveFromEventList+0x2a>
 8003b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b62:	f383 8811 	msr	BASEPRI, r3
 8003b66:	f3bf 8f6f 	isb	sy
 8003b6a:	f3bf 8f4f 	dsb	sy
 8003b6e:	60fb      	str	r3, [r7, #12]
 8003b70:	e7fe      	b.n	8003b70 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	3318      	adds	r3, #24
 8003b76:	4618      	mov	r0, r3
 8003b78:	f7fe fe96 	bl	80028a8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b7c:	4b1d      	ldr	r3, [pc, #116]	; (8003bf4 <xTaskRemoveFromEventList+0xac>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d11d      	bne.n	8003bc0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	3304      	adds	r3, #4
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f7fe fe8d 	bl	80028a8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b92:	4b19      	ldr	r3, [pc, #100]	; (8003bf8 <xTaskRemoveFromEventList+0xb0>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	429a      	cmp	r2, r3
 8003b98:	d903      	bls.n	8003ba2 <xTaskRemoveFromEventList+0x5a>
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b9e:	4a16      	ldr	r2, [pc, #88]	; (8003bf8 <xTaskRemoveFromEventList+0xb0>)
 8003ba0:	6013      	str	r3, [r2, #0]
 8003ba2:	693b      	ldr	r3, [r7, #16]
 8003ba4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	4413      	add	r3, r2
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	4a13      	ldr	r2, [pc, #76]	; (8003bfc <xTaskRemoveFromEventList+0xb4>)
 8003bb0:	441a      	add	r2, r3
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	3304      	adds	r3, #4
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	4610      	mov	r0, r2
 8003bba:	f7fe fe18 	bl	80027ee <vListInsertEnd>
 8003bbe:	e005      	b.n	8003bcc <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	3318      	adds	r3, #24
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	480e      	ldr	r0, [pc, #56]	; (8003c00 <xTaskRemoveFromEventList+0xb8>)
 8003bc8:	f7fe fe11 	bl	80027ee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bd0:	4b0c      	ldr	r3, [pc, #48]	; (8003c04 <xTaskRemoveFromEventList+0xbc>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d905      	bls.n	8003be6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003bde:	4b0a      	ldr	r3, [pc, #40]	; (8003c08 <xTaskRemoveFromEventList+0xc0>)
 8003be0:	2201      	movs	r2, #1
 8003be2:	601a      	str	r2, [r3, #0]
 8003be4:	e001      	b.n	8003bea <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8003be6:	2300      	movs	r3, #0
 8003be8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003bea:	697b      	ldr	r3, [r7, #20]
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3718      	adds	r7, #24
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	20000be4 	.word	0x20000be4
 8003bf8:	20000bc4 	.word	0x20000bc4
 8003bfc:	200006ec 	.word	0x200006ec
 8003c00:	20000b7c 	.word	0x20000b7c
 8003c04:	200006e8 	.word	0x200006e8
 8003c08:	20000bd0 	.word	0x20000bd0

08003c0c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003c14:	4b06      	ldr	r3, [pc, #24]	; (8003c30 <vTaskInternalSetTimeOutState+0x24>)
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003c1c:	4b05      	ldr	r3, [pc, #20]	; (8003c34 <vTaskInternalSetTimeOutState+0x28>)
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	605a      	str	r2, [r3, #4]
}
 8003c24:	bf00      	nop
 8003c26:	370c      	adds	r7, #12
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr
 8003c30:	20000bd4 	.word	0x20000bd4
 8003c34:	20000bc0 	.word	0x20000bc0

08003c38 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b088      	sub	sp, #32
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d109      	bne.n	8003c5c <xTaskCheckForTimeOut+0x24>
 8003c48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c4c:	f383 8811 	msr	BASEPRI, r3
 8003c50:	f3bf 8f6f 	isb	sy
 8003c54:	f3bf 8f4f 	dsb	sy
 8003c58:	613b      	str	r3, [r7, #16]
 8003c5a:	e7fe      	b.n	8003c5a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d109      	bne.n	8003c76 <xTaskCheckForTimeOut+0x3e>
 8003c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c66:	f383 8811 	msr	BASEPRI, r3
 8003c6a:	f3bf 8f6f 	isb	sy
 8003c6e:	f3bf 8f4f 	dsb	sy
 8003c72:	60fb      	str	r3, [r7, #12]
 8003c74:	e7fe      	b.n	8003c74 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8003c76:	f000 fe69 	bl	800494c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003c7a:	4b1d      	ldr	r3, [pc, #116]	; (8003cf0 <xTaskCheckForTimeOut+0xb8>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	69ba      	ldr	r2, [r7, #24]
 8003c86:	1ad3      	subs	r3, r2, r3
 8003c88:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c92:	d102      	bne.n	8003c9a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003c94:	2300      	movs	r3, #0
 8003c96:	61fb      	str	r3, [r7, #28]
 8003c98:	e023      	b.n	8003ce2 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	4b15      	ldr	r3, [pc, #84]	; (8003cf4 <xTaskCheckForTimeOut+0xbc>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	d007      	beq.n	8003cb6 <xTaskCheckForTimeOut+0x7e>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	69ba      	ldr	r2, [r7, #24]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d302      	bcc.n	8003cb6 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	61fb      	str	r3, [r7, #28]
 8003cb4:	e015      	b.n	8003ce2 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	697a      	ldr	r2, [r7, #20]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d20b      	bcs.n	8003cd8 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	1ad2      	subs	r2, r2, r3
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f7ff ff9d 	bl	8003c0c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	61fb      	str	r3, [r7, #28]
 8003cd6:	e004      	b.n	8003ce2 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003ce2:	f000 fe61 	bl	80049a8 <vPortExitCritical>

	return xReturn;
 8003ce6:	69fb      	ldr	r3, [r7, #28]
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3720      	adds	r7, #32
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	20000bc0 	.word	0x20000bc0
 8003cf4:	20000bd4 	.word	0x20000bd4

08003cf8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003cfc:	4b03      	ldr	r3, [pc, #12]	; (8003d0c <vTaskMissedYield+0x14>)
 8003cfe:	2201      	movs	r2, #1
 8003d00:	601a      	str	r2, [r3, #0]
}
 8003d02:	bf00      	nop
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr
 8003d0c:	20000bd0 	.word	0x20000bd0

08003d10 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b082      	sub	sp, #8
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003d18:	f000 f852 	bl	8003dc0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003d1c:	4b06      	ldr	r3, [pc, #24]	; (8003d38 <prvIdleTask+0x28>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	d9f9      	bls.n	8003d18 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003d24:	4b05      	ldr	r3, [pc, #20]	; (8003d3c <prvIdleTask+0x2c>)
 8003d26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d2a:	601a      	str	r2, [r3, #0]
 8003d2c:	f3bf 8f4f 	dsb	sy
 8003d30:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003d34:	e7f0      	b.n	8003d18 <prvIdleTask+0x8>
 8003d36:	bf00      	nop
 8003d38:	200006ec 	.word	0x200006ec
 8003d3c:	e000ed04 	.word	0xe000ed04

08003d40 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003d46:	2300      	movs	r3, #0
 8003d48:	607b      	str	r3, [r7, #4]
 8003d4a:	e00c      	b.n	8003d66 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	4613      	mov	r3, r2
 8003d50:	009b      	lsls	r3, r3, #2
 8003d52:	4413      	add	r3, r2
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	4a12      	ldr	r2, [pc, #72]	; (8003da0 <prvInitialiseTaskLists+0x60>)
 8003d58:	4413      	add	r3, r2
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f7fe fd1a 	bl	8002794 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	3301      	adds	r3, #1
 8003d64:	607b      	str	r3, [r7, #4]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2b37      	cmp	r3, #55	; 0x37
 8003d6a:	d9ef      	bls.n	8003d4c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003d6c:	480d      	ldr	r0, [pc, #52]	; (8003da4 <prvInitialiseTaskLists+0x64>)
 8003d6e:	f7fe fd11 	bl	8002794 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003d72:	480d      	ldr	r0, [pc, #52]	; (8003da8 <prvInitialiseTaskLists+0x68>)
 8003d74:	f7fe fd0e 	bl	8002794 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003d78:	480c      	ldr	r0, [pc, #48]	; (8003dac <prvInitialiseTaskLists+0x6c>)
 8003d7a:	f7fe fd0b 	bl	8002794 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003d7e:	480c      	ldr	r0, [pc, #48]	; (8003db0 <prvInitialiseTaskLists+0x70>)
 8003d80:	f7fe fd08 	bl	8002794 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003d84:	480b      	ldr	r0, [pc, #44]	; (8003db4 <prvInitialiseTaskLists+0x74>)
 8003d86:	f7fe fd05 	bl	8002794 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003d8a:	4b0b      	ldr	r3, [pc, #44]	; (8003db8 <prvInitialiseTaskLists+0x78>)
 8003d8c:	4a05      	ldr	r2, [pc, #20]	; (8003da4 <prvInitialiseTaskLists+0x64>)
 8003d8e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003d90:	4b0a      	ldr	r3, [pc, #40]	; (8003dbc <prvInitialiseTaskLists+0x7c>)
 8003d92:	4a05      	ldr	r2, [pc, #20]	; (8003da8 <prvInitialiseTaskLists+0x68>)
 8003d94:	601a      	str	r2, [r3, #0]
}
 8003d96:	bf00      	nop
 8003d98:	3708      	adds	r7, #8
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	200006ec 	.word	0x200006ec
 8003da4:	20000b4c 	.word	0x20000b4c
 8003da8:	20000b60 	.word	0x20000b60
 8003dac:	20000b7c 	.word	0x20000b7c
 8003db0:	20000b90 	.word	0x20000b90
 8003db4:	20000ba8 	.word	0x20000ba8
 8003db8:	20000b74 	.word	0x20000b74
 8003dbc:	20000b78 	.word	0x20000b78

08003dc0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003dc6:	e019      	b.n	8003dfc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003dc8:	f000 fdc0 	bl	800494c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003dcc:	4b0f      	ldr	r3, [pc, #60]	; (8003e0c <prvCheckTasksWaitingTermination+0x4c>)
 8003dce:	68db      	ldr	r3, [r3, #12]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	3304      	adds	r3, #4
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f7fe fd65 	bl	80028a8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003dde:	4b0c      	ldr	r3, [pc, #48]	; (8003e10 <prvCheckTasksWaitingTermination+0x50>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	3b01      	subs	r3, #1
 8003de4:	4a0a      	ldr	r2, [pc, #40]	; (8003e10 <prvCheckTasksWaitingTermination+0x50>)
 8003de6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003de8:	4b0a      	ldr	r3, [pc, #40]	; (8003e14 <prvCheckTasksWaitingTermination+0x54>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	3b01      	subs	r3, #1
 8003dee:	4a09      	ldr	r2, [pc, #36]	; (8003e14 <prvCheckTasksWaitingTermination+0x54>)
 8003df0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003df2:	f000 fdd9 	bl	80049a8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	f000 f80e 	bl	8003e18 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003dfc:	4b05      	ldr	r3, [pc, #20]	; (8003e14 <prvCheckTasksWaitingTermination+0x54>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d1e1      	bne.n	8003dc8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003e04:	bf00      	nop
 8003e06:	3708      	adds	r7, #8
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	20000b90 	.word	0x20000b90
 8003e10:	20000bbc 	.word	0x20000bbc
 8003e14:	20000ba4 	.word	0x20000ba4

08003e18 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d108      	bne.n	8003e3c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f000 ff68 	bl	8004d04 <vPortFree>
				vPortFree( pxTCB );
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f000 ff65 	bl	8004d04 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003e3a:	e017      	b.n	8003e6c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d103      	bne.n	8003e4e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 ff5c 	bl	8004d04 <vPortFree>
	}
 8003e4c:	e00e      	b.n	8003e6c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d009      	beq.n	8003e6c <prvDeleteTCB+0x54>
 8003e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e5c:	f383 8811 	msr	BASEPRI, r3
 8003e60:	f3bf 8f6f 	isb	sy
 8003e64:	f3bf 8f4f 	dsb	sy
 8003e68:	60fb      	str	r3, [r7, #12]
 8003e6a:	e7fe      	b.n	8003e6a <prvDeleteTCB+0x52>
	}
 8003e6c:	bf00      	nop
 8003e6e:	3710      	adds	r7, #16
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}

08003e74 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e7a:	4b0c      	ldr	r3, [pc, #48]	; (8003eac <prvResetNextTaskUnblockTime+0x38>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d104      	bne.n	8003e8e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003e84:	4b0a      	ldr	r3, [pc, #40]	; (8003eb0 <prvResetNextTaskUnblockTime+0x3c>)
 8003e86:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003e8a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003e8c:	e008      	b.n	8003ea0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e8e:	4b07      	ldr	r3, [pc, #28]	; (8003eac <prvResetNextTaskUnblockTime+0x38>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	4a04      	ldr	r2, [pc, #16]	; (8003eb0 <prvResetNextTaskUnblockTime+0x3c>)
 8003e9e:	6013      	str	r3, [r2, #0]
}
 8003ea0:	bf00      	nop
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr
 8003eac:	20000b74 	.word	0x20000b74
 8003eb0:	20000bdc 	.word	0x20000bdc

08003eb4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003eba:	4b0b      	ldr	r3, [pc, #44]	; (8003ee8 <xTaskGetSchedulerState+0x34>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d102      	bne.n	8003ec8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	607b      	str	r3, [r7, #4]
 8003ec6:	e008      	b.n	8003eda <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ec8:	4b08      	ldr	r3, [pc, #32]	; (8003eec <xTaskGetSchedulerState+0x38>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d102      	bne.n	8003ed6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003ed0:	2302      	movs	r3, #2
 8003ed2:	607b      	str	r3, [r7, #4]
 8003ed4:	e001      	b.n	8003eda <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003eda:	687b      	ldr	r3, [r7, #4]
	}
 8003edc:	4618      	mov	r0, r3
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr
 8003ee8:	20000bc8 	.word	0x20000bc8
 8003eec:	20000be4 	.word	0x20000be4

08003ef0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b086      	sub	sp, #24
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003efc:	2300      	movs	r3, #0
 8003efe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d054      	beq.n	8003fb0 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003f06:	4b2d      	ldr	r3, [pc, #180]	; (8003fbc <xTaskPriorityDisinherit+0xcc>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d009      	beq.n	8003f24 <xTaskPriorityDisinherit+0x34>
 8003f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f14:	f383 8811 	msr	BASEPRI, r3
 8003f18:	f3bf 8f6f 	isb	sy
 8003f1c:	f3bf 8f4f 	dsb	sy
 8003f20:	60fb      	str	r3, [r7, #12]
 8003f22:	e7fe      	b.n	8003f22 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d109      	bne.n	8003f40 <xTaskPriorityDisinherit+0x50>
 8003f2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f30:	f383 8811 	msr	BASEPRI, r3
 8003f34:	f3bf 8f6f 	isb	sy
 8003f38:	f3bf 8f4f 	dsb	sy
 8003f3c:	60bb      	str	r3, [r7, #8]
 8003f3e:	e7fe      	b.n	8003f3e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f44:	1e5a      	subs	r2, r3, #1
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d02c      	beq.n	8003fb0 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d128      	bne.n	8003fb0 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	3304      	adds	r3, #4
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7fe fca0 	bl	80028a8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f74:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f80:	4b0f      	ldr	r3, [pc, #60]	; (8003fc0 <xTaskPriorityDisinherit+0xd0>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d903      	bls.n	8003f90 <xTaskPriorityDisinherit+0xa0>
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f8c:	4a0c      	ldr	r2, [pc, #48]	; (8003fc0 <xTaskPriorityDisinherit+0xd0>)
 8003f8e:	6013      	str	r3, [r2, #0]
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f94:	4613      	mov	r3, r2
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	4413      	add	r3, r2
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	4a09      	ldr	r2, [pc, #36]	; (8003fc4 <xTaskPriorityDisinherit+0xd4>)
 8003f9e:	441a      	add	r2, r3
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	3304      	adds	r3, #4
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	4610      	mov	r0, r2
 8003fa8:	f7fe fc21 	bl	80027ee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003fac:	2301      	movs	r3, #1
 8003fae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003fb0:	697b      	ldr	r3, [r7, #20]
	}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3718      	adds	r7, #24
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	200006e8 	.word	0x200006e8
 8003fc0:	20000bc4 	.word	0x20000bc4
 8003fc4:	200006ec 	.word	0x200006ec

08003fc8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003fd2:	4b21      	ldr	r3, [pc, #132]	; (8004058 <prvAddCurrentTaskToDelayedList+0x90>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003fd8:	4b20      	ldr	r3, [pc, #128]	; (800405c <prvAddCurrentTaskToDelayedList+0x94>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	3304      	adds	r3, #4
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7fe fc62 	bl	80028a8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003fea:	d10a      	bne.n	8004002 <prvAddCurrentTaskToDelayedList+0x3a>
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d007      	beq.n	8004002 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003ff2:	4b1a      	ldr	r3, [pc, #104]	; (800405c <prvAddCurrentTaskToDelayedList+0x94>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	3304      	adds	r3, #4
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	4819      	ldr	r0, [pc, #100]	; (8004060 <prvAddCurrentTaskToDelayedList+0x98>)
 8003ffc:	f7fe fbf7 	bl	80027ee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004000:	e026      	b.n	8004050 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004002:	68fa      	ldr	r2, [r7, #12]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	4413      	add	r3, r2
 8004008:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800400a:	4b14      	ldr	r3, [pc, #80]	; (800405c <prvAddCurrentTaskToDelayedList+0x94>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	68ba      	ldr	r2, [r7, #8]
 8004010:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004012:	68ba      	ldr	r2, [r7, #8]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	429a      	cmp	r2, r3
 8004018:	d209      	bcs.n	800402e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800401a:	4b12      	ldr	r3, [pc, #72]	; (8004064 <prvAddCurrentTaskToDelayedList+0x9c>)
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	4b0f      	ldr	r3, [pc, #60]	; (800405c <prvAddCurrentTaskToDelayedList+0x94>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	3304      	adds	r3, #4
 8004024:	4619      	mov	r1, r3
 8004026:	4610      	mov	r0, r2
 8004028:	f7fe fc05 	bl	8002836 <vListInsert>
}
 800402c:	e010      	b.n	8004050 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800402e:	4b0e      	ldr	r3, [pc, #56]	; (8004068 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	4b0a      	ldr	r3, [pc, #40]	; (800405c <prvAddCurrentTaskToDelayedList+0x94>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	3304      	adds	r3, #4
 8004038:	4619      	mov	r1, r3
 800403a:	4610      	mov	r0, r2
 800403c:	f7fe fbfb 	bl	8002836 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004040:	4b0a      	ldr	r3, [pc, #40]	; (800406c <prvAddCurrentTaskToDelayedList+0xa4>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	68ba      	ldr	r2, [r7, #8]
 8004046:	429a      	cmp	r2, r3
 8004048:	d202      	bcs.n	8004050 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800404a:	4a08      	ldr	r2, [pc, #32]	; (800406c <prvAddCurrentTaskToDelayedList+0xa4>)
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	6013      	str	r3, [r2, #0]
}
 8004050:	bf00      	nop
 8004052:	3710      	adds	r7, #16
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}
 8004058:	20000bc0 	.word	0x20000bc0
 800405c:	200006e8 	.word	0x200006e8
 8004060:	20000ba8 	.word	0x20000ba8
 8004064:	20000b78 	.word	0x20000b78
 8004068:	20000b74 	.word	0x20000b74
 800406c:	20000bdc 	.word	0x20000bdc

08004070 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b08a      	sub	sp, #40	; 0x28
 8004074:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004076:	2300      	movs	r3, #0
 8004078:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800407a:	f000 faff 	bl	800467c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800407e:	4b1c      	ldr	r3, [pc, #112]	; (80040f0 <xTimerCreateTimerTask+0x80>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d021      	beq.n	80040ca <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004086:	2300      	movs	r3, #0
 8004088:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800408a:	2300      	movs	r3, #0
 800408c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800408e:	1d3a      	adds	r2, r7, #4
 8004090:	f107 0108 	add.w	r1, r7, #8
 8004094:	f107 030c 	add.w	r3, r7, #12
 8004098:	4618      	mov	r0, r3
 800409a:	f7fe fb61 	bl	8002760 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800409e:	6879      	ldr	r1, [r7, #4]
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	68fa      	ldr	r2, [r7, #12]
 80040a4:	9202      	str	r2, [sp, #8]
 80040a6:	9301      	str	r3, [sp, #4]
 80040a8:	2302      	movs	r3, #2
 80040aa:	9300      	str	r3, [sp, #0]
 80040ac:	2300      	movs	r3, #0
 80040ae:	460a      	mov	r2, r1
 80040b0:	4910      	ldr	r1, [pc, #64]	; (80040f4 <xTimerCreateTimerTask+0x84>)
 80040b2:	4811      	ldr	r0, [pc, #68]	; (80040f8 <xTimerCreateTimerTask+0x88>)
 80040b4:	f7ff f8f6 	bl	80032a4 <xTaskCreateStatic>
 80040b8:	4602      	mov	r2, r0
 80040ba:	4b10      	ldr	r3, [pc, #64]	; (80040fc <xTimerCreateTimerTask+0x8c>)
 80040bc:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80040be:	4b0f      	ldr	r3, [pc, #60]	; (80040fc <xTimerCreateTimerTask+0x8c>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d001      	beq.n	80040ca <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80040c6:	2301      	movs	r3, #1
 80040c8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d109      	bne.n	80040e4 <xTimerCreateTimerTask+0x74>
 80040d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040d4:	f383 8811 	msr	BASEPRI, r3
 80040d8:	f3bf 8f6f 	isb	sy
 80040dc:	f3bf 8f4f 	dsb	sy
 80040e0:	613b      	str	r3, [r7, #16]
 80040e2:	e7fe      	b.n	80040e2 <xTimerCreateTimerTask+0x72>
	return xReturn;
 80040e4:	697b      	ldr	r3, [r7, #20]
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3718      	adds	r7, #24
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	20000c18 	.word	0x20000c18
 80040f4:	08004fd8 	.word	0x08004fd8
 80040f8:	08004231 	.word	0x08004231
 80040fc:	20000c1c 	.word	0x20000c1c

08004100 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b08a      	sub	sp, #40	; 0x28
 8004104:	af00      	add	r7, sp, #0
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	607a      	str	r2, [r7, #4]
 800410c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800410e:	2300      	movs	r3, #0
 8004110:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d109      	bne.n	800412c <xTimerGenericCommand+0x2c>
 8004118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800411c:	f383 8811 	msr	BASEPRI, r3
 8004120:	f3bf 8f6f 	isb	sy
 8004124:	f3bf 8f4f 	dsb	sy
 8004128:	623b      	str	r3, [r7, #32]
 800412a:	e7fe      	b.n	800412a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800412c:	4b19      	ldr	r3, [pc, #100]	; (8004194 <xTimerGenericCommand+0x94>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d02a      	beq.n	800418a <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	2b05      	cmp	r3, #5
 8004144:	dc18      	bgt.n	8004178 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004146:	f7ff feb5 	bl	8003eb4 <xTaskGetSchedulerState>
 800414a:	4603      	mov	r3, r0
 800414c:	2b02      	cmp	r3, #2
 800414e:	d109      	bne.n	8004164 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004150:	4b10      	ldr	r3, [pc, #64]	; (8004194 <xTimerGenericCommand+0x94>)
 8004152:	6818      	ldr	r0, [r3, #0]
 8004154:	f107 0110 	add.w	r1, r7, #16
 8004158:	2300      	movs	r3, #0
 800415a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800415c:	f7fe fccc 	bl	8002af8 <xQueueGenericSend>
 8004160:	6278      	str	r0, [r7, #36]	; 0x24
 8004162:	e012      	b.n	800418a <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004164:	4b0b      	ldr	r3, [pc, #44]	; (8004194 <xTimerGenericCommand+0x94>)
 8004166:	6818      	ldr	r0, [r3, #0]
 8004168:	f107 0110 	add.w	r1, r7, #16
 800416c:	2300      	movs	r3, #0
 800416e:	2200      	movs	r2, #0
 8004170:	f7fe fcc2 	bl	8002af8 <xQueueGenericSend>
 8004174:	6278      	str	r0, [r7, #36]	; 0x24
 8004176:	e008      	b.n	800418a <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004178:	4b06      	ldr	r3, [pc, #24]	; (8004194 <xTimerGenericCommand+0x94>)
 800417a:	6818      	ldr	r0, [r3, #0]
 800417c:	f107 0110 	add.w	r1, r7, #16
 8004180:	2300      	movs	r3, #0
 8004182:	683a      	ldr	r2, [r7, #0]
 8004184:	f7fe fdb2 	bl	8002cec <xQueueGenericSendFromISR>
 8004188:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800418a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800418c:	4618      	mov	r0, r3
 800418e:	3728      	adds	r7, #40	; 0x28
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}
 8004194:	20000c18 	.word	0x20000c18

08004198 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b088      	sub	sp, #32
 800419c:	af02      	add	r7, sp, #8
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041a2:	4b22      	ldr	r3, [pc, #136]	; (800422c <prvProcessExpiredTimer+0x94>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	3304      	adds	r3, #4
 80041b0:	4618      	mov	r0, r3
 80041b2:	f7fe fb79 	bl	80028a8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80041bc:	f003 0304 	and.w	r3, r3, #4
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d021      	beq.n	8004208 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	699a      	ldr	r2, [r3, #24]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	18d1      	adds	r1, r2, r3
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	683a      	ldr	r2, [r7, #0]
 80041d0:	6978      	ldr	r0, [r7, #20]
 80041d2:	f000 f8d1 	bl	8004378 <prvInsertTimerInActiveList>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d01e      	beq.n	800421a <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80041dc:	2300      	movs	r3, #0
 80041de:	9300      	str	r3, [sp, #0]
 80041e0:	2300      	movs	r3, #0
 80041e2:	687a      	ldr	r2, [r7, #4]
 80041e4:	2100      	movs	r1, #0
 80041e6:	6978      	ldr	r0, [r7, #20]
 80041e8:	f7ff ff8a 	bl	8004100 <xTimerGenericCommand>
 80041ec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d112      	bne.n	800421a <prvProcessExpiredTimer+0x82>
 80041f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041f8:	f383 8811 	msr	BASEPRI, r3
 80041fc:	f3bf 8f6f 	isb	sy
 8004200:	f3bf 8f4f 	dsb	sy
 8004204:	60fb      	str	r3, [r7, #12]
 8004206:	e7fe      	b.n	8004206 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800420e:	f023 0301 	bic.w	r3, r3, #1
 8004212:	b2da      	uxtb	r2, r3
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	6a1b      	ldr	r3, [r3, #32]
 800421e:	6978      	ldr	r0, [r7, #20]
 8004220:	4798      	blx	r3
}
 8004222:	bf00      	nop
 8004224:	3718      	adds	r7, #24
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	20000c10 	.word	0x20000c10

08004230 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004238:	f107 0308 	add.w	r3, r7, #8
 800423c:	4618      	mov	r0, r3
 800423e:	f000 f857 	bl	80042f0 <prvGetNextExpireTime>
 8004242:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	4619      	mov	r1, r3
 8004248:	68f8      	ldr	r0, [r7, #12]
 800424a:	f000 f803 	bl	8004254 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800424e:	f000 f8d5 	bl	80043fc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004252:	e7f1      	b.n	8004238 <prvTimerTask+0x8>

08004254 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b084      	sub	sp, #16
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
 800425c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800425e:	f7ff fa57 	bl	8003710 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004262:	f107 0308 	add.w	r3, r7, #8
 8004266:	4618      	mov	r0, r3
 8004268:	f000 f866 	bl	8004338 <prvSampleTimeNow>
 800426c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d130      	bne.n	80042d6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d10a      	bne.n	8004290 <prvProcessTimerOrBlockTask+0x3c>
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	429a      	cmp	r2, r3
 8004280:	d806      	bhi.n	8004290 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004282:	f7ff fa53 	bl	800372c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004286:	68f9      	ldr	r1, [r7, #12]
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f7ff ff85 	bl	8004198 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800428e:	e024      	b.n	80042da <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d008      	beq.n	80042a8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004296:	4b13      	ldr	r3, [pc, #76]	; (80042e4 <prvProcessTimerOrBlockTask+0x90>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d101      	bne.n	80042a4 <prvProcessTimerOrBlockTask+0x50>
 80042a0:	2301      	movs	r3, #1
 80042a2:	e000      	b.n	80042a6 <prvProcessTimerOrBlockTask+0x52>
 80042a4:	2300      	movs	r3, #0
 80042a6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80042a8:	4b0f      	ldr	r3, [pc, #60]	; (80042e8 <prvProcessTimerOrBlockTask+0x94>)
 80042aa:	6818      	ldr	r0, [r3, #0]
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	683a      	ldr	r2, [r7, #0]
 80042b4:	4619      	mov	r1, r3
 80042b6:	f7fe ffc1 	bl	800323c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80042ba:	f7ff fa37 	bl	800372c <xTaskResumeAll>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d10a      	bne.n	80042da <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80042c4:	4b09      	ldr	r3, [pc, #36]	; (80042ec <prvProcessTimerOrBlockTask+0x98>)
 80042c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042ca:	601a      	str	r2, [r3, #0]
 80042cc:	f3bf 8f4f 	dsb	sy
 80042d0:	f3bf 8f6f 	isb	sy
}
 80042d4:	e001      	b.n	80042da <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80042d6:	f7ff fa29 	bl	800372c <xTaskResumeAll>
}
 80042da:	bf00      	nop
 80042dc:	3710      	adds	r7, #16
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	20000c14 	.word	0x20000c14
 80042e8:	20000c18 	.word	0x20000c18
 80042ec:	e000ed04 	.word	0xe000ed04

080042f0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80042f0:	b480      	push	{r7}
 80042f2:	b085      	sub	sp, #20
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80042f8:	4b0e      	ldr	r3, [pc, #56]	; (8004334 <prvGetNextExpireTime+0x44>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d101      	bne.n	8004306 <prvGetNextExpireTime+0x16>
 8004302:	2201      	movs	r2, #1
 8004304:	e000      	b.n	8004308 <prvGetNextExpireTime+0x18>
 8004306:	2200      	movs	r2, #0
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d105      	bne.n	8004320 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004314:	4b07      	ldr	r3, [pc, #28]	; (8004334 <prvGetNextExpireTime+0x44>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	68db      	ldr	r3, [r3, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	60fb      	str	r3, [r7, #12]
 800431e:	e001      	b.n	8004324 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004320:	2300      	movs	r3, #0
 8004322:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004324:	68fb      	ldr	r3, [r7, #12]
}
 8004326:	4618      	mov	r0, r3
 8004328:	3714      	adds	r7, #20
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	20000c10 	.word	0x20000c10

08004338 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004340:	f7ff fa90 	bl	8003864 <xTaskGetTickCount>
 8004344:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004346:	4b0b      	ldr	r3, [pc, #44]	; (8004374 <prvSampleTimeNow+0x3c>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	68fa      	ldr	r2, [r7, #12]
 800434c:	429a      	cmp	r2, r3
 800434e:	d205      	bcs.n	800435c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004350:	f000 f930 	bl	80045b4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	601a      	str	r2, [r3, #0]
 800435a:	e002      	b.n	8004362 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004362:	4a04      	ldr	r2, [pc, #16]	; (8004374 <prvSampleTimeNow+0x3c>)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004368:	68fb      	ldr	r3, [r7, #12]
}
 800436a:	4618      	mov	r0, r3
 800436c:	3710      	adds	r7, #16
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	20000c20 	.word	0x20000c20

08004378 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b086      	sub	sp, #24
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	607a      	str	r2, [r7, #4]
 8004384:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004386:	2300      	movs	r3, #0
 8004388:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	68ba      	ldr	r2, [r7, #8]
 800438e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004396:	68ba      	ldr	r2, [r7, #8]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	429a      	cmp	r2, r3
 800439c:	d812      	bhi.n	80043c4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	1ad2      	subs	r2, r2, r3
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	699b      	ldr	r3, [r3, #24]
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d302      	bcc.n	80043b2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80043ac:	2301      	movs	r3, #1
 80043ae:	617b      	str	r3, [r7, #20]
 80043b0:	e01b      	b.n	80043ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80043b2:	4b10      	ldr	r3, [pc, #64]	; (80043f4 <prvInsertTimerInActiveList+0x7c>)
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	3304      	adds	r3, #4
 80043ba:	4619      	mov	r1, r3
 80043bc:	4610      	mov	r0, r2
 80043be:	f7fe fa3a 	bl	8002836 <vListInsert>
 80043c2:	e012      	b.n	80043ea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80043c4:	687a      	ldr	r2, [r7, #4]
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d206      	bcs.n	80043da <prvInsertTimerInActiveList+0x62>
 80043cc:	68ba      	ldr	r2, [r7, #8]
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d302      	bcc.n	80043da <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80043d4:	2301      	movs	r3, #1
 80043d6:	617b      	str	r3, [r7, #20]
 80043d8:	e007      	b.n	80043ea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80043da:	4b07      	ldr	r3, [pc, #28]	; (80043f8 <prvInsertTimerInActiveList+0x80>)
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	3304      	adds	r3, #4
 80043e2:	4619      	mov	r1, r3
 80043e4:	4610      	mov	r0, r2
 80043e6:	f7fe fa26 	bl	8002836 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80043ea:	697b      	ldr	r3, [r7, #20]
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3718      	adds	r7, #24
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	20000c14 	.word	0x20000c14
 80043f8:	20000c10 	.word	0x20000c10

080043fc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b08e      	sub	sp, #56	; 0x38
 8004400:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004402:	e0c6      	b.n	8004592 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2b00      	cmp	r3, #0
 8004408:	da17      	bge.n	800443a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800440a:	1d3b      	adds	r3, r7, #4
 800440c:	3304      	adds	r3, #4
 800440e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004412:	2b00      	cmp	r3, #0
 8004414:	d109      	bne.n	800442a <prvProcessReceivedCommands+0x2e>
 8004416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800441a:	f383 8811 	msr	BASEPRI, r3
 800441e:	f3bf 8f6f 	isb	sy
 8004422:	f3bf 8f4f 	dsb	sy
 8004426:	61fb      	str	r3, [r7, #28]
 8004428:	e7fe      	b.n	8004428 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800442a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004430:	6850      	ldr	r0, [r2, #4]
 8004432:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004434:	6892      	ldr	r2, [r2, #8]
 8004436:	4611      	mov	r1, r2
 8004438:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2b00      	cmp	r3, #0
 800443e:	f2c0 80a7 	blt.w	8004590 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004448:	695b      	ldr	r3, [r3, #20]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d004      	beq.n	8004458 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800444e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004450:	3304      	adds	r3, #4
 8004452:	4618      	mov	r0, r3
 8004454:	f7fe fa28 	bl	80028a8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004458:	463b      	mov	r3, r7
 800445a:	4618      	mov	r0, r3
 800445c:	f7ff ff6c 	bl	8004338 <prvSampleTimeNow>
 8004460:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2b09      	cmp	r3, #9
 8004466:	f200 8094 	bhi.w	8004592 <prvProcessReceivedCommands+0x196>
 800446a:	a201      	add	r2, pc, #4	; (adr r2, 8004470 <prvProcessReceivedCommands+0x74>)
 800446c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004470:	08004499 	.word	0x08004499
 8004474:	08004499 	.word	0x08004499
 8004478:	08004499 	.word	0x08004499
 800447c:	0800450b 	.word	0x0800450b
 8004480:	0800451f 	.word	0x0800451f
 8004484:	08004567 	.word	0x08004567
 8004488:	08004499 	.word	0x08004499
 800448c:	08004499 	.word	0x08004499
 8004490:	0800450b 	.word	0x0800450b
 8004494:	0800451f 	.word	0x0800451f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800449a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800449e:	f043 0301 	orr.w	r3, r3, #1
 80044a2:	b2da      	uxtb	r2, r3
 80044a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80044aa:	68ba      	ldr	r2, [r7, #8]
 80044ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ae:	699b      	ldr	r3, [r3, #24]
 80044b0:	18d1      	adds	r1, r2, r3
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80044b8:	f7ff ff5e 	bl	8004378 <prvInsertTimerInActiveList>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d067      	beq.n	8004592 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80044c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044c4:	6a1b      	ldr	r3, [r3, #32]
 80044c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80044c8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80044ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d05c      	beq.n	8004592 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80044d8:	68ba      	ldr	r2, [r7, #8]
 80044da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044dc:	699b      	ldr	r3, [r3, #24]
 80044de:	441a      	add	r2, r3
 80044e0:	2300      	movs	r3, #0
 80044e2:	9300      	str	r3, [sp, #0]
 80044e4:	2300      	movs	r3, #0
 80044e6:	2100      	movs	r1, #0
 80044e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80044ea:	f7ff fe09 	bl	8004100 <xTimerGenericCommand>
 80044ee:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80044f0:	6a3b      	ldr	r3, [r7, #32]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d14d      	bne.n	8004592 <prvProcessReceivedCommands+0x196>
 80044f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044fa:	f383 8811 	msr	BASEPRI, r3
 80044fe:	f3bf 8f6f 	isb	sy
 8004502:	f3bf 8f4f 	dsb	sy
 8004506:	61bb      	str	r3, [r7, #24]
 8004508:	e7fe      	b.n	8004508 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800450a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800450c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004510:	f023 0301 	bic.w	r3, r3, #1
 8004514:	b2da      	uxtb	r2, r3
 8004516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004518:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800451c:	e039      	b.n	8004592 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800451e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004520:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004524:	f043 0301 	orr.w	r3, r3, #1
 8004528:	b2da      	uxtb	r2, r3
 800452a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800452c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004530:	68ba      	ldr	r2, [r7, #8]
 8004532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004534:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004538:	699b      	ldr	r3, [r3, #24]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d109      	bne.n	8004552 <prvProcessReceivedCommands+0x156>
 800453e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004542:	f383 8811 	msr	BASEPRI, r3
 8004546:	f3bf 8f6f 	isb	sy
 800454a:	f3bf 8f4f 	dsb	sy
 800454e:	617b      	str	r3, [r7, #20]
 8004550:	e7fe      	b.n	8004550 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004554:	699a      	ldr	r2, [r3, #24]
 8004556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004558:	18d1      	adds	r1, r2, r3
 800455a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800455e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004560:	f7ff ff0a 	bl	8004378 <prvInsertTimerInActiveList>
					break;
 8004564:	e015      	b.n	8004592 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004566:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004568:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800456c:	f003 0302 	and.w	r3, r3, #2
 8004570:	2b00      	cmp	r3, #0
 8004572:	d103      	bne.n	800457c <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8004574:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004576:	f000 fbc5 	bl	8004d04 <vPortFree>
 800457a:	e00a      	b.n	8004592 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800457c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800457e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004582:	f023 0301 	bic.w	r3, r3, #1
 8004586:	b2da      	uxtb	r2, r3
 8004588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800458a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800458e:	e000      	b.n	8004592 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004590:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004592:	4b07      	ldr	r3, [pc, #28]	; (80045b0 <prvProcessReceivedCommands+0x1b4>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	1d39      	adds	r1, r7, #4
 8004598:	2200      	movs	r2, #0
 800459a:	4618      	mov	r0, r3
 800459c:	f7fe fc3a 	bl	8002e14 <xQueueReceive>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	f47f af2e 	bne.w	8004404 <prvProcessReceivedCommands+0x8>
	}
}
 80045a8:	bf00      	nop
 80045aa:	3730      	adds	r7, #48	; 0x30
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	20000c18 	.word	0x20000c18

080045b4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b088      	sub	sp, #32
 80045b8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80045ba:	e047      	b.n	800464c <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80045bc:	4b2d      	ldr	r3, [pc, #180]	; (8004674 <prvSwitchTimerLists+0xc0>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045c6:	4b2b      	ldr	r3, [pc, #172]	; (8004674 <prvSwitchTimerLists+0xc0>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	68db      	ldr	r3, [r3, #12]
 80045cc:	68db      	ldr	r3, [r3, #12]
 80045ce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	3304      	adds	r3, #4
 80045d4:	4618      	mov	r0, r3
 80045d6:	f7fe f967 	bl	80028a8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	68f8      	ldr	r0, [r7, #12]
 80045e0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80045e8:	f003 0304 	and.w	r3, r3, #4
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d02d      	beq.n	800464c <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	699b      	ldr	r3, [r3, #24]
 80045f4:	693a      	ldr	r2, [r7, #16]
 80045f6:	4413      	add	r3, r2
 80045f8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80045fa:	68ba      	ldr	r2, [r7, #8]
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	429a      	cmp	r2, r3
 8004600:	d90e      	bls.n	8004620 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	68fa      	ldr	r2, [r7, #12]
 800460c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800460e:	4b19      	ldr	r3, [pc, #100]	; (8004674 <prvSwitchTimerLists+0xc0>)
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	3304      	adds	r3, #4
 8004616:	4619      	mov	r1, r3
 8004618:	4610      	mov	r0, r2
 800461a:	f7fe f90c 	bl	8002836 <vListInsert>
 800461e:	e015      	b.n	800464c <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004620:	2300      	movs	r3, #0
 8004622:	9300      	str	r3, [sp, #0]
 8004624:	2300      	movs	r3, #0
 8004626:	693a      	ldr	r2, [r7, #16]
 8004628:	2100      	movs	r1, #0
 800462a:	68f8      	ldr	r0, [r7, #12]
 800462c:	f7ff fd68 	bl	8004100 <xTimerGenericCommand>
 8004630:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d109      	bne.n	800464c <prvSwitchTimerLists+0x98>
 8004638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800463c:	f383 8811 	msr	BASEPRI, r3
 8004640:	f3bf 8f6f 	isb	sy
 8004644:	f3bf 8f4f 	dsb	sy
 8004648:	603b      	str	r3, [r7, #0]
 800464a:	e7fe      	b.n	800464a <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800464c:	4b09      	ldr	r3, [pc, #36]	; (8004674 <prvSwitchTimerLists+0xc0>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d1b2      	bne.n	80045bc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004656:	4b07      	ldr	r3, [pc, #28]	; (8004674 <prvSwitchTimerLists+0xc0>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800465c:	4b06      	ldr	r3, [pc, #24]	; (8004678 <prvSwitchTimerLists+0xc4>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a04      	ldr	r2, [pc, #16]	; (8004674 <prvSwitchTimerLists+0xc0>)
 8004662:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004664:	4a04      	ldr	r2, [pc, #16]	; (8004678 <prvSwitchTimerLists+0xc4>)
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	6013      	str	r3, [r2, #0]
}
 800466a:	bf00      	nop
 800466c:	3718      	adds	r7, #24
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	20000c10 	.word	0x20000c10
 8004678:	20000c14 	.word	0x20000c14

0800467c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004682:	f000 f963 	bl	800494c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004686:	4b15      	ldr	r3, [pc, #84]	; (80046dc <prvCheckForValidListAndQueue+0x60>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d120      	bne.n	80046d0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800468e:	4814      	ldr	r0, [pc, #80]	; (80046e0 <prvCheckForValidListAndQueue+0x64>)
 8004690:	f7fe f880 	bl	8002794 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004694:	4813      	ldr	r0, [pc, #76]	; (80046e4 <prvCheckForValidListAndQueue+0x68>)
 8004696:	f7fe f87d 	bl	8002794 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800469a:	4b13      	ldr	r3, [pc, #76]	; (80046e8 <prvCheckForValidListAndQueue+0x6c>)
 800469c:	4a10      	ldr	r2, [pc, #64]	; (80046e0 <prvCheckForValidListAndQueue+0x64>)
 800469e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80046a0:	4b12      	ldr	r3, [pc, #72]	; (80046ec <prvCheckForValidListAndQueue+0x70>)
 80046a2:	4a10      	ldr	r2, [pc, #64]	; (80046e4 <prvCheckForValidListAndQueue+0x68>)
 80046a4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80046a6:	2300      	movs	r3, #0
 80046a8:	9300      	str	r3, [sp, #0]
 80046aa:	4b11      	ldr	r3, [pc, #68]	; (80046f0 <prvCheckForValidListAndQueue+0x74>)
 80046ac:	4a11      	ldr	r2, [pc, #68]	; (80046f4 <prvCheckForValidListAndQueue+0x78>)
 80046ae:	2110      	movs	r1, #16
 80046b0:	200a      	movs	r0, #10
 80046b2:	f7fe f98b 	bl	80029cc <xQueueGenericCreateStatic>
 80046b6:	4602      	mov	r2, r0
 80046b8:	4b08      	ldr	r3, [pc, #32]	; (80046dc <prvCheckForValidListAndQueue+0x60>)
 80046ba:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80046bc:	4b07      	ldr	r3, [pc, #28]	; (80046dc <prvCheckForValidListAndQueue+0x60>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d005      	beq.n	80046d0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80046c4:	4b05      	ldr	r3, [pc, #20]	; (80046dc <prvCheckForValidListAndQueue+0x60>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	490b      	ldr	r1, [pc, #44]	; (80046f8 <prvCheckForValidListAndQueue+0x7c>)
 80046ca:	4618      	mov	r0, r3
 80046cc:	f7fe fd8e 	bl	80031ec <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80046d0:	f000 f96a 	bl	80049a8 <vPortExitCritical>
}
 80046d4:	bf00      	nop
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	20000c18 	.word	0x20000c18
 80046e0:	20000be8 	.word	0x20000be8
 80046e4:	20000bfc 	.word	0x20000bfc
 80046e8:	20000c10 	.word	0x20000c10
 80046ec:	20000c14 	.word	0x20000c14
 80046f0:	20000cc4 	.word	0x20000cc4
 80046f4:	20000c24 	.word	0x20000c24
 80046f8:	08004fe0 	.word	0x08004fe0

080046fc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80046fc:	b480      	push	{r7}
 80046fe:	b085      	sub	sp, #20
 8004700:	af00      	add	r7, sp, #0
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	3b04      	subs	r3, #4
 800470c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004714:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	3b04      	subs	r3, #4
 800471a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	f023 0201 	bic.w	r2, r3, #1
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	3b04      	subs	r3, #4
 800472a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800472c:	4a0c      	ldr	r2, [pc, #48]	; (8004760 <pxPortInitialiseStack+0x64>)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	3b14      	subs	r3, #20
 8004736:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	3b04      	subs	r3, #4
 8004742:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f06f 0202 	mvn.w	r2, #2
 800474a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	3b20      	subs	r3, #32
 8004750:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004752:	68fb      	ldr	r3, [r7, #12]
}
 8004754:	4618      	mov	r0, r3
 8004756:	3714      	adds	r7, #20
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr
 8004760:	08004765 	.word	0x08004765

08004764 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004764:	b480      	push	{r7}
 8004766:	b085      	sub	sp, #20
 8004768:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800476a:	2300      	movs	r3, #0
 800476c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800476e:	4b11      	ldr	r3, [pc, #68]	; (80047b4 <prvTaskExitError+0x50>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004776:	d009      	beq.n	800478c <prvTaskExitError+0x28>
 8004778:	f04f 0350 	mov.w	r3, #80	; 0x50
 800477c:	f383 8811 	msr	BASEPRI, r3
 8004780:	f3bf 8f6f 	isb	sy
 8004784:	f3bf 8f4f 	dsb	sy
 8004788:	60fb      	str	r3, [r7, #12]
 800478a:	e7fe      	b.n	800478a <prvTaskExitError+0x26>
 800478c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004790:	f383 8811 	msr	BASEPRI, r3
 8004794:	f3bf 8f6f 	isb	sy
 8004798:	f3bf 8f4f 	dsb	sy
 800479c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800479e:	bf00      	nop
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d0fc      	beq.n	80047a0 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80047a6:	bf00      	nop
 80047a8:	3714      	adds	r7, #20
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr
 80047b2:	bf00      	nop
 80047b4:	2000000c 	.word	0x2000000c
	...

080047c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80047c0:	4b07      	ldr	r3, [pc, #28]	; (80047e0 <pxCurrentTCBConst2>)
 80047c2:	6819      	ldr	r1, [r3, #0]
 80047c4:	6808      	ldr	r0, [r1, #0]
 80047c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047ca:	f380 8809 	msr	PSP, r0
 80047ce:	f3bf 8f6f 	isb	sy
 80047d2:	f04f 0000 	mov.w	r0, #0
 80047d6:	f380 8811 	msr	BASEPRI, r0
 80047da:	4770      	bx	lr
 80047dc:	f3af 8000 	nop.w

080047e0 <pxCurrentTCBConst2>:
 80047e0:	200006e8 	.word	0x200006e8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80047e4:	bf00      	nop
 80047e6:	bf00      	nop

080047e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80047e8:	4808      	ldr	r0, [pc, #32]	; (800480c <prvPortStartFirstTask+0x24>)
 80047ea:	6800      	ldr	r0, [r0, #0]
 80047ec:	6800      	ldr	r0, [r0, #0]
 80047ee:	f380 8808 	msr	MSP, r0
 80047f2:	f04f 0000 	mov.w	r0, #0
 80047f6:	f380 8814 	msr	CONTROL, r0
 80047fa:	b662      	cpsie	i
 80047fc:	b661      	cpsie	f
 80047fe:	f3bf 8f4f 	dsb	sy
 8004802:	f3bf 8f6f 	isb	sy
 8004806:	df00      	svc	0
 8004808:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800480a:	bf00      	nop
 800480c:	e000ed08 	.word	0xe000ed08

08004810 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b086      	sub	sp, #24
 8004814:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004816:	4b44      	ldr	r3, [pc, #272]	; (8004928 <xPortStartScheduler+0x118>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a44      	ldr	r2, [pc, #272]	; (800492c <xPortStartScheduler+0x11c>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d109      	bne.n	8004834 <xPortStartScheduler+0x24>
 8004820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004824:	f383 8811 	msr	BASEPRI, r3
 8004828:	f3bf 8f6f 	isb	sy
 800482c:	f3bf 8f4f 	dsb	sy
 8004830:	613b      	str	r3, [r7, #16]
 8004832:	e7fe      	b.n	8004832 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004834:	4b3c      	ldr	r3, [pc, #240]	; (8004928 <xPortStartScheduler+0x118>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a3d      	ldr	r2, [pc, #244]	; (8004930 <xPortStartScheduler+0x120>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d109      	bne.n	8004852 <xPortStartScheduler+0x42>
 800483e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004842:	f383 8811 	msr	BASEPRI, r3
 8004846:	f3bf 8f6f 	isb	sy
 800484a:	f3bf 8f4f 	dsb	sy
 800484e:	60fb      	str	r3, [r7, #12]
 8004850:	e7fe      	b.n	8004850 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004852:	4b38      	ldr	r3, [pc, #224]	; (8004934 <xPortStartScheduler+0x124>)
 8004854:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	b2db      	uxtb	r3, r3
 800485c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	22ff      	movs	r2, #255	; 0xff
 8004862:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	781b      	ldrb	r3, [r3, #0]
 8004868:	b2db      	uxtb	r3, r3
 800486a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800486c:	78fb      	ldrb	r3, [r7, #3]
 800486e:	b2db      	uxtb	r3, r3
 8004870:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004874:	b2da      	uxtb	r2, r3
 8004876:	4b30      	ldr	r3, [pc, #192]	; (8004938 <xPortStartScheduler+0x128>)
 8004878:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800487a:	4b30      	ldr	r3, [pc, #192]	; (800493c <xPortStartScheduler+0x12c>)
 800487c:	2207      	movs	r2, #7
 800487e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004880:	e009      	b.n	8004896 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8004882:	4b2e      	ldr	r3, [pc, #184]	; (800493c <xPortStartScheduler+0x12c>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	3b01      	subs	r3, #1
 8004888:	4a2c      	ldr	r2, [pc, #176]	; (800493c <xPortStartScheduler+0x12c>)
 800488a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800488c:	78fb      	ldrb	r3, [r7, #3]
 800488e:	b2db      	uxtb	r3, r3
 8004890:	005b      	lsls	r3, r3, #1
 8004892:	b2db      	uxtb	r3, r3
 8004894:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004896:	78fb      	ldrb	r3, [r7, #3]
 8004898:	b2db      	uxtb	r3, r3
 800489a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800489e:	2b80      	cmp	r3, #128	; 0x80
 80048a0:	d0ef      	beq.n	8004882 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80048a2:	4b26      	ldr	r3, [pc, #152]	; (800493c <xPortStartScheduler+0x12c>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f1c3 0307 	rsb	r3, r3, #7
 80048aa:	2b04      	cmp	r3, #4
 80048ac:	d009      	beq.n	80048c2 <xPortStartScheduler+0xb2>
 80048ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048b2:	f383 8811 	msr	BASEPRI, r3
 80048b6:	f3bf 8f6f 	isb	sy
 80048ba:	f3bf 8f4f 	dsb	sy
 80048be:	60bb      	str	r3, [r7, #8]
 80048c0:	e7fe      	b.n	80048c0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80048c2:	4b1e      	ldr	r3, [pc, #120]	; (800493c <xPortStartScheduler+0x12c>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	021b      	lsls	r3, r3, #8
 80048c8:	4a1c      	ldr	r2, [pc, #112]	; (800493c <xPortStartScheduler+0x12c>)
 80048ca:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80048cc:	4b1b      	ldr	r3, [pc, #108]	; (800493c <xPortStartScheduler+0x12c>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80048d4:	4a19      	ldr	r2, [pc, #100]	; (800493c <xPortStartScheduler+0x12c>)
 80048d6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	b2da      	uxtb	r2, r3
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80048e0:	4b17      	ldr	r3, [pc, #92]	; (8004940 <xPortStartScheduler+0x130>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a16      	ldr	r2, [pc, #88]	; (8004940 <xPortStartScheduler+0x130>)
 80048e6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80048ea:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80048ec:	4b14      	ldr	r3, [pc, #80]	; (8004940 <xPortStartScheduler+0x130>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a13      	ldr	r2, [pc, #76]	; (8004940 <xPortStartScheduler+0x130>)
 80048f2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80048f6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80048f8:	f000 f8d6 	bl	8004aa8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80048fc:	4b11      	ldr	r3, [pc, #68]	; (8004944 <xPortStartScheduler+0x134>)
 80048fe:	2200      	movs	r2, #0
 8004900:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004902:	f000 f8f5 	bl	8004af0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004906:	4b10      	ldr	r3, [pc, #64]	; (8004948 <xPortStartScheduler+0x138>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a0f      	ldr	r2, [pc, #60]	; (8004948 <xPortStartScheduler+0x138>)
 800490c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004910:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004912:	f7ff ff69 	bl	80047e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004916:	f7ff f86d 	bl	80039f4 <vTaskSwitchContext>
	prvTaskExitError();
 800491a:	f7ff ff23 	bl	8004764 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800491e:	2300      	movs	r3, #0
}
 8004920:	4618      	mov	r0, r3
 8004922:	3718      	adds	r7, #24
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}
 8004928:	e000ed00 	.word	0xe000ed00
 800492c:	410fc271 	.word	0x410fc271
 8004930:	410fc270 	.word	0x410fc270
 8004934:	e000e400 	.word	0xe000e400
 8004938:	20000d14 	.word	0x20000d14
 800493c:	20000d18 	.word	0x20000d18
 8004940:	e000ed20 	.word	0xe000ed20
 8004944:	2000000c 	.word	0x2000000c
 8004948:	e000ef34 	.word	0xe000ef34

0800494c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800494c:	b480      	push	{r7}
 800494e:	b083      	sub	sp, #12
 8004950:	af00      	add	r7, sp, #0
 8004952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004956:	f383 8811 	msr	BASEPRI, r3
 800495a:	f3bf 8f6f 	isb	sy
 800495e:	f3bf 8f4f 	dsb	sy
 8004962:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004964:	4b0e      	ldr	r3, [pc, #56]	; (80049a0 <vPortEnterCritical+0x54>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	3301      	adds	r3, #1
 800496a:	4a0d      	ldr	r2, [pc, #52]	; (80049a0 <vPortEnterCritical+0x54>)
 800496c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800496e:	4b0c      	ldr	r3, [pc, #48]	; (80049a0 <vPortEnterCritical+0x54>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	2b01      	cmp	r3, #1
 8004974:	d10e      	bne.n	8004994 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004976:	4b0b      	ldr	r3, [pc, #44]	; (80049a4 <vPortEnterCritical+0x58>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	b2db      	uxtb	r3, r3
 800497c:	2b00      	cmp	r3, #0
 800497e:	d009      	beq.n	8004994 <vPortEnterCritical+0x48>
 8004980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004984:	f383 8811 	msr	BASEPRI, r3
 8004988:	f3bf 8f6f 	isb	sy
 800498c:	f3bf 8f4f 	dsb	sy
 8004990:	603b      	str	r3, [r7, #0]
 8004992:	e7fe      	b.n	8004992 <vPortEnterCritical+0x46>
	}
}
 8004994:	bf00      	nop
 8004996:	370c      	adds	r7, #12
 8004998:	46bd      	mov	sp, r7
 800499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499e:	4770      	bx	lr
 80049a0:	2000000c 	.word	0x2000000c
 80049a4:	e000ed04 	.word	0xe000ed04

080049a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80049ae:	4b11      	ldr	r3, [pc, #68]	; (80049f4 <vPortExitCritical+0x4c>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d109      	bne.n	80049ca <vPortExitCritical+0x22>
 80049b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ba:	f383 8811 	msr	BASEPRI, r3
 80049be:	f3bf 8f6f 	isb	sy
 80049c2:	f3bf 8f4f 	dsb	sy
 80049c6:	607b      	str	r3, [r7, #4]
 80049c8:	e7fe      	b.n	80049c8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80049ca:	4b0a      	ldr	r3, [pc, #40]	; (80049f4 <vPortExitCritical+0x4c>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	3b01      	subs	r3, #1
 80049d0:	4a08      	ldr	r2, [pc, #32]	; (80049f4 <vPortExitCritical+0x4c>)
 80049d2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80049d4:	4b07      	ldr	r3, [pc, #28]	; (80049f4 <vPortExitCritical+0x4c>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d104      	bne.n	80049e6 <vPortExitCritical+0x3e>
 80049dc:	2300      	movs	r3, #0
 80049de:	603b      	str	r3, [r7, #0]
	__asm volatile
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80049e6:	bf00      	nop
 80049e8:	370c      	adds	r7, #12
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr
 80049f2:	bf00      	nop
 80049f4:	2000000c 	.word	0x2000000c
	...

08004a00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004a00:	f3ef 8009 	mrs	r0, PSP
 8004a04:	f3bf 8f6f 	isb	sy
 8004a08:	4b15      	ldr	r3, [pc, #84]	; (8004a60 <pxCurrentTCBConst>)
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	f01e 0f10 	tst.w	lr, #16
 8004a10:	bf08      	it	eq
 8004a12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004a16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a1a:	6010      	str	r0, [r2, #0]
 8004a1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004a20:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004a24:	f380 8811 	msr	BASEPRI, r0
 8004a28:	f3bf 8f4f 	dsb	sy
 8004a2c:	f3bf 8f6f 	isb	sy
 8004a30:	f7fe ffe0 	bl	80039f4 <vTaskSwitchContext>
 8004a34:	f04f 0000 	mov.w	r0, #0
 8004a38:	f380 8811 	msr	BASEPRI, r0
 8004a3c:	bc09      	pop	{r0, r3}
 8004a3e:	6819      	ldr	r1, [r3, #0]
 8004a40:	6808      	ldr	r0, [r1, #0]
 8004a42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a46:	f01e 0f10 	tst.w	lr, #16
 8004a4a:	bf08      	it	eq
 8004a4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004a50:	f380 8809 	msr	PSP, r0
 8004a54:	f3bf 8f6f 	isb	sy
 8004a58:	4770      	bx	lr
 8004a5a:	bf00      	nop
 8004a5c:	f3af 8000 	nop.w

08004a60 <pxCurrentTCBConst>:
 8004a60:	200006e8 	.word	0x200006e8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004a64:	bf00      	nop
 8004a66:	bf00      	nop

08004a68 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b082      	sub	sp, #8
 8004a6c:	af00      	add	r7, sp, #0
	__asm volatile
 8004a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a72:	f383 8811 	msr	BASEPRI, r3
 8004a76:	f3bf 8f6f 	isb	sy
 8004a7a:	f3bf 8f4f 	dsb	sy
 8004a7e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004a80:	f7fe ff00 	bl	8003884 <xTaskIncrementTick>
 8004a84:	4603      	mov	r3, r0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d003      	beq.n	8004a92 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004a8a:	4b06      	ldr	r3, [pc, #24]	; (8004aa4 <SysTick_Handler+0x3c>)
 8004a8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a90:	601a      	str	r2, [r3, #0]
 8004a92:	2300      	movs	r3, #0
 8004a94:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8004a9c:	bf00      	nop
 8004a9e:	3708      	adds	r7, #8
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	e000ed04 	.word	0xe000ed04

08004aa8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004aac:	4b0b      	ldr	r3, [pc, #44]	; (8004adc <vPortSetupTimerInterrupt+0x34>)
 8004aae:	2200      	movs	r2, #0
 8004ab0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004ab2:	4b0b      	ldr	r3, [pc, #44]	; (8004ae0 <vPortSetupTimerInterrupt+0x38>)
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004ab8:	4b0a      	ldr	r3, [pc, #40]	; (8004ae4 <vPortSetupTimerInterrupt+0x3c>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a0a      	ldr	r2, [pc, #40]	; (8004ae8 <vPortSetupTimerInterrupt+0x40>)
 8004abe:	fba2 2303 	umull	r2, r3, r2, r3
 8004ac2:	099b      	lsrs	r3, r3, #6
 8004ac4:	4a09      	ldr	r2, [pc, #36]	; (8004aec <vPortSetupTimerInterrupt+0x44>)
 8004ac6:	3b01      	subs	r3, #1
 8004ac8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004aca:	4b04      	ldr	r3, [pc, #16]	; (8004adc <vPortSetupTimerInterrupt+0x34>)
 8004acc:	2207      	movs	r2, #7
 8004ace:	601a      	str	r2, [r3, #0]
}
 8004ad0:	bf00      	nop
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr
 8004ada:	bf00      	nop
 8004adc:	e000e010 	.word	0xe000e010
 8004ae0:	e000e018 	.word	0xe000e018
 8004ae4:	20000000 	.word	0x20000000
 8004ae8:	10624dd3 	.word	0x10624dd3
 8004aec:	e000e014 	.word	0xe000e014

08004af0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004af0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004b00 <vPortEnableVFP+0x10>
 8004af4:	6801      	ldr	r1, [r0, #0]
 8004af6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004afa:	6001      	str	r1, [r0, #0]
 8004afc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004afe:	bf00      	nop
 8004b00:	e000ed88 	.word	0xe000ed88

08004b04 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004b04:	b480      	push	{r7}
 8004b06:	b085      	sub	sp, #20
 8004b08:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004b0a:	f3ef 8305 	mrs	r3, IPSR
 8004b0e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2b0f      	cmp	r3, #15
 8004b14:	d913      	bls.n	8004b3e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004b16:	4a16      	ldr	r2, [pc, #88]	; (8004b70 <vPortValidateInterruptPriority+0x6c>)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	4413      	add	r3, r2
 8004b1c:	781b      	ldrb	r3, [r3, #0]
 8004b1e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004b20:	4b14      	ldr	r3, [pc, #80]	; (8004b74 <vPortValidateInterruptPriority+0x70>)
 8004b22:	781b      	ldrb	r3, [r3, #0]
 8004b24:	7afa      	ldrb	r2, [r7, #11]
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d209      	bcs.n	8004b3e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8004b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b2e:	f383 8811 	msr	BASEPRI, r3
 8004b32:	f3bf 8f6f 	isb	sy
 8004b36:	f3bf 8f4f 	dsb	sy
 8004b3a:	607b      	str	r3, [r7, #4]
 8004b3c:	e7fe      	b.n	8004b3c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004b3e:	4b0e      	ldr	r3, [pc, #56]	; (8004b78 <vPortValidateInterruptPriority+0x74>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004b46:	4b0d      	ldr	r3, [pc, #52]	; (8004b7c <vPortValidateInterruptPriority+0x78>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d909      	bls.n	8004b62 <vPortValidateInterruptPriority+0x5e>
 8004b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b52:	f383 8811 	msr	BASEPRI, r3
 8004b56:	f3bf 8f6f 	isb	sy
 8004b5a:	f3bf 8f4f 	dsb	sy
 8004b5e:	603b      	str	r3, [r7, #0]
 8004b60:	e7fe      	b.n	8004b60 <vPortValidateInterruptPriority+0x5c>
	}
 8004b62:	bf00      	nop
 8004b64:	3714      	adds	r7, #20
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr
 8004b6e:	bf00      	nop
 8004b70:	e000e3f0 	.word	0xe000e3f0
 8004b74:	20000d14 	.word	0x20000d14
 8004b78:	e000ed0c 	.word	0xe000ed0c
 8004b7c:	20000d18 	.word	0x20000d18

08004b80 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b08a      	sub	sp, #40	; 0x28
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004b8c:	f7fe fdc0 	bl	8003710 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004b90:	4b57      	ldr	r3, [pc, #348]	; (8004cf0 <pvPortMalloc+0x170>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d101      	bne.n	8004b9c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004b98:	f000 f90c 	bl	8004db4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004b9c:	4b55      	ldr	r3, [pc, #340]	; (8004cf4 <pvPortMalloc+0x174>)
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f040 808c 	bne.w	8004cc2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d01c      	beq.n	8004bea <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8004bb0:	2208      	movs	r2, #8
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	4413      	add	r3, r2
 8004bb6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f003 0307 	and.w	r3, r3, #7
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d013      	beq.n	8004bea <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f023 0307 	bic.w	r3, r3, #7
 8004bc8:	3308      	adds	r3, #8
 8004bca:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f003 0307 	and.w	r3, r3, #7
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d009      	beq.n	8004bea <pvPortMalloc+0x6a>
 8004bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bda:	f383 8811 	msr	BASEPRI, r3
 8004bde:	f3bf 8f6f 	isb	sy
 8004be2:	f3bf 8f4f 	dsb	sy
 8004be6:	617b      	str	r3, [r7, #20]
 8004be8:	e7fe      	b.n	8004be8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d068      	beq.n	8004cc2 <pvPortMalloc+0x142>
 8004bf0:	4b41      	ldr	r3, [pc, #260]	; (8004cf8 <pvPortMalloc+0x178>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	429a      	cmp	r2, r3
 8004bf8:	d863      	bhi.n	8004cc2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004bfa:	4b40      	ldr	r3, [pc, #256]	; (8004cfc <pvPortMalloc+0x17c>)
 8004bfc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004bfe:	4b3f      	ldr	r3, [pc, #252]	; (8004cfc <pvPortMalloc+0x17c>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004c04:	e004      	b.n	8004c10 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8004c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c08:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	687a      	ldr	r2, [r7, #4]
 8004c16:	429a      	cmp	r2, r3
 8004c18:	d903      	bls.n	8004c22 <pvPortMalloc+0xa2>
 8004c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1f1      	bne.n	8004c06 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004c22:	4b33      	ldr	r3, [pc, #204]	; (8004cf0 <pvPortMalloc+0x170>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d04a      	beq.n	8004cc2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004c2c:	6a3b      	ldr	r3, [r7, #32]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	2208      	movs	r2, #8
 8004c32:	4413      	add	r3, r2
 8004c34:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	6a3b      	ldr	r3, [r7, #32]
 8004c3c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c40:	685a      	ldr	r2, [r3, #4]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	1ad2      	subs	r2, r2, r3
 8004c46:	2308      	movs	r3, #8
 8004c48:	005b      	lsls	r3, r3, #1
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	d91e      	bls.n	8004c8c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004c4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	4413      	add	r3, r2
 8004c54:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c56:	69bb      	ldr	r3, [r7, #24]
 8004c58:	f003 0307 	and.w	r3, r3, #7
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d009      	beq.n	8004c74 <pvPortMalloc+0xf4>
 8004c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c64:	f383 8811 	msr	BASEPRI, r3
 8004c68:	f3bf 8f6f 	isb	sy
 8004c6c:	f3bf 8f4f 	dsb	sy
 8004c70:	613b      	str	r3, [r7, #16]
 8004c72:	e7fe      	b.n	8004c72 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c76:	685a      	ldr	r2, [r3, #4]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	1ad2      	subs	r2, r2, r3
 8004c7c:	69bb      	ldr	r3, [r7, #24]
 8004c7e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004c86:	69b8      	ldr	r0, [r7, #24]
 8004c88:	f000 f8f6 	bl	8004e78 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004c8c:	4b1a      	ldr	r3, [pc, #104]	; (8004cf8 <pvPortMalloc+0x178>)
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	4a18      	ldr	r2, [pc, #96]	; (8004cf8 <pvPortMalloc+0x178>)
 8004c98:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004c9a:	4b17      	ldr	r3, [pc, #92]	; (8004cf8 <pvPortMalloc+0x178>)
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	4b18      	ldr	r3, [pc, #96]	; (8004d00 <pvPortMalloc+0x180>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	d203      	bcs.n	8004cae <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004ca6:	4b14      	ldr	r3, [pc, #80]	; (8004cf8 <pvPortMalloc+0x178>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a15      	ldr	r2, [pc, #84]	; (8004d00 <pvPortMalloc+0x180>)
 8004cac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb0:	685a      	ldr	r2, [r3, #4]
 8004cb2:	4b10      	ldr	r3, [pc, #64]	; (8004cf4 <pvPortMalloc+0x174>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	431a      	orrs	r2, r3
 8004cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004cc2:	f7fe fd33 	bl	800372c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004cc6:	69fb      	ldr	r3, [r7, #28]
 8004cc8:	f003 0307 	and.w	r3, r3, #7
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d009      	beq.n	8004ce4 <pvPortMalloc+0x164>
 8004cd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cd4:	f383 8811 	msr	BASEPRI, r3
 8004cd8:	f3bf 8f6f 	isb	sy
 8004cdc:	f3bf 8f4f 	dsb	sy
 8004ce0:	60fb      	str	r3, [r7, #12]
 8004ce2:	e7fe      	b.n	8004ce2 <pvPortMalloc+0x162>
	return pvReturn;
 8004ce4:	69fb      	ldr	r3, [r7, #28]
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3728      	adds	r7, #40	; 0x28
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}
 8004cee:	bf00      	nop
 8004cf0:	20004924 	.word	0x20004924
 8004cf4:	20004930 	.word	0x20004930
 8004cf8:	20004928 	.word	0x20004928
 8004cfc:	2000491c 	.word	0x2000491c
 8004d00:	2000492c 	.word	0x2000492c

08004d04 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b086      	sub	sp, #24
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d046      	beq.n	8004da4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004d16:	2308      	movs	r3, #8
 8004d18:	425b      	negs	r3, r3
 8004d1a:	697a      	ldr	r2, [r7, #20]
 8004d1c:	4413      	add	r3, r2
 8004d1e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	685a      	ldr	r2, [r3, #4]
 8004d28:	4b20      	ldr	r3, [pc, #128]	; (8004dac <vPortFree+0xa8>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d109      	bne.n	8004d46 <vPortFree+0x42>
 8004d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d36:	f383 8811 	msr	BASEPRI, r3
 8004d3a:	f3bf 8f6f 	isb	sy
 8004d3e:	f3bf 8f4f 	dsb	sy
 8004d42:	60fb      	str	r3, [r7, #12]
 8004d44:	e7fe      	b.n	8004d44 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d009      	beq.n	8004d62 <vPortFree+0x5e>
 8004d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d52:	f383 8811 	msr	BASEPRI, r3
 8004d56:	f3bf 8f6f 	isb	sy
 8004d5a:	f3bf 8f4f 	dsb	sy
 8004d5e:	60bb      	str	r3, [r7, #8]
 8004d60:	e7fe      	b.n	8004d60 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	685a      	ldr	r2, [r3, #4]
 8004d66:	4b11      	ldr	r3, [pc, #68]	; (8004dac <vPortFree+0xa8>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d019      	beq.n	8004da4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d115      	bne.n	8004da4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	685a      	ldr	r2, [r3, #4]
 8004d7c:	4b0b      	ldr	r3, [pc, #44]	; (8004dac <vPortFree+0xa8>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	43db      	mvns	r3, r3
 8004d82:	401a      	ands	r2, r3
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004d88:	f7fe fcc2 	bl	8003710 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	685a      	ldr	r2, [r3, #4]
 8004d90:	4b07      	ldr	r3, [pc, #28]	; (8004db0 <vPortFree+0xac>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4413      	add	r3, r2
 8004d96:	4a06      	ldr	r2, [pc, #24]	; (8004db0 <vPortFree+0xac>)
 8004d98:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004d9a:	6938      	ldr	r0, [r7, #16]
 8004d9c:	f000 f86c 	bl	8004e78 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004da0:	f7fe fcc4 	bl	800372c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004da4:	bf00      	nop
 8004da6:	3718      	adds	r7, #24
 8004da8:	46bd      	mov	sp, r7
 8004daa:	bd80      	pop	{r7, pc}
 8004dac:	20004930 	.word	0x20004930
 8004db0:	20004928 	.word	0x20004928

08004db4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004db4:	b480      	push	{r7}
 8004db6:	b085      	sub	sp, #20
 8004db8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004dba:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004dbe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004dc0:	4b27      	ldr	r3, [pc, #156]	; (8004e60 <prvHeapInit+0xac>)
 8004dc2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f003 0307 	and.w	r3, r3, #7
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d00c      	beq.n	8004de8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	3307      	adds	r3, #7
 8004dd2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f023 0307 	bic.w	r3, r3, #7
 8004dda:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004ddc:	68ba      	ldr	r2, [r7, #8]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	1ad3      	subs	r3, r2, r3
 8004de2:	4a1f      	ldr	r2, [pc, #124]	; (8004e60 <prvHeapInit+0xac>)
 8004de4:	4413      	add	r3, r2
 8004de6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004dec:	4a1d      	ldr	r2, [pc, #116]	; (8004e64 <prvHeapInit+0xb0>)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004df2:	4b1c      	ldr	r3, [pc, #112]	; (8004e64 <prvHeapInit+0xb0>)
 8004df4:	2200      	movs	r2, #0
 8004df6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	68ba      	ldr	r2, [r7, #8]
 8004dfc:	4413      	add	r3, r2
 8004dfe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004e00:	2208      	movs	r2, #8
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	1a9b      	subs	r3, r3, r2
 8004e06:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f023 0307 	bic.w	r3, r3, #7
 8004e0e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	4a15      	ldr	r2, [pc, #84]	; (8004e68 <prvHeapInit+0xb4>)
 8004e14:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004e16:	4b14      	ldr	r3, [pc, #80]	; (8004e68 <prvHeapInit+0xb4>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004e1e:	4b12      	ldr	r3, [pc, #72]	; (8004e68 <prvHeapInit+0xb4>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	2200      	movs	r2, #0
 8004e24:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	68fa      	ldr	r2, [r7, #12]
 8004e2e:	1ad2      	subs	r2, r2, r3
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004e34:	4b0c      	ldr	r3, [pc, #48]	; (8004e68 <prvHeapInit+0xb4>)
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	4a0a      	ldr	r2, [pc, #40]	; (8004e6c <prvHeapInit+0xb8>)
 8004e42:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	685b      	ldr	r3, [r3, #4]
 8004e48:	4a09      	ldr	r2, [pc, #36]	; (8004e70 <prvHeapInit+0xbc>)
 8004e4a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004e4c:	4b09      	ldr	r3, [pc, #36]	; (8004e74 <prvHeapInit+0xc0>)
 8004e4e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004e52:	601a      	str	r2, [r3, #0]
}
 8004e54:	bf00      	nop
 8004e56:	3714      	adds	r7, #20
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr
 8004e60:	20000d1c 	.word	0x20000d1c
 8004e64:	2000491c 	.word	0x2000491c
 8004e68:	20004924 	.word	0x20004924
 8004e6c:	2000492c 	.word	0x2000492c
 8004e70:	20004928 	.word	0x20004928
 8004e74:	20004930 	.word	0x20004930

08004e78 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b085      	sub	sp, #20
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004e80:	4b28      	ldr	r3, [pc, #160]	; (8004f24 <prvInsertBlockIntoFreeList+0xac>)
 8004e82:	60fb      	str	r3, [r7, #12]
 8004e84:	e002      	b.n	8004e8c <prvInsertBlockIntoFreeList+0x14>
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	60fb      	str	r3, [r7, #12]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	687a      	ldr	r2, [r7, #4]
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d8f7      	bhi.n	8004e86 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	68ba      	ldr	r2, [r7, #8]
 8004ea0:	4413      	add	r3, r2
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	d108      	bne.n	8004eba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	685a      	ldr	r2, [r3, #4]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	441a      	add	r2, r3
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	68ba      	ldr	r2, [r7, #8]
 8004ec4:	441a      	add	r2, r3
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d118      	bne.n	8004f00 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	4b15      	ldr	r3, [pc, #84]	; (8004f28 <prvInsertBlockIntoFreeList+0xb0>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d00d      	beq.n	8004ef6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	685a      	ldr	r2, [r3, #4]
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	441a      	add	r2, r3
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	601a      	str	r2, [r3, #0]
 8004ef4:	e008      	b.n	8004f08 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004ef6:	4b0c      	ldr	r3, [pc, #48]	; (8004f28 <prvInsertBlockIntoFreeList+0xb0>)
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	601a      	str	r2, [r3, #0]
 8004efe:	e003      	b.n	8004f08 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004f08:	68fa      	ldr	r2, [r7, #12]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d002      	beq.n	8004f16 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f16:	bf00      	nop
 8004f18:	3714      	adds	r7, #20
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr
 8004f22:	bf00      	nop
 8004f24:	2000491c 	.word	0x2000491c
 8004f28:	20004924 	.word	0x20004924

08004f2c <__libc_init_array>:
 8004f2c:	b570      	push	{r4, r5, r6, lr}
 8004f2e:	4e0d      	ldr	r6, [pc, #52]	; (8004f64 <__libc_init_array+0x38>)
 8004f30:	4c0d      	ldr	r4, [pc, #52]	; (8004f68 <__libc_init_array+0x3c>)
 8004f32:	1ba4      	subs	r4, r4, r6
 8004f34:	10a4      	asrs	r4, r4, #2
 8004f36:	2500      	movs	r5, #0
 8004f38:	42a5      	cmp	r5, r4
 8004f3a:	d109      	bne.n	8004f50 <__libc_init_array+0x24>
 8004f3c:	4e0b      	ldr	r6, [pc, #44]	; (8004f6c <__libc_init_array+0x40>)
 8004f3e:	4c0c      	ldr	r4, [pc, #48]	; (8004f70 <__libc_init_array+0x44>)
 8004f40:	f000 f82c 	bl	8004f9c <_init>
 8004f44:	1ba4      	subs	r4, r4, r6
 8004f46:	10a4      	asrs	r4, r4, #2
 8004f48:	2500      	movs	r5, #0
 8004f4a:	42a5      	cmp	r5, r4
 8004f4c:	d105      	bne.n	8004f5a <__libc_init_array+0x2e>
 8004f4e:	bd70      	pop	{r4, r5, r6, pc}
 8004f50:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f54:	4798      	blx	r3
 8004f56:	3501      	adds	r5, #1
 8004f58:	e7ee      	b.n	8004f38 <__libc_init_array+0xc>
 8004f5a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f5e:	4798      	blx	r3
 8004f60:	3501      	adds	r5, #1
 8004f62:	e7f2      	b.n	8004f4a <__libc_init_array+0x1e>
 8004f64:	08005050 	.word	0x08005050
 8004f68:	08005050 	.word	0x08005050
 8004f6c:	08005050 	.word	0x08005050
 8004f70:	08005054 	.word	0x08005054

08004f74 <memcpy>:
 8004f74:	b510      	push	{r4, lr}
 8004f76:	1e43      	subs	r3, r0, #1
 8004f78:	440a      	add	r2, r1
 8004f7a:	4291      	cmp	r1, r2
 8004f7c:	d100      	bne.n	8004f80 <memcpy+0xc>
 8004f7e:	bd10      	pop	{r4, pc}
 8004f80:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f88:	e7f7      	b.n	8004f7a <memcpy+0x6>

08004f8a <memset>:
 8004f8a:	4402      	add	r2, r0
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d100      	bne.n	8004f94 <memset+0xa>
 8004f92:	4770      	bx	lr
 8004f94:	f803 1b01 	strb.w	r1, [r3], #1
 8004f98:	e7f9      	b.n	8004f8e <memset+0x4>
	...

08004f9c <_init>:
 8004f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f9e:	bf00      	nop
 8004fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fa2:	bc08      	pop	{r3}
 8004fa4:	469e      	mov	lr, r3
 8004fa6:	4770      	bx	lr

08004fa8 <_fini>:
 8004fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004faa:	bf00      	nop
 8004fac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fae:	bc08      	pop	{r3}
 8004fb0:	469e      	mov	lr, r3
 8004fb2:	4770      	bx	lr
