

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 82b86ca1f93b53d7fc357dc738eb25d5  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3600_320_432/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3600_320_432/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3600_320_432/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3600_320_432/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3600_320_432/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3600_320_432/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x563a85b3c49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3600_320_432/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/3600_320_432/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a85b44270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a85b44500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a85b44790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a85b44a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a85b44cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a85b44f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a85b451d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a85b45460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a85b456e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a85b45960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a85b45be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a85b45e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a85b460e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a85b46360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a85b465e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x563a85b46860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a85b46a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a85b46ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a85b46ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a85b470e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a85b47300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a85b47520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a85b47740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a85b47960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a85b47b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a85b47da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a85b47fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a85b481e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a85b48400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a85b48620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a85b48840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x563a85b48a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a85de0100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a85de0140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a85de0180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a85de01c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a85ddf380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a85de00e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a85b4b900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a85b4b920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a85de00e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a85b4b904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x563a85de00f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7fff0b5b2e40..

GPGPU-Sim PTX: cudaLaunch for 0x0x563a85b3c49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (29,3,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 85520
gpu_sim_insn = 60149592
gpu_ipc =     703.3395
gpu_tot_sim_cycle = 85520
gpu_tot_sim_insn = 60149592
gpu_tot_ipc =     703.3395
gpu_tot_issued_cta = 87
gpu_occupancy = 12.4737% 
gpu_tot_occupancy = 12.4737% 
max_total_param_size = 0
gpu_stall_dramfull = 140
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.0217
partiton_level_parallism_total  =       8.0217
partiton_level_parallism_util =      14.5540
partiton_level_parallism_util_total  =      14.5540
L2_BW  =     290.5794 GB/Sec
L2_BW_total  =     290.5794 GB/Sec
gpu_total_sim_rate=144590

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 241
	L1D_cache_core[2]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 310
	L1D_cache_core[5]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 264
	L1D_cache_core[6]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 112
	L1D_cache_core[7]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 155
	L1D_cache_core[8]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 296
	L1D_cache_core[9]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 264
	L1D_cache_core[10]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 559
	L1D_cache_core[11]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 305
	L1D_cache_core[13]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[14]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34
	L1D_cache_core[15]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 255
	L1D_cache_core[17]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[21]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 273
	L1D_cache_core[22]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[23]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 273
	L1D_cache_core[24]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 298
	L1D_cache_core[25]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 259
	L1D_cache_core[26]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[27]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[28]: Access = 10352, Miss = 10352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 90
	L1D_cache_core[30]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[31]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 277
	L1D_cache_core[32]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 149
	L1D_cache_core[33]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[34]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 460
	L1D_cache_core[35]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 339
	L1D_cache_core[36]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[37]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[38]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 133
	L1D_cache_core[39]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[41]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 373
	L1D_cache_core[42]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113
	L1D_cache_core[43]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 454
	L1D_cache_core[44]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 374
	L1D_cache_core[45]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[46]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 170
	L1D_cache_core[47]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 322
	L1D_cache_core[48]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[49]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 171
	L1D_cache_core[50]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 403
	L1D_cache_core[51]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[52]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 250
	L1D_cache_core[53]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 154
	L1D_cache_core[54]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 459
	L1D_cache_core[55]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 309
	L1D_cache_core[56]: Access = 8960, Miss = 8960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 273
	L1D_cache_core[57]: Access = 10352, Miss = 10352, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 8496, Miss = 8355, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 12416, Miss = 12416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 12416, Miss = 12416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 12416, Miss = 12416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 12416, Miss = 12416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 6208, Miss = 6208, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 686160
	L1D_total_cache_misses = 686019
	L1D_total_cache_miss_rate = 0.9998
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 10465
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.145
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 360858
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 181161
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 144000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 542160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 144000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3464
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 7001
ctas_completed 87, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
2790, 2790, 2790, 2790, 2790, 2790, 2790, 2790, 
gpgpu_n_tot_thrd_icount = 61746464
gpgpu_n_tot_w_icount = 1929577
gpgpu_n_stall_shd_mem = 933744
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 542019
gpgpu_n_mem_write_global = 144000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1084320
gpgpu_n_store_insn = 288000
gpgpu_n_shmem_insn = 5514912
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 481440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 283152
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 650592
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7705083	W0_Idle:972924	W0_Scoreboard:4395321	W1:0	W2:0	W3:0	W4:1416	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:6400	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1921752
single_issue_nums: WS0:482392	WS1:482392	WS2:482392	WS3:482392	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4336152 {8:542019,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5760000 {40:144000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21680760 {40:542019,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1152000 {8:144000,}
maxmflatency = 1990 
max_icnt2mem_latency = 1821 
maxmrqlatency = 211 
max_icnt2sh_latency = 625 
averagemflatency = 578 
avg_icnt2mem_latency = 321 
avg_mrq_latency = 19 
avg_icnt2sh_latency = 70 
mrq_lat_table:30561 	14635 	5459 	2838 	6306 	29871 	4514 	220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	82933 	241626 	315327 	46133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	88580 	71443 	84748 	113089 	167437 	141914 	18808 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	203010 	82089 	65894 	61983 	64548 	66328 	80100 	60556 	1511 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	44 	31 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8        14        11        14        12        11        13        15        10        13        13        14        14        11        15        15 
dram[1]:        10        15        12        12        10        13        13        11        11        14        14        11        15         8        12        14 
dram[2]:        11        15        10        18        11        13        17        13        10        14        12        12        16        13        10        16 
dram[3]:         8        15        11        11        13        12        14        14        12        14        13        13        15        13        15        11 
dram[4]:        12        15        12        12        12        14        13         9        13        13        11        13        16        11        12         9 
dram[5]:        13        12        11        11        11        15        12        10        10        14        14         9        13        15        12        11 
dram[6]:        12        10         9         8        12        15        12        15        14         9        14        14        12        15        13        12 
dram[7]:        14        15         9         8        10        15        14        12        11        13        12        10        12        12        14        12 
dram[8]:        12        10        12        11        10        13        12        14        13        11        13        13        12        11        13        12 
dram[9]:        11         9        10         9        12        13        11        15        14        12        10        12        12        14        13        13 
dram[10]:         9         8        12        11        12        12        11        15        14        11        13        11        13        12        12        11 
dram[11]:        12         8        12         8        13        12        12        15        14        11        14        15        11        12        11        13 
dram[12]:        13        14        12        12        13        12        11        17        10        12        12         9        14        18        10        11 
dram[13]:        12        13         8        12        14        11        11        15        11        11        11         9        15        17        11        11 
dram[14]:        11        12         9         9        14        14        13        14        12        11        11        14        12        22        18        15 
dram[15]:        11        12         9        11        12        10        10        15        13        12        11        14        13        14        10        15 
dram[16]:        12        12        11         8        12        12        14        11        15        11        11        12        13        14        15        14 
dram[17]:        12        10        12        13        12        12        15        22        15         9        15        12        13        14        13        13 
dram[18]:        11        11         8        12        11        13        15        15        15        10        12        11        18        14        24        14 
dram[19]:        12         9        10         9        13        13        15        11        11         9        14        11        18        13        15        13 
dram[20]:        15        11        10        12        14        12        15        16        10        14        14        12        10        15        13        11 
dram[21]:        12        11         8        10        14        12        15        14        13        11        15         8        15        15        12        11 
dram[22]:        10        13         8         8        14        12        14        18        11        13        15        11        21        10         9        15 
dram[23]:        15        11        10        10        13        14        15        12        11        12        15        12        15        13         9        11 
dram[24]:        12        15        12        12        11        12        15        12        12        14        14        13        15        16        14        15 
dram[25]:        13        10        12         9        11        13        26        11         9        14        14        16        15        12        10        15 
dram[26]:        15        11         8        10        12        11        18        15         8        14        14        15        18        10        12        13 
dram[27]:        13        10        11        11        12        13        13        14         9        13        13        12        14        11        11        11 
dram[28]:        12        13         9         8        12        12        13        12        14        15        13        14        12        10        11        12 
dram[29]:         8        12        12        10        15        14        17        12        15        12        12        15        12        11        11        11 
dram[30]:        11         8         8        11        15        14        11        13        13        11        13        15        19        14        12         9 
dram[31]:        13         8         8        12        15        12        13        13        11        10        13        15        20        12        12        11 
maximum service time to same row:
dram[0]:      6140      5755     17131     33155     16757      5800      5798      6085      6004      6261      5878      6073      5772      5872      5836      5851 
dram[1]:      5748      5956     17593     17370      5807     16497      5798      5823     18349      5747      5843      5831      5862      5799      6004      5850 
dram[2]:      5748      5960     17145     17130      5763      5900      5804      5759      6207      5747      5842      5888     18546      5803     13765      6071 
dram[3]:      5786      5824     22355     17410      5969      5791      5895      5903      6013      6000      5880      5906      5811     18618      6116      6073 
dram[4]:      5875      5747     17446      5784      5956      5770      5847      5819      5776      6077      5874      5906      5763      6356      5910      5979 
dram[5]:      5752      5967     17327     17513     32390     21849      5848      5747      5778      6131      6083      5887      5771      6040     22500     19157 
dram[6]:      5969      5776     17372     17122      5760      6020      5886     16652      6064      5752      5896      5891      6005      5791      5867      5960 
dram[7]:      6155      5747     22576     17197     16869      6017     17048      5864      6028      6119      5844      5934      5996      5878      5900      6064 
dram[8]:      5762      5899     17526     17177      6079      5767      5819      5824      5779      6020      5808      5928      5985      6185     13901      6097 
dram[9]:      5767      5774     17490     17527      5887      5768      5918      5908      5932      6081      6238     13861      5755      5839     18919      5968 
dram[10]:      5811      5776     17325     17612     16675      6012      5852      5906      5964      5768      5932      5824      5850      5784      5870      5856 
dram[11]:      5891      5867     27245     17258      5755     16841      5807      5791      6219      5762      5860      5828      5851      5784      5907      6213 
dram[12]:      5767      5771     22410     17007     16832      5924      5799      5916      5807      5828      5871      5827      6301      5866      5927      5782 
dram[13]:      5886      5764     17354     17254     22091     16661      5867      5875      5953      6020      5835      5920      5747      5945     13620      5980 
dram[14]:      5792      5783     17225      6059      6020      6216      5924      5790      5951     18148      5838      5827      5747      5945      6045      5935 
dram[15]:      5792      5874     17333     17592      5747      5979     16720      5776      5788      5768      5843      5964      5926      5870      5878      5936 
dram[16]:      5875      5755     17570     17546      5786      5883      5934      5919      6085      5846      5771      5920      5784     14044      5943      5928 
dram[17]:      5784      5852     17216     17141     16655      5960      5747      5750      6281      5843      5764      5806      5791      5932      6234      5748 
dram[18]:      5914      5795     17411     17438      5972     16631      5747      5750      5957      5911      5820      5839      5860      5831     19112      5748 
dram[19]:      5838      5791     22307      5803      5973      6073      5927      5964      5804      6036      5918      5795      5919      6111      5938     18634 
dram[20]:      5826      5747     17282     17537     16660      5956      5942      5786      5968      6167      6019      5802      5791      5831     13736      5810 
dram[21]:      5882      5911     17546     17619      6132      5855      5943      5784      5884      5847      5771      5779      5912      5834      6185      6056 
dram[22]:      5835      5894     17352     17170      6120     21781      5752      5762      5868      6032      5815     13493      5915      5838      5808      5759 
dram[23]:      5828      5747     17140      5787     16752      5952      5819      5953      5961      6137      5912      5807      5843      6125      5808      6000 
dram[24]:      5850      5800     22228     17421      5815      5955     17353      6000      5984      6500      5747      5759      5847      6241      6281      5972 
dram[25]:      5914      5774     17169      5806      5748      5847      5886      5788      5910      6136      5812      5903      5747      6004      5879      5981 
dram[26]:      5812      5814     22353     17012      5748     22206      5771      5794      5900      5860      5894      6208      5747      6100     18693      5791 
dram[27]:      5852      5888     17222     17282      5943      5924      5762      5778      5969      6036      5747      5923      5851      5824      5811     14104 
dram[28]:      5846      5772     27039      5830      5811      6060      5812      5836      5924      5868      5752      5748      5894      6385      5831      5843 
dram[29]:      6060      5763     17470      5891      5760      6076      5887      5802      5996      6161      5956      6081      5759      6422      5892     17767 
dram[30]:      5859      5875     17300     17029      6104     16965      5882      5799      6261      5919      5968      5787      6064      5822     19212      6017 
dram[31]:      5868      5931     22688     17009      6097     16876      5771      5795      6245      6004      6037      5748      6485      5815      5836      5791 
average row accesses per activate:
dram[0]:  3.533333  4.244898  3.846154  3.918367  5.454545  4.736842  6.250000  5.935484  4.315790  4.666667  7.680000  4.842105  6.666667  5.931035  5.733333  5.066667 
dram[1]:  4.744186  4.078432  4.500000  3.586207  4.380952  5.575758  6.666667  5.677419  4.324324  5.176471  6.344828  4.923077  6.370370  5.090909  5.677419  5.517241 
dram[2]:  3.661017  4.163265  3.921569  4.000000  5.371428  5.375000  7.500000  5.750000  4.756757  5.025641  4.947369  5.297297  6.307693  5.517241  4.333333  4.823529 
dram[3]:  3.703704  4.533333  4.074074  4.454545  5.684210  5.058824  5.257143  7.259259  5.028572  5.333333  5.189189  5.411765  5.857143  5.714286  6.714286  6.461538 
dram[4]:  4.333333  4.608696  4.255319  3.698113  4.717949  4.972973  5.333333  5.000000  5.696970  6.125000  5.555555  5.111111  5.677419  5.466667  6.000000  4.342857 
dram[5]:  4.160000  3.843137  4.000000  3.849057  5.222222  5.142857  6.758621  5.696970  4.972973  6.615385  5.939394  5.176471  6.068965  6.153846  4.571429  4.727273 
dram[6]:  4.510638  4.622222  3.840000  3.409836  5.411765  6.000000  7.034483  5.733333  4.800000  4.585366  6.375000  6.068965  5.600000  5.931035  5.081081  4.685714 
dram[7]:  4.711111  4.800000  4.083333  3.438596  4.272727  5.189189  6.620690  5.058824  4.324324  5.666667  6.193548  4.888889  5.125000  5.000000  5.028572  4.941176 
dram[8]:  4.818182  4.340425  4.333333  4.163265  5.485714  5.733333  5.454545  6.620690  5.125000  5.875000  5.028572  6.060606  4.588235  5.733333  5.500000  6.720000 
dram[9]:  4.076923  4.434783  3.923077  3.785714  5.444445  5.575758  6.133333  7.142857  5.222222  5.500000  4.941176  5.222222  6.240000  6.500000  5.750000  5.714286 
dram[10]:  3.851852  4.333333  3.642857  4.347826  5.733333  4.864865  6.193548  6.250000  5.600000  5.000000  5.189189  4.888889  5.857143  4.972973  5.375000  4.444445 
dram[11]:  4.000000  3.586207  4.000000  3.728814  4.842105  5.575758  6.117647  6.620690  4.685714  5.466667  5.696970  5.444445  6.074074  5.375000  5.176471  5.028572 
dram[12]:  4.074074  4.255319  4.000000  3.789474  6.000000  4.842105  5.500000  9.400000  4.947369  5.371428  5.806452  4.972973  5.846154  5.793103  4.400000  4.555555 
dram[13]:  4.408163  4.952381  3.500000  3.719298  4.972973  5.257143  6.000000  7.520000  4.864865  4.410256  5.454545  4.923077  6.074074  5.655172  4.941176  4.666667 
dram[14]:  3.642857  4.510638  4.080000  3.629630  4.285714  4.631579  6.880000  5.935484  4.969697  5.375000  4.972973  5.888889  5.142857  5.419355  5.428571  4.820513 
dram[15]:  3.769231  4.000000  3.285714  3.777778  5.411765  5.081081  5.733333  5.875000  5.411765  5.176471  6.000000  5.882353  5.777778  6.074074  5.032258  5.250000 
dram[16]:  4.255319  4.326530  3.714286  4.240000  5.081081  4.756757  5.806452  5.647059  6.000000  4.864865  5.375000  5.555555  4.625000  5.517241  6.666667  5.161290 
dram[17]:  3.703704  4.521739  3.851852  4.000000  4.500000  5.333333  5.696970  5.935484  5.875000  4.705883  6.451613  5.600000  5.066667  5.379310  5.500000  6.222222 
dram[18]:  3.851852  4.727273  3.866667  4.170213  5.500000  4.941176  6.571429  6.285714  4.923077  5.793103  6.714286  5.176471  5.466667  5.333333  6.720000  5.250000 
dram[19]:  4.800000  4.250000  3.777778  3.571429  5.677419  6.222222  6.814815  6.266667  5.647059  5.028572  6.000000  4.800000  5.571429  6.080000  6.000000  4.705883 
dram[20]:  5.513514  4.173913  3.921569  4.085106  5.000000  5.142857  8.545455  5.189189  4.300000  4.777778  7.111111  4.864865  4.457143  5.428571  5.176471  4.512821 
dram[21]:  4.340425  4.651163  3.649123  4.313725  4.380952  4.756757  7.230769  5.028572  5.548387  5.454545  6.125000  4.842105  5.250000  5.846154  5.290323  5.375000 
dram[22]:  4.163265  4.320000  3.419355  4.080000  4.800000  4.400000  6.266667  6.266667  5.028572  5.176471  5.529412  5.454545  8.000000  6.153846  4.969697  4.823529 
dram[23]:  4.347826  4.595745  4.078432  3.914894  5.222222  5.454545  7.360000  5.625000  4.972973  4.717949  5.411765  5.866667  5.517241  6.000000  4.540541  4.432433 
dram[24]:  3.923077  4.857143  3.800000  4.425532  4.777778  5.500000  7.360000  5.333333  6.074074  6.000000  6.266667  6.266667  5.200000  5.760000  6.769231  5.806452 
dram[25]:  4.160000  4.333333  3.728814  4.078432  4.390244  5.866667  6.962963  6.142857  4.324324  5.028572  6.133333  6.068965  5.677419  4.516129  5.294117  4.631579 
dram[26]:  4.000000  4.326530  3.508772  4.080000  4.756757  5.028572  6.482759  5.806452  4.421052  5.575758  6.060606  6.400000  5.379310  4.470588  5.176471  4.800000 
dram[27]:  4.000000  4.244898  4.156863  3.924528  5.176471  5.696970  5.500000  7.384615  5.111111  5.411765  7.826087  5.575758  5.000000  5.103448  4.888889  5.250000 
dram[28]:  4.160000  4.930233  3.661017  4.000000  5.222222  5.333333  5.052631  6.571429  6.518518  5.750000  6.666667  5.371428  4.941176  4.965517  5.419355  5.375000 
dram[29]:  4.878049  4.727273  4.000000  4.086957  4.600000  6.133333  8.545455  6.193548  5.939394  5.750000  6.518518  4.842105  5.103448  5.793103  4.606061  4.823529 
dram[30]:  4.545455  4.255319  3.785714  3.859649  4.972973  4.780488  7.384615  5.625000  5.028572  4.969697  6.370370  5.500000  5.379310  4.571429  5.032258  4.774194 
dram[31]:  4.711111  3.703704  4.000000  3.849057  4.600000  4.717949  6.000000  6.000000  4.526316  4.717949  6.285714  4.682927  5.793103  4.933333  5.000000  5.290323 
average row locality = 94404/18976 = 4.974916
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       212       208       200       192       180       180       200       184       164       168       192       184       180       172       172       152 
dram[1]:       204       208       216       208       184       184       200       176       160       176       184       192       172       168       176       160 
dram[2]:       216       204       200       208       188       172       180       184       176       196       188       196       164       160       156       164 
dram[3]:       200       204       220       196       216       172       184       196       176       192       192       184       164       160       188       168 
dram[4]:       208       212       200       196       184       184       192       180       188       196       200       184       176       164       168       152 
dram[5]:       208       196       204       204       188       180       196       188       184       172       196       176       176       160       160       156 
dram[6]:       212       208       192       208       184       192       204       172       168       188       204       176       168       172       188       164 
dram[7]:       212       216       196       196       188       192       192       172       160       204       192       176       164       160       176       168 
dram[8]:       212       204       208       204       192       172       180       192       164       188       176       200       156       172       176       168 
dram[9]:       212       204       204       212       196       184       184       200       188       176       168       188       156       156       184       160 
dram[10]:       208       208       204       200       172       180       192       200       168       180       192       176       164       184       172       160 
dram[11]:       204       208       196       220       184       184       208       192       164       164       188       196       164       172       176       176 
dram[12]:       220       200       184       216       192       184       176       188       188       188       180       184       152       168       176       164 
dram[13]:       216       208       196       212       184       184       180       188       180       172       180       192       164       164       168       168 
dram[14]:       204       212       204       196       180       176       172       184       164       172       184       212       180       168       152       188 
dram[15]:       196       208       184       204       184       188       172       188       184       176       192       200       156       164       156       168 
dram[16]:       200       212       208       212       188       176       180       192       192       180       172       200       148       160       180       160 
dram[17]:       200       208       208       216       180       176       188       184       188       160       200       196       152       156       176       168 
dram[18]:       208       208       232       196       176       168       184       176       192       168       188       176       164       160       168       168 
dram[19]:       216       204       204       200       176       168       184       188       192       176       192       192       156       152       168       160 
dram[20]:       204       192       200       192       180       180       188       192       172       172       192       180       156       152       176       176 
dram[21]:       204       200       208       220       184       176       188       176       172       180       196       184       168       152       164       172 
dram[22]:       204       216       212       204       192       176       188       188       176       176       188       180       160       160       164       164 
dram[23]:       200       216       208       184       188       180       184       180       184       184       184       176       160       168       168       164 
dram[24]:       204       204       228       208       172       176       184       176       164       180       188       188       156       144       176       180 
dram[25]:       208       208       220       208       180       176       188       172       160       176       184       176       176       140       180       176 
dram[26]:       220       212       200       204       176       176       188       180       168       184       200       192       156       152       176       168 
dram[27]:       212       208       212       208       176       188       176       192       184       184       180       184       160       148       176       168 
dram[28]:       208       212       216       180       188       176       192       184       176       184       180       188       168       144       168       172 
dram[29]:       200       208       196       188       184       184       188       192       196       184       176       184       148       168       152       164 
dram[30]:       200       200       212       220       184       196       192       180       176       164       172       176       156       160       156       148 
dram[31]:       212       200       208       204       184       184       204       180       172       184       176       192       168       148       180       164 
total dram reads = 94404
bank skew: 232/140 = 1.66
chip skew: 3012/2892 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       9283      9088      8801      8397      2400      2389      1894      2210      2445      2345      2211      2296      2398      2554      4357      4912
dram[1]:       8998      9391      7869      7561      2368      2395      1951      2227      2560      2191      2286      2180      2503      2528      4449      4640
dram[2]:       8996      9181      8516      7760      2304      2517      2218      2113      2251      2080      2267      2100      2605      2736      4956      4870
dram[3]:       9683      9109      7522      8415      2042      2415      2078      2063      2231      2109      2290      2319      2621      2723      4000      4914
dram[4]:       9100      8245      8086      8456      2319      2347      1946      2070      2028      2131      2001      2250      2343      2536      4289      4982
dram[5]:       8961      9459      8068      7773      2227      2344      1980      1961      1973      2238      2101      2332      2278      2636      4383      4669
dram[6]:       8698      8855      8342      7884      2294      2239      1843      2207      2245      2035      2094      2270      2434      2442      3779      4814
dram[7]:       8623      8083      8000      8093      2222      2237      1922      2159      2415      1933      2099      2300      2510      2561      3893      4630
dram[8]:       8261      9088      7386      7785      2282      2427      2141      1967      2326      2130      2304      2055      2697      2474      4109      5008
dram[9]:       8261      8885      8007      7250      2165      2225      1944      1872      2027      2180      2405      2183      2649      2688      3548      4733
dram[10]:       8988      9087      8360      7352      2487      2360      1973      2052      2333      2178      2211      2385      2674      2349      4399      4576
dram[11]:       8890      9003      9132      6782      2393      2353      1931      2087      2465      2386      2262      2133      2624      2471      4468      4162
dram[12]:       8175      9242      8930      7218      2222      2352      2124      1946      1933      2059      2346      2176      2702      2525      4036      4494
dram[13]:       8323      8979      8407      6620      2305      2345      2051      1961      2097      2218      2239      2111      2474      2544      4145      4138
dram[14]:       9421      8632      8451      7245      2363      2420      2174      2026      2348      2278      2203      1956      2242      2462      4713      4011
dram[15]:       9760      8836      9220      6453      2262      2280      2215      1988      2071      2207      2181      2095      2671      2625      4652      4459
dram[16]:       9994      8672      7820      6675      2252      2431      2100      1963      2038      2129      2352      2152      2740      2624      4252      5635
dram[17]:       9708      9001      7714      6808      2352      2546      2108      2018      2211      2524      2072      2163      2783      2781      4267      5565
dram[18]:       9417      9126      6996      7899      2435      2549      2027      2125      2057      2373      2223      2339      2495      2738      4588      5542
dram[19]:       9046      8925      7912      7322      2362      2508      1922      1991      1936      2101      2110      2144      2532      2699      4243      5388
dram[20]:       9294      9376      8632      7119      2581      2487      2120      2090      2308      2257      2175      2284      2685      2704      4223      5324
dram[21]:       8955      9384      7774      6445      2469      2441      2089      2191      2284      2169      2123      2217      2605      2791      4659      5247
dram[22]:       8896      8334      7399      6839      2198      2360      1936      1918      2122      2158      2106      2175      2492      2583      4262      5078
dram[23]:       9314      8025      7455      7436      2258      2338      1980      1985      2005      2087      2165      2254      2449      2457      3995      5361
dram[24]:       9482      9342      6439      6790      2606      2535      2134      2152      2347      2277      2244      2228      2791      3076      4351      4275
dram[25]:       9125      8940      6607      6595      2467      2493      1959      2139      2348      2216      2282      2390      2433      3003      4035      4357
dram[26]:       8384      8926      7879      7065      2405      2390      1955      2041      2297      2043      2111      2187      2593      2794      4197      4240
dram[27]:       8143      9178      6579      6668      2309      2231      2032      1816      2034      2054      2172      2145      2557      2801      3846      4243
dram[28]:       8519      9006      7071      7988      2358      2458      2014      2106      2226      2200      2378      2273      2461      2979      4507      4789
dram[29]:       9285      8826      7581      7756      2304      2306      1933      1902      1909      2168      2371      2240      2681      2489      4396      4655
dram[30]:       9388      8999      7224      6686      2499      2342      2032      2119      2235      2557      2503      2410      2701      2641      4895      6362
dram[31]:       8460      9439      7382      7004      2377      2325      1836      2093      2152      2116      2423      2136      2537      2803      4197      5554
maximum mf latency per bank:
dram[0]:       1770      1471      1811      1880      1177      1147      1168      1104      1086      1061      1156      1019      1167      1023      1126      1178
dram[1]:       1784      1715      1830      1881      1233      1133      1158      1096      1086      1077      1088      1041      1170       991      1220      1151
dram[2]:       1425      1757      1879      1657      1232      1185      1047      1075      1042      1076      1085      1114      1140      1086      1170      1533
dram[3]:       1529      1558      1969      1811      1211      1201      1001      1091      1073      1068      1091      1000      1139      1068      1141      1531
dram[4]:       1772      1709      1941      1669      1154      1181      1190       965      1024      1076      1079      1089      1190      1085      1131      1157
dram[5]:       1768      1607      1882      1881      1154      1166      1174       958       898      1075      1079      1096      1069      1113      1208      1489
dram[6]:       1764      1755      1885      1903      1159      1163       998       976       959       964      1173      1096      1179      1113      1210      1530
dram[7]:       1813      1763      1968      1669      1155      1166      1167       911       985       904      1077      1097      1188      1102      1139      1191
dram[8]:       1776      1593      1864      1834      1208      1057      1103       997      1163       998      1001      1075      1116      1128      1226      1538
dram[9]:       1592      1779      1951      1985      1083      1182      1092       974      1126      1051      1179      1029      1117      1027      1200      1267
dram[10]:       1778      1682      1948      1278      1164      1180      1104      1087      1125      1054      1158      1089      1085      1141      1208      1264
dram[11]:       1776      1475      1882      1895      1199      1158      1190      1035      1031      1047      1079      1141      1080      1130      1207      1154
dram[12]:       1769      1767      1879      1881      1230      1212      1068      1002       996      1124      1140      1210      1158      1142      1221      1168
dram[13]:       1661      1773      1941      1213      1204      1213      1060       984      1005      1124      1145      1185      1084      1073      1229      1178
dram[14]:       1777      1768      1974      1976      1153      1209      1073       983       970       997      1067       974      1002      1127      1107      1260
dram[15]:       1777      1587      1882      1814      1115      1171       986      1006       967      1000      1061       990      1132      1131      1100      1537
dram[16]:       1776      1771      1971      1990      1140      1196      1001       984       943       942      1013      1009      1078      1111      1246      1455
dram[17]:       1590      1777      1698      1892      1126      1177       995       928      1017      1001      1050      1095      1076      1114      1113      1150
dram[18]:       1591      1727      1699      1891      1275      1213       984      1120      1084      1110      1229      1048      1043      1220      1253      1249
dram[19]:       1776      1826      1976      1953      1130      1146       961       978       982      1023      1142      1034      1071      1157      1236      1458
dram[20]:       1776      1365      1985      1990      1168      1216      1101       975       997       996      1165      1005      1142      1035      1129      1209
dram[21]:       1612      1721      1863      1982      1162      1213      1160      1047      1000       846      1165      1005      1102      1144      1285      1242
dram[22]:       1684      1807      1699      1890      1119      1212      1158      1040      1060      1061      1080      1115      1141      1081      1129      1110
dram[23]:       1778      1785      1787      1902      1207      1219      1159       935       988      1071      1080      1121      1142      1081      1106      1523
dram[24]:       1522      1781      1669      1885      1202      1192      1011      1057       951       998      1012      1084      1096      1072      1148      1485
dram[25]:       1797      1607      1789      1345      1185      1237      1093      1067      1117      1026      1022      1065      1096      1074      1100      1483
dram[26]:       1778      1607      1961      1953      1189      1234      1093      1062      1119      1071      1163      1009      1014      1166      1281      1148
dram[27]:       1592      1785      1962      1695      1191      1234      1087      1017      1119      1031      1012      1008      1017      1172      1118      1126
dram[28]:       1733      1790      1829      1326      1177      1135       998      1047      1033      1043      1182      1090      1089      1092      1238      1465
dram[29]:       1770      1774      1697      1888      1184      1122      1148       923      1019      1049      1102      1089      1154      1090      1119      1155
dram[30]:       1769      1731      1221      1949      1182      1182      1148      1046       982      1018      1174      1093      1152      1091      1148      1148
dram[31]:       1590      1600      1957      1953      1168      1174      1148      1047       942       952      1183      1088      1099      1088      1239      1208
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60449 n_act=597 n_pre=581 n_ref_event=0 n_req=2940 n_rd=2940 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04578
n_activity=11239 dram_eff=0.2616
bk0: 212a 62329i bk1: 208a 62619i bk2: 200a 62538i bk3: 192a 62640i bk4: 180a 63213i bk5: 180a 63082i bk6: 200a 63227i bk7: 184a 63248i bk8: 164a 63025i bk9: 168a 63112i bk10: 192a 63464i bk11: 184a 63033i bk12: 180a 63327i bk13: 172a 63284i bk14: 172a 63288i bk15: 152a 63279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796939
Row_Buffer_Locality_read = 0.796939
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.584615
Bank_Level_Parallism_Col = 1.831560
Bank_Level_Parallism_Ready = 1.225850
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567361 

BW Util details:
bwutil = 0.045784 
total_CMD = 64215 
util_bw = 2940 
Wasted_Col = 3893 
Wasted_Row = 1552 
Idle = 55830 

BW Util Bottlenecks: 
RCDc_limit = 4680 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1503 
rwq = 0 
CCDLc_limit_alone = 1503 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60449 
Read = 2940 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 597 
n_pre = 581 
n_ref = 0 
n_req = 2940 
total_req = 2940 

Dual Bus Interface Util: 
issued_total_row = 1178 
issued_total_col = 2940 
Row_Bus_Util =  0.018345 
CoL_Bus_Util = 0.045784 
Either_Row_CoL_Bus_Util = 0.058647 
Issued_on_Two_Bus_Simul_Util = 0.005482 
issued_two_Eff = 0.093468 
queue_avg = 0.652947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.652947
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60444 n_act=595 n_pre=579 n_ref_event=0 n_req=2968 n_rd=2968 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04622
n_activity=10846 dram_eff=0.2736
bk0: 204a 62923i bk1: 208a 62646i bk2: 216a 62669i bk3: 208a 62365i bk4: 184a 62878i bk5: 184a 63258i bk6: 200a 63275i bk7: 176a 63236i bk8: 160a 63071i bk9: 176a 63178i bk10: 184a 63359i bk11: 192a 63052i bk12: 172a 63338i bk13: 168a 63233i bk14: 176a 63287i bk15: 160a 63338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799528
Row_Buffer_Locality_read = 0.799528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.587078
Bank_Level_Parallism_Col = 1.825105
Bank_Level_Parallism_Ready = 1.209906
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.581728 

BW Util details:
bwutil = 0.046220 
total_CMD = 64215 
util_bw = 2968 
Wasted_Col = 3827 
Wasted_Row = 1439 
Idle = 55981 

BW Util Bottlenecks: 
RCDc_limit = 4628 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1488 
rwq = 0 
CCDLc_limit_alone = 1488 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60444 
Read = 2968 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 2968 
total_req = 2968 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 2968 
Row_Bus_Util =  0.018282 
CoL_Bus_Util = 0.046220 
Either_Row_CoL_Bus_Util = 0.058725 
Issued_on_Two_Bus_Simul_Util = 0.005777 
issued_two_Eff = 0.098382 
queue_avg = 0.630429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=30 avg=0.630429
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60418 n_act=610 n_pre=594 n_ref_event=0 n_req=2952 n_rd=2952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04597
n_activity=11123 dram_eff=0.2654
bk0: 216a 62348i bk1: 204a 62689i bk2: 200a 62584i bk3: 208a 62539i bk4: 188a 63187i bk5: 172a 63214i bk6: 180a 63458i bk7: 184a 63247i bk8: 176a 63131i bk9: 196a 63017i bk10: 188a 63026i bk11: 196a 63090i bk12: 164a 63429i bk13: 160a 63329i bk14: 156a 63169i bk15: 164a 63179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793360
Row_Buffer_Locality_read = 0.793360
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.525949
Bank_Level_Parallism_Col = 1.778937
Bank_Level_Parallism_Ready = 1.165312
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.565364 

BW Util details:
bwutil = 0.045971 
total_CMD = 64215 
util_bw = 2952 
Wasted_Col = 4017 
Wasted_Row = 1644 
Idle = 55602 

BW Util Bottlenecks: 
RCDc_limit = 4915 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1576 
rwq = 0 
CCDLc_limit_alone = 1576 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60418 
Read = 2952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 610 
n_pre = 594 
n_ref = 0 
n_req = 2952 
total_req = 2952 

Dual Bus Interface Util: 
issued_total_row = 1204 
issued_total_col = 2952 
Row_Bus_Util =  0.018750 
CoL_Bus_Util = 0.045971 
Either_Row_CoL_Bus_Util = 0.059129 
Issued_on_Two_Bus_Simul_Util = 0.005591 
issued_two_Eff = 0.094548 
queue_avg = 0.641127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.641127
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60412 n_act=583 n_pre=567 n_ref_event=0 n_req=3012 n_rd=3012 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0469
n_activity=11521 dram_eff=0.2614
bk0: 200a 62454i bk1: 204a 62777i bk2: 220a 62535i bk3: 196a 62858i bk4: 216a 63026i bk5: 172a 63161i bk6: 184a 63117i bk7: 196a 63354i bk8: 176a 63124i bk9: 192a 63166i bk10: 192a 63143i bk11: 184a 63209i bk12: 164a 63314i bk13: 160a 63349i bk14: 188a 63313i bk15: 168a 63409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806441
Row_Buffer_Locality_read = 0.806441
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.452784
Bank_Level_Parallism_Col = 1.757797
Bank_Level_Parallism_Ready = 1.203851
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540221 

BW Util details:
bwutil = 0.046905 
total_CMD = 64215 
util_bw = 3012 
Wasted_Col = 4014 
Wasted_Row = 1594 
Idle = 55595 

BW Util Bottlenecks: 
RCDc_limit = 4675 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1514 
rwq = 0 
CCDLc_limit_alone = 1514 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60412 
Read = 3012 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 583 
n_pre = 567 
n_ref = 0 
n_req = 3012 
total_req = 3012 

Dual Bus Interface Util: 
issued_total_row = 1150 
issued_total_col = 3012 
Row_Bus_Util =  0.017909 
CoL_Bus_Util = 0.046905 
Either_Row_CoL_Bus_Util = 0.059223 
Issued_on_Two_Bus_Simul_Util = 0.005591 
issued_two_Eff = 0.094399 
queue_avg = 0.647123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.647123
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60383 n_act=603 n_pre=587 n_ref_event=0 n_req=2984 n_rd=2984 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04647
n_activity=11159 dram_eff=0.2674
bk0: 208a 62717i bk1: 212a 62792i bk2: 200a 62768i bk3: 196a 62558i bk4: 184a 63001i bk5: 184a 63054i bk6: 192a 63109i bk7: 180a 63088i bk8: 188a 63173i bk9: 196a 63205i bk10: 200a 63167i bk11: 184a 63120i bk12: 176a 63278i bk13: 164a 63308i bk14: 168a 63372i bk15: 152a 63174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797922
Row_Buffer_Locality_read = 0.797922
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.491325
Bank_Level_Parallism_Col = 1.751151
Bank_Level_Parallism_Ready = 1.215147
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.546920 

BW Util details:
bwutil = 0.046469 
total_CMD = 64215 
util_bw = 2984 
Wasted_Col = 4141 
Wasted_Row = 1521 
Idle = 55569 

BW Util Bottlenecks: 
RCDc_limit = 4887 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1482 
rwq = 0 
CCDLc_limit_alone = 1482 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60383 
Read = 2984 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 603 
n_pre = 587 
n_ref = 0 
n_req = 2984 
total_req = 2984 

Dual Bus Interface Util: 
issued_total_row = 1190 
issued_total_col = 2984 
Row_Bus_Util =  0.018531 
CoL_Bus_Util = 0.046469 
Either_Row_CoL_Bus_Util = 0.059675 
Issued_on_Two_Bus_Simul_Util = 0.005326 
issued_two_Eff = 0.089248 
queue_avg = 0.592183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.592183
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60450 n_act=591 n_pre=575 n_ref_event=0 n_req=2944 n_rd=2944 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04585
n_activity=11090 dram_eff=0.2655
bk0: 208a 62594i bk1: 196a 62630i bk2: 204a 62590i bk3: 204a 62560i bk4: 188a 63061i bk5: 180a 63107i bk6: 196a 63315i bk7: 188a 63209i bk8: 184a 63050i bk9: 172a 63429i bk10: 196a 63219i bk11: 176a 63209i bk12: 176a 63333i bk13: 160a 63428i bk14: 160a 63145i bk15: 156a 63223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799253
Row_Buffer_Locality_read = 0.799253
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.542349
Bank_Level_Parallism_Col = 1.803473
Bank_Level_Parallism_Ready = 1.226223
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.546089 

BW Util details:
bwutil = 0.045846 
total_CMD = 64215 
util_bw = 2944 
Wasted_Col = 3953 
Wasted_Row = 1474 
Idle = 55844 

BW Util Bottlenecks: 
RCDc_limit = 4732 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1598 
rwq = 0 
CCDLc_limit_alone = 1598 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60450 
Read = 2944 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 591 
n_pre = 575 
n_ref = 0 
n_req = 2944 
total_req = 2944 

Dual Bus Interface Util: 
issued_total_row = 1166 
issued_total_col = 2944 
Row_Bus_Util =  0.018158 
CoL_Bus_Util = 0.045846 
Either_Row_CoL_Bus_Util = 0.058631 
Issued_on_Two_Bus_Simul_Util = 0.005373 
issued_two_Eff = 0.091633 
queue_avg = 0.600529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.600529
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60397 n_act=596 n_pre=580 n_ref_event=0 n_req=3000 n_rd=3000 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04672
n_activity=11125 dram_eff=0.2697
bk0: 212a 62770i bk1: 208a 62849i bk2: 192a 62719i bk3: 208a 62283i bk4: 184a 63136i bk5: 192a 63206i bk6: 204a 63292i bk7: 172a 63306i bk8: 168a 63163i bk9: 188a 62942i bk10: 204a 63270i bk11: 176a 63335i bk12: 168a 63285i bk13: 172a 63348i bk14: 188a 63099i bk15: 164a 63133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801333
Row_Buffer_Locality_read = 0.801333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.573569
Bank_Level_Parallism_Col = 1.801566
Bank_Level_Parallism_Ready = 1.213333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.553044 

BW Util details:
bwutil = 0.046718 
total_CMD = 64215 
util_bw = 3000 
Wasted_Col = 3921 
Wasted_Row = 1357 
Idle = 55937 

BW Util Bottlenecks: 
RCDc_limit = 4654 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1524 
rwq = 0 
CCDLc_limit_alone = 1524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60397 
Read = 3000 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 596 
n_pre = 580 
n_ref = 0 
n_req = 3000 
total_req = 3000 

Dual Bus Interface Util: 
issued_total_row = 1176 
issued_total_col = 3000 
Row_Bus_Util =  0.018313 
CoL_Bus_Util = 0.046718 
Either_Row_CoL_Bus_Util = 0.059457 
Issued_on_Two_Bus_Simul_Util = 0.005575 
issued_two_Eff = 0.093766 
queue_avg = 0.564541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.564541
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60405 n_act=612 n_pre=596 n_ref_event=0 n_req=2964 n_rd=2964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04616
n_activity=11013 dram_eff=0.2691
bk0: 212a 62775i bk1: 216a 62746i bk2: 196a 62719i bk3: 196a 62375i bk4: 188a 62893i bk5: 192a 62986i bk6: 192a 63268i bk7: 172a 63186i bk8: 160a 63089i bk9: 204a 63086i bk10: 192a 63245i bk11: 176a 63121i bk12: 164a 63254i bk13: 160a 63221i bk14: 176a 63149i bk15: 168a 63210i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793522
Row_Buffer_Locality_read = 0.793522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.567857
Bank_Level_Parallism_Col = 1.806080
Bank_Level_Parallism_Ready = 1.241903
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540556 

BW Util details:
bwutil = 0.046157 
total_CMD = 64215 
util_bw = 2964 
Wasted_Col = 4148 
Wasted_Row = 1487 
Idle = 55616 

BW Util Bottlenecks: 
RCDc_limit = 4920 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1642 
rwq = 0 
CCDLc_limit_alone = 1642 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60405 
Read = 2964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 612 
n_pre = 596 
n_ref = 0 
n_req = 2964 
total_req = 2964 

Dual Bus Interface Util: 
issued_total_row = 1208 
issued_total_col = 2964 
Row_Bus_Util =  0.018812 
CoL_Bus_Util = 0.046157 
Either_Row_CoL_Bus_Util = 0.059332 
Issued_on_Two_Bus_Simul_Util = 0.005637 
issued_two_Eff = 0.095013 
queue_avg = 0.640069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.640069
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60481 n_act=568 n_pre=552 n_ref_event=0 n_req=2964 n_rd=2964 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04616
n_activity=11157 dram_eff=0.2657
bk0: 212a 62831i bk1: 204a 62761i bk2: 208a 62693i bk3: 204a 62682i bk4: 192a 63141i bk5: 172a 63299i bk6: 180a 63225i bk7: 192a 63317i bk8: 164a 63237i bk9: 188a 63237i bk10: 176a 63203i bk11: 200a 63189i bk12: 156a 63155i bk13: 172a 63302i bk14: 176a 63237i bk15: 168a 63439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808367
Row_Buffer_Locality_read = 0.808367
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.421688
Bank_Level_Parallism_Col = 1.735016
Bank_Level_Parallism_Ready = 1.185223
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.509005 

BW Util details:
bwutil = 0.046157 
total_CMD = 64215 
util_bw = 2964 
Wasted_Col = 3964 
Wasted_Row = 1519 
Idle = 55768 

BW Util Bottlenecks: 
RCDc_limit = 4589 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1641 
rwq = 0 
CCDLc_limit_alone = 1641 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60481 
Read = 2964 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 568 
n_pre = 552 
n_ref = 0 
n_req = 2964 
total_req = 2964 

Dual Bus Interface Util: 
issued_total_row = 1120 
issued_total_col = 2964 
Row_Bus_Util =  0.017441 
CoL_Bus_Util = 0.046157 
Either_Row_CoL_Bus_Util = 0.058148 
Issued_on_Two_Bus_Simul_Util = 0.005450 
issued_two_Eff = 0.093733 
queue_avg = 0.581764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.581764
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60440 n_act=580 n_pre=564 n_ref_event=0 n_req=2972 n_rd=2972 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04628
n_activity=11389 dram_eff=0.261
bk0: 212a 62549i bk1: 204a 62773i bk2: 204a 62587i bk3: 212a 62456i bk4: 196a 63123i bk5: 184a 63233i bk6: 184a 63296i bk7: 200a 63287i bk8: 188a 63134i bk9: 176a 63272i bk10: 168a 63208i bk11: 188a 63131i bk12: 156a 63446i bk13: 156a 63451i bk14: 184a 63253i bk15: 160a 63381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804845
Row_Buffer_Locality_read = 0.804845
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.459795
Bank_Level_Parallism_Col = 1.777878
Bank_Level_Parallism_Ready = 1.197510
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.562940 

BW Util details:
bwutil = 0.046282 
total_CMD = 64215 
util_bw = 2972 
Wasted_Col = 3862 
Wasted_Row = 1635 
Idle = 55746 

BW Util Bottlenecks: 
RCDc_limit = 4566 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1496 
rwq = 0 
CCDLc_limit_alone = 1496 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60440 
Read = 2972 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 580 
n_pre = 564 
n_ref = 0 
n_req = 2972 
total_req = 2972 

Dual Bus Interface Util: 
issued_total_row = 1144 
issued_total_col = 2972 
Row_Bus_Util =  0.017815 
CoL_Bus_Util = 0.046282 
Either_Row_CoL_Bus_Util = 0.058787 
Issued_on_Two_Bus_Simul_Util = 0.005310 
issued_two_Eff = 0.090331 
queue_avg = 0.589582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.589582
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60440 n_act=606 n_pre=590 n_ref_event=0 n_req=2960 n_rd=2960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0461
n_activity=11634 dram_eff=0.2544
bk0: 208a 62515i bk1: 208a 62785i bk2: 204a 62402i bk3: 200a 62663i bk4: 172a 63299i bk5: 180a 63135i bk6: 192a 63260i bk7: 200a 63253i bk8: 168a 63324i bk9: 180a 63135i bk10: 192a 63100i bk11: 176a 63122i bk12: 164a 63347i bk13: 184a 63080i bk14: 172a 63182i bk15: 160a 63071i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795270
Row_Buffer_Locality_read = 0.795270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.513245
Bank_Level_Parallism_Col = 1.773844
Bank_Level_Parallism_Ready = 1.184122
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.522967 

BW Util details:
bwutil = 0.046095 
total_CMD = 64215 
util_bw = 2960 
Wasted_Col = 4051 
Wasted_Row = 1634 
Idle = 55570 

BW Util Bottlenecks: 
RCDc_limit = 4868 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1570 
rwq = 0 
CCDLc_limit_alone = 1570 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60440 
Read = 2960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 606 
n_pre = 590 
n_ref = 0 
n_req = 2960 
total_req = 2960 

Dual Bus Interface Util: 
issued_total_row = 1196 
issued_total_col = 2960 
Row_Bus_Util =  0.018625 
CoL_Bus_Util = 0.046095 
Either_Row_CoL_Bus_Util = 0.058787 
Issued_on_Two_Bus_Simul_Util = 0.005933 
issued_two_Eff = 0.100927 
queue_avg = 0.693732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.693732
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60364 n_act=613 n_pre=597 n_ref_event=0 n_req=2996 n_rd=2996 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04666
n_activity=10895 dram_eff=0.275
bk0: 204a 62681i bk1: 208a 62406i bk2: 196a 62636i bk3: 220a 62319i bk4: 184a 63089i bk5: 184a 63186i bk6: 208a 63182i bk7: 192a 63372i bk8: 164a 63114i bk9: 164a 63303i bk10: 188a 63221i bk11: 196a 63118i bk12: 164a 63401i bk13: 172a 63209i bk14: 176a 63209i bk15: 176a 63138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795394
Row_Buffer_Locality_read = 0.795394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.559981
Bank_Level_Parallism_Col = 1.777266
Bank_Level_Parallism_Ready = 1.197931
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.546763 

BW Util details:
bwutil = 0.046656 
total_CMD = 64215 
util_bw = 2996 
Wasted_Col = 4117 
Wasted_Row = 1423 
Idle = 55679 

BW Util Bottlenecks: 
RCDc_limit = 4852 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1586 
rwq = 0 
CCDLc_limit_alone = 1586 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60364 
Read = 2996 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 613 
n_pre = 597 
n_ref = 0 
n_req = 2996 
total_req = 2996 

Dual Bus Interface Util: 
issued_total_row = 1210 
issued_total_col = 2996 
Row_Bus_Util =  0.018843 
CoL_Bus_Util = 0.046656 
Either_Row_CoL_Bus_Util = 0.059970 
Issued_on_Two_Bus_Simul_Util = 0.005528 
issued_two_Eff = 0.092184 
queue_avg = 0.641532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.641532
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60425 n_act=598 n_pre=582 n_ref_event=0 n_req=2960 n_rd=2960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0461
n_activity=11309 dram_eff=0.2617
bk0: 220a 62552i bk1: 200a 62751i bk2: 184a 62717i bk3: 216a 62411i bk4: 192a 63249i bk5: 184a 63069i bk6: 176a 63187i bk7: 188a 63529i bk8: 188a 63077i bk9: 188a 63130i bk10: 180a 63216i bk11: 184a 63086i bk12: 152a 63435i bk13: 168a 63277i bk14: 176a 63004i bk15: 164a 63069i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797973
Row_Buffer_Locality_read = 0.797973
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.562885
Bank_Level_Parallism_Col = 1.832217
Bank_Level_Parallism_Ready = 1.239865
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.566920 

BW Util details:
bwutil = 0.046095 
total_CMD = 64215 
util_bw = 2960 
Wasted_Col = 3923 
Wasted_Row = 1561 
Idle = 55771 

BW Util Bottlenecks: 
RCDc_limit = 4728 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1504 
rwq = 0 
CCDLc_limit_alone = 1504 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60425 
Read = 2960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 598 
n_pre = 582 
n_ref = 0 
n_req = 2960 
total_req = 2960 

Dual Bus Interface Util: 
issued_total_row = 1180 
issued_total_col = 2960 
Row_Bus_Util =  0.018376 
CoL_Bus_Util = 0.046095 
Either_Row_CoL_Bus_Util = 0.059020 
Issued_on_Two_Bus_Simul_Util = 0.005450 
issued_two_Eff = 0.092348 
queue_avg = 0.649147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.649147
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60423 n_act=605 n_pre=589 n_ref_event=0 n_req=2956 n_rd=2956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04603
n_activity=11029 dram_eff=0.268
bk0: 216a 62631i bk1: 208a 62937i bk2: 196a 62495i bk3: 212a 62472i bk4: 184a 63089i bk5: 184a 63172i bk6: 180a 63247i bk7: 188a 63443i bk8: 180a 63093i bk9: 172a 62989i bk10: 180a 63156i bk11: 192a 63035i bk12: 164a 63332i bk13: 164a 63373i bk14: 168a 63185i bk15: 168a 63138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795332
Row_Buffer_Locality_read = 0.795332
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.548832
Bank_Level_Parallism_Col = 1.782710
Bank_Level_Parallism_Ready = 1.205683
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558265 

BW Util details:
bwutil = 0.046033 
total_CMD = 64215 
util_bw = 2956 
Wasted_Col = 4053 
Wasted_Row = 1469 
Idle = 55737 

BW Util Bottlenecks: 
RCDc_limit = 4884 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1505 
rwq = 0 
CCDLc_limit_alone = 1505 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60423 
Read = 2956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 605 
n_pre = 589 
n_ref = 0 
n_req = 2956 
total_req = 2956 

Dual Bus Interface Util: 
issued_total_row = 1194 
issued_total_col = 2956 
Row_Bus_Util =  0.018594 
CoL_Bus_Util = 0.046033 
Either_Row_CoL_Bus_Util = 0.059052 
Issued_on_Two_Bus_Simul_Util = 0.005575 
issued_two_Eff = 0.094409 
queue_avg = 0.654847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.654847
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60440 n_act=614 n_pre=598 n_ref_event=0 n_req=2948 n_rd=2948 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04591
n_activity=10936 dram_eff=0.2696
bk0: 204a 62504i bk1: 212a 62596i bk2: 204a 62640i bk3: 196a 62523i bk4: 180a 62926i bk5: 176a 63056i bk6: 172a 63430i bk7: 184a 63259i bk8: 164a 63174i bk9: 172a 63220i bk10: 184a 63074i bk11: 212a 63139i bk12: 180a 63166i bk13: 168a 63226i bk14: 152a 63303i bk15: 188a 63082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791723
Row_Buffer_Locality_read = 0.791723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.596165
Bank_Level_Parallism_Col = 1.783907
Bank_Level_Parallism_Ready = 1.170963
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.549573 

BW Util details:
bwutil = 0.045908 
total_CMD = 64215 
util_bw = 2948 
Wasted_Col = 4027 
Wasted_Row = 1526 
Idle = 55714 

BW Util Bottlenecks: 
RCDc_limit = 4841 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1552 
rwq = 0 
CCDLc_limit_alone = 1552 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60440 
Read = 2948 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 614 
n_pre = 598 
n_ref = 0 
n_req = 2948 
total_req = 2948 

Dual Bus Interface Util: 
issued_total_row = 1212 
issued_total_col = 2948 
Row_Bus_Util =  0.018874 
CoL_Bus_Util = 0.045908 
Either_Row_CoL_Bus_Util = 0.058787 
Issued_on_Two_Bus_Simul_Util = 0.005995 
issued_two_Eff = 0.101987 
queue_avg = 0.687752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.687752
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60470 n_act=598 n_pre=582 n_ref_event=0 n_req=2920 n_rd=2920 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04547
n_activity=11014 dram_eff=0.2651
bk0: 196a 62651i bk1: 208a 62560i bk2: 184a 62414i bk3: 204a 62501i bk4: 184a 63182i bk5: 188a 63017i bk6: 172a 63327i bk7: 188a 63215i bk8: 184a 63177i bk9: 176a 63169i bk10: 192a 63223i bk11: 200a 63154i bk12: 156a 63361i bk13: 164a 63317i bk14: 156a 63263i bk15: 168a 63223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795205
Row_Buffer_Locality_read = 0.795205
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.577974
Bank_Level_Parallism_Col = 1.829544
Bank_Level_Parallism_Ready = 1.218151
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558651 

BW Util details:
bwutil = 0.045472 
total_CMD = 64215 
util_bw = 2920 
Wasted_Col = 3886 
Wasted_Row = 1575 
Idle = 55834 

BW Util Bottlenecks: 
RCDc_limit = 4752 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1535 
rwq = 0 
CCDLc_limit_alone = 1535 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60470 
Read = 2920 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 598 
n_pre = 582 
n_ref = 0 
n_req = 2920 
total_req = 2920 

Dual Bus Interface Util: 
issued_total_row = 1180 
issued_total_col = 2920 
Row_Bus_Util =  0.018376 
CoL_Bus_Util = 0.045472 
Either_Row_CoL_Bus_Util = 0.058320 
Issued_on_Two_Bus_Simul_Util = 0.005528 
issued_two_Eff = 0.094793 
queue_avg = 0.620665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.620665
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60457 n_act=597 n_pre=581 n_ref_event=0 n_req=2960 n_rd=2960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0461
n_activity=11162 dram_eff=0.2652
bk0: 200a 62707i bk1: 212a 62680i bk2: 208a 62403i bk3: 212a 62675i bk4: 188a 63032i bk5: 176a 63053i bk6: 180a 63231i bk7: 192a 63073i bk8: 192a 63254i bk9: 180a 63071i bk10: 172a 63236i bk11: 200a 63141i bk12: 148a 63224i bk13: 160a 63310i bk14: 180a 63298i bk15: 160a 63304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798311
Row_Buffer_Locality_read = 0.798311
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.545199
Bank_Level_Parallism_Col = 1.831439
Bank_Level_Parallism_Ready = 1.277027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.557786 

BW Util details:
bwutil = 0.046095 
total_CMD = 64215 
util_bw = 2960 
Wasted_Col = 3978 
Wasted_Row = 1591 
Idle = 55686 

BW Util Bottlenecks: 
RCDc_limit = 4609 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1527 
rwq = 0 
CCDLc_limit_alone = 1527 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60457 
Read = 2960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 597 
n_pre = 581 
n_ref = 0 
n_req = 2960 
total_req = 2960 

Dual Bus Interface Util: 
issued_total_row = 1178 
issued_total_col = 2960 
Row_Bus_Util =  0.018345 
CoL_Bus_Util = 0.046095 
Either_Row_CoL_Bus_Util = 0.058522 
Issued_on_Two_Bus_Simul_Util = 0.005918 
issued_two_Eff = 0.101118 
queue_avg = 0.636378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.636378
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60431 n_act=595 n_pre=579 n_ref_event=0 n_req=2956 n_rd=2956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04603
n_activity=11197 dram_eff=0.264
bk0: 200a 62495i bk1: 208a 62779i bk2: 208a 62525i bk3: 216a 62468i bk4: 180a 62973i bk5: 176a 63181i bk6: 188a 63223i bk7: 184a 63243i bk8: 188a 63229i bk9: 160a 63237i bk10: 200a 63269i bk11: 196a 63122i bk12: 152a 63293i bk13: 156a 63308i bk14: 176a 63281i bk15: 168a 63347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798714
Row_Buffer_Locality_read = 0.798714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.476934
Bank_Level_Parallism_Col = 1.759138
Bank_Level_Parallism_Ready = 1.198579
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.526285 

BW Util details:
bwutil = 0.046033 
total_CMD = 64215 
util_bw = 2956 
Wasted_Col = 4083 
Wasted_Row = 1610 
Idle = 55566 

BW Util Bottlenecks: 
RCDc_limit = 4803 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1549 
rwq = 0 
CCDLc_limit_alone = 1549 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60431 
Read = 2956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 595 
n_pre = 579 
n_ref = 0 
n_req = 2956 
total_req = 2956 

Dual Bus Interface Util: 
issued_total_row = 1174 
issued_total_col = 2956 
Row_Bus_Util =  0.018282 
CoL_Bus_Util = 0.046033 
Either_Row_CoL_Bus_Util = 0.058927 
Issued_on_Two_Bus_Simul_Util = 0.005388 
issued_two_Eff = 0.091438 
queue_avg = 0.599766 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.599766
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60499 n_act=574 n_pre=558 n_ref_event=0 n_req=2932 n_rd=2932 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04566
n_activity=10924 dram_eff=0.2684
bk0: 208a 62597i bk1: 208a 62876i bk2: 232a 62383i bk3: 196a 62706i bk4: 176a 63260i bk5: 168a 63205i bk6: 184a 63341i bk7: 176a 63321i bk8: 192a 63006i bk9: 168a 63342i bk10: 188a 63400i bk11: 176a 63160i bk12: 164a 63234i bk13: 160a 63274i bk14: 168a 63435i bk15: 168a 63208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804229
Row_Buffer_Locality_read = 0.804229
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.492628
Bank_Level_Parallism_Col = 1.768177
Bank_Level_Parallism_Ready = 1.188608
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.567966 

BW Util details:
bwutil = 0.045659 
total_CMD = 64215 
util_bw = 2932 
Wasted_Col = 3874 
Wasted_Row = 1468 
Idle = 55941 

BW Util Bottlenecks: 
RCDc_limit = 4602 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1444 
rwq = 0 
CCDLc_limit_alone = 1444 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60499 
Read = 2932 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 574 
n_pre = 558 
n_ref = 0 
n_req = 2932 
total_req = 2932 

Dual Bus Interface Util: 
issued_total_row = 1132 
issued_total_col = 2932 
Row_Bus_Util =  0.017628 
CoL_Bus_Util = 0.045659 
Either_Row_CoL_Bus_Util = 0.057868 
Issued_on_Two_Bus_Simul_Util = 0.005419 
issued_two_Eff = 0.093649 
queue_avg = 0.578447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.578447
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60501 n_act=574 n_pre=558 n_ref_event=0 n_req=2928 n_rd=2928 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0456
n_activity=11048 dram_eff=0.265
bk0: 216a 62783i bk1: 204a 62718i bk2: 204a 62512i bk3: 200a 62425i bk4: 176a 63246i bk5: 168a 63374i bk6: 184a 63374i bk7: 188a 63183i bk8: 192a 63206i bk9: 176a 63194i bk10: 192a 63276i bk11: 192a 63022i bk12: 156a 63372i bk13: 152a 63447i bk14: 168a 63314i bk15: 160a 63108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803962
Row_Buffer_Locality_read = 0.803962
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.538293
Bank_Level_Parallism_Col = 1.792846
Bank_Level_Parallism_Ready = 1.199112
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.533181 

BW Util details:
bwutil = 0.045597 
total_CMD = 64215 
util_bw = 2928 
Wasted_Col = 3798 
Wasted_Row = 1474 
Idle = 56015 

BW Util Bottlenecks: 
RCDc_limit = 4536 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1559 
rwq = 0 
CCDLc_limit_alone = 1559 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60501 
Read = 2928 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 574 
n_pre = 558 
n_ref = 0 
n_req = 2928 
total_req = 2928 

Dual Bus Interface Util: 
issued_total_row = 1132 
issued_total_col = 2928 
Row_Bus_Util =  0.017628 
CoL_Bus_Util = 0.045597 
Either_Row_CoL_Bus_Util = 0.057837 
Issued_on_Two_Bus_Simul_Util = 0.005388 
issued_two_Eff = 0.093161 
queue_avg = 0.602710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.60271
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60484 n_act=587 n_pre=571 n_ref_event=0 n_req=2904 n_rd=2904 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04522
n_activity=11024 dram_eff=0.2634
bk0: 204a 63088i bk1: 192a 62812i bk2: 200a 62610i bk3: 192a 62705i bk4: 180a 63074i bk5: 180a 63127i bk6: 188a 63513i bk7: 192a 63059i bk8: 172a 63047i bk9: 172a 63114i bk10: 192a 63363i bk11: 180a 63118i bk12: 156a 63136i bk13: 152a 63363i bk14: 176a 63122i bk15: 176a 62962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797865
Row_Buffer_Locality_read = 0.797865
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.536126
Bank_Level_Parallism_Col = 1.757472
Bank_Level_Parallism_Ready = 1.187328
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.542900 

BW Util details:
bwutil = 0.045223 
total_CMD = 64215 
util_bw = 2904 
Wasted_Col = 3976 
Wasted_Row = 1452 
Idle = 55883 

BW Util Bottlenecks: 
RCDc_limit = 4694 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1489 
rwq = 0 
CCDLc_limit_alone = 1489 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60484 
Read = 2904 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 587 
n_pre = 571 
n_ref = 0 
n_req = 2904 
total_req = 2904 

Dual Bus Interface Util: 
issued_total_row = 1158 
issued_total_col = 2904 
Row_Bus_Util =  0.018033 
CoL_Bus_Util = 0.045223 
Either_Row_CoL_Bus_Util = 0.058102 
Issued_on_Two_Bus_Simul_Util = 0.005155 
issued_two_Eff = 0.088716 
queue_avg = 0.614202 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.614202
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60466 n_act=593 n_pre=577 n_ref_event=0 n_req=2944 n_rd=2944 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04585
n_activity=11276 dram_eff=0.2611
bk0: 204a 62751i bk1: 200a 62885i bk2: 208a 62498i bk3: 220a 62594i bk4: 184a 62904i bk5: 176a 63059i bk6: 188a 63406i bk7: 176a 63120i bk8: 172a 63286i bk9: 180a 63180i bk10: 196a 63236i bk11: 184a 63107i bk12: 168a 63242i bk13: 152a 63403i bk14: 164a 63285i bk15: 172a 63251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798573
Row_Buffer_Locality_read = 0.798573
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.454451
Bank_Level_Parallism_Col = 1.748696
Bank_Level_Parallism_Ready = 1.197690
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.499710 

BW Util details:
bwutil = 0.045846 
total_CMD = 64215 
util_bw = 2944 
Wasted_Col = 4122 
Wasted_Row = 1562 
Idle = 55587 

BW Util Bottlenecks: 
RCDc_limit = 4813 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1710 
rwq = 0 
CCDLc_limit_alone = 1710 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60466 
Read = 2944 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 2944 
total_req = 2944 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 2944 
Row_Bus_Util =  0.018220 
CoL_Bus_Util = 0.045846 
Either_Row_CoL_Bus_Util = 0.058382 
Issued_on_Two_Bus_Simul_Util = 0.005684 
issued_two_Eff = 0.097359 
queue_avg = 0.582418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.582418
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60447 n_act=600 n_pre=584 n_ref_event=0 n_req=2948 n_rd=2948 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04591
n_activity=11105 dram_eff=0.2655
bk0: 204a 62728i bk1: 216a 62650i bk2: 212a 62246i bk3: 204a 62559i bk4: 192a 62978i bk5: 176a 63029i bk6: 188a 63324i bk7: 188a 63272i bk8: 176a 63165i bk9: 176a 63253i bk10: 188a 63232i bk11: 180a 63197i bk12: 160a 63624i bk13: 160a 63424i bk14: 164a 63298i bk15: 164a 63137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796472
Row_Buffer_Locality_read = 0.796472
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.500235
Bank_Level_Parallism_Col = 1.787316
Bank_Level_Parallism_Ready = 1.196065
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.540560 

BW Util details:
bwutil = 0.045908 
total_CMD = 64215 
util_bw = 2948 
Wasted_Col = 3994 
Wasted_Row = 1566 
Idle = 55707 

BW Util Bottlenecks: 
RCDc_limit = 4718 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1588 
rwq = 0 
CCDLc_limit_alone = 1588 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60447 
Read = 2948 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 600 
n_pre = 584 
n_ref = 0 
n_req = 2948 
total_req = 2948 

Dual Bus Interface Util: 
issued_total_row = 1184 
issued_total_col = 2948 
Row_Bus_Util =  0.018438 
CoL_Bus_Util = 0.045908 
Either_Row_CoL_Bus_Util = 0.058678 
Issued_on_Two_Bus_Simul_Util = 0.005668 
issued_two_Eff = 0.096603 
queue_avg = 0.608472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.608472
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60479 n_act=588 n_pre=572 n_ref_event=0 n_req=2928 n_rd=2928 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0456
n_activity=11054 dram_eff=0.2649
bk0: 200a 62833i bk1: 216a 62799i bk2: 208a 62574i bk3: 184a 62723i bk4: 188a 63118i bk5: 180a 63171i bk6: 184a 63450i bk7: 180a 63116i bk8: 184a 63096i bk9: 184a 62992i bk10: 184a 63215i bk11: 176a 63301i bk12: 160a 63319i bk13: 168a 63317i bk14: 168a 63099i bk15: 164a 63056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799180
Row_Buffer_Locality_read = 0.799180
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.496642
Bank_Level_Parallism_Col = 1.810746
Bank_Level_Parallism_Ready = 1.233607
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.551940 

BW Util details:
bwutil = 0.045597 
total_CMD = 64215 
util_bw = 2928 
Wasted_Col = 3950 
Wasted_Row = 1609 
Idle = 55728 

BW Util Bottlenecks: 
RCDc_limit = 4642 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1535 
rwq = 0 
CCDLc_limit_alone = 1535 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60479 
Read = 2928 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 588 
n_pre = 572 
n_ref = 0 
n_req = 2928 
total_req = 2928 

Dual Bus Interface Util: 
issued_total_row = 1160 
issued_total_col = 2928 
Row_Bus_Util =  0.018064 
CoL_Bus_Util = 0.045597 
Either_Row_CoL_Bus_Util = 0.058180 
Issued_on_Two_Bus_Simul_Util = 0.005482 
issued_two_Eff = 0.094218 
queue_avg = 0.604360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.60436
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60507 n_act=556 n_pre=540 n_ref_event=0 n_req=2928 n_rd=2928 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0456
n_activity=11133 dram_eff=0.263
bk0: 204a 62638i bk1: 204a 62900i bk2: 228a 62307i bk3: 208a 62708i bk4: 172a 63160i bk5: 176a 63165i bk6: 184a 63428i bk7: 176a 63210i bk8: 164a 63378i bk9: 180a 63308i bk10: 188a 63337i bk11: 188a 63298i bk12: 156a 63311i bk13: 144a 63436i bk14: 176a 63411i bk15: 180a 63221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810109
Row_Buffer_Locality_read = 0.810109
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.432935
Bank_Level_Parallism_Col = 1.737592
Bank_Level_Parallism_Ready = 1.189549
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.518519 

BW Util details:
bwutil = 0.045597 
total_CMD = 64215 
util_bw = 2928 
Wasted_Col = 3895 
Wasted_Row = 1460 
Idle = 55932 

BW Util Bottlenecks: 
RCDc_limit = 4520 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1567 
rwq = 0 
CCDLc_limit_alone = 1567 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60507 
Read = 2928 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 556 
n_pre = 540 
n_ref = 0 
n_req = 2928 
total_req = 2928 

Dual Bus Interface Util: 
issued_total_row = 1096 
issued_total_col = 2928 
Row_Bus_Util =  0.017068 
CoL_Bus_Util = 0.045597 
Either_Row_CoL_Bus_Util = 0.057744 
Issued_on_Two_Bus_Simul_Util = 0.004921 
issued_two_Eff = 0.085221 
queue_avg = 0.561567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.561567
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60475 n_act=599 n_pre=583 n_ref_event=0 n_req=2928 n_rd=2928 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0456
n_activity=10728 dram_eff=0.2729
bk0: 208a 62665i bk1: 208a 62650i bk2: 220a 62278i bk3: 208a 62555i bk4: 180a 62996i bk5: 176a 63232i bk6: 188a 63378i bk7: 172a 63327i bk8: 160a 63053i bk9: 176a 63125i bk10: 184a 63312i bk11: 176a 63332i bk12: 176a 63216i bk13: 140a 63271i bk14: 180a 63193i bk15: 176a 63039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795424
Row_Buffer_Locality_read = 0.795424
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.678079
Bank_Level_Parallism_Col = 1.860908
Bank_Level_Parallism_Ready = 1.230874
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.580439 

BW Util details:
bwutil = 0.045597 
total_CMD = 64215 
util_bw = 2928 
Wasted_Col = 3791 
Wasted_Row = 1401 
Idle = 56095 

BW Util Bottlenecks: 
RCDc_limit = 4649 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1506 
rwq = 0 
CCDLc_limit_alone = 1506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60475 
Read = 2928 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 599 
n_pre = 583 
n_ref = 0 
n_req = 2928 
total_req = 2928 

Dual Bus Interface Util: 
issued_total_row = 1182 
issued_total_col = 2928 
Row_Bus_Util =  0.018407 
CoL_Bus_Util = 0.045597 
Either_Row_CoL_Bus_Util = 0.058242 
Issued_on_Two_Bus_Simul_Util = 0.005762 
issued_two_Eff = 0.098930 
queue_avg = 0.645628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.645628
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60454 n_act=609 n_pre=593 n_ref_event=0 n_req=2952 n_rd=2952 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04597
n_activity=10902 dram_eff=0.2708
bk0: 220a 62477i bk1: 212a 62616i bk2: 200a 62327i bk3: 204a 62540i bk4: 176a 63083i bk5: 176a 63153i bk6: 188a 63329i bk7: 180a 63267i bk8: 168a 63077i bk9: 184a 63163i bk10: 200a 63213i bk11: 192a 63335i bk12: 156a 63308i bk13: 152a 63140i bk14: 176a 63194i bk15: 168a 63100i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793699
Row_Buffer_Locality_read = 0.793699
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.638374
Bank_Level_Parallism_Col = 1.848856
Bank_Level_Parallism_Ready = 1.219512
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.569891 

BW Util details:
bwutil = 0.045971 
total_CMD = 64215 
util_bw = 2952 
Wasted_Col = 3886 
Wasted_Row = 1527 
Idle = 55850 

BW Util Bottlenecks: 
RCDc_limit = 4720 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1536 
rwq = 0 
CCDLc_limit_alone = 1536 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60454 
Read = 2952 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 609 
n_pre = 593 
n_ref = 0 
n_req = 2952 
total_req = 2952 

Dual Bus Interface Util: 
issued_total_row = 1202 
issued_total_col = 2952 
Row_Bus_Util =  0.018718 
CoL_Bus_Util = 0.045971 
Either_Row_CoL_Bus_Util = 0.058569 
Issued_on_Two_Bus_Simul_Util = 0.006120 
issued_two_Eff = 0.104493 
queue_avg = 0.653539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.653539
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60444 n_act=586 n_pre=570 n_ref_event=0 n_req=2956 n_rd=2956 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04603
n_activity=11057 dram_eff=0.2673
bk0: 212a 62585i bk1: 208a 62766i bk2: 212a 62565i bk3: 208a 62581i bk4: 176a 63166i bk5: 188a 63172i bk6: 176a 63144i bk7: 192a 63371i bk8: 184a 63114i bk9: 184a 63225i bk10: 180a 63508i bk11: 184a 63286i bk12: 160a 63233i bk13: 148a 63302i bk14: 176a 63077i bk15: 168a 63273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801759
Row_Buffer_Locality_read = 0.801759
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.510506
Bank_Level_Parallism_Col = 1.769731
Bank_Level_Parallism_Ready = 1.188430
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558971 

BW Util details:
bwutil = 0.046033 
total_CMD = 64215 
util_bw = 2956 
Wasted_Col = 3969 
Wasted_Row = 1451 
Idle = 55839 

BW Util Bottlenecks: 
RCDc_limit = 4714 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1587 
rwq = 0 
CCDLc_limit_alone = 1587 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60444 
Read = 2956 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 586 
n_pre = 570 
n_ref = 0 
n_req = 2956 
total_req = 2956 

Dual Bus Interface Util: 
issued_total_row = 1156 
issued_total_col = 2956 
Row_Bus_Util =  0.018002 
CoL_Bus_Util = 0.046033 
Either_Row_CoL_Bus_Util = 0.058725 
Issued_on_Two_Bus_Simul_Util = 0.005310 
issued_two_Eff = 0.090427 
queue_avg = 0.586779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.586779
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60497 n_act=579 n_pre=563 n_ref_event=0 n_req=2936 n_rd=2936 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04572
n_activity=11077 dram_eff=0.2651
bk0: 208a 62723i bk1: 212a 62897i bk2: 216a 62305i bk3: 180a 62827i bk4: 188a 63134i bk5: 176a 63156i bk6: 192a 63028i bk7: 184a 63325i bk8: 176a 63381i bk9: 184a 63254i bk10: 180a 63406i bk11: 188a 63177i bk12: 168a 63165i bk13: 144a 63343i bk14: 168a 63230i bk15: 172a 63239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802793
Row_Buffer_Locality_read = 0.802793
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.529326
Bank_Level_Parallism_Col = 1.796880
Bank_Level_Parallism_Ready = 1.204360
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.575432 

BW Util details:
bwutil = 0.045721 
total_CMD = 64215 
util_bw = 2936 
Wasted_Col = 3822 
Wasted_Row = 1460 
Idle = 55997 

BW Util Bottlenecks: 
RCDc_limit = 4556 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1554 
rwq = 0 
CCDLc_limit_alone = 1554 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60497 
Read = 2936 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 579 
n_pre = 563 
n_ref = 0 
n_req = 2936 
total_req = 2936 

Dual Bus Interface Util: 
issued_total_row = 1142 
issued_total_col = 2936 
Row_Bus_Util =  0.017784 
CoL_Bus_Util = 0.045721 
Either_Row_CoL_Bus_Util = 0.057899 
Issued_on_Two_Bus_Simul_Util = 0.005606 
issued_two_Eff = 0.096826 
queue_avg = 0.628015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.628015
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60536 n_act=558 n_pre=542 n_ref_event=0 n_req=2912 n_rd=2912 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04535
n_activity=10679 dram_eff=0.2727
bk0: 200a 62904i bk1: 208a 62828i bk2: 196a 62675i bk3: 188a 62692i bk4: 184a 62949i bk5: 184a 63238i bk6: 188a 63488i bk7: 192a 63181i bk8: 196a 63192i bk9: 184a 63275i bk10: 176a 63405i bk11: 184a 63015i bk12: 148a 63314i bk13: 168a 63310i bk14: 152a 63220i bk15: 164a 63143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808379
Row_Buffer_Locality_read = 0.808379
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.516924
Bank_Level_Parallism_Col = 1.847999
Bank_Level_Parallism_Ready = 1.266484
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.571095 

BW Util details:
bwutil = 0.045348 
total_CMD = 64215 
util_bw = 2912 
Wasted_Col = 3683 
Wasted_Row = 1559 
Idle = 56061 

BW Util Bottlenecks: 
RCDc_limit = 4308 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1471 
rwq = 0 
CCDLc_limit_alone = 1471 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60536 
Read = 2912 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 558 
n_pre = 542 
n_ref = 0 
n_req = 2912 
total_req = 2912 

Dual Bus Interface Util: 
issued_total_row = 1100 
issued_total_col = 2912 
Row_Bus_Util =  0.017130 
CoL_Bus_Util = 0.045348 
Either_Row_CoL_Bus_Util = 0.057292 
Issued_on_Two_Bus_Simul_Util = 0.005186 
issued_two_Eff = 0.090514 
queue_avg = 0.598271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.598271
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60507 n_act=593 n_pre=577 n_ref_event=0 n_req=2892 n_rd=2892 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.04504
n_activity=10855 dram_eff=0.2664
bk0: 200a 62813i bk1: 200a 62743i bk2: 212a 62418i bk3: 220a 62360i bk4: 184a 63031i bk5: 196a 62872i bk6: 192a 63348i bk7: 180a 63174i bk8: 176a 63145i bk9: 164a 63228i bk10: 172a 63422i bk11: 176a 63293i bk12: 156a 63300i bk13: 160a 63164i bk14: 156a 63260i bk15: 148a 63277i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794952
Row_Buffer_Locality_read = 0.794952
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.572934
Bank_Level_Parallism_Col = 1.824902
Bank_Level_Parallism_Ready = 1.226833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.579976 

BW Util details:
bwutil = 0.045036 
total_CMD = 64215 
util_bw = 2892 
Wasted_Col = 3876 
Wasted_Row = 1582 
Idle = 55865 

BW Util Bottlenecks: 
RCDc_limit = 4675 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1485 
rwq = 0 
CCDLc_limit_alone = 1485 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60507 
Read = 2892 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 593 
n_pre = 577 
n_ref = 0 
n_req = 2892 
total_req = 2892 

Dual Bus Interface Util: 
issued_total_row = 1170 
issued_total_col = 2892 
Row_Bus_Util =  0.018220 
CoL_Bus_Util = 0.045036 
Either_Row_CoL_Bus_Util = 0.057744 
Issued_on_Two_Bus_Simul_Util = 0.005513 
issued_two_Eff = 0.095469 
queue_avg = 0.622752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.622752
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64215 n_nop=60401 n_act=619 n_pre=603 n_ref_event=0 n_req=2960 n_rd=2960 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0461
n_activity=11115 dram_eff=0.2663
bk0: 212a 62784i bk1: 200a 62528i bk2: 208a 62546i bk3: 204a 62583i bk4: 184a 62985i bk5: 184a 62978i bk6: 204a 63113i bk7: 180a 63330i bk8: 172a 63104i bk9: 184a 63011i bk10: 176a 63358i bk11: 192a 62961i bk12: 168a 63310i bk13: 148a 63307i bk14: 180a 63113i bk15: 164a 63297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790878
Row_Buffer_Locality_read = 0.790878
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.592654
Bank_Level_Parallism_Col = 1.844415
Bank_Level_Parallism_Ready = 1.229054
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.598848 

BW Util details:
bwutil = 0.046095 
total_CMD = 64215 
util_bw = 2960 
Wasted_Col = 3978 
Wasted_Row = 1583 
Idle = 55694 

BW Util Bottlenecks: 
RCDc_limit = 4827 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1484 
rwq = 0 
CCDLc_limit_alone = 1484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64215 
n_nop = 60401 
Read = 2960 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 619 
n_pre = 603 
n_ref = 0 
n_req = 2960 
total_req = 2960 

Dual Bus Interface Util: 
issued_total_row = 1222 
issued_total_col = 2960 
Row_Bus_Util =  0.019030 
CoL_Bus_Util = 0.046095 
Either_Row_CoL_Bus_Util = 0.059394 
Issued_on_Two_Bus_Simul_Util = 0.005731 
issued_two_Eff = 0.096487 
queue_avg = 0.626645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.626645

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10744, Miss = 3724, Miss_rate = 0.347, Pending_hits = 380, Reservation_fails = 170
L2_cache_bank[1]: Access = 10752, Miss = 3712, Miss_rate = 0.345, Pending_hits = 329, Reservation_fails = 116
L2_cache_bank[2]: Access = 10752, Miss = 3748, Miss_rate = 0.349, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[3]: Access = 10739, Miss = 3716, Miss_rate = 0.346, Pending_hits = 385, Reservation_fails = 55
L2_cache_bank[4]: Access = 10752, Miss = 3704, Miss_rate = 0.344, Pending_hits = 362, Reservation_fails = 138
L2_cache_bank[5]: Access = 10745, Miss = 3744, Miss_rate = 0.348, Pending_hits = 371, Reservation_fails = 0
L2_cache_bank[6]: Access = 10749, Miss = 3748, Miss_rate = 0.349, Pending_hits = 385, Reservation_fails = 0
L2_cache_bank[7]: Access = 10752, Miss = 3760, Miss_rate = 0.350, Pending_hits = 369, Reservation_fails = 111
L2_cache_bank[8]: Access = 10752, Miss = 3816, Miss_rate = 0.355, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[9]: Access = 10752, Miss = 3664, Miss_rate = 0.341, Pending_hits = 377, Reservation_fails = 95
L2_cache_bank[10]: Access = 10752, Miss = 3660, Miss_rate = 0.340, Pending_hits = 365, Reservation_fails = 41
L2_cache_bank[11]: Access = 10747, Miss = 3780, Miss_rate = 0.352, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[12]: Access = 10752, Miss = 3672, Miss_rate = 0.342, Pending_hits = 353, Reservation_fails = 41
L2_cache_bank[13]: Access = 10750, Miss = 3824, Miss_rate = 0.356, Pending_hits = 355, Reservation_fails = 0
L2_cache_bank[14]: Access = 10747, Miss = 3832, Miss_rate = 0.357, Pending_hits = 355, Reservation_fails = 0
L2_cache_bank[15]: Access = 10751, Miss = 3628, Miss_rate = 0.337, Pending_hits = 399, Reservation_fails = 19
L2_cache_bank[16]: Access = 10760, Miss = 3736, Miss_rate = 0.347, Pending_hits = 343, Reservation_fails = 33
L2_cache_bank[17]: Access = 10741, Miss = 3732, Miss_rate = 0.347, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[18]: Access = 10760, Miss = 3716, Miss_rate = 0.345, Pending_hits = 358, Reservation_fails = 120
L2_cache_bank[19]: Access = 10752, Miss = 3760, Miss_rate = 0.350, Pending_hits = 348, Reservation_fails = 0
L2_cache_bank[20]: Access = 10750, Miss = 3724, Miss_rate = 0.346, Pending_hits = 364, Reservation_fails = 154
L2_cache_bank[21]: Access = 10751, Miss = 3732, Miss_rate = 0.347, Pending_hits = 329, Reservation_fails = 0
L2_cache_bank[22]: Access = 10752, Miss = 3776, Miss_rate = 0.351, Pending_hits = 359, Reservation_fails = 145
L2_cache_bank[23]: Access = 10743, Miss = 3716, Miss_rate = 0.346, Pending_hits = 399, Reservation_fails = 33
L2_cache_bank[24]: Access = 10752, Miss = 3652, Miss_rate = 0.340, Pending_hits = 388, Reservation_fails = 223
L2_cache_bank[25]: Access = 10750, Miss = 3804, Miss_rate = 0.354, Pending_hits = 350, Reservation_fails = 0
L2_cache_bank[26]: Access = 10752, Miss = 3828, Miss_rate = 0.356, Pending_hits = 399, Reservation_fails = 24
L2_cache_bank[27]: Access = 10750, Miss = 3624, Miss_rate = 0.337, Pending_hits = 346, Reservation_fails = 0
L2_cache_bank[28]: Access = 10519, Miss = 3812, Miss_rate = 0.362, Pending_hits = 393, Reservation_fails = 73
L2_cache_bank[29]: Access = 10752, Miss = 3632, Miss_rate = 0.338, Pending_hits = 397, Reservation_fails = 27
L2_cache_bank[30]: Access = 10520, Miss = 3600, Miss_rate = 0.342, Pending_hits = 357, Reservation_fails = 232
L2_cache_bank[31]: Access = 10744, Miss = 3816, Miss_rate = 0.355, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[32]: Access = 10517, Miss = 3692, Miss_rate = 0.351, Pending_hits = 396, Reservation_fails = 292
L2_cache_bank[33]: Access = 10968, Miss = 3772, Miss_rate = 0.344, Pending_hits = 343, Reservation_fails = 0
L2_cache_bank[34]: Access = 10520, Miss = 3752, Miss_rate = 0.357, Pending_hits = 367, Reservation_fails = 0
L2_cache_bank[35]: Access = 10964, Miss = 3708, Miss_rate = 0.338, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[36]: Access = 10520, Miss = 3712, Miss_rate = 0.353, Pending_hits = 351, Reservation_fails = 76
L2_cache_bank[37]: Access = 10960, Miss = 3724, Miss_rate = 0.340, Pending_hits = 396, Reservation_fails = 69
L2_cache_bank[38]: Access = 10520, Miss = 3688, Miss_rate = 0.351, Pending_hits = 397, Reservation_fails = 198
L2_cache_bank[39]: Access = 10966, Miss = 3744, Miss_rate = 0.341, Pending_hits = 331, Reservation_fails = 0
L2_cache_bank[40]: Access = 10518, Miss = 3700, Miss_rate = 0.352, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[41]: Access = 10968, Miss = 3708, Miss_rate = 0.338, Pending_hits = 343, Reservation_fails = 109
L2_cache_bank[42]: Access = 10520, Miss = 3688, Miss_rate = 0.351, Pending_hits = 334, Reservation_fails = 84
L2_cache_bank[43]: Access = 10964, Miss = 3760, Miss_rate = 0.343, Pending_hits = 384, Reservation_fails = 119
L2_cache_bank[44]: Access = 10520, Miss = 3680, Miss_rate = 0.350, Pending_hits = 342, Reservation_fails = 40
L2_cache_bank[45]: Access = 10956, Miss = 3772, Miss_rate = 0.344, Pending_hits = 400, Reservation_fails = 185
L2_cache_bank[46]: Access = 10512, Miss = 3740, Miss_rate = 0.356, Pending_hits = 396, Reservation_fails = 204
L2_cache_bank[47]: Access = 10968, Miss = 3692, Miss_rate = 0.337, Pending_hits = 329, Reservation_fails = 88
L2_cache_bank[48]: Access = 10520, Miss = 3700, Miss_rate = 0.352, Pending_hits = 343, Reservation_fails = 17
L2_cache_bank[49]: Access = 10760, Miss = 3732, Miss_rate = 0.347, Pending_hits = 388, Reservation_fails = 76
L2_cache_bank[50]: Access = 10520, Miss = 3680, Miss_rate = 0.350, Pending_hits = 407, Reservation_fails = 129
L2_cache_bank[51]: Access = 10755, Miss = 3752, Miss_rate = 0.349, Pending_hits = 331, Reservation_fails = 174
L2_cache_bank[52]: Access = 10520, Miss = 3712, Miss_rate = 0.353, Pending_hits = 393, Reservation_fails = 98
L2_cache_bank[53]: Access = 10760, Miss = 3744, Miss_rate = 0.348, Pending_hits = 330, Reservation_fails = 0
L2_cache_bank[54]: Access = 10517, Miss = 3712, Miss_rate = 0.353, Pending_hits = 320, Reservation_fails = 15
L2_cache_bank[55]: Access = 10760, Miss = 3748, Miss_rate = 0.348, Pending_hits = 441, Reservation_fails = 193
L2_cache_bank[56]: Access = 10520, Miss = 3688, Miss_rate = 0.351, Pending_hits = 335, Reservation_fails = 8
L2_cache_bank[57]: Access = 10754, Miss = 3752, Miss_rate = 0.349, Pending_hits = 390, Reservation_fails = 206
L2_cache_bank[58]: Access = 10520, Miss = 3716, Miss_rate = 0.353, Pending_hits = 372, Reservation_fails = 0
L2_cache_bank[59]: Access = 10759, Miss = 3700, Miss_rate = 0.344, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[60]: Access = 10517, Miss = 3712, Miss_rate = 0.353, Pending_hits = 403, Reservation_fails = 13
L2_cache_bank[61]: Access = 10960, Miss = 3676, Miss_rate = 0.335, Pending_hits = 289, Reservation_fails = 136
L2_cache_bank[62]: Access = 10520, Miss = 3684, Miss_rate = 0.350, Pending_hits = 328, Reservation_fails = 62
L2_cache_bank[63]: Access = 10960, Miss = 3772, Miss_rate = 0.344, Pending_hits = 400, Reservation_fails = 242
L2_total_cache_accesses = 686019
L2_total_cache_misses = 238404
L2_total_cache_miss_rate = 0.3475
L2_total_cache_pending_hits = 23275
L2_total_cache_reservation_fails = 4683
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 424340
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 23601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4683
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 70803
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 108000
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 542019
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 144000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 4683
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.017
average_pipeline_duty_cycle=3386.774170
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1562624
	Total NON REG=227328
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564256
	Total NON REG=227328
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1562976
	Total NON REG=227328
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564384
	Total NON REG=227328
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1563488
	Total NON REG=227328
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564640
	Total NON REG=227328
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564192
	Total NON REG=227328
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1562240
	Total NON REG=227328
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1560480
	Total NON REG=227328
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564320
	Total NON REG=227328
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1563040
	Total NON REG=227328
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1559936
	Total NON REG=227328
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1566624
	Total NON REG=227328
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564480
	Total NON REG=227328
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564064
	Total NON REG=227328
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1561376
	Total NON REG=227328
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1562048
	Total NON REG=227328
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564512
	Total NON REG=227328
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1567456
	Total NON REG=227328
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1561696
	Total NON REG=227328
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564160
	Total NON REG=227328
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1561632
	Total NON REG=227328
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1563840
	Total NON REG=227328
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564608
	Total NON REG=227328
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564032
	Total NON REG=227328
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564480
	Total NON REG=227328
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564768
	Total NON REG=227328
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1562848
	Total NON REG=227328
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45160
	Total FP Deocded Instructions=7712
	Total INT Deocded Instructions=35024
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25336832
	Total FP Acesses=115200
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=54944
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1933184
	Total MEM Acesses=162688
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5084
	Total REG Reads=4383104
	Total REG Writes=2514624
	Total NON REG=442496
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1563744
	Total NON REG=227328
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1566880
	Total NON REG=227328
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564480
	Total NON REG=227328
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1565216
	Total NON REG=227328
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1562944
	Total NON REG=227328
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564640
	Total NON REG=227328
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1563904
	Total NON REG=227328
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1565184
	Total NON REG=227328
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1566880
	Total NON REG=227328
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564896
	Total NON REG=227328
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1565824
	Total NON REG=227328
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1565664
	Total NON REG=227328
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1567008
	Total NON REG=227328
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1565664
	Total NON REG=227328
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564736
	Total NON REG=227328
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1565120
	Total NON REG=227328
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564800
	Total NON REG=227328
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1565376
	Total NON REG=227328
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1566176
	Total NON REG=227328
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1560832
	Total NON REG=227328
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1565056
	Total NON REG=227328
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564544
	Total NON REG=227328
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1561152
	Total NON REG=227328
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1565344
	Total NON REG=227328
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1566240
	Total NON REG=227328
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1562688
	Total NON REG=227328
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1564640
	Total NON REG=227328
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22568
	Total FP Deocded Instructions=3904
	Total INT Deocded Instructions=17448
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12722176
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=974592
	Total MEM Acesses=87552
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=2736
	Total REG Reads=2205440
	Total REG Writes=1566848
	Total NON REG=227328
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45160
	Total FP Deocded Instructions=7712
	Total INT Deocded Instructions=35024
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25336832
	Total FP Acesses=115200
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=54944
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1933184
	Total MEM Acesses=162688
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5084
	Total REG Reads=4383104
	Total REG Writes=2507360
	Total NON REG=442496
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=45032
	Total FP Deocded Instructions=7616
	Total INT Deocded Instructions=35000
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25304576
	Total FP Acesses=115200
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=53920
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1918080
	Total MEM Acesses=156544
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=4901
	Total REG Reads=4361600
	Total REG Writes=2277312
	Total NON REG=436608
core 59:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=22440
	Total FP Deocded Instructions=3808
	Total INT Deocded Instructions=17424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12664832
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=959488
	Total MEM Acesses=81408
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2544
	Total REG Reads=2183936
	Total REG Writes=1336896
	Total NON REG=221440
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44880
	Total FP Deocded Instructions=7616
	Total INT Deocded Instructions=34848
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25329664
	Total FP Acesses=115200
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1918976
	Total MEM Acesses=162816
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5088
	Total REG Reads=4367872
	Total REG Writes=2667392
	Total NON REG=442880
core 61:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=44880
	Total FP Deocded Instructions=7616
	Total INT Deocded Instructions=34848
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25329664
	Total FP Acesses=115200
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1918976
	Total MEM Acesses=162816
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5088
	Total REG Reads=4367872
	Total REG Writes=2666432
	Total NON REG=442880
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22440
	Total FP Deocded Instructions=3808
	Total INT Deocded Instructions=17424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12664832
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=959488
	Total MEM Acesses=81408
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2544
	Total REG Reads=2183936
	Total REG Writes=1337600
	Total NON REG=221440
core 63:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=22440
	Total FP Deocded Instructions=3808
	Total INT Deocded Instructions=17424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12664832
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=959488
	Total MEM Acesses=81408
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2544
	Total REG Reads=2183936
	Total REG Writes=1336736
	Total NON REG=221440
core 64:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=22440
	Total FP Deocded Instructions=3808
	Total INT Deocded Instructions=17424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12664832
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=959488
	Total MEM Acesses=81408
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2544
	Total REG Reads=2183936
	Total REG Writes=1336032
	Total NON REG=221440
core 65:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=22440
	Total FP Deocded Instructions=3808
	Total INT Deocded Instructions=17424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12664832
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=959488
	Total MEM Acesses=81408
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2544
	Total REG Reads=2183936
	Total REG Writes=1338080
	Total NON REG=221440
core 66:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=22440
	Total FP Deocded Instructions=3808
	Total INT Deocded Instructions=17424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12664832
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=959488
	Total MEM Acesses=81408
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2544
	Total REG Reads=2183936
	Total REG Writes=1335968
	Total NON REG=221440
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22440
	Total FP Deocded Instructions=3808
	Total INT Deocded Instructions=17424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12664832
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=959488
	Total MEM Acesses=81408
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2544
	Total REG Reads=2183936
	Total REG Writes=1333152
	Total NON REG=221440
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22440
	Total FP Deocded Instructions=3808
	Total INT Deocded Instructions=17424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12664832
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=959488
	Total MEM Acesses=81408
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2544
	Total REG Reads=2183936
	Total REG Writes=1338016
	Total NON REG=221440
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22440
	Total FP Deocded Instructions=3808
	Total INT Deocded Instructions=17424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12664832
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=959488
	Total MEM Acesses=81408
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2544
	Total REG Reads=2183936
	Total REG Writes=1337152
	Total NON REG=221440
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22440
	Total FP Deocded Instructions=3808
	Total INT Deocded Instructions=17424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12664832
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=959488
	Total MEM Acesses=81408
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2544
	Total REG Reads=2183936
	Total REG Writes=1339744
	Total NON REG=221440
core 71:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=22440
	Total FP Deocded Instructions=3808
	Total INT Deocded Instructions=17424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12664832
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=959488
	Total MEM Acesses=81408
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2544
	Total REG Reads=2183936
	Total REG Writes=1337280
	Total NON REG=221440
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22440
	Total FP Deocded Instructions=3808
	Total INT Deocded Instructions=17424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12664832
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=959488
	Total MEM Acesses=81408
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2544
	Total REG Reads=2183936
	Total REG Writes=1332832
	Total NON REG=221440
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22440
	Total FP Deocded Instructions=3808
	Total INT Deocded Instructions=17424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12664832
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=959488
	Total MEM Acesses=81408
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2544
	Total REG Reads=2183936
	Total REG Writes=1336160
	Total NON REG=221440
core 74:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=44880
	Total FP Deocded Instructions=7616
	Total INT Deocded Instructions=34848
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25329664
	Total FP Acesses=115200
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1918976
	Total MEM Acesses=162816
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5088
	Total REG Reads=4367872
	Total REG Writes=2662368
	Total NON REG=442880
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22440
	Total FP Deocded Instructions=3808
	Total INT Deocded Instructions=17424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12664832
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=959488
	Total MEM Acesses=81408
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2544
	Total REG Reads=2183936
	Total REG Writes=1335520
	Total NON REG=221440
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22440
	Total FP Deocded Instructions=3808
	Total INT Deocded Instructions=17424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12664832
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=959488
	Total MEM Acesses=81408
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2544
	Total REG Reads=2183936
	Total REG Writes=1334240
	Total NON REG=221440
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=44880
	Total FP Deocded Instructions=7616
	Total INT Deocded Instructions=34848
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=25329664
	Total FP Acesses=115200
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=131072
	Total IDIV Acesses=0
	Total FPMUL Acesses=54720
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1918976
	Total MEM Acesses=162816
	Total SFU Commissions=0
	Total SP Commissions=960
	Total MEM Commissions=5088
	Total REG Reads=4367872
	Total REG Writes=2664416
	Total NON REG=442880
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22440
	Total FP Deocded Instructions=3808
	Total INT Deocded Instructions=17424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12664832
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=959488
	Total MEM Acesses=81408
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2544
	Total REG Reads=2183936
	Total REG Writes=1339808
	Total NON REG=221440
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=22440
	Total FP Deocded Instructions=3808
	Total INT Deocded Instructions=17424
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=12664832
	Total FP Acesses=57600
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=65536
	Total IDIV Acesses=0
	Total FPMUL Acesses=27360
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=3670016
	Total SP Acesses=959488
	Total MEM Acesses=81408
	Total SFU Commissions=0
	Total SP Commissions=480
	Total MEM Commissions=2544
	Total REG Reads=2183936
	Total REG Writes=1337472
	Total NON REG=221440


==========Power Metrics -- Memory==========
Total memory controller accesses: 94404
Total memory controller reads: 94404
Total memory controller writes: 0
!!!Total Shared memory access: 173104
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 141
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 360858
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 3464
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 181161
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 144000
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 7001
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 542160
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 144000
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 424340
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 23275
	Cache_stats[GLOBAL_ACC_R][MISS] = 23601
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 4683
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 70803
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 36000
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 108000
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 542019
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 144000

icnt_total_pkts_mem_to_simt=686019
icnt_total_pkts_simt_to_mem=686019
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 686019
Req_Network_cycles = 85520
Req_Network_injected_packets_per_cycle =       8.0217 
Req_Network_conflicts_per_cycle =       5.5165
Req_Network_conflicts_per_cycle_util =      10.0088
Req_Bank_Level_Parallism =      14.5540
Req_Network_in_buffer_full_per_cycle =       0.1549
Req_Network_in_buffer_avg_util =      29.8592
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1257

Reply_Network_injected_packets_num = 686019
Reply_Network_cycles = 85520
Reply_Network_injected_packets_per_cycle =        8.0217
Reply_Network_conflicts_per_cycle =       10.8821
Reply_Network_conflicts_per_cycle_util =      19.4522
Reply_Bank_Level_Parallism =      14.3393
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       8.6470
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 56 sec (416 sec)
gpgpu_simulation_rate = 144590 (inst/sec)
gpgpu_simulation_rate = 205 (cycle/sec)
gpgpu_silicon_slowdown = 5521951x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
