Writing filter settings....
Done writing filter settings to:
	/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/etc/system.filters
Done writing Tab View settings to:
	/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/etc/system.gui
The project's MHS file has changed on disk.
ERROR:EDK:4110 - IPNAME: hw_acc_vector, INSTANCE: hw_acc_1 - cannot find MPD for the pcore 'hw_acc_vector_v1_00_a' in any of the repositories - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs line 389 
ERROR:EDK:4110 - IPNAME: hw_acc_vector, INSTANCE: hw_acc_1 - cannot find MPD for the pcore 'hw_acc_vector_v1_00_a' in any of the repositories - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs line 389 
ERROR:EDK:4111 - IPNAME: hw_acc_vector, INSTANCE: hw_acc_1 - cannot find MPD for the pcore - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs line 389 
WARNING:UtilitiesC:159 - Message file "usenglish/_SSNAME.msg" wasn't found.
Writing filter settings....
Done writing filter settings to:
	/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/etc/system.filters
Done writing Tab View settings to:
	/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/etc/system.gui
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: vhwti_lite - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: main_bus - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: group_lite_1 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: ddr_bus - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4129 - IPNAME: axi_v6_ddrx, INSTANCE: DDR3_SDRAM, PARAMETER: C_INTERCONNECT_S_AXI_MASTERS - No master by name: axi_cdma_0.M_AXI PARAMETER C_MMCM_EXT_LOC = MMCM_ADV_X0Y8 exists on the interconnect(ddr_bus) 
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: vhwti_lite - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: main_bus - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: group_lite_1 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: ddr_bus - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
ERROR:EDK:4129 - IPNAME: axi_v6_ddrx, INSTANCE: DDR3_SDRAM, PARAMETER: C_INTERCONNECT_S_AXI_MASTERS - No master by name: axi_cdma_0.M_AXI PARAMETER C_MMCM_EXT_LOC = MMCM_ADV_X0Y8 exists on the interconnect(ddr_bus) 
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: vhwti_lite - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: main_bus - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: group_lite_1 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: ddr_bus - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: vhwti_lite - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: main_bus - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: group_lite_1 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: ddr_bus - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:vhwti_lite - tcl is overriding PARAMETER C_BASEFAMILY value to virtex6 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:main_bus - tcl is overriding PARAMETER C_BASEFAMILY value to virtex6 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:group_lite_1 - tcl is overriding PARAMETER C_BASEFAMILY value to virtex6 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge - tcl is overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge - tcl is overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge - tcl is overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl is overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl is overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl is overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:ddr_bus - tcl is overriding PARAMETER C_BASEFAMILY value to virtex6 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value to 3 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/data/axi_intc_v2_1_0.mpd line 85 
orig_family is virtex6
INFO:EDK:4130 - IPNAME: axi_cdma, INSTANCE:axi_cdma_0 - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 8 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_cdma_v3_04_a/data/axi_cdma_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_cdma, INSTANCE:axi_cdma_0 - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 8 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_cdma_v3_04_a/data/axi_cdma_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER C_IODELAY_GRP value to DDR3_SDRAM - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_06_a/data/axi_v6_ddrx_v2_1_0.mpd line 87 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_1_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_1_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter: thread_manager:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: sync_manager:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: sync_manager:C_MPLB_CLK_PERIOD_PS. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: scheduler:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: scheduler:C_MPLB_CLK_PERIOD_PS. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: plb_hthreads_timer_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: plb_hthread_reset_core_0:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: microblaze_1:C_FREQ. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: microblaze_0:C_FREQ. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: mb_acc1_rst:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: mb_acc1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: cond_vars:C_SPLB_CLK_PERIOD_PS. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: cond_vars:C_MPLB_CLK_PERIOD_PS. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: axi_cdma_0:C_M_AXI_ACLK_FREQ_HZ. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: axi_cdma_0:C_S_AXI_LITE_ACLK_FREQ_HZ. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: acc_mb1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: RS232_Uart_1:C_S_AXI_ACLK_FREQ_HZ. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: vhwti_lite - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: main_bus - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: group_lite_1 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: ddr_bus - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'vhwti_lite' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC on core main_vhwti_axi_bridge to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'vhwti_lite' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core vhwti_global_cntlr_1 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'main_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC on core plbv46_axi_bridge_0 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'main_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_DP_IS_ACLK_ASYNC on core microblaze_0 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'main_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_IP_IS_ACLK_ASYNC on core microblaze_0 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'main_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC on core group_1_main_axi_bridge to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'main_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core main_vhwti_axi_bridge to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'main_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core main_dram_axi_bridge to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'main_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core debug_module to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'main_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core axi_timer_0 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'main_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core axi_plbv46_bridge_0 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'main_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core axi_intc_0 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'main_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core axi_hwicap_0 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'main_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_LITE_IS_ACLK_ASYNC on core axi_cdma_0 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'main_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core RS232_Uart_1 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'group_lite_1' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_DP_IS_ACLK_ASYNC on core microblaze_1 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'group_lite_1' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_IP_IS_ACLK_ASYNC on core microblaze_1 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'group_lite_1' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core vhwti_local_cntlr_1 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'group_lite_1' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core group_1_main_axi_bridge to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'group_lite_1' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core group_1_ddr_axi_bridge to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'ddr_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_IC_IS_ACLK_ASYNC on core microblaze_1 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'ddr_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_IC_IS_ACLK_ASYNC on core microblaze_0 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'ddr_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC on core main_dram_axi_bridge to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'ddr_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC on core group_1_ddr_axi_bridge to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'ddr_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC on core axi_cdma_0 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'ddr_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core bramc1_cntlr to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'ddr_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core bramb1_cntlr to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'ddr_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core bramA1_cntlr to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect 'ddr_bus' could not be determined. Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core DDR3_SDRAM to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI HWICAP core.

**************************************************************************
Address Map for Processor microblaze_1
  (0000000000-0x0000ffff) microblaze_1_d_bram_ctrl	microblaze_1_dlmb
  (0000000000-0x0000ffff) microblaze_1_i_bram_ctrl	microblaze_1_ilmb
  (0x11000000-0x1103ffff) thread_manager	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->core_bus
  (0x11100000-0x1117ffff) cond_vars	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->core_bus
  (0x12000000-0x12ffffff) scheduler	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->core_bus
  (0x13000000-0x13ffffff) sync_manager	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->core_bus
  (0x14000000-0x1400ffff) plb_hthread_reset_core_0	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->core_bus
  (0x16000000-0x1600ffff) plb_hthreads_timer_0	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->core_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84010000-0x8401ffff) debug_module	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84030000-0x8403ffff) axi_hwicap_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x840b2000-0x840b2fff) axi_timer_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84100000-0x8410ffff) axi_cdma_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84900000-0x8490ffff) axi_intc_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0xa4000000-0xa7ffffff) DDR3_SDRAM	group_lite_1->group_1_main_axi_bridge->main_bus->main_dram_axi_bridge->ddr_bus
  (0xa4000000-0xa7ffffff) DDR3_SDRAM	ddr_bus
  (0xc0000000-0xc0003fff) vhwti_local_cntlr_1	group_lite_1
  (0xe0000000-0xe0003fff) bramA1_cntlr	group_lite_1->group_1_ddr_axi_bridge->ddr_bus
  (0xe0010000-0xe0013fff) bramb1_cntlr	group_lite_1->group_1_ddr_axi_bridge->ddr_bus
  (0xe0020000-0xe0023fff) bramc1_cntlr	group_lite_1->group_1_ddr_axi_bridge->ddr_bus
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x11000000-0x1103ffff) thread_manager	main_bus->axi_plbv46_bridge_0->core_bus
  (0x11100000-0x1117ffff) cond_vars	main_bus->axi_plbv46_bridge_0->core_bus
  (0x12000000-0x12ffffff) scheduler	main_bus->axi_plbv46_bridge_0->core_bus
  (0x13000000-0x13ffffff) sync_manager	main_bus->axi_plbv46_bridge_0->core_bus
  (0x14000000-0x1400ffff) plb_hthread_reset_core_0	main_bus->axi_plbv46_bridge_0->core_bus
  (0x16000000-0x1600ffff) plb_hthreads_timer_0	main_bus->axi_plbv46_bridge_0->core_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	main_bus
  (0x84010000-0x8401ffff) debug_module	main_bus
  (0x84030000-0x8403ffff) axi_hwicap_0	main_bus
  (0x840b2000-0x840b2fff) axi_timer_0	main_bus
  (0x84100000-0x8410ffff) axi_cdma_0	main_bus
  (0x84900000-0x8490ffff) axi_intc_0	main_bus
  (0x86240000-0x8624ffff) plbv46_axi_bridge_0	main_bus->axi_plbv46_bridge_0->core_bus
  (0xa4000000-0xa7ffffff) DDR3_SDRAM	main_bus->main_dram_axi_bridge->ddr_bus
  (0xa4000000-0xa7ffffff) DDR3_SDRAM	ddr_bus
  (0xc0000000-0xc0003fff) vhwti_global_cntlr_1	main_bus->main_vhwti_axi_bridge->vhwti_lite
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:vhwti_bram_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x4000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_thread_manager, INSTANCE:thread_manager - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: plb_thread_manager, INSTANCE:thread_manager - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_thread_manager, INSTANCE:thread_manager - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is overriding PARAMETER C_MPLB_DWIDTH value to 32 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 44 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding PARAMETER C_MPLB_DWIDTH value to 32 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: plbv46_axi_bridge, INSTANCE:plbv46_axi_bridge_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plbv46_axi_bridge, INSTANCE:plbv46_axi_bridge_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: plb_hthreads_timer, INSTANCE:plb_hthreads_timer_0 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_hthreads_timer, INSTANCE:plb_hthreads_timer_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_hthreads_timer, INSTANCE:plb_hthreads_timer_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: plb_hthread_reset_core, INSTANCE:plb_hthread_reset_core_0 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: plb_hthread_reset_core, INSTANCE:plb_hthread_reset_core_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_hthread_reset_core, INSTANCE:plb_hthread_reset_core_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_1_ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_1_dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_1_bram_block - tool is overriding PARAMETER C_MEMSIZE value to 0x10000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is overriding PARAMETER C_MEMSIZE value to 0x10000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:core_bus - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 7 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:core_bus - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding PARAMETER C_MPLB_DWIDTH value to 32 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bramC1 - tool is overriding PARAMETER C_MEMSIZE value to 0x4000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bramB1 - tool is overriding PARAMETER C_MEMSIZE value to 0x4000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bramA1 - tool is overriding PARAMETER C_MEMSIZE value to 0x4000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: vhwti_lite - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_1_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_1_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: mb_acc1_rst - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: mb_acc1 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: main_bus - 4 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: group_lite_1 - 2 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: ddr_bus - 5 master(s) : 4 slave(s) 
IPNAME: plb_v46, INSTANCE: core_bus - 4 master(s) : 7 slave(s) 
IPNAME: fsl_v20, INSTANCE: acc_mb1 - 1 master(s) : 1 slave(s) 
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: main_vhwti_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_DP of IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: main_vhwti_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_IP of IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: main_vhwti_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE: group_1_main_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: main_dram_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_DP of IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: main_dram_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_IP of IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: main_dram_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE: group_1_main_axi_bridge.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE: debug_module  connected with axi4 type BUSIF: M_AXI of IPINSTANCE: plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE: axi_timer_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE: plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE: axi_plbv46_bridge_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE: plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE: axi_intc_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE: plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE: axi_hwicap_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE: plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI_LITE of IPINSTANCE: axi_cdma_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE: plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE: RS232_Uart_1  connected with axi4 type BUSIF: M_AXI of IPINSTANCE: plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: bramc1_cntlr  connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE: group_1_ddr_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: bramb1_cntlr  connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE: group_1_ddr_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: bramA1_cntlr  connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE: group_1_ddr_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: DDR3_SDRAM  connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE: group_1_ddr_axi_bridge.

Checking port drivers...
WARNING:EDK:4180 - PORT: M_AXI_ACLK, CONNECTOR: SPLB_Clk - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 168 
WARNING:EDK:4180 - PORT: M_AXI_ARESETN, CONNECTOR: SPLB_Rst - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 169 
WARNING:EDK:4180 - PORT: INTERRUPT, CONNECTOR: axi_intc_0_INTERRUPT_Interrupt - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/data/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: Semaphore_Reset, CONNECTOR: net_gnd - floating connection - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs line 89 
WARNING:EDK:4181 - PORT: SpinLock_Reset, CONNECTOR: net_gnd - floating connection - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs line 91 
WARNING:EDK:4181 - PORT: reset_port0, CONNECTOR: hthread_rst_tm - floating connection - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs line 187 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: acc_mb1_FSL_S_Clk - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: mb_acc1_FSL_M_Clk - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR: mb_acc1_rst_FSL_M_Clk - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: vhwti_lite_S_AWREGION - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: vhwti_lite_S_ARREGION - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: ddr_bus_S_AWREGION - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: ddr_bus_S_AWREGION - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: ddr_bus_S_ARREGION - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: ddr_bus_S_ARREGION - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: main_bus_S_AWREGION - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: main_bus_S_ARREGION - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: Irq, CONNECTOR: main_interrupt - floating connection - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs line 583 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/data/axi_intc_v2_1_0.mpd line 132 
WARNING:EDK:4181 - PORT: CLKOUT0, CONNECTOR: clk_100_0000MHzMMCM0 - floating connection - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs line 650 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: thread_manager, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sync_manager, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: sync_manager, PARAMETER: C_MPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: scheduler, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: scheduler, PARAMETER: C_MPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: plb_hthreads_timer_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: plb_hthread_reset_core_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_1, PARAMETER: C_FREQ - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: mb_acc1_rst, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: mb_acc1, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: cond_vars, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: cond_vars, PARAMETER: C_MPLB_CLK_PERIOD_PS - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: axi_cdma_0, PARAMETER: C_M_AXI_ACLK_FREQ_HZ - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: axi_cdma_0, PARAMETER: C_S_AXI_LITE_ACLK_FREQ_HZ - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: acc_mb1, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: RS232_Uart_1, PARAMETER: C_S_AXI_ACLK_FREQ_HZ - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect vhwti_lite; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:vhwti_lite - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_1_i_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x90000000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_1_d_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x90000000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding PARAMETER C_D_AXI value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding PARAMETER C_I_AXI value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 235 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 15 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x90000000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x90000000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_AXI value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 235 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 15 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect main_bus.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:main_bus - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect group_lite_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:group_lite_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect ddr_bus.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:ddr_bus - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111011 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/data/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/data/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/data/axi_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect vhwti_lite: Port 
WARNING:EDK -  INTERCONNECT_ACLK is not connected to the same clock source as 
WARNING:EDK -  any SI or MI slot. Your configuration may have unnecessary clock 
WARNING:EDK -  conversion(s). Typically, best throughput is achieved by 
WARNING:EDK -  connecting INTERCONNECT_ACLK to the same clock source as the 
WARNING:EDK -  fastest performance-critical MI slot (connected slave).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xA0000000:0xA3FFFFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xA8000000:0xDFFFFFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0004000:0xE000FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0014000:0xE001FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xA0000000:0xA3FFFFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xA8000000:0xDFFFFFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0004000:0xE000FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0014000:0xE001FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

ERROR:EDK:3900 - issued from TCL procedure "::hw_fsl_v20_v2_11_f::check_syslevel_settings" line 10
mb_acc1_rst (fsl_v20) - FSL_Clk is incorrectly connected. 
ERROR:EDK:3900 - issued from TCL procedure "::hw_fsl_v20_v2_11_f::check_syslevel_settings" line 10
mb_acc1 (fsl_v20) - FSL_Clk is incorrectly connected. 
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect main_bus: Port 
WARNING:EDK -  INTERCONNECT_ACLK is not connected to the same clock source as 
WARNING:EDK -  any SI or MI slot. Your configuration may have unnecessary clock 
WARNING:EDK -  conversion(s). Typically, best throughput is achieved by 
WARNING:EDK -  connecting INTERCONNECT_ACLK to the same clock source as the 
WARNING:EDK -  fastest performance-critical MI slot (connected slave).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect group_lite_1: Port 
WARNING:EDK -  INTERCONNECT_ACLK is not connected to the same clock source as 
WARNING:EDK -  any SI or MI slot. Your configuration may have unnecessary clock 
WARNING:EDK -  conversion(s). Typically, best throughput is achieved by 
WARNING:EDK -  connecting INTERCONNECT_ACLK to the same clock source as the 
WARNING:EDK -  fastest performance-critical MI slot (connected slave).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect ddr_bus: Port 
WARNING:EDK -  INTERCONNECT_ACLK is not connected to the same clock source as 
WARNING:EDK -  any SI or MI slot. Your configuration may have unnecessary clock 
WARNING:EDK -  conversion(s). Typically, best throughput is achieved by 
WARNING:EDK -  connecting INTERCONNECT_ACLK to the same clock source as the 
WARNING:EDK -  fastest performance-critical MI slot (connected slave).

INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.
ERROR:EDK:3900 - issued from TCL procedure "::hw_fsl_v20_v2_11_f::check_syslevel_settings" line 10
acc_mb1 (fsl_v20) - FSL_Clk is incorrectly connected. 
The project's MHS file has changed on disk.

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:vhwti_lite - tcl is overriding PARAMETER C_BASEFAMILY value to virtex6 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ENDIANNESS value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ICACHE_USE_FSL value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_USE_FSL value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:main_bus - tcl is overriding PARAMETER C_BASEFAMILY value to virtex6 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:group_lite_1 - tcl is overriding PARAMETER C_BASEFAMILY value to virtex6 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge - tcl is overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge - tcl is overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge - tcl is overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl is overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl is overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl is overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:ddr_bus - tcl is overriding PARAMETER C_BASEFAMILY value to virtex6 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value to 3 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/data/axi_intc_v2_1_0.mpd line 85 
orig_family is virtex6
INFO:EDK:4130 - IPNAME: axi_cdma, INSTANCE:axi_cdma_0 - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 8 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_cdma_v3_04_a/data/axi_cdma_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_cdma, INSTANCE:axi_cdma_0 - tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 8 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_cdma_v3_04_a/data/axi_cdma_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER C_IODELAY_GRP value to DDR3_SDRAM - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_06_a/data/axi_v6_ddrx_v2_1_0.mpd line 87 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_1_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_1_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter: mb_acc1_rst:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: mb_acc1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter: acc_mb1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI HWICAP core.

**************************************************************************
Address Map for Processor microblaze_1
  (0000000000-0x0000ffff) microblaze_1_d_bram_ctrl	microblaze_1_dlmb
  (0000000000-0x0000ffff) microblaze_1_i_bram_ctrl	microblaze_1_ilmb
  (0x11000000-0x1103ffff) thread_manager	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->core_bus
  (0x11100000-0x1117ffff) cond_vars	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->core_bus
  (0x12000000-0x12ffffff) scheduler	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->core_bus
  (0x13000000-0x13ffffff) sync_manager	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->core_bus
  (0x14000000-0x1400ffff) plb_hthread_reset_core_0	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->core_bus
  (0x16000000-0x1600ffff) plb_hthreads_timer_0	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->core_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84010000-0x8401ffff) debug_module	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84030000-0x8403ffff) axi_hwicap_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x840b2000-0x840b2fff) axi_timer_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84100000-0x8410ffff) axi_cdma_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84900000-0x8490ffff) axi_intc_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0xa4000000-0xa7ffffff) DDR3_SDRAM	group_lite_1->group_1_main_axi_bridge->main_bus->main_dram_axi_bridge->ddr_bus
  (0xa4000000-0xa7ffffff) DDR3_SDRAM	ddr_bus
  (0xc0000000-0xc0003fff) vhwti_local_cntlr_1	group_lite_1
  (0xe0000000-0xe0003fff) bramA1_cntlr	group_lite_1->group_1_ddr_axi_bridge->ddr_bus
  (0xe0010000-0xe0013fff) bramb1_cntlr	group_lite_1->group_1_ddr_axi_bridge->ddr_bus
  (0xe0020000-0xe0023fff) bramc1_cntlr	group_lite_1->group_1_ddr_axi_bridge->ddr_bus
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x11000000-0x1103ffff) thread_manager	main_bus->axi_plbv46_bridge_0->core_bus
  (0x11100000-0x1117ffff) cond_vars	main_bus->axi_plbv46_bridge_0->core_bus
  (0x12000000-0x12ffffff) scheduler	main_bus->axi_plbv46_bridge_0->core_bus
  (0x13000000-0x13ffffff) sync_manager	main_bus->axi_plbv46_bridge_0->core_bus
  (0x14000000-0x1400ffff) plb_hthread_reset_core_0	main_bus->axi_plbv46_bridge_0->core_bus
  (0x16000000-0x1600ffff) plb_hthreads_timer_0	main_bus->axi_plbv46_bridge_0->core_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	main_bus
  (0x84010000-0x8401ffff) debug_module	main_bus
  (0x84030000-0x8403ffff) axi_hwicap_0	main_bus
  (0x840b2000-0x840b2fff) axi_timer_0	main_bus
  (0x84100000-0x8410ffff) axi_cdma_0	main_bus
  (0x84900000-0x8490ffff) axi_intc_0	main_bus
  (0x86240000-0x8624ffff) plbv46_axi_bridge_0	main_bus->axi_plbv46_bridge_0->core_bus
  (0xa4000000-0xa7ffffff) DDR3_SDRAM	main_bus->main_dram_axi_bridge->ddr_bus
  (0xa4000000-0xa7ffffff) DDR3_SDRAM	ddr_bus
  (0xc0000000-0xc0003fff) vhwti_global_cntlr_1	main_bus->main_vhwti_axi_bridge->vhwti_lite
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:vhwti_bram_1 - tool is overriding PARAMETER C_MEMSIZE value to 0x4000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_thread_manager, INSTANCE:thread_manager - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: plb_thread_manager, INSTANCE:thread_manager - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_thread_manager, INSTANCE:thread_manager - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is overriding PARAMETER C_MPLB_DWIDTH value to 32 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 44 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding PARAMETER C_MPLB_DWIDTH value to 32 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: plbv46_axi_bridge, INSTANCE:plbv46_axi_bridge_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plbv46_axi_bridge, INSTANCE:plbv46_axi_bridge_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: plb_hthreads_timer, INSTANCE:plb_hthreads_timer_0 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_hthreads_timer, INSTANCE:plb_hthreads_timer_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_hthreads_timer, INSTANCE:plb_hthreads_timer_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: plb_hthread_reset_core, INSTANCE:plb_hthread_reset_core_0 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: plb_hthread_reset_core, INSTANCE:plb_hthread_reset_core_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_hthread_reset_core, INSTANCE:plb_hthread_reset_core_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_1_ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_1_dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_1_bram_block - tool is overriding PARAMETER C_MEMSIZE value to 0x10000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is overriding PARAMETER C_MEMSIZE value to 0x10000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:core_bus - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 7 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:core_bus - tool is overriding PARAMETER C_PLBV46_DWIDTH value to 32 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding PARAMETER C_SPLB_DWIDTH value to 32 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding PARAMETER C_MPLB_DWIDTH value to 32 - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bramC1 - tool is overriding PARAMETER C_MEMSIZE value to 0x4000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bramB1 - tool is overriding PARAMETER C_MEMSIZE value to 0x4000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bramA1 - tool is overriding PARAMETER C_MEMSIZE value to 0x4000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: vhwti_lite - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_1_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_1_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: mb_acc1_rst - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: mb_acc1 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: main_bus - 4 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: group_lite_1 - 2 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: ddr_bus - 5 master(s) : 4 slave(s) 
IPNAME: plb_v46, INSTANCE: core_bus - 4 master(s) : 7 slave(s) 
IPNAME: fsl_v20, INSTANCE: acc_mb1 - 1 master(s) : 1 slave(s) 
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: main_vhwti_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_DP of IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: main_vhwti_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_IP of IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: main_vhwti_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE: group_1_main_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: main_dram_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_DP of IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: main_dram_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_IP of IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: main_dram_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE: group_1_main_axi_bridge.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE: debug_module  connected with axi4 type BUSIF: M_AXI of IPINSTANCE: plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE: axi_timer_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE: plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE: axi_plbv46_bridge_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE: plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE: axi_intc_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE: plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE: axi_hwicap_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE: plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI_LITE of IPINSTANCE: axi_cdma_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE: plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE: RS232_Uart_1  connected with axi4 type BUSIF: M_AXI of IPINSTANCE: plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: bramc1_cntlr  connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE: group_1_ddr_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: bramb1_cntlr  connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE: group_1_ddr_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: bramA1_cntlr  connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE: group_1_ddr_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: DDR3_SDRAM  connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE: group_1_ddr_axi_bridge.

Checking port drivers...
WARNING:EDK:4180 - PORT: M_AXI_ACLK, CONNECTOR: SPLB_Clk - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 168 
WARNING:EDK:4180 - PORT: M_AXI_ARESETN, CONNECTOR: SPLB_Rst - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 169 
WARNING:EDK:4180 - PORT: INTERRUPT, CONNECTOR: axi_intc_0_INTERRUPT_Interrupt - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in - No driver found. Port will be driven to GND - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/data/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: Semaphore_Reset, CONNECTOR: net_gnd - floating connection - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs line 89 
WARNING:EDK:4181 - PORT: SpinLock_Reset, CONNECTOR: net_gnd - floating connection - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs line 91 
WARNING:EDK:4181 - PORT: reset_port0, CONNECTOR: hthread_rst_tm - floating connection - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs line 187 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: acc_mb1_FSL_S_Clk - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: mb_acc1_FSL_M_Clk - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR: mb_acc1_rst_FSL_M_Clk - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: vhwti_lite_S_AWREGION - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: vhwti_lite_S_ARREGION - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: ddr_bus_S_AWREGION - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: ddr_bus_S_AWREGION - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: ddr_bus_S_ARREGION - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: ddr_bus_S_ARREGION - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: main_bus_S_AWREGION - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: main_bus_S_ARREGION - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: Irq, CONNECTOR: main_interrupt - floating connection - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs line 583 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/data/axi_intc_v2_1_0.mpd line 132 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: mb_acc1_rst, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: mb_acc1, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: acc_mb1, PARAMETER: C_READ_CLOCK_PERIOD - Did not implement clock DRCs for the parameter. Top-level frequency could not be propagated to this IP. Please make sure that you have specified the frequency of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect vhwti_lite; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:vhwti_lite - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_1_i_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x90000000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_1_d_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x90000000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding PARAMETER C_D_AXI value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding PARAMETER C_I_AXI value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 235 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 15 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x90000000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is overriding PARAMETER C_MASK value to 0x90000000 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_AXI value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_AXI value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 235 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 15 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c/data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect main_bus.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:main_bus - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect group_lite_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:group_lite_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect ddr_bus.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:ddr_bus - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111011 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/data/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/data/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/data/axi_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xA0000000:0xA3FFFFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xA8000000:0xDFFFFFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0004000:0xE000FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0014000:0xE001FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xA0000000:0xA3FFFFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xA8000000:0xDFFFFFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0004000:0xE000FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0014000:0xE001FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect ddr_bus: Port 
WARNING:EDK -  INTERCONNECT_ACLK is connected to a clock source slower than (or 
WARNING:EDK -  asynchronous to) the fastest MI slot (connected slave). 
WARNING:EDK -  Throughput may often be improved by connecting INTERCONNECT_ACLK 
WARNING:EDK -  to the same clock source as the fastest performance-critical MI 
WARNING:EDK -  slot.

INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.
WARNING:EDK:4059 - INSTANCE: bramC1, Overriding connection of PORT: BRAM_Rst_A, VALUE: proc_sys_reset_0_BUS_STRUCT_RESET - which is part of the connected BUSIF: PORTA - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs line 511
WARNING:EDK:4059 - INSTANCE: bramB1, Overriding connection of PORT: BRAM_Rst_A, VALUE: proc_sys_reset_0_BUS_STRUCT_RESET - which is part of the connected BUSIF: PORTA - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs line 520
WARNING:EDK:4059 - INSTANCE: bramA1, Overriding connection of PORT: BRAM_Rst_A, VALUE: proc_sys_reset_0_BUS_STRUCT_RESET - which is part of the connected BUSIF: PORTA - /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs line 541
Done!

********************************************************************************
At Local date and time: Tue Jun 10 14:47:47 2014
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp /home/abazar63/hthread/src/hardware/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp
/home/abazar63/hthread/src/hardware/ -msg __xps/ise/xmsgprops.lst -parallel yes
system.mhs 

Parse
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:vhwti_lite - tcl is
   overriding PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:main_bus - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:group_lite_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:ddr_bus - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
orig_family is virtex6
INFO:EDK:4130 - IPNAME: axi_cdma, INSTANCE:axi_cdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_cdma_v3_04_a/d
   ata/axi_cdma_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_cdma, INSTANCE:axi_cdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_cdma_v3_04_a/d
   ata/axi_cdma_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding
   PARAMETER C_IODELAY_GRP value to DDR3_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_06_
   a/data/axi_v6_ddrx_v2_1_0.mpd line 87 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_1_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_1_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   mb_acc1_rst:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb_acc1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   acc_mb1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_1
  (0000000000-0x0000ffff) microblaze_1_d_bram_ctrl	microblaze_1_dlmb
  (0000000000-0x0000ffff) microblaze_1_i_bram_ctrl	microblaze_1_ilmb
  (0x11000000-0x1103ffff)
thread_manager	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridg
e_0->core_bus
  (0x11100000-0x1117ffff)
cond_vars	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->
core_bus
  (0x12000000-0x12ffffff)
scheduler	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->
core_bus
  (0x13000000-0x13ffffff)
sync_manager	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_
0->core_bus
  (0x14000000-0x1400ffff)
plb_hthread_reset_core_0	group_lite_1->group_1_main_axi_bridge->main_bus->axi_pl
bv46_bridge_0->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46
_bridge_0->core_bus
  (0x84000000-0x8400ffff)
RS232_Uart_1	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84010000-0x8401ffff)
debug_module	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84030000-0x8403ffff)
axi_hwicap_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x840b2000-0x840b2fff)
axi_timer_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84100000-0x8410ffff)
axi_cdma_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84900000-0x8490ffff)
axi_intc_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0xa4000000-0xa7ffffff)
DDR3_SDRAM	group_lite_1->group_1_main_axi_bridge->main_bus->main_dram_axi_bridge
->ddr_bus
  (0xa4000000-0xa7ffffff) DDR3_SDRAM	ddr_bus
  (0xc0000000-0xc0003fff) vhwti_local_cntlr_1	group_lite_1
  (0xe0000000-0xe0003fff)
bramA1_cntlr	group_lite_1->group_1_ddr_axi_bridge->ddr_bus
  (0xe0010000-0xe0013fff)
bramb1_cntlr	group_lite_1->group_1_ddr_axi_bridge->ddr_bus
  (0xe0020000-0xe0023fff)
bramc1_cntlr	group_lite_1->group_1_ddr_axi_bridge->ddr_bus
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x11000000-0x1103ffff) thread_manager	main_bus->axi_plbv46_bridge_0->core_bus
  (0x11100000-0x1117ffff) cond_vars	main_bus->axi_plbv46_bridge_0->core_bus
  (0x12000000-0x12ffffff) scheduler	main_bus->axi_plbv46_bridge_0->core_bus
  (0x13000000-0x13ffffff) sync_manager	main_bus->axi_plbv46_bridge_0->core_bus
  (0x14000000-0x1400ffff)
plb_hthread_reset_core_0	main_bus->axi_plbv46_bridge_0->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	main_bus->axi_plbv46_bridge_0->core_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	main_bus
  (0x84010000-0x8401ffff) debug_module	main_bus
  (0x84030000-0x8403ffff) axi_hwicap_0	main_bus
  (0x840b2000-0x840b2fff) axi_timer_0	main_bus
  (0x84100000-0x8410ffff) axi_cdma_0	main_bus
  (0x84900000-0x8490ffff) axi_intc_0	main_bus
  (0x86240000-0x8624ffff)
plbv46_axi_bridge_0	main_bus->axi_plbv46_bridge_0->core_bus
  (0xa4000000-0xa7ffffff) DDR3_SDRAM	main_bus->main_dram_axi_bridge->ddr_bus
  (0xa4000000-0xa7ffffff) DDR3_SDRAM	ddr_bus
  (0xc0000000-0xc0003fff)
vhwti_global_cntlr_1	main_bus->main_vhwti_axi_bridge->vhwti_lite
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:vhwti_bram_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_thread_manager, INSTANCE:thread_manager - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: plb_thread_manager, INSTANCE:thread_manager - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_thread_manager, INSTANCE:thread_manager - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 44 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: plbv46_axi_bridge, INSTANCE:plbv46_axi_bridge_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_
   v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plbv46_axi_bridge, INSTANCE:plbv46_axi_bridge_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_
   v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: plb_hthreads_timer, INSTANCE:plb_hthreads_timer_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_hthreads_timer, INSTANCE:plb_hthreads_timer_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_hthreads_timer, INSTANCE:plb_hthreads_timer_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: plb_hthread_reset_core,
   INSTANCE:plb_hthread_reset_core_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 27
    
INFO:EDK:4130 - IPNAME: plb_hthread_reset_core,
   INSTANCE:plb_hthread_reset_core_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28
    
INFO:EDK:4130 - IPNAME: plb_hthread_reset_core,
   INSTANCE:plb_hthread_reset_core_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 29
    
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_1_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_1_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_1_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:core_bus - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:core_bus - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bramC1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bramB1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bramA1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: vhwti_lite - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_1_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_1_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: mb_acc1_rst - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: mb_acc1 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: main_bus - 4 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: group_lite_1 - 2 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: ddr_bus - 5 master(s) : 4 slave(s) 
IPNAME: plb_v46, INSTANCE: core_bus - 4 master(s) : 7 slave(s) 
IPNAME: fsl_v20, INSTANCE: acc_mb1 - 1 master(s) : 1 slave(s) 
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE:
   main_vhwti_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_DP of
   IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE:
   main_vhwti_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_IP of
   IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE:
   main_vhwti_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI of
   IPINSTANCE: group_1_main_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE:
   main_dram_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_DP of
   IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE:
   main_dram_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_IP of
   IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE:
   main_dram_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI of
   IPINSTANCE: group_1_main_axi_bridge.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE:
   debug_module  connected with axi4 type BUSIF: M_AXI of IPINSTANCE:
   plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE:
   axi_timer_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE:
   plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE:
   axi_plbv46_bridge_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE:
   plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE: axi_intc_0
    connected with axi4 type BUSIF: M_AXI of IPINSTANCE: plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE:
   axi_hwicap_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE:
   plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI_LITE of IPINSTANCE:
   axi_cdma_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE:
   plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE:
   RS232_Uart_1  connected with axi4 type BUSIF: M_AXI of IPINSTANCE:
   plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: bramc1_cntlr 
   connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE:
   group_1_ddr_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: bramb1_cntlr 
   connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE:
   group_1_ddr_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: bramA1_cntlr 
   connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE:
   group_1_ddr_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: DDR3_SDRAM 
   connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE:
   group_1_ddr_axi_bridge.

Checking port drivers...
WARNING:EDK:4180 - PORT: M_AXI_ACLK, CONNECTOR: SPLB_Clk - No driver found. Port
   will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_
   v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 168 
WARNING:EDK:4180 - PORT: M_AXI_ARESETN, CONNECTOR: SPLB_Rst - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_
   v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 169 
WARNING:EDK:4180 - PORT: INTERRUPT, CONNECTOR: axi_intc_0_INTERRUPT_Interrupt -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: Semaphore_Reset, CONNECTOR: net_gnd - floating
   connection -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.
   mhs line 89 
WARNING:EDK:4181 - PORT: SpinLock_Reset, CONNECTOR: net_gnd - floating
   connection -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.
   mhs line 91 
WARNING:EDK:4181 - PORT: reset_port0, CONNECTOR: hthread_rst_tm - floating
   connection -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.
   mhs line 187 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: acc_mb1_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: mb_acc1_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR: mb_acc1_rst_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: vhwti_lite_S_AWREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: vhwti_lite_S_ARREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: ddr_bus_S_AWREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: ddr_bus_S_AWREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: ddr_bus_S_ARREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: ddr_bus_S_ARREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: main_bus_S_AWREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: main_bus_S_ARREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: Irq, CONNECTOR: main_interrupt - floating connection -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.
   mhs line 583 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 132 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: mb_acc1_rst, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: mb_acc1, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: acc_mb1, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect vhwti_lite; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:vhwti_lite - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_1_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x90000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_1_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x90000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 235 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x90000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x90000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 235 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect main_bus.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:main_bus - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect group_lite_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:group_lite_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect ddr_bus.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:ddr_bus - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111011 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xA0000000:0xA3FFFFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xA8000000:0xDFFFFFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0004000:0xE000FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0014000:0xE001FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xA0000000:0xA3FFFFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xA8000000:0xDFFFFFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0004000:0xE000FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0014000:0xE001FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect ddr_bus: Port 
WARNING:EDK -  INTERCONNECT_ACLK is connected to a clock source slower than (or 
WARNING:EDK -  asynchronous to) the fastest MI slot (connected slave). 
WARNING:EDK -  Throughput may often be improved by connecting INTERCONNECT_ACLK 
WARNING:EDK -  to the same clock source as the fastest performance-critical MI 
WARNING:EDK -  slot.

INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect vhwti_lite.
INFO: Setting timing constaints for microblaze_1_ilmb.
INFO: The microblaze_1_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_1_ilmb_wrapper/microblaze_1_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_1_dlmb.
INFO: The microblaze_1_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_1_dlmb_wrapper/microblaze_1_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_1.
INFO: The microblaze_1 core has constraints automatically generated by XPS in
implementation/microblaze_1_wrapper/microblaze_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb_acc1_rst core has constraints automatically generated by XPS in
implementation/mb_acc1_rst_wrapper/mb_acc1_rst_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb_acc1 core has constraints automatically generated by XPS in
implementation/mb_acc1_wrapper/mb_acc1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect main_bus.
INFO: No asynchronous clock conversions in axi_interconnect group_lite_1.
INFO: No asynchronous clock conversions in axi_interconnect ddr_bus.
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: No clock crossing in axi_cdma_0.
INFO: The acc_mb1 core has constraints automatically generated by XPS in
implementation/acc_mb1_wrapper/acc_mb1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hw_acc_vector INSTANCE:hw_acc_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 387 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:vhwti_bram_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 69 - elaborating IP
IPNAME:bram_block INSTANCE:microblaze_1_bram_block -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 229 - elaborating IP
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 301 - elaborating IP
IPNAME:bram_block INSTANCE:bramC1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 511 - elaborating IP
IPNAME:bram_block INSTANCE:bramB1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 520 - elaborating IP
IPNAME:bram_block INSTANCE:bramA1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 541 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 635 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: bramc1, Overriding connection of PORT: BRAM_Rst_A,
   VALUE: proc_sys_reset_0_BUS_STRUCT_RESET - which is part of the connected
   BUSIF: PORTA -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.
   mhs line 511
WARNING:EDK:4059 - INSTANCE: bramb1, Overriding connection of PORT: BRAM_Rst_A,
   VALUE: proc_sys_reset_0_BUS_STRUCT_RESET - which is part of the connected
   BUSIF: PORTA -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.
   mhs line 520
WARNING:EDK:4059 - INSTANCE: brama1, Overriding connection of PORT: BRAM_Rst_A,
   VALUE: proc_sys_reset_0_BUS_STRUCT_RESET - which is part of the connected
   BUSIF: PORTA -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.
   mhs line 541
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:vhwti_local_cntlr_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 36 - Running XST synthesis
INSTANCE:vhwti_lite -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 50 - Running XST synthesis
INSTANCE:vhwti_global_cntlr_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 58 - Running XST synthesis
INSTANCE:vhwti_bram_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 69 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thread_manager -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 76 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:sync_manager -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 101 - Running XST synthesis
INSTANCE:scheduler -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 116 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:proc_sys_reset_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 142 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plbv46_axi_bridge_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 155 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plb_hthreads_timer_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plb_hthread_reset_core_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 181 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_1_ilmb -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_1_i_bram_ctrl -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 204 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_1_dlmb -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 213 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_1_d_bram_ctrl -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_1_bram_block -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 236 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_ilmb -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 269 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 276 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_dlmb -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 285 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 292 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_bram_block -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 301 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 308 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb_acc1_rst -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 337 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb_acc1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 346 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_vhwti_axi_bridge -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 354 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_dram_axi_bridge -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 364 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_bus -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 379 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hw_acc_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 387 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:group_lite_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 402 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:group_1_main_axi_bridge -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 410 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:group_1_ddr_axi_bridge -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 425 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:debug_module -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 439 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ddr_bus -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 457 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:core_bus -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 467 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:cond_vars -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 475 - Running XST synthesis
INSTANCE:bramc1_cntlr -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 487 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramb1_cntlr -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 499 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramc1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 511 - Running XST synthesis
INSTANCE:bramb1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 520 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:brama1_cntlr -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 529 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:brama1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 541 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi_timer_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 550 - Running XST synthesis
INSTANCE:axi_plbv46_bridge_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 562 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi_intc_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 576 - Running XST synthesis
INSTANCE:axi_hwicap_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 588 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi_cdma_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 600 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:acc_mb1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 612 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:rs232_uart_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 620 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 635 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ddr3_sdram -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 662 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:system_vhwti_lite_wrapper INSTANCE:vhwti_lite -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_vhwti_lite_wrapper.ngc
../system_vhwti_lite_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/vhwti_lite_wrapper/system_vhwti_lite_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_vhwti_lite_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_vhwti_lite_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_1_ilmb_wrapper INSTANCE:microblaze_1_ilmb -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_microblaze_1_ilmb_wrapper.ngc ../system_microblaze_1_ilmb_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/microblaze_1_ilmb_wrapper/system_microblaze_1_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_1_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_1_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_1_dlmb_wrapper INSTANCE:microblaze_1_dlmb -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 213 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_microblaze_1_dlmb_wrapper.ngc ../system_microblaze_1_dlmb_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/microblaze_1_dlmb_wrapper/system_microblaze_1_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_1_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_1_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_1_wrapper INSTANCE:microblaze_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 236 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_microblaze_1_wrapper.ngc
../system_microblaze_1_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/microblaze_1_wrapper/system_microblaze_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 269 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_microblaze_0_ilmb_wrapper.ngc ../system_microblaze_0_ilmb_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/microblaze_0_ilmb_wrapper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 285 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_microblaze_0_dlmb_wrapper.ngc ../system_microblaze_0_dlmb_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/microblaze_0_dlmb_wrapper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 308 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_mb_acc1_rst_wrapper INSTANCE:mb_acc1_rst -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 337 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_mb_acc1_rst_wrapper.ngc
../system_mb_acc1_rst_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/mb_acc1_rst_wrapper/system_mb_acc1_rst_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_mb_acc1_rst_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_mb_acc1_rst_wrapper.blc"...

NGCBUILD done.
IPNAME:system_mb_acc1_wrapper INSTANCE:mb_acc1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 346 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_mb_acc1_wrapper.ngc
../system_mb_acc1_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/mb_acc1_wrapper/system_mb_acc1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_mb_acc1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_mb_acc1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_main_bus_wrapper INSTANCE:main_bus -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 379 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_main_bus_wrapper.ngc
../system_main_bus_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/main_bus_wrapper/system_main_bus_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_main_bus_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_main_bus_wrapper.blc"...

NGCBUILD done.
IPNAME:system_hw_acc_1_wrapper INSTANCE:hw_acc_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 387 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_hw_acc_1_wrapper.ngc
../system_hw_acc_1_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/hw_acc_1_wrapper/system_hw_acc_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_hw_acc_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_hw_acc_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_group_lite_1_wrapper INSTANCE:group_lite_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 402 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_group_lite_1_wrapper.ngc
../system_group_lite_1_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/group_lite_1_wrapper/system_group_lite_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_group_lite_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_group_lite_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ddr_bus_wrapper INSTANCE:ddr_bus -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 457 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_ddr_bus_wrapper.ngc
../system_ddr_bus_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/ddr_bus_wrapper/system_ddr_bus_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ddr_bus_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ddr_bus_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_plbv46_bridge_0_wrapper INSTANCE:axi_plbv46_bridge_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 562 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_axi_plbv46_bridge_0_wrapper.ngc ../system_axi_plbv46_bridge_0_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/axi_plbv46_bridge_0_wrapper/system_axi_plbv46_bridge_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_plbv46_bridge_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi_plbv46_bridge_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_hwicap_0_wrapper INSTANCE:axi_hwicap_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 588 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_axi_hwicap_0_wrapper.ngc
../system_axi_hwicap_0_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/axi_hwicap_0_wrapper/system_axi_hwicap_0_wrapper.ngc" ...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_hwicap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi_hwicap_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_cdma_0_wrapper INSTANCE:axi_cdma_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 600 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_axi_cdma_0_wrapper.ngc
../system_axi_cdma_0_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/axi_cdma_0_wrapper/system_axi_cdma_0_wrapper.ngc" ...
Loading design module "../system_axi_cdma_0_wrapper_fifo_generator_v9_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_cdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi_cdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_acc_mb1_wrapper INSTANCE:acc_mb1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 612 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_acc_mb1_wrapper.ngc
../system_acc_mb1_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/acc_mb1_wrapper/system_acc_mb1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_acc_mb1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_acc_mb1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 635 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ddr3_sdram_wrapper INSTANCE:ddr3_sdram -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 662 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_ddr3_sdram_wrapper.ngc
../system_ddr3_sdram_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/ddr3_sdram_wrapper/system_ddr3_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ddr3_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ddr3_sdram_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 350.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implementa
tion 

Using Flow File:
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implementa
tion/fpga.flw 
Using Option File(s): 
 /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implementa
tion/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system.ngc" ...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_1_ilmb_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_1_dlmb_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_mb_acc1_rst_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_mb_acc1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_hw_acc_1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_core_bus_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_bramc1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_bramb1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_brama1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_acc_mb1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_vhwti_lite_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_main_bus_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_group_lite_1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_ddr_bus_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_ddr3_sdram_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_1_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_1_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_thread_manager_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_sync_manager_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_scheduler_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_plbv46_axi_bridge_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_plb_hthreads_timer_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_plb_hthread_reset_core_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_cond_vars_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_bramc1_cntlr_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_bramb1_cntlr_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_brama1_cntlr_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_vhwti_global_cntlr_1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_main_vhwti_axi_bridge_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_debug_module_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_axi_intc_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_vhwti_local_cntlr_1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_main_dram_axi_bridge_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_group_1_main_axi_bridge_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_group_1_ddr_axi_bridge_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_axi_timer_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_axi_plbv46_bridge_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_axi_hwicap_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_axi_cdma_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_1_bram_block_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_0_bram_block_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_vhwti_bram_1_wrapper.ngc"...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_1_ilmb_wrapper.ncf" to module "microblaze_1_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_1_dlmb_wrapper.ncf" to module "microblaze_1_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_vhwti_lite_wrapper.ncf" to module "vhwti_lite"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_main_bus_wrapper.ncf" to module "main_bus"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_group_lite_1_wrapper.ncf" to module "group_lite_1"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_ddr_bus_wrapper.ncf" to module "ddr_bus"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_1_wrapper.ncf" to module "microblaze_1"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_axi_intc_0_wrapper.ncf" to module "axi_intc_0"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_axi_hwicap_0_wrapper.ncf" to module "axi_hwicap_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:889 - Pad net 'DDR3_SDRAM/ddr_parity' is not connected to an
   external port in this design.  A new port 'ddr_parity' has been added and is
   connected to this signal.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/ddr_bus/ddr_bus\/mi_converter_bank\/gen_conv_slot[3].
   clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:ddr_bus_reset_resync>: No instances of type FFS were found under block
   "ddr_bus/ddr_bus/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/ddr_bus/ddr_bus\/mi_converter_bank\/gen_conv_slot[3].
   clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:ddr_bus_reset_resync>: No instances of type FFS were found under block
   "ddr_bus/ddr_bus/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/ddr_bus/ddr_bus\/si_converter_bank\/gen_conv_slot[0].
   clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:ddr_bus_reset_resync>: No instances of type FFS were found under block
   "ddr_bus/ddr_bus/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/group_lite_1/group_lite_1\/si_converter_bank\/gen_con
   v_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:group_lite_1_reset_resync>: No instances of type FFS were found under
   block
   "group_lite_1/group_lite_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/main_bus/main_bus\/si_converter_bank\/gen_conv_slot[0
   ].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:main_bus_reset_resync>: No instances of type FFS were found under block
   "main_bus/main_bus/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP vhwti_lite_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP main_bus_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP group_lite_1_reset_source =
   FFS PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP ddr_bus_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'ddr_bus_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'ddr_bus_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'ddr_bus_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'group_lite_1_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'main_bus_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clk_400_0000MHzMMCM0_nobuf_varphase = PERIOD
   "clk_400_0000MHzMMCM0_nobuf_varphase" TS_sys_clk_pin * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N12' has no driver
WARNING:NgdBuild:452 - logical net 'N13' has no driver
WARNING:NgdBuild:452 - logical net 'N14' has no driver
WARNING:NgdBuild:452 - logical net 'N15' has no driver
WARNING:NgdBuild:452 - logical net 'N16' has no driver
WARNING:NgdBuild:452 - logical net 'N17' has no driver
WARNING:NgdBuild:452 - logical net 'N18' has no driver
WARNING:NgdBuild:452 - logical net 'N19' has no driver
WARNING:NgdBuild:452 - logical net 'N20' has no driver
WARNING:NgdBuild:452 - logical net 'N21' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  26

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  36 sec
Total CPU time to NGDBUILD completion:  1 min  36 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_DDR3_SDRAM_clk_rsync = PERIOD TIMEGRP  | SETUP       |     2.097ns|     1.115ns|       0|           0
  "TNM_DDR3_SDRAM_clk_rsync" 5 ns HIGH 50% | HOLD        |    -0.383ns|            |     204|       62236
                                            | MINLOWPULSE |     3.000ns|     2.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.013ns|     1.987ns|       0|           0
  G_MMCM0_CLKOUT1 = PERIOD TIMEGRP "clock_g | HOLD        |    -0.383ns|            |     835|      154822
  enerator_0_clock_generator_0_SIG_MMCM0_CL | MINPERIOD   |     0.239ns|     4.761ns|       0|           0
  KOUT1" TS_sys_clk_pin HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -0.287ns|    10.287ns|      13|        1759
  G_MMCM0_CLKOUT0 = PERIOD TIMEGRP "clock_g | HOLD        |    -0.328ns|            |    2516|      330994
  enerator_0_clock_generator_0_SIG_MMCM0_CL | MINPERIOD   |     0.000ns|    10.000ns|       0|           0
  KOUT0" TS_sys_clk_pin * 0.5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  G_MMCM0_CLKOUT2 = PERIOD TIMEGRP "clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_MMCM0_CL |             |            |            |        |            
  KOUT2" TS_sys_clk_pin * 2 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_clk_rsync_rise_to_fall = MA | SETUP       |     4.182ns|     0.818ns|       0|           0
  XDELAY FROM TIMEGRP "TG_DDR3_SDRAM_clk_rs | HOLD        |     0.106ns|            |       0|           0
  ync_rise" TO TIMEGRP "TG_DDR3_SDRAM_clk_r |             |            |            |        |            
  sync_fall" 5 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_MC_PHY_INIT_SEL = MAXDELAY  | SETUP       |     8.883ns|     1.117ns|       0|           0
  FROM TIMEGRP "TNM_DDR3_SDRAM_PHY_INIT_SEL | HOLD        |     0.015ns|            |       0|           0
  " TO TIMEGRP "FFS" 10 ns                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzMMCM0_nobuf_varphase =  | N/A         |         N/A|         N/A|     N/A|         N/A
  PERIOD TIMEGRP "clk_400_0000MHzMMCM0_nobu |             |            |            |        |            
  f_varphase" TS_sys_clk_pin * 2 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_1_ilmb_POR_FF_I_p | SETUP       |         N/A|     0.914ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_1_dlmb_POR_FF_I_p | SETUP       |         N/A|     0.914ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     0.914ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     0.914ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_vhwti_lite_reset_resync_path" TI | MAXDELAY    |         N/A|     1.506ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_main_bus_reset_resync_path" TIG  | MAXDELAY    |         N/A|     1.506ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_group_lite_1_reset_resync_path"  | MAXDELAY    |         N/A|     1.506ns|     N/A|           0
  TIG                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_ddr_bus_reset_resync_path" TIG   | MAXDELAY    |         N/A|     1.506ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_1_Reset_path" TIG | SETUP       |         N/A|     0.471ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     0.471ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RST_ | SETUP       |         N/A|     0.429ns|     N/A|           0
  SYNCH_path" TIG                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RDY_ | SETUP       |         N/A|     0.429ns|     N/A|           0
  O_SYNCH_path" TIG                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_axi_intc_0_path" TI | SETUP       |         N/A|    -0.129ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_axi_intc_0_path" TIG        | SETUP       |         N/A|     2.151ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      5.144ns|            0|         3364|            0|   
 20876484|
| TS_clk_400_0000MHzMMCM0_nobuf_|      2.500ns|          N/A|          N/A|            0|            0|            0|   
        0|
| varphase                      |             |             |             |             |             |             |   
         |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.761ns|          N/A|          835|            0|        51533|   
        0|
| erator_0_SIG_MMCM0_CLKOUT1    |             |             |             |             |             |             |   
         |
| TS_clock_generator_0_clock_gen|     10.000ns|     10.287ns|          N/A|         2529|            0|     20824951|   
        0|
| erator_0_SIG_MMCM0_CLKOUT0    |             |             |             |             |             |             |   
         |
| TS_clock_generator_0_clock_gen|      2.500ns|      1.429ns|          N/A|            0|            0|            0|   
        0|
| erator_0_SIG_MMCM0_CLKOUT2    |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

3 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 10 secs 
Total CPU  time at the beginning of Placer: 1 mins 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:49f88e8d) REAL time: 1 mins 22 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 42 IOs, 41 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:49f88e8d) REAL time: 1 mins 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b48f467a) REAL time: 1 mins 23 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:b48f467a) REAL time: 1 mins 23 secs 

WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdc
   lk_gen/gen_ck_cpt[0].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdc
   lk_gen/gen_loop_col0.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
Phase 5.2  Initial Placement for Architecture Specific Features
WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdc
   lk_gen/gen_ck_cpt[0].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdc
   lk_gen/gen_loop_col0.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
........
......


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 1 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 1/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |    9   |    0   |   230 |     9 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 3 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" driven by "BUFIODQS_X2Y12"
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt" LOC
= "BUFIODQS_X2Y12" ;
NET "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" RANGE = CLOCKREGION_X1Y3;


# Regional-Clock "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" driven by "BUFR_X2Y6"
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync"
LOC = "BUFR_X2Y6" ;
NET "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" RANGE = CLOCKREGION_X1Y3,
CLOCKREGION_X1Y4, CLOCKREGION_X1Y2;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:41107323) REAL time: 1 mins 47 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:41107323) REAL time: 1 mins 47 secs 

WARNING:Place - MMCM comp clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_oserdes_cpt (type
   OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_oserdes_rsync
   (type OLOGIC)
   The load component should be of clock buffer type.
Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:41107323) REAL time: 1 mins 47 secs 

Phase 8.3  Local Placement Optimization
.....
Phase 8.3  Local Placement Optimization (Checksum:524f3883) REAL time: 1 mins 49 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:524f3883) REAL time: 1 mins 49 secs 

Phase 10.8  Global Placement
.........................................................................................................
................................................................................................................................................................................................
...............................................................................
..........................
Phase 10.8  Global Placement (Checksum:379befe3) REAL time: 3 mins 3 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:379befe3) REAL time: 3 mins 4 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:79cb07a9) REAL time: 3 mins 51 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:79cb07a9) REAL time: 3 mins 52 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:3c14c9a7) REAL time: 3 mins 52 secs 

Total REAL time to Placer completion: 3 mins 54 secs 
Total CPU  time to Placer completion: 3 mins 53 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  111
Slice Logic Utilization:
  Number of Slice Registers:                13,544 out of 301,440    4%
    Number used as Flip Flops:              13,467
    Number used as Latches:                      5
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               72
  Number of Slice LUTs:                     16,695 out of 150,720   11%
    Number used as logic:                   15,363 out of 150,720   10%
      Number using O6 output only:          11,858
      Number using O5 output only:             439
      Number using O5 and O6:                3,066
      Number used as ROM:                        0
    Number used as Memory:                     944 out of  58,400    1%
      Number used as Dual Port RAM:            232
        Number using O6 output only:             4
        Number using O5 output only:             9
        Number using O5 and O6:                219
      Number used as Single Port RAM:            0
      Number used as Shift Register:           712
        Number using O6 output only:           710
        Number using O5 output only:             2
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    388
      Number with same-slice register load:    293
      Number with same-slice carry load:        48
      Number with other load:                   47

Slice Logic Distribution:
  Number of occupied Slices:                 7,429 out of  37,680   19%
  Number of LUT Flip Flop pairs used:       20,086
    Number with an unused Flip Flop:         7,767 out of  20,086   38%
    Number with an unused LUT:               3,391 out of  20,086   16%
    Number of fully used LUT-FF pairs:       8,928 out of  20,086   44%
    Number of unique control sets:             868
    Number of slice register sites lost
      to control set restrictions:           3,397 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        42 out of     600    7%
    Number of LOCed IOBs:                       41 out of      42   97%
    IOB Flip Flops:                              3
    IOB Master Pads:                             2
    IOB Slave Pads:                              2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 58 out of     416   13%
    Number using RAMB36E1 only:                 58
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 10 out of     832    1%
    Number using RAMB18E1 only:                 10
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    1
  Number of ILOGICE1/ISERDESE1s:                10 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   9
  Number of OLOGICE1/OSERDESE1s:                39 out of     720    5%
    Number used as OLOGICE1s:                    2
    Number used as OSERDESE1s:                  37
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           1 out of      72    1%
  Number of BUFRs:                               1 out of      36    2%
    Number of LOCed BUFRs:                       1 out of       1  100%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            9 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               1 out of       2   50%
  Number of IDELAYCTRLs:                         1 out of      18    5%
  Number of IODELAYE1s:                         12 out of     720    1%
    Number of LOCed IODELAYE1s:                  2 out of      12   16%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                4.15

Peak Memory Usage:  1700 MB
Total REAL time to MAP completion:  4 mins 9 secs 
Total CPU time to MAP completion:   4 mins 8 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                13,544 out of 301,440    4%
    Number used as Flip Flops:              13,467
    Number used as Latches:                      5
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               72
  Number of Slice LUTs:                     16,695 out of 150,720   11%
    Number used as logic:                   15,363 out of 150,720   10%
      Number using O6 output only:          11,858
      Number using O5 output only:             439
      Number using O5 and O6:                3,066
      Number used as ROM:                        0
    Number used as Memory:                     944 out of  58,400    1%
      Number used as Dual Port RAM:            232
        Number using O6 output only:             4
        Number using O5 output only:             9
        Number using O5 and O6:                219
      Number used as Single Port RAM:            0
      Number used as Shift Register:           712
        Number using O6 output only:           710
        Number using O5 output only:             2
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    388
      Number with same-slice register load:    293
      Number with same-slice carry load:        48
      Number with other load:                   47

Slice Logic Distribution:
  Number of occupied Slices:                 7,429 out of  37,680   19%
  Number of LUT Flip Flop pairs used:       20,086
    Number with an unused Flip Flop:         7,767 out of  20,086   38%
    Number with an unused LUT:               3,391 out of  20,086   16%
    Number of fully used LUT-FF pairs:       8,928 out of  20,086   44%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        42 out of     600    7%
    Number of LOCed IOBs:                       41 out of      42   97%
    IOB Flip Flops:                              3
    IOB Master Pads:                             2
    IOB Slave Pads:                              2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 58 out of     416   13%
    Number using RAMB36E1 only:                 58
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 10 out of     832    1%
    Number using RAMB18E1 only:                 10
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    1
  Number of ILOGICE1/ISERDESE1s:                10 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   9
  Number of OLOGICE1/OSERDESE1s:                39 out of     720    5%
    Number used as OLOGICE1s:                    2
    Number used as OSERDESE1s:                  37
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           1 out of      72    1%
  Number of BUFRs:                               1 out of      36    2%
    Number of LOCed BUFRs:                       1 out of       1  100%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            9 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               1 out of       2   50%
  Number of IDELAYCTRLs:                         1 out of      18    5%
  Number of IODELAYE1s:                         12 out of     720    1%
    Number of LOCed IODELAYE1s:                  2 out of      12   16%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 29 secs 
Finished initial Timing Analysis.  REAL time: 30 secs 

WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_1_d_bram_ctrl_2_microblaze_1_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_1_d_bram_ctrl_2_microblaze_1_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMA_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMB_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMA_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMA_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 119580 unrouted;      REAL time: 34 secs 

Phase  2  : 99194 unrouted;      REAL time: 42 secs 

Phase  3  : 35179 unrouted;      REAL time: 1 mins 27 secs 

Phase  4  : 35169 unrouted; (Setup:47611, Hold:5568, Component Switching Limit:0)     REAL time: 1 mins 40 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:44987, Hold:4933, Component Switching Limit:0)     REAL time: 2 mins 8 secs 

Phase  6  : 0 unrouted; (Setup:44987, Hold:4933, Component Switching Limit:0)     REAL time: 2 mins 10 secs 

Phase  7  : 0 unrouted; (Setup:44987, Hold:4933, Component Switching Limit:0)     REAL time: 2 mins 54 secs 

Phase  8  : 0 unrouted; (Setup:44987, Hold:4933, Component Switching Limit:0)     REAL time: 2 mins 54 secs 

Phase  9  : 0 unrouted; (Setup:44987, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 55 secs 

Phase 10  : 0 unrouted; (Setup:43937, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 1 secs 
Total REAL time to Router completion: 3 mins 2 secs 
Total CPU time to Router completion: 3 mins 12 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|BramA1_dma_port_BRAM |              |      |      |            |             |
|                _Clk | BUFGCTRL_X0Y0| No   | 4427 |  0.468     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y1| No   | 1095 |  0.347     |  1.938      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y31| No   |  122 |  0.363     |  1.951      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/u_memc_ui_top/u_me |              |      |      |            |             |
|m_intfc/phy_top0/clk |              |      |      |            |             |
|           _rsync<0> |  Regional Clk|Yes   |  106 |  0.074     |  0.913      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |   46 |  0.143     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hwicap_0/axi_hwi |              |      |      |            |             |
|cap_0/HWICAP_CTRL_I/ |              |      |      |            |             |
|            gate_clk |BUFGCTRL_X0Y15| No   |    1 |  0.000     |  1.712      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hwicap_0/axi_hwi |              |      |      |            |             |
|cap_0/HWICAP_CTRL_I/ |              |      |      |            |             |
|icap_statemachine_I1 |              |      |      |            |             |
|/icap_nstate_cs[3]_P |              |      |      |            |             |
|    WR_52_o_Mux_47_o |         Local|      |    1 |  0.000     |  0.561      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   29 |  1.438     |  3.383      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hwicap_0/axi_hwi |              |      |      |            |             |
|cap_0/HWICAP_CTRL_I/ |              |      |      |            |             |
|icap_statemachine_I1 |              |      |      |            |             |
|/icap_nstate_cs[3]_P |              |      |      |            |             |
|    WR_54_o_Mux_51_o |         Local|      |    1 |  0.000     |  0.343      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/u_memc_ui_top/u_me |              |      |      |            |             |
|m_intfc/phy_top0/clk |              |      |      |            |             |
|                _cpt |         Local|      |   18 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|     _nobuf_varphase |         Local|      |    2 |  0.011     |  1.272      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  0.930      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.469      |
+---------------------+--------------+------+------+------------+-------------+
|          sched_intr |         Local|      |    1 |  0.000     |  2.539      |
+---------------------+--------------+------+------+------------+-------------+
|         access_intr |         Local|      |    1 |  0.000     |  1.219      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_75_ML_NEW |              |      |      |            |             |
|                _CLK |         Local|      |    2 |  0.000     |  0.469      |
+---------------------+--------------+------+------+------------+-------------+
|sync_manager/sync_ma |              |      |      |            |             |
|nager/master_logic_i |              |      |      |            |             |
|          /mst_cmplt |         Local|      |    2 |  0.000     |  0.471      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hwicap_0/axi_hwi |              |      |      |            |             |
|cap_0/HWICAP_CTRL_I/ |              |      |      |            |             |
|icap_statemachine_I1 |              |      |      |            |             |
|/icap_nstate_cs[3]_P |              |      |      |            |             |
|    WR_53_o_Mux_49_o |         Local|      |    1 |  0.000     |  0.470      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 43937 (Setup: 43937, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -2.245ns|    12.245ns|      30|       43891
  G_MMCM0_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.016ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ | MINPERIOD   |     0.000ns|    10.000ns|       0|           0
  MMCM0_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -0.046ns|     5.046ns|       1|          46
  G_MMCM0_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.002ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT1" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  G_MMCM0_CLKOUT2 = PERIOD TIMEGRP          |             |            |            |        |            
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT2" TS_sys_clk_pin         * 2 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_clk_rsync = PERIOD TIMEGRP  | SETUP       |     1.228ns|     3.728ns|       0|           0
  "TNM_DDR3_SDRAM_clk_rsync" 5 ns HIGH      | HOLD        |     0.050ns|            |       0|           0
      50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_clk_rsync_rise_to_fall = MA | SETUP       |     3.048ns|     1.952ns|       0|           0
  XDELAY FROM TIMEGRP         "TG_DDR3_SDRA | HOLD        |     0.267ns|            |       0|           0
  M_clk_rsync_rise" TO TIMEGRP         "TG_ |             |            |            |        |            
  DDR3_SDRAM_clk_rsync_fall" 5 ns           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_MC_PHY_INIT_SEL = MAXDELAY  | SETUP       |     5.093ns|     4.907ns|       0|           0
  FROM TIMEGRP         "TNM_DDR3_SDRAM_PHY_ | HOLD        |     0.360ns|            |       0|           0
  INIT_SEL" TO TIMEGRP "FFS" 10 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzMMCM0_nobuf_varphase =  | N/A         |         N/A|         N/A|     N/A|         N/A
  PERIOD TIMEGRP         "clk_400_0000MHzMM |             |            |            |        |            
  CM0_nobuf_varphase" TS_sys_clk_pin * 2 HI |             |            |            |        |            
  GH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_1_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.772ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_1_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.957ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     3.951ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.698ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_vhwti_lite_reset_resync_path" TI | MAXDELAY    |         N/A|     4.815ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_main_bus_reset_resync_path" TIG  | MAXDELAY    |         N/A|     4.792ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_group_lite_1_reset_resync_path"  | MAXDELAY    |         N/A|     4.803ns|     N/A|           0
  TIG                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_ddr_bus_reset_resync_path" TIG   | MAXDELAY    |         N/A|     4.829ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_1_Reset_path" TIG | SETUP       |         N/A|     1.242ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.154ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RST_ | SETUP       |         N/A|     1.254ns|     N/A|           0
  SYNCH_path" TIG                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RDY_ | SETUP       |         N/A|     0.685ns|     N/A|           0
  O_SYNCH_path" TIG                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_axi_intc_0_path" TI | SETUP       |         N/A|     2.849ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_axi_intc_0_path" TIG        | MAXDELAY    |         N/A|     6.570ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      6.123ns|            0|           31|            0|     20876448|
| TS_clk_400_0000MHzMMCM0_nobuf_|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| varphase                      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      5.046ns|          N/A|            1|            0|        51497|            0|
| erator_0_SIG_MMCM0_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|     12.245ns|          N/A|           30|            0|     20824951|            0|
| erator_0_SIG_MMCM0_CLKOUT0    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_MMCM0_CLKOUT2    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 97 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 11 secs 
Total CPU time to PAR completion: 3 mins 21 secs 

Peak Memory Usage:  1703 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 31 errors found.

Number of error messages: 0
Number of warning messages: 100
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2013-10-13, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 31  Score: 43937 (Setup/Max: 43937, Hold: 0)

Constraints cover 20877874 paths, 0 nets, and 97732 connections

Design statistics:
   Minimum period:  12.245ns (Maximum frequency:  81.666MHz)
   Maximum path delay from/to any node:   4.907ns


Analysis completed Tue Jun 10 15:04:13 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 40 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
********************************************************************************
ERROR: 2 constraints not met.

PAR could not meet all timing constraints. A bitstream will not be generated.

To disable the PAR timing check:

1> Disable the "Treat timing closure failure as error" option from the Project Options dialog in XPS.

OR

2> Type following at the XPS prompt:
XPS46ba4set enable_par_timing_error 0
********************************************************************************
Analyzing implementation/system.par
make: *** [implementation/system.bit] Error 1
Done!

********************************************************************************
At Local date and time: Tue Jun 10 15:08:10 2014
 make -f system.make init_bram started...
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
********************************************************************************
WARNING: 2 constraints not met.
********************************************************************************
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Tue Jun 10 15:08:21 2014


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_12' at 'RAMB36_X2Y19' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_13' at 'RAMB36_X2Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_14' at 'RAMB36_X3Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_15' at 'RAMB36_X3Y19' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_8' at 'RAMB36_X1Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_9' at 'RAMB36_X3Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_10' at 'RAMB36_X1Y18' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_11' at 'RAMB36_X1Y19' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_4' at 'RAMB36_X0Y19' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_5' at 'RAMB36_X1Y21' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_6' at 'RAMB36_X3Y21' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_7' at 'RAMB36_X2Y20' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_0' at 'RAMB36_X1Y22' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_1' at 'RAMB36_X2Y21' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_2' at 'RAMB36_X0Y21' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_3' at 'RAMB36_X0Y20' location successfully updated with design data.


INFO::100 - BRAM 'vhwti_bram_1/vhwti_bram_1/ramb36e1_3' at 'RAMB36_X4Y20' location successfully updated with design data.


INFO::100 - BRAM 'vhwti_bram_1/vhwti_bram_1/ramb36e1_2' at 'RAMB36_X4Y18' location successfully updated with design data.


INFO::100 - BRAM 'vhwti_bram_1/vhwti_bram_1/ramb36e1_1' at 'RAMB36_X4Y19' location successfully updated with design data.


INFO::100 - BRAM 'vhwti_bram_1/vhwti_bram_1/ramb36e1_0' at 'RAMB36_X4Y21' location successfully updated with design data.


INFO::100 - BRAM 'brama1/brama1/ramb36e1_3' at 'RAMB36_X7Y26' location successfully updated with design data.


INFO::100 - BRAM 'brama1/brama1/ramb36e1_2' at 'RAMB36_X6Y26' location successfully updated with design data.


INFO::100 - BRAM 'brama1/brama1/ramb36e1_1' at 'RAMB36_X5Y27' location successfully updated with design data.


INFO::100 - BRAM 'brama1/brama1/ramb36e1_0' at 'RAMB36_X5Y26' location successfully updated with design data.


INFO::100 - BRAM 'bramb1/bramb1/ramb36e1_3' at 'RAMB36_X6Y25' location successfully updated with design data.


INFO::100 - BRAM 'bramb1/bramb1/ramb36e1_2' at 'RAMB36_X6Y27' location successfully updated with design data.


INFO::100 - BRAM 'bramb1/bramb1/ramb36e1_1' at 'RAMB36_X6Y28' location successfully updated with design data.


INFO::100 - BRAM 'bramb1/bramb1/ramb36e1_0' at 'RAMB36_X6Y29' location successfully updated with design data.


INFO::100 - BRAM 'bramc1/bramc1/ramb36e1_3' at 'RAMB36_X7Y24' location successfully updated with design data.


INFO::100 - BRAM 'bramc1/bramc1/ramb36e1_2' at 'RAMB36_X7Y25' location successfully updated with design data.


INFO::100 - BRAM 'bramc1/bramc1/ramb36e1_1' at 'RAMB36_X7Y27' location successfully updated with design data.


INFO::100 - BRAM 'bramc1/bramc1/ramb36e1_0' at 'RAMB36_X7Y28' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12' at 'RAMB36_X5Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13' at 'RAMB36_X5Y7' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14' at 'RAMB36_X5Y11' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15' at 'RAMB36_X5Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_8' at 'RAMB36_X4Y9' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_9' at 'RAMB36_X3Y9' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10' at 'RAMB36_X6Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11' at 'RAMB36_X6Y9' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4' at 'RAMB36_X5Y9' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_5' at 'RAMB36_X4Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_6' at 'RAMB36_X4Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_7' at 'RAMB36_X4Y11' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0' at 'RAMB36_X4Y7' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_1' at 'RAMB36_X3Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_2' at 'RAMB36_X6Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_3' at 'RAMB36_X5Y6' location successfully updated with design data.


INFO::100 - BRAM 'vhwti_bram_1/vhwti_bram_1/ramb36e1_3' at 'RAMB36_X4Y20' location successfully updated with design data.


INFO::100 - BRAM 'vhwti_bram_1/vhwti_bram_1/ramb36e1_2' at 'RAMB36_X4Y18' location successfully updated with design data.


INFO::100 - BRAM 'vhwti_bram_1/vhwti_bram_1/ramb36e1_1' at 'RAMB36_X4Y19' location successfully updated with design data.


INFO::100 - BRAM 'vhwti_bram_1/vhwti_bram_1/ramb36e1_0' at 'RAMB36_X4Y21' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/icap_statemachine_I1/icap_nstate_cs[3
   ]_PWR_52_o_Mux_47_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/icap_statemachine_I1/icap_nstate_cs[3
   ]_PWR_54_o_Mux_51_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sched_intr is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net access_intr is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/icap_statemachine_I1/icap_nstate_cs[3
   ]_PWR_53_o_Mux_49_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_d
   qs[0].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1_d_bram_ctrl_2_microblaze_1_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1_d_bram_ctrl_2_microblaze_1_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[2].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[3].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[4].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[5].RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[5].RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[5].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.sta
   tus_ram.RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.sta
   tus_ram.RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[1].RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[1].RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1]
   .RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1]
   .RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0]
   .RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0]
   .RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[2].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[3].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[4].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[5].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<16>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<14>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<17>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<15>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<9>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<2>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<16>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<15>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<17>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<9>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<6>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<2>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<8>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<5>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<7>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<14>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<6>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<8>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<3>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<5>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<7>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<4>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<4>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<3>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<0>> is
   incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2
   N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_m
   em_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram, are
   using the same clock signal (synchronous clocking) with WRITE_FIRST mode
   specified. This configuration may encounter address collisions if the same
   address appears on both ports. It is suggested for this configuration to use
   READ_FIRST mode to avoid any conditions for address collision. See the FPGA
   Memory Resources User Guide for additional information.
WARNING:PhysDesignRules:2383 - Issue with pin connections and/or configuration
   on
   block:<axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/STARTUP_INCLUDE.GEN_
   VIRTEX6_STARTUP.STARTUP_VIRTEX6_inst>:<STARTUP_STARTUP>.  USRDONEO and/or
   USRDONETS are tied low. This will cause the DONE pin to go low after
   configuration.  If this behavior is not intended, please tie these inputs
   high.
WARNING:PhysDesignRules:2045 - The MMCM_ADV block
   <clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst> has CLKOUT
   pins that do not drive the same kind of BUFFER load. Routing from the
   different buffer types will not be phase aligned. 
DRC detected 0 errors and 104 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
cp -f /opt/Xilinx/14.7/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop_le.elf bootloops/microblaze_1.elf
cp -f /opt/Xilinx/14.7/ISE_DS/EDK/sw/lib/microblaze/mb_bootloop_le.elf bootloops/microblaze_0.elf
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6vlx240tff1156-1 system.mhs -lp /home/abazar63/hthread/src/hardware/  -pe microblaze_1 bootloops/microblaze_1.elf -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:vhwti_lite - tcl is
   overriding PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:main_bus - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:group_lite_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:ddr_bus - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
orig_family is virtex6
INFO:EDK:4130 - IPNAME: axi_cdma, INSTANCE:axi_cdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_cdma_v3_04_a/d
   ata/axi_cdma_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_cdma, INSTANCE:axi_cdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_cdma_v3_04_a/d
   ata/axi_cdma_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding
   PARAMETER C_IODELAY_GRP value to DDR3_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_06_
   a/data/axi_v6_ddrx_v2_1_0.mpd line 87 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_1_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_1_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   mb_acc1_rst:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb_acc1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   acc_mb1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_1
  (0000000000-0x0000ffff) microblaze_1_d_bram_ctrl	microblaze_1_dlmb
  (0000000000-0x0000ffff) microblaze_1_i_bram_ctrl	microblaze_1_ilmb
  (0x11000000-0x1103ffff)
thread_manager	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridg
e_0->core_bus
  (0x11100000-0x1117ffff)
cond_vars	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->
core_bus
  (0x12000000-0x12ffffff)
scheduler	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->
core_bus
  (0x13000000-0x13ffffff)
sync_manager	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_
0->core_bus
  (0x14000000-0x1400ffff)
plb_hthread_reset_core_0	group_lite_1->group_1_main_axi_bridge->main_bus->axi_pl
bv46_bridge_0->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46
_bridge_0->core_bus
  (0x84000000-0x8400ffff)
RS232_Uart_1	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84010000-0x8401ffff)
debug_module	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84030000-0x8403ffff)
axi_hwicap_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x840b2000-0x840b2fff)
axi_timer_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84100000-0x8410ffff)
axi_cdma_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84900000-0x8490ffff)
axi_intc_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0xa4000000-0xa7ffffff)
DDR3_SDRAM	group_lite_1->group_1_main_axi_bridge->main_bus->main_dram_axi_bridge
->ddr_bus
  (0xa4000000-0xa7ffffff) DDR3_SDRAM	ddr_bus
  (0xc0000000-0xc0003fff) vhwti_local_cntlr_1	group_lite_1
  (0xe0000000-0xe0003fff)
bramA1_cntlr	group_lite_1->group_1_ddr_axi_bridge->ddr_bus
  (0xe0010000-0xe0013fff)
bramb1_cntlr	group_lite_1->group_1_ddr_axi_bridge->ddr_bus
  (0xe0020000-0xe0023fff)
bramc1_cntlr	group_lite_1->group_1_ddr_axi_bridge->ddr_bus
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x11000000-0x1103ffff) thread_manager	main_bus->axi_plbv46_bridge_0->core_bus
  (0x11100000-0x1117ffff) cond_vars	main_bus->axi_plbv46_bridge_0->core_bus
  (0x12000000-0x12ffffff) scheduler	main_bus->axi_plbv46_bridge_0->core_bus
  (0x13000000-0x13ffffff) sync_manager	main_bus->axi_plbv46_bridge_0->core_bus
  (0x14000000-0x1400ffff)
plb_hthread_reset_core_0	main_bus->axi_plbv46_bridge_0->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	main_bus->axi_plbv46_bridge_0->core_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	main_bus
  (0x84010000-0x8401ffff) debug_module	main_bus
  (0x84030000-0x8403ffff) axi_hwicap_0	main_bus
  (0x840b2000-0x840b2fff) axi_timer_0	main_bus
  (0x84100000-0x8410ffff) axi_cdma_0	main_bus
  (0x84900000-0x8490ffff) axi_intc_0	main_bus
  (0x86240000-0x8624ffff)
plbv46_axi_bridge_0	main_bus->axi_plbv46_bridge_0->core_bus
  (0xa4000000-0xa7ffffff) DDR3_SDRAM	main_bus->main_dram_axi_bridge->ddr_bus
  (0xa4000000-0xa7ffffff) DDR3_SDRAM	ddr_bus
  (0xc0000000-0xc0003fff)
vhwti_global_cntlr_1	main_bus->main_vhwti_axi_bridge->vhwti_lite
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:vhwti_bram_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_thread_manager, INSTANCE:thread_manager - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: plb_thread_manager, INSTANCE:thread_manager - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_thread_manager, INSTANCE:thread_manager - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 44 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: plbv46_axi_bridge, INSTANCE:plbv46_axi_bridge_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_
   v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plbv46_axi_bridge, INSTANCE:plbv46_axi_bridge_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_
   v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: plb_hthreads_timer, INSTANCE:plb_hthreads_timer_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_hthreads_timer, INSTANCE:plb_hthreads_timer_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_hthreads_timer, INSTANCE:plb_hthreads_timer_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: plb_hthread_reset_core,
   INSTANCE:plb_hthread_reset_core_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 27
    
INFO:EDK:4130 - IPNAME: plb_hthread_reset_core,
   INSTANCE:plb_hthread_reset_core_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28
    
INFO:EDK:4130 - IPNAME: plb_hthread_reset_core,
   INSTANCE:plb_hthread_reset_core_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 29
    
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_1_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_1_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_1_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:core_bus - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:core_bus - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bramC1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bramB1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bramA1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc6vlx240tff1156-1 -bt
implementation/system.bit  -bd bootloops/microblaze_1.elf tag microblaze_1  -bd
bootloops/microblaze_0.elf tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!

********************************************************************************
At Local date and time: Tue Jun 10 15:11:37 2014
 make -f system.make exporttosdk started...
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_vector_v1_00_a
   /../../../MyRepository/pcores/hvm_core_v1_00_a/data/hvm_core_v2_1_0.mpd line
   7  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_vector_v1_00_a
   /../../../MyRepository/pcores/opb_SynchManager_v1_00_c/data/opb_SynchManager_
   v2_1_0.mpd line 22  is deprecated. Please use Option ARCH_SUPPORT_MAP
   instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_vector_v1_00_a
   /../../../MyRepository/pcores/opb_hwti_v3_00_a/data/opb_hwti_v2_1_0.mpd line
   22  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "ARCH_SUPPORT" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_vector_v1_00_a
   /../../../MyRepository/pcores/util_intr_split_v1_00_a/data/util_intr_split_v2
   _1_0.mpd line 26  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_vector_v1_00_a
   /../../../MyRepository/pcores/util_intr_split_v1_00_a/data/util_intr_split_v2
   _1_0.mpd line 28  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_vector_v1_00_a
   /../../../XilinxProcessorIP/pcores/opb_ac97_v1_00_a/data/opb_ac97_v2_1_0.mpd
   line 18  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_vector_v1_00_a
   /../../../XilinxProcessorIP/pcores/opb_ac97_v2_00_a/data/opb_ac97_v2_1_0.mpd
   line 18  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: vhwti_lite - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_1_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_1_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: mb_acc1_rst - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: mb_acc1 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: main_bus - 4 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: group_lite_1 - 2 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: ddr_bus - 5 master(s) : 4 slave(s) 
IPNAME: plb_v46, INSTANCE: core_bus - 4 master(s) : 7 slave(s) 
IPNAME: fsl_v20, INSTANCE: acc_mb1 - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE:
   main_vhwti_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_DP of
   IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE:
   main_vhwti_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_IP of
   IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE:
   main_vhwti_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI of
   IPINSTANCE: group_1_main_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE:
   main_dram_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_DP of
   IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE:
   main_dram_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_IP of
   IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE:
   main_dram_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI of
   IPINSTANCE: group_1_main_axi_bridge.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE:
   debug_module  connected with axi4 type BUSIF: M_AXI of IPINSTANCE:
   plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE:
   axi_timer_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE:
   plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE:
   axi_plbv46_bridge_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE:
   plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE: axi_intc_0
    connected with axi4 type BUSIF: M_AXI of IPINSTANCE: plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE:
   axi_hwicap_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE:
   plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI_LITE of IPINSTANCE:
   axi_cdma_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE:
   plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE:
   RS232_Uart_1  connected with axi4 type BUSIF: M_AXI of IPINSTANCE:
   plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: bramc1_cntlr 
   connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE:
   group_1_ddr_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: bramb1_cntlr 
   connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE:
   group_1_ddr_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: bramA1_cntlr 
   connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE:
   group_1_ddr_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: DDR3_SDRAM 
   connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE:
   group_1_ddr_axi_bridge.
WARNING:EDK:4180 - PORT: M_AXI_ACLK, CONNECTOR: SPLB_Clk - No driver found. Port
   will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_
   v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 168 
WARNING:EDK:4180 - PORT: M_AXI_ARESETN, CONNECTOR: SPLB_Rst - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_
   v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 169 
WARNING:EDK:4180 - PORT: INTERRUPT, CONNECTOR: axi_intc_0_INTERRUPT_Interrupt -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: Semaphore_Reset, CONNECTOR: net_gnd - floating
   connection -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.
   mhs line 89 
WARNING:EDK:4181 - PORT: SpinLock_Reset, CONNECTOR: net_gnd - floating
   connection -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.
   mhs line 91 
WARNING:EDK:4181 - PORT: reset_port0, CONNECTOR: hthread_rst_tm - floating
   connection -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.
   mhs line 187 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: acc_mb1_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: mb_acc1_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR: mb_acc1_rst_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: vhwti_lite_S_AWREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: vhwti_lite_S_ARREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: ddr_bus_S_AWREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: ddr_bus_S_AWREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: ddr_bus_S_ARREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: ddr_bus_S_ARREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: main_bus_S_AWREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: main_bus_S_ARREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: Irq, CONNECTOR: main_interrupt - floating connection -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.
   mhs line 583 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 132 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect vhwti_lite; no DECERR
checking will be performed.
INFO:EDK:4060 - INSTANCE: mb_acc1_rst, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: mb_acc1, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: acc_mb1, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:vhwti_lite - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_1_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x90000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_1_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x90000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 235 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x90000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x90000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect main_bus.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect group_lite_1.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect ddr_bus.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 235 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:main_bus - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:group_lite_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:ddr_bus - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111011 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 89 
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...




WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xA0000000:0xA3FFFFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xA8000000:0xDFFFFFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0004000:0xE000FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0014000:0xE001FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************





INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xA0000000:0xA3FFFFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xA8000000:0xDFFFFFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0004000:0xE000FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0014000:0xE001FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect ddr_bus: Port 
WARNING:EDK -  INTERCONNECT_ACLK is connected to a clock source slower than (or 
WARNING:EDK -  asynchronous to) the fastest MI slot (connected slave). 
WARNING:EDK -  Throughput may often be improved by connecting INTERCONNECT_ACLK 
WARNING:EDK -  to the same clock source as the fastest performance-critical MI 
WARNING:EDK -  slot.
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_vector_v1_00_a
   /../../../MyRepository/pcores/hvm_core_v1_00_a/data/hvm_core_v2_1_0.mpd line
   7  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_vector_v1_00_a
   /../../../MyRepository/pcores/opb_SynchManager_v1_00_c/data/opb_SynchManager_
   v2_1_0.mpd line 22  is deprecated. Please use Option ARCH_SUPPORT_MAP
   instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_vector_v1_00_a
   /../../../MyRepository/pcores/opb_hwti_v3_00_a/data/opb_hwti_v2_1_0.mpd line
   22  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "ARCH_SUPPORT" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_vector_v1_00_a
   /../../../MyRepository/pcores/util_intr_split_v1_00_a/data/util_intr_split_v2
   _1_0.mpd line 26  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_vector_v1_00_a
   /../../../MyRepository/pcores/util_intr_split_v1_00_a/data/util_intr_split_v2
   _1_0.mpd line 28  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_vector_v1_00_a
   /../../../XilinxProcessorIP/pcores/opb_ac97_v1_00_a/data/opb_ac97_v2_1_0.mpd
   line 18  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/abazar63/hthread/src/hardware/MyRepository/pcores/hw_acc_vector_v1_00_a
   /../../../XilinxProcessorIP/pcores/opb_ac97_v2_00_a/data/opb_ac97_v2_1_0.mpd
   line 18  is deprecated. Please use Option ARCH_SUPPORT_MAP instead. 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v1_03_a;d=ds777_ax
   i_bram_ctrl.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v1_03_a;d=ds777_ax
   i_bram_ctrl.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plbv46_axi_bridge;v=v2_01_a;d=ds71
   1_plbv46_axi_bridge.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fsl_v20;v=v2_11_f;d=fsl_v20.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fsl_v20;v=v2_11_f;d=fsl_v20.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi2axi_connector;v=v1_00_a;d=ds80
   3_axi2axi_connector.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi2axi_connector;v=v1_00_a;d=ds80
   3_axi2axi_connector.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi2axi_connector;v=v1_00_a;d=ds80
   3_axi2axi_connector.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi2axi_connector;v=v1_00_a;d=ds80
   3_axi2axi_connector.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=plb_v46;v=v1_05_a;d=plb_v46.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v1_03_a;d=ds777_ax
   i_bram_ctrl.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v1_03_a;d=ds777_ax
   i_bram_ctrl.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v1_03_a;d=ds777_ax
   i_bram_ctrl.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_timer;v=v1_03_a;d=axi_timer_ds
   764.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_plbv46_bridge;v=v2_02_a;d=ds71
   2_axi_plbv46_bridge.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_intc;v=v1_04_a;d=ds747_axi_int
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_hwicap;v=v2_03_a;d=ds817_axi_h
   wicap.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_cdma;v=v3_04_a;d=pg034_axi_cdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=fsl_v20;v=v2_11_f;d=fsl_v20.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_v6_ddrx;v=v1_06_a;d=ug406_axi_
   v6_ddrx.pdf
WARNING:EDK:1820 - Memory unit containing bramA1_cntlr bramA1 bramb1_cntlr
   bramB1 hw_acc_1 bramc1_cntlr bramC1  has an unusual number of BRAMS
Bus interface PORTC on Memory Controller hw_acc_1 could not be placed
Bus interface PORTC on Memory Controller bramc1_cntlr could not be placed
Generated Block Diagram.
Rasterizing vhwti_local_cntlr_1.jpg.....
Rasterizing vhwti_lite.jpg.....
Rasterizing vhwti_global_cntlr_1.jpg.....
Rasterizing vhwti_bram_1.jpg.....
Rasterizing thread_manager.jpg.....
Rasterizing sync_manager.jpg.....
Rasterizing scheduler.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing plbv46_axi_bridge_0.jpg.....
Rasterizing plb_hthreads_timer_0.jpg.....
Rasterizing plb_hthread_reset_core_0.jpg.....
Rasterizing microblaze_1_ilmb.jpg.....
Rasterizing microblaze_1_i_bram_ctrl.jpg.....
Rasterizing microblaze_1_dlmb.jpg.....
Rasterizing microblaze_1_d_bram_ctrl.jpg.....
Rasterizing microblaze_1_bram_block.jpg.....
Rasterizing microblaze_1.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing mb_acc1_rst.jpg.....
Rasterizing mb_acc1.jpg.....
Rasterizing main_vhwti_axi_bridge.jpg.....
Rasterizing main_dram_axi_bridge.jpg.....
Rasterizing main_bus.jpg.....
Rasterizing hw_acc_1.jpg.....
Rasterizing group_lite_1.jpg.....
Rasterizing group_1_main_axi_bridge.jpg.....
Rasterizing group_1_ddr_axi_bridge.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing ddr_bus.jpg.....
Rasterizing core_bus.jpg.....
Rasterizing cond_vars.jpg.....
Rasterizing bramc1_cntlr.jpg.....
Rasterizing bramb1_cntlr.jpg.....
Rasterizing bramC1.jpg.....
Rasterizing bramB1.jpg.....
Rasterizing bramA1_cntlr.jpg.....
Rasterizing bramA1.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi_plbv46_bridge_0.jpg.....
Rasterizing axi_intc_0.jpg.....
Rasterizing axi_hwicap_0.jpg.....
Rasterizing axi_cdma_0.jpg.....
Rasterizing acc_mb1.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing DDR3_SDRAM.jpg.....
Rasterizing system_blkd.jpg.....
org.apache.batik.transcoder.TranscoderException: null
Enclosed Exception:
file:/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/__xps
/.dswkshop/system_blkd.svg:-1
The attribute "y" of the element <use> is invalid
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.image.ImageTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.XMLAbstractTranscoder.transcode(Unknown Source)
	at org.apache.batik.transcoder.SVGAbstractTranscoder.transcode(Unknown Source)
	at MdtSvgDiag_Rasterize._rasterizeIMG(MdtSvgDiag_Rasterize.java:156)
	at MdtSvgDiag_Rasterize.batchMode(MdtSvgDiag_Rasterize.java:91)
	at MdtSvgDiag_Rasterize.main(MdtSvgDiag_Rasterize.java:24)
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Tue Jun 10 15:26:12 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/etc/system.filters
Done writing Tab View settings to:
	/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Jun 10 15:34:59 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.

********************************************************************************
At Local date and time: Tue Jun 10 16:40:37 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_vhwti_local_cntlr_1_wrapper.ngc implementation/system_vhwti_lite_wrapper.ngc implementation/system_vhwti_global_cntlr_1_wrapper.ngc implementation/system_vhwti_bram_1_wrapper.ngc implementation/system_thread_manager_wrapper.ngc implementation/system_sync_manager_wrapper.ngc implementation/system_scheduler_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_plbv46_axi_bridge_0_wrapper.ngc implementation/system_plb_hthreads_timer_0_wrapper.ngc implementation/system_plb_hthread_reset_core_0_wrapper.ngc implementation/system_microblaze_1_ilmb_wrapper.ngc implementation/system_microblaze_1_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_1_dlmb_wrapper.ngc implementation/system_microblaze_1_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_1_bram_block_wrapper.ngc implementation/system_microblaze_1_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_acc1_rst_wrapper.ngc implementation/system_mb_acc1_wrapper.ngc implementation/system_main_vhwti_axi_bridge_wrapper.ngc implementation/system_main_dram_axi_bridge_wrapper.ngc implementation/system_main_bus_wrapper.ngc implementation/system_hw_acc_1_wrapper.ngc implementation/system_group_lite_1_wrapper.ngc implementation/system_group_1_main_axi_bridge_wrapper.ngc implementation/system_group_1_ddr_axi_bridge_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_ddr_bus_wrapper.ngc implementation/system_core_bus_wrapper.ngc implementation/system_cond_vars_wrapper.ngc implementation/system_bramc1_cntlr_wrapper.ngc implementation/system_bramb1_cntlr_wrapper.ngc implementation/system_bramc1_wrapper.ngc implementation/system_bramb1_wrapper.ngc implementation/system_brama1_cntlr_wrapper.ngc implementation/system_brama1_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi_plbv46_bridge_0_wrapper.ngc implementation/system_axi_intc_0_wrapper.ngc implementation/system_axi_hwicap_0_wrapper.ngc implementation/system_axi_cdma_0_wrapper.ngc implementation/system_acc_mb1_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_ddr3_sdram_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Tue Jun 10 16:40:40 2014
 make -f system.make init_bram started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp /home/abazar63/hthread/src/hardware/   -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -lp
/home/abazar63/hthread/src/hardware/ -msg __xps/ise/xmsgprops.lst -parallel yes
system.mhs 

Parse
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:vhwti_lite - tcl is
   overriding PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:main_bus - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:group_lite_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:ddr_bus - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
orig_family is virtex6
INFO:EDK:4130 - IPNAME: axi_cdma, INSTANCE:axi_cdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_cdma_v3_04_a/d
   ata/axi_cdma_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_cdma, INSTANCE:axi_cdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_cdma_v3_04_a/d
   ata/axi_cdma_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding
   PARAMETER C_IODELAY_GRP value to DDR3_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_06_
   a/data/axi_v6_ddrx_v2_1_0.mpd line 87 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_1_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_1_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   mb_acc1_rst:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb_acc1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   acc_mb1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_1
  (0000000000-0x0000ffff) microblaze_1_d_bram_ctrl	microblaze_1_dlmb
  (0000000000-0x0000ffff) microblaze_1_i_bram_ctrl	microblaze_1_ilmb
  (0x11000000-0x1103ffff)
thread_manager	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridg
e_0->core_bus
  (0x11100000-0x1117ffff)
cond_vars	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->
core_bus
  (0x12000000-0x12ffffff)
scheduler	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->
core_bus
  (0x13000000-0x13ffffff)
sync_manager	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_
0->core_bus
  (0x14000000-0x1400ffff)
plb_hthread_reset_core_0	group_lite_1->group_1_main_axi_bridge->main_bus->axi_pl
bv46_bridge_0->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46
_bridge_0->core_bus
  (0x84000000-0x8400ffff)
RS232_Uart_1	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84010000-0x8401ffff)
debug_module	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84030000-0x8403ffff)
axi_hwicap_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x840b2000-0x840b2fff)
axi_timer_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84100000-0x8410ffff)
axi_cdma_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84900000-0x8490ffff)
axi_intc_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0xa0000000-0xafffffff)
DDR3_SDRAM	group_lite_1->group_1_main_axi_bridge->main_bus->main_dram_axi_bridge
->ddr_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	ddr_bus
  (0xc0000000-0xc0003fff) vhwti_local_cntlr_1	group_lite_1
  (0xe0000000-0xe0003fff)
bramA1_cntlr	group_lite_1->group_1_ddr_axi_bridge->ddr_bus
  (0xe0010000-0xe0013fff)
bramb1_cntlr	group_lite_1->group_1_ddr_axi_bridge->ddr_bus
  (0xe0020000-0xe0023fff)
bramc1_cntlr	group_lite_1->group_1_ddr_axi_bridge->ddr_bus
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x11000000-0x1103ffff) thread_manager	main_bus->axi_plbv46_bridge_0->core_bus
  (0x11100000-0x1117ffff) cond_vars	main_bus->axi_plbv46_bridge_0->core_bus
  (0x12000000-0x12ffffff) scheduler	main_bus->axi_plbv46_bridge_0->core_bus
  (0x13000000-0x13ffffff) sync_manager	main_bus->axi_plbv46_bridge_0->core_bus
  (0x14000000-0x1400ffff)
plb_hthread_reset_core_0	main_bus->axi_plbv46_bridge_0->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	main_bus->axi_plbv46_bridge_0->core_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	main_bus
  (0x84010000-0x8401ffff) debug_module	main_bus
  (0x84030000-0x8403ffff) axi_hwicap_0	main_bus
  (0x840b2000-0x840b2fff) axi_timer_0	main_bus
  (0x84100000-0x8410ffff) axi_cdma_0	main_bus
  (0x84900000-0x8490ffff) axi_intc_0	main_bus
  (0x86240000-0x8624ffff)
plbv46_axi_bridge_0	main_bus->axi_plbv46_bridge_0->core_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	main_bus->main_dram_axi_bridge->ddr_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	ddr_bus
  (0xc0000000-0xc0003fff)
vhwti_global_cntlr_1	main_bus->main_vhwti_axi_bridge->vhwti_lite
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:vhwti_bram_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_thread_manager, INSTANCE:thread_manager - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: plb_thread_manager, INSTANCE:thread_manager - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_thread_manager, INSTANCE:thread_manager - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 44 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: plbv46_axi_bridge, INSTANCE:plbv46_axi_bridge_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_
   v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plbv46_axi_bridge, INSTANCE:plbv46_axi_bridge_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_
   v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: plb_hthreads_timer, INSTANCE:plb_hthreads_timer_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_hthreads_timer, INSTANCE:plb_hthreads_timer_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_hthreads_timer, INSTANCE:plb_hthreads_timer_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: plb_hthread_reset_core,
   INSTANCE:plb_hthread_reset_core_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 27
    
INFO:EDK:4130 - IPNAME: plb_hthread_reset_core,
   INSTANCE:plb_hthread_reset_core_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28
    
INFO:EDK:4130 - IPNAME: plb_hthread_reset_core,
   INSTANCE:plb_hthread_reset_core_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 29
    
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_1_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_1_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_1_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:core_bus - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:core_bus - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bramC1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bramB1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bramA1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: vhwti_lite - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_1_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_1_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: mb_acc1_rst - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: mb_acc1 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: main_bus - 4 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: group_lite_1 - 2 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: ddr_bus - 5 master(s) : 4 slave(s) 
IPNAME: plb_v46, INSTANCE: core_bus - 4 master(s) : 7 slave(s) 
IPNAME: fsl_v20, INSTANCE: acc_mb1 - 1 master(s) : 1 slave(s) 
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE:
   main_vhwti_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_DP of
   IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE:
   main_vhwti_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_IP of
   IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE:
   main_vhwti_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI of
   IPINSTANCE: group_1_main_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE:
   main_dram_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_DP of
   IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE:
   main_dram_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI_IP of
   IPINSTANCE: microblaze_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE:
   main_dram_axi_bridge  connected with AXI4LITE type BUSIF: M_AXI of
   IPINSTANCE: group_1_main_axi_bridge.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE:
   debug_module  connected with axi4 type BUSIF: M_AXI of IPINSTANCE:
   plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE:
   axi_timer_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE:
   plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE:
   axi_plbv46_bridge_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE:
   plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE: axi_intc_0
    connected with axi4 type BUSIF: M_AXI of IPINSTANCE: plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE:
   axi_hwicap_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE:
   plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI_LITE of IPINSTANCE:
   axi_cdma_0  connected with axi4 type BUSIF: M_AXI of IPINSTANCE:
   plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4LITE protocol type BUSIF: S_AXI of IPINSTANCE:
   RS232_Uart_1  connected with axi4 type BUSIF: M_AXI of IPINSTANCE:
   plbv46_axi_bridge_0.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: bramc1_cntlr 
   connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE:
   group_1_ddr_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: bramb1_cntlr 
   connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE:
   group_1_ddr_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: bramA1_cntlr 
   connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE:
   group_1_ddr_axi_bridge.
WARNING:EDK:3977 - AXI4 protocol type BUSIF: S_AXI of IPINSTANCE: DDR3_SDRAM 
   connected with AXI4LITE type BUSIF: M_AXI of IPINSTANCE:
   group_1_ddr_axi_bridge.

Checking port drivers...
WARNING:EDK:4180 - PORT: M_AXI_ACLK, CONNECTOR: SPLB_Clk - No driver found. Port
   will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_
   v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 168 
WARNING:EDK:4180 - PORT: M_AXI_ARESETN, CONNECTOR: SPLB_Rst - No driver found.
   Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_
   v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 169 
WARNING:EDK:4180 - PORT: INTERRUPT, CONNECTOR: axi_intc_0_INTERRUPT_Interrupt -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: Semaphore_Reset, CONNECTOR: net_gnd - floating
   connection -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.
   mhs line 89 
WARNING:EDK:4181 - PORT: SpinLock_Reset, CONNECTOR: net_gnd - floating
   connection -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.
   mhs line 91 
WARNING:EDK:4181 - PORT: reset_port0, CONNECTOR: hthread_rst_tm - floating
   connection -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.
   mhs line 187 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: acc_mb1_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: mb_acc1_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR: mb_acc1_rst_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: vhwti_lite_S_AWREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: vhwti_lite_S_ARREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: ddr_bus_S_AWREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: ddr_bus_S_AWREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: ddr_bus_S_ARREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: ddr_bus_S_ARREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR: main_bus_S_AWREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR: main_bus_S_ARREGION -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: Irq, CONNECTOR: main_interrupt - floating connection -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.
   mhs line 583 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 132 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: mb_acc1_rst, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: mb_acc1, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: acc_mb1, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect vhwti_lite; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:vhwti_lite - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_1_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x90000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_1_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x90000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 235 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x90000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x90000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 235 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect main_bus.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:main_bus - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect group_lite_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:group_lite_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect ddr_bus.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:ddr_bus - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111011 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xB0000000:0xDFFFFFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0004000:0xE000FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_1
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0014000:0xE001FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xB0000000:0xDFFFFFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0004000:0xE000FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  **             MicroBlaze - microblaze_0
WARNING:EDK -  ****************************************************************
WARNING:EDK -  ** ICACHE address space [0xA0000000:0xAFFFFFFF] contains an area 
WARNING:EDK -  ** without assigned addresses [0xE0014000:0xE001FFFF] on bus 
WARNING:EDK -  ** "ddr_bus".
WARNING:EDK -  ****************************************************************

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect ddr_bus: Port 
WARNING:EDK -  INTERCONNECT_ACLK is connected to a clock source slower than (or 
WARNING:EDK -  asynchronous to) the fastest MI slot (connected slave). 
WARNING:EDK -  Throughput may often be improved by connecting INTERCONNECT_ACLK 
WARNING:EDK -  to the same clock source as the fastest performance-critical MI 
WARNING:EDK -  slot.

INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect vhwti_lite.
INFO: Setting timing constaints for microblaze_1_ilmb.
INFO: The microblaze_1_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_1_ilmb_wrapper/microblaze_1_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_1_dlmb.
INFO: The microblaze_1_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_1_dlmb_wrapper/microblaze_1_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_1.
INFO: The microblaze_1 core has constraints automatically generated by XPS in
implementation/microblaze_1_wrapper/microblaze_1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb_acc1_rst core has constraints automatically generated by XPS in
implementation/mb_acc1_rst_wrapper/mb_acc1_rst_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The mb_acc1 core has constraints automatically generated by XPS in
implementation/mb_acc1_wrapper/mb_acc1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect main_bus.
INFO: No asynchronous clock conversions in axi_interconnect group_lite_1.
INFO: No asynchronous clock conversions in axi_interconnect ddr_bus.
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: No clock crossing in axi_cdma_0.
INFO: The acc_mb1 core has constraints automatically generated by XPS in
implementation/acc_mb1_wrapper/acc_mb1_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:hw_acc_vector INSTANCE:hw_acc_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 387 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:vhwti_bram_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 69 - elaborating IP
IPNAME:bram_block INSTANCE:microblaze_1_bram_block -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 229 - elaborating IP
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 301 - elaborating IP
IPNAME:bram_block INSTANCE:bramC1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 511 - elaborating IP
IPNAME:bram_block INSTANCE:bramB1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 520 - elaborating IP
IPNAME:bram_block INSTANCE:bramA1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 541 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 635 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: bramc1, Overriding connection of PORT: BRAM_Rst_A,
   VALUE: proc_sys_reset_0_BUS_STRUCT_RESET - which is part of the connected
   BUSIF: PORTA -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.
   mhs line 511
WARNING:EDK:4059 - INSTANCE: bramb1, Overriding connection of PORT: BRAM_Rst_A,
   VALUE: proc_sys_reset_0_BUS_STRUCT_RESET - which is part of the connected
   BUSIF: PORTA -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.
   mhs line 520
WARNING:EDK:4059 - INSTANCE: brama1, Overriding connection of PORT: BRAM_Rst_A,
   VALUE: proc_sys_reset_0_BUS_STRUCT_RESET - which is part of the connected
   BUSIF: PORTA -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.
   mhs line 541
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:vhwti_local_cntlr_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 36 - Running XST synthesis
INSTANCE:vhwti_lite -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 50 - Running XST synthesis
INSTANCE:vhwti_global_cntlr_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 58 - Running XST synthesis
INSTANCE:vhwti_bram_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 69 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:thread_manager -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 76 - Running XST synthesis
INSTANCE:sync_manager -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 101 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:scheduler -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 116 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:proc_sys_reset_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 142 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plbv46_axi_bridge_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 155 - Running XST synthesis
INSTANCE:plb_hthreads_timer_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plb_hthread_reset_core_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 181 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_1_ilmb -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_1_i_bram_ctrl -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 204 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_1_dlmb -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 213 - Running XST synthesis
INSTANCE:microblaze_1_d_bram_ctrl -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_1_bram_block -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 236 - Running XST synthesis
INSTANCE:microblaze_0_ilmb -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 269 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 276 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_dlmb -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 285 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 292 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0_bram_block -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 301 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:microblaze_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 308 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb_acc1_rst -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 337 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mb_acc1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 346 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_vhwti_axi_bridge -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 354 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_dram_axi_bridge -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 364 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:main_bus -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 379 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hw_acc_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 387 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:group_lite_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 402 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:group_1_main_axi_bridge -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 410 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:group_1_ddr_axi_bridge -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 425 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:debug_module -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 439 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ddr_bus -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 457 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:core_bus -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 467 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:cond_vars -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 475 - Running XST synthesis
INSTANCE:bramc1_cntlr -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 487 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramb1_cntlr -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 499 - Running XST synthesis
INSTANCE:bramc1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 511 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:bramb1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 520 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:brama1_cntlr -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 529 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:brama1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 541 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi_timer_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 550 - Running XST synthesis
INSTANCE:axi_plbv46_bridge_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 562 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi_intc_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 576 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi_hwicap_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 588 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:axi_cdma_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 600 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:acc_mb1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 612 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:rs232_uart_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 620 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 635 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ddr3_sdram -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 662 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:system_vhwti_lite_wrapper INSTANCE:vhwti_lite -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 50 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_vhwti_lite_wrapper.ngc
../system_vhwti_lite_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/vhwti_lite_wrapper/system_vhwti_lite_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_vhwti_lite_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_vhwti_lite_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_1_ilmb_wrapper INSTANCE:microblaze_1_ilmb -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_microblaze_1_ilmb_wrapper.ngc ../system_microblaze_1_ilmb_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/microblaze_1_ilmb_wrapper/system_microblaze_1_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_1_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_1_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_1_dlmb_wrapper INSTANCE:microblaze_1_dlmb -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 213 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_microblaze_1_dlmb_wrapper.ngc ../system_microblaze_1_dlmb_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/microblaze_1_dlmb_wrapper/system_microblaze_1_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_1_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_1_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_1_wrapper INSTANCE:microblaze_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 236 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_microblaze_1_wrapper.ngc
../system_microblaze_1_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/microblaze_1_wrapper/system_microblaze_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 269 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_microblaze_0_ilmb_wrapper.ngc ../system_microblaze_0_ilmb_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/microblaze_0_ilmb_wrapper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 285 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_microblaze_0_dlmb_wrapper.ngc ../system_microblaze_0_dlmb_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/microblaze_0_dlmb_wrapper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 308 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/microblaze_0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_mb_acc1_rst_wrapper INSTANCE:mb_acc1_rst -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 337 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_mb_acc1_rst_wrapper.ngc
../system_mb_acc1_rst_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/mb_acc1_rst_wrapper/system_mb_acc1_rst_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_mb_acc1_rst_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_mb_acc1_rst_wrapper.blc"...

NGCBUILD done.
IPNAME:system_mb_acc1_wrapper INSTANCE:mb_acc1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 346 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_mb_acc1_wrapper.ngc
../system_mb_acc1_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/mb_acc1_wrapper/system_mb_acc1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_mb_acc1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_mb_acc1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_main_bus_wrapper INSTANCE:main_bus -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 379 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_main_bus_wrapper.ngc
../system_main_bus_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/main_bus_wrapper/system_main_bus_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_main_bus_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_main_bus_wrapper.blc"...

NGCBUILD done.
IPNAME:system_hw_acc_1_wrapper INSTANCE:hw_acc_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 387 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_hw_acc_1_wrapper.ngc
../system_hw_acc_1_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/hw_acc_1_wrapper/system_hw_acc_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_hw_acc_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_hw_acc_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_group_lite_1_wrapper INSTANCE:group_lite_1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 402 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_group_lite_1_wrapper.ngc
../system_group_lite_1_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/group_lite_1_wrapper/system_group_lite_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_group_lite_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_group_lite_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ddr_bus_wrapper INSTANCE:ddr_bus -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 457 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_ddr_bus_wrapper.ngc
../system_ddr_bus_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/ddr_bus_wrapper/system_ddr_bus_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ddr_bus_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ddr_bus_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_plbv46_bridge_0_wrapper INSTANCE:axi_plbv46_bridge_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 562 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_axi_plbv46_bridge_0_wrapper.ngc ../system_axi_plbv46_bridge_0_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/axi_plbv46_bridge_0_wrapper/system_axi_plbv46_bridge_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_plbv46_bridge_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi_plbv46_bridge_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_hwicap_0_wrapper INSTANCE:axi_hwicap_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 588 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_axi_hwicap_0_wrapper.ngc
../system_axi_hwicap_0_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/axi_hwicap_0_wrapper/system_axi_hwicap_0_wrapper.ngc" ...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_hwicap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi_hwicap_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_cdma_0_wrapper INSTANCE:axi_cdma_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 600 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_axi_cdma_0_wrapper.ngc
../system_axi_cdma_0_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/axi_cdma_0_wrapper/system_axi_cdma_0_wrapper.ngc" ...
Loading design module "../system_axi_cdma_0_wrapper_fifo_generator_v9_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_cdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi_cdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_acc_mb1_wrapper INSTANCE:acc_mb1 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 612 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_acc_mb1_wrapper.ngc
../system_acc_mb1_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/acc_mb1_wrapper/system_acc_mb1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_acc_mb1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_acc_mb1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 635 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/clock_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ddr3_sdram_wrapper INSTANCE:ddr3_sdram -
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/system.mhs
line 662 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_ddr3_sdram_wrapper.ngc
../system_ddr3_sdram_wrapper

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/ddr3_sdram_wrapper/system_ddr3_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ddr3_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_ddr3_sdram_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 348.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implementa
tion 

Using Flow File:
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implementa
tion/fpga.flw 
Using Option File(s): 
 /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implementa
tion/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system.ngc" ...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_clock_generator_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_1_ilmb_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_1_dlmb_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_0_ilmb_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_0_dlmb_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_mb_acc1_rst_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_mb_acc1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_hw_acc_1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_core_bus_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_bramc1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_bramb1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_brama1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_acc_mb1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_vhwti_lite_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_main_bus_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_group_lite_1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_ddr_bus_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_ddr3_sdram_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_1_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_1_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_thread_manager_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_sync_manager_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_scheduler_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_plbv46_axi_bridge_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_plb_hthreads_timer_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_plb_hthread_reset_core_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_cond_vars_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_bramc1_cntlr_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_bramb1_cntlr_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_brama1_cntlr_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_vhwti_global_cntlr_1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_main_vhwti_axi_bridge_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_debug_module_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_axi_intc_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_vhwti_local_cntlr_1_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_main_dram_axi_bridge_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_group_1_main_axi_bridge_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_group_1_ddr_axi_bridge_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_axi_timer_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_axi_plbv46_bridge_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_axi_hwicap_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_axi_cdma_0_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_1_bram_block_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_0_bram_block_wrapper.ngc"...
Loading design module
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_vhwti_bram_1_wrapper.ngc"...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_1_ilmb_wrapper.ncf" to module "microblaze_1_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_1_dlmb_wrapper.ncf" to module "microblaze_1_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_vhwti_lite_wrapper.ncf" to module "vhwti_lite"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_main_bus_wrapper.ncf" to module "main_bus"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_group_lite_1_wrapper.ncf" to module "group_lite_1"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_ddr_bus_wrapper.ncf" to module "ddr_bus"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_1_wrapper.ncf" to module "microblaze_1"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_microblaze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_ddr3_sdram_wrapper.ncf" to module "DDR3_SDRAM"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_axi_intc_0_wrapper.ncf" to module "axi_intc_0"...
Checking Constraint Associations...
Applying constraints in
"/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/implement
ation/system_axi_hwicap_0_wrapper.ncf" to module "axi_hwicap_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:889 - Pad net 'DDR3_SDRAM/ddr_parity' is not connected to an
   external port in this design.  A new port 'ddr_parity' has been added and is
   connected to this signal.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/ddr_bus/ddr_bus\/mi_converter_bank\/gen_conv_slot[3].
   clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:ddr_bus_reset_resync>: No instances of type FFS were found under block
   "ddr_bus/ddr_bus/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/ddr_bus/ddr_bus\/mi_converter_bank\/gen_conv_slot[3].
   clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:ddr_bus_reset_resync>: No instances of type FFS were found under block
   "ddr_bus/ddr_bus/mi_converter_bank/gen_conv_slot[3].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/ddr_bus/ddr_bus\/si_converter_bank\/gen_conv_slot[0].
   clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:ddr_bus_reset_resync>: No instances of type FFS were found under block
   "ddr_bus/ddr_bus/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/group_lite_1/group_lite_1\/si_converter_bank\/gen_con
   v_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:group_lite_1_reset_resync>: No instances of type FFS were found under
   block
   "group_lite_1/group_lite_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/main_bus/main_bus\/si_converter_bank\/gen_conv_slot[0
   ].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:main_bus_reset_resync>: No instances of type FFS were found under block
   "main_bus/main_bus/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP vhwti_lite_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP main_bus_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP group_lite_1_reset_source =
   FFS PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP ddr_bus_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'ddr_bus_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'ddr_bus_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'ddr_bus_reset_resync', does not directly
   or indirectly drive any flip-flops, latches and/or RAMs and is not actively
   used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'group_lite_1_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'main_bus_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clk_400_0000MHzMMCM0_nobuf_varphase = PERIOD
   "clk_400_0000MHzMMCM0_nobuf_varphase" TS_sys_clk_pin * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N12' has no driver
WARNING:NgdBuild:452 - logical net 'N13' has no driver
WARNING:NgdBuild:452 - logical net 'N14' has no driver
WARNING:NgdBuild:452 - logical net 'N15' has no driver
WARNING:NgdBuild:452 - logical net 'N16' has no driver
WARNING:NgdBuild:452 - logical net 'N17' has no driver
WARNING:NgdBuild:452 - logical net 'N18' has no driver
WARNING:NgdBuild:452 - logical net 'N19' has no driver
WARNING:NgdBuild:452 - logical net 'N20' has no driver
WARNING:NgdBuild:452 - logical net 'N21' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  26

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  35 sec
Total CPU time to NGDBUILD completion:  1 min  35 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_DDR3_SDRAM_clk_rsync = PERIOD TIMEGRP  | SETUP       |     2.097ns|     1.115ns|       0|           0
  "TNM_DDR3_SDRAM_clk_rsync" 5 ns HIGH 50% | HOLD        |    -0.383ns|            |     204|       62236
                                            | MINLOWPULSE |     3.000ns|     2.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.013ns|     1.987ns|       0|           0
  G_MMCM0_CLKOUT1 = PERIOD TIMEGRP "clock_g | HOLD        |    -0.383ns|            |     835|      154822
  enerator_0_clock_generator_0_SIG_MMCM0_CL | MINPERIOD   |     0.239ns|     4.761ns|       0|           0
  KOUT1" TS_sys_clk_pin HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -0.287ns|    10.287ns|      13|        1759
  G_MMCM0_CLKOUT0 = PERIOD TIMEGRP "clock_g | HOLD        |    -0.328ns|            |    2516|      330994
  enerator_0_clock_generator_0_SIG_MMCM0_CL | MINPERIOD   |     0.000ns|    10.000ns|       0|           0
  KOUT0" TS_sys_clk_pin * 0.5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  G_MMCM0_CLKOUT2 = PERIOD TIMEGRP "clock_g |             |            |            |        |            
  enerator_0_clock_generator_0_SIG_MMCM0_CL |             |            |            |        |            
  KOUT2" TS_sys_clk_pin * 2 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_clk_rsync_rise_to_fall = MA | SETUP       |     4.182ns|     0.818ns|       0|           0
  XDELAY FROM TIMEGRP "TG_DDR3_SDRAM_clk_rs | HOLD        |     0.106ns|            |       0|           0
  ync_rise" TO TIMEGRP "TG_DDR3_SDRAM_clk_r |             |            |            |        |            
  sync_fall" 5 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_MC_PHY_INIT_SEL = MAXDELAY  | SETUP       |     8.883ns|     1.117ns|       0|           0
  FROM TIMEGRP "TNM_DDR3_SDRAM_PHY_INIT_SEL | HOLD        |     0.015ns|            |       0|           0
  " TO TIMEGRP "FFS" 10 ns                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzMMCM0_nobuf_varphase =  | N/A         |         N/A|         N/A|     N/A|         N/A
  PERIOD TIMEGRP "clk_400_0000MHzMMCM0_nobu |             |            |            |        |            
  f_varphase" TS_sys_clk_pin * 2 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_1_ilmb_POR_FF_I_p | SETUP       |         N/A|     0.914ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_1_dlmb_POR_FF_I_p | SETUP       |         N/A|     0.914ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     0.914ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     0.914ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_vhwti_lite_reset_resync_path" TI | MAXDELAY    |         N/A|     1.506ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_main_bus_reset_resync_path" TIG  | MAXDELAY    |         N/A|     1.506ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_group_lite_1_reset_resync_path"  | MAXDELAY    |         N/A|     1.506ns|     N/A|           0
  TIG                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_ddr_bus_reset_resync_path" TIG   | MAXDELAY    |         N/A|     1.506ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_1_Reset_path" TIG | SETUP       |         N/A|     0.471ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     0.471ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RST_ | SETUP       |         N/A|     0.429ns|     N/A|           0
  SYNCH_path" TIG                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RDY_ | SETUP       |         N/A|     0.429ns|     N/A|           0
  O_SYNCH_path" TIG                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_axi_intc_0_path" TI | SETUP       |         N/A|    -0.129ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_axi_intc_0_path" TIG        | SETUP       |         N/A|     2.151ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      5.144ns|            0|         3364|            0|   
 20874609|
| TS_clk_400_0000MHzMMCM0_nobuf_|      2.500ns|          N/A|          N/A|            0|            0|            0|   
        0|
| varphase                      |             |             |             |             |             |             |   
         |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.761ns|          N/A|          835|            0|        51533|   
        0|
| erator_0_SIG_MMCM0_CLKOUT1    |             |             |             |             |             |             |   
         |
| TS_clock_generator_0_clock_gen|     10.000ns|     10.287ns|          N/A|         2529|            0|     20823076|   
        0|
| erator_0_SIG_MMCM0_CLKOUT0    |             |             |             |             |             |             |   
         |
| TS_clock_generator_0_clock_gen|      2.500ns|      1.429ns|          N/A|            0|            0|            0|   
        0|
| erator_0_SIG_MMCM0_CLKOUT2    |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

3 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 10 secs 
Total CPU  time at the beginning of Placer: 1 mins 9 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:379ea708) REAL time: 1 mins 21 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 42 IOs, 41 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:379ea708) REAL time: 1 mins 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c126ecf3) REAL time: 1 mins 23 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:c126ecf3) REAL time: 1 mins 23 secs 

WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdc
   lk_gen/gen_ck_cpt[0].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdc
   lk_gen/gen_loop_col0.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
Phase 5.2  Initial Placement for Architecture Specific Features
WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdc
   lk_gen/gen_ck_cpt[0].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdc
   lk_gen/gen_loop_col0.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
........
......


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 1 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 1/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |    9   |    0   |   230 |     9 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 3 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" driven by "BUFIODQS_X2Y12"
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt" LOC
= "BUFIODQS_X2Y12" ;
NET "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_cpt" RANGE = CLOCKREGION_X1Y3;


# Regional-Clock "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" driven by "BUFR_X2Y6"
INST "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync"
LOC = "BUFR_X2Y6" ;
NET "DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync<0>" RANGE = CLOCKREGION_X1Y3,
CLOCKREGION_X1Y4, CLOCKREGION_X1Y2;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:edc28e0c) REAL time: 1 mins 46 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:edc28e0c) REAL time: 1 mins 46 secs 

WARNING:Place - MMCM comp clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_oserdes_cpt (type
   OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_oserdes_rsync
   (type OLOGIC)
   The load component should be of clock buffer type.
Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:edc28e0c) REAL time: 1 mins 46 secs 

Phase 8.3  Local Placement Optimization
.....
Phase 8.3  Local Placement Optimization (Checksum:76f15674) REAL time: 1 mins 48 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:76f15674) REAL time: 1 mins 48 secs 

Phase 10.8  Global Placement
....................................................................................
..............................................................................................................................................................................................................
.........................................................
..............................................
Phase 10.8  Global Placement (Checksum:eb77287b) REAL time: 3 mins 23 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:eb77287b) REAL time: 3 mins 25 secs 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:47fc6438) REAL time: 4 mins 11 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:47fc6438) REAL time: 4 mins 12 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:d34af43a) REAL time: 4 mins 12 secs 

Total REAL time to Placer completion: 4 mins 14 secs 
Total CPU  time to Placer completion: 4 mins 13 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  111
Slice Logic Utilization:
  Number of Slice Registers:                13,544 out of 301,440    4%
    Number used as Flip Flops:              13,467
    Number used as Latches:                      5
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               72
  Number of Slice LUTs:                     16,697 out of 150,720   11%
    Number used as logic:                   15,367 out of 150,720   10%
      Number using O6 output only:          11,851
      Number using O5 output only:             438
      Number using O5 and O6:                3,078
      Number used as ROM:                        0
    Number used as Memory:                     943 out of  58,400    1%
      Number used as Dual Port RAM:            232
        Number using O6 output only:             4
        Number using O5 output only:             9
        Number using O5 and O6:                219
      Number used as Single Port RAM:            0
      Number used as Shift Register:           711
        Number using O6 output only:           708
        Number using O5 output only:             2
        Number using O5 and O6:                  1
    Number used exclusively as route-thrus:    387
      Number with same-slice register load:    293
      Number with same-slice carry load:        48
      Number with other load:                   46

Slice Logic Distribution:
  Number of occupied Slices:                 7,324 out of  37,680   19%
  Number of LUT Flip Flop pairs used:       20,005
    Number with an unused Flip Flop:         7,729 out of  20,005   38%
    Number with an unused LUT:               3,308 out of  20,005   16%
    Number of fully used LUT-FF pairs:       8,968 out of  20,005   44%
    Number of unique control sets:             868
    Number of slice register sites lost
      to control set restrictions:           3,397 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        42 out of     600    7%
    Number of LOCed IOBs:                       41 out of      42   97%
    IOB Flip Flops:                              3
    IOB Master Pads:                             2
    IOB Slave Pads:                              2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 58 out of     416   13%
    Number using RAMB36E1 only:                 58
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 10 out of     832    1%
    Number using RAMB18E1 only:                 10
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    1
  Number of ILOGICE1/ISERDESE1s:                10 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   9
  Number of OLOGICE1/OSERDESE1s:                39 out of     720    5%
    Number used as OLOGICE1s:                    2
    Number used as OSERDESE1s:                  37
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           1 out of      72    1%
  Number of BUFRs:                               1 out of      36    2%
    Number of LOCed BUFRs:                       1 out of       1  100%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            9 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               1 out of       2   50%
  Number of IDELAYCTRLs:                         1 out of      18    5%
  Number of IODELAYE1s:                         12 out of     720    1%
    Number of LOCed IODELAYE1s:                  2 out of      12   16%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                4.15

Peak Memory Usage:  1699 MB
Total REAL time to MAP completion:  4 mins 29 secs 
Total CPU time to MAP completion:   4 mins 27 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                13,544 out of 301,440    4%
    Number used as Flip Flops:              13,467
    Number used as Latches:                      5
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               72
  Number of Slice LUTs:                     16,697 out of 150,720   11%
    Number used as logic:                   15,367 out of 150,720   10%
      Number using O6 output only:          11,851
      Number using O5 output only:             438
      Number using O5 and O6:                3,078
      Number used as ROM:                        0
    Number used as Memory:                     943 out of  58,400    1%
      Number used as Dual Port RAM:            232
        Number using O6 output only:             4
        Number using O5 output only:             9
        Number using O5 and O6:                219
      Number used as Single Port RAM:            0
      Number used as Shift Register:           711
        Number using O6 output only:           708
        Number using O5 output only:             2
        Number using O5 and O6:                  1
    Number used exclusively as route-thrus:    387
      Number with same-slice register load:    293
      Number with same-slice carry load:        48
      Number with other load:                   46

Slice Logic Distribution:
  Number of occupied Slices:                 7,324 out of  37,680   19%
  Number of LUT Flip Flop pairs used:       20,005
    Number with an unused Flip Flop:         7,729 out of  20,005   38%
    Number with an unused LUT:               3,308 out of  20,005   16%
    Number of fully used LUT-FF pairs:       8,968 out of  20,005   44%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        42 out of     600    7%
    Number of LOCed IOBs:                       41 out of      42   97%
    IOB Flip Flops:                              3
    IOB Master Pads:                             2
    IOB Slave Pads:                              2

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 58 out of     416   13%
    Number using RAMB36E1 only:                 58
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 10 out of     832    1%
    Number using RAMB18E1 only:                 10
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    1
  Number of ILOGICE1/ISERDESE1s:                10 out of     720    1%
    Number used as ILOGICE1s:                    1
    Number used as ISERDESE1s:                   9
  Number of OLOGICE1/OSERDESE1s:                39 out of     720    5%
    Number used as OLOGICE1s:                    2
    Number used as OSERDESE1s:                  37
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           1 out of      72    1%
  Number of BUFRs:                               1 out of      36    2%
    Number of LOCed BUFRs:                       1 out of       1  100%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            9 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               1 out of       2   50%
  Number of IDELAYCTRLs:                         1 out of      18    5%
  Number of IODELAYE1s:                         12 out of     720    1%
    Number of LOCed IODELAYE1s:                  2 out of      12   16%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 29 secs 
Finished initial Timing Analysis.  REAL time: 30 secs 

WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMA_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMB_D1_DPO has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0_RAMD_D1_O has no load.  PAR will
   not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[0].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMA_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMB_D1_DPO has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo_ram[1].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[3].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[4].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal microblaze_1_d_bram_ctrl_2_microblaze_1_bram_block_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal microblaze_1_d_bram_ctrl_2_microblaze_1_bram_block_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[1].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[2].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[5].RAM32M0_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMA_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMA_D1_DPO has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMD_D1_O has no load. 
   PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramC1_acc_port_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal BramA1_acc_port_BRAM_Addr<13> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 119495 unrouted;      REAL time: 34 secs 

Phase  2  : 99155 unrouted;      REAL time: 42 secs 

Phase  3  : 35521 unrouted;      REAL time: 1 mins 23 secs 

Phase  4  : 35545 unrouted; (Setup:51412, Hold:6920, Component Switching Limit:0)     REAL time: 1 mins 36 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:48418, Hold:6399, Component Switching Limit:0)     REAL time: 2 mins 5 secs 

Phase  6  : 0 unrouted; (Setup:48418, Hold:6399, Component Switching Limit:0)     REAL time: 2 mins 7 secs 

Phase  7  : 0 unrouted; (Setup:48418, Hold:6399, Component Switching Limit:0)     REAL time: 2 mins 48 secs 

Phase  8  : 0 unrouted; (Setup:48418, Hold:6399, Component Switching Limit:0)     REAL time: 2 mins 48 secs 

Phase  9  : 0 unrouted; (Setup:48418, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 50 secs 

Phase 10  : 0 unrouted; (Setup:48298, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 56 secs 
Total REAL time to Router completion: 2 mins 56 secs 
Total CPU time to Router completion: 3 mins 6 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|BramA1_dma_port_BRAM |              |      |      |            |             |
|                _Clk | BUFGCTRL_X0Y0| No   | 4411 |  0.468     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y1| No   | 1096 |  0.316     |  1.916      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|              bg_Clk |BUFGCTRL_X0Y31| No   |  117 |  0.219     |  1.952      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/u_memc_ui_top/u_me |              |      |      |            |             |
|m_intfc/phy_top0/clk |              |      |      |            |             |
|           _rsync<0> |  Regional Clk|Yes   |  100 |  0.152     |  0.991      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |   46 |  0.143     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hwicap_0/axi_hwi |              |      |      |            |             |
|cap_0/HWICAP_CTRL_I/ |              |      |      |            |             |
|            gate_clk |BUFGCTRL_X0Y15| No   |    1 |  0.000     |  1.712      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hwicap_0/axi_hwi |              |      |      |            |             |
|cap_0/HWICAP_CTRL_I/ |              |      |      |            |             |
|icap_statemachine_I1 |              |      |      |            |             |
|/icap_nstate_cs[3]_P |              |      |      |            |             |
|    WR_52_o_Mux_47_o |         Local|      |    1 |  0.000     |  0.352      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hwicap_0/axi_hwi |              |      |      |            |             |
|cap_0/HWICAP_CTRL_I/ |              |      |      |            |             |
|icap_statemachine_I1 |              |      |      |            |             |
|/icap_nstate_cs[3]_P |              |      |      |            |             |
|    WR_53_o_Mux_49_o |         Local|      |    1 |  0.000     |  0.877      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_debug_D |              |      |      |            |             |
|           bg_Update |         Local|      |   28 |  1.487     |  4.748      |
+---------------------+--------------+------+------+------------+-------------+
|axi_hwicap_0/axi_hwi |              |      |      |            |             |
|cap_0/HWICAP_CTRL_I/ |              |      |      |            |             |
|icap_statemachine_I1 |              |      |      |            |             |
|/icap_nstate_cs[3]_P |              |      |      |            |             |
|    WR_54_o_Mux_51_o |         Local|      |    1 |  0.000     |  0.343      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/u_memc_ui_top/u_me |              |      |      |            |             |
|m_intfc/phy_top0/clk |              |      |      |            |             |
|                _cpt |         Local|      |   18 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|     _nobuf_varphase |         Local|      |    2 |  0.011     |  1.272      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  0.817      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.366      |
+---------------------+--------------+------+------+------------+-------------+
|          sched_intr |         Local|      |    1 |  0.000     |  1.911      |
+---------------------+--------------+------+------+------------+-------------+
|         access_intr |         Local|      |    1 |  0.000     |  0.738      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_75_ML_NEW |              |      |      |            |             |
|                _CLK |         Local|      |    3 |  0.129     |  0.357      |
+---------------------+--------------+------+------+------------+-------------+
|sync_manager/sync_ma |              |      |      |            |             |
|nager/master_logic_i |              |      |      |            |             |
|          /mst_cmplt |         Local|      |    2 |  0.000     |  0.364      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 48298 (Setup: 48298, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -2.305ns|    12.305ns|      30|       47851
  G_MMCM0_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.003ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ | MINPERIOD   |     0.000ns|    10.000ns|       0|           0
  MMCM0_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_clock_generator_0_clock_generator_0_SI | SETUP       |    -0.447ns|     5.447ns|       1|         447
  G_MMCM0_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.005ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT1" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  G_MMCM0_CLKOUT2 = PERIOD TIMEGRP          |             |            |            |        |            
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT2" TS_sys_clk_pin         * 2 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_clk_rsync = PERIOD TIMEGRP  | SETUP       |     1.094ns|     3.906ns|       0|           0
  "TNM_DDR3_SDRAM_clk_rsync" 5 ns HIGH      | HOLD        |     0.049ns|            |       0|           0
      50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_clk_rsync_rise_to_fall = MA | SETUP       |     2.899ns|     2.101ns|       0|           0
  XDELAY FROM TIMEGRP         "TG_DDR3_SDRA | HOLD        |     0.316ns|            |       0|           0
  M_clk_rsync_rise" TO TIMEGRP         "TG_ |             |            |            |        |            
  DDR3_SDRAM_clk_rsync_fall" 5 ns           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DDR3_SDRAM_MC_PHY_INIT_SEL = MAXDELAY  | SETUP       |     4.932ns|     5.068ns|       0|           0
  FROM TIMEGRP         "TNM_DDR3_SDRAM_PHY_ | HOLD        |     0.283ns|            |       0|           0
  INIT_SEL" TO TIMEGRP "FFS" 10 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzMMCM0_nobuf_varphase =  | N/A         |         N/A|         N/A|     N/A|         N/A
  PERIOD TIMEGRP         "clk_400_0000MHzMM |             |            |            |        |            
  CM0_nobuf_varphase" TS_sys_clk_pin * 2 HI |             |            |            |        |            
  GH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_1_ilmb_POR_FF_I_p | SETUP       |         N/A|     6.776ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_1_dlmb_POR_FF_I_p | SETUP       |         N/A|     6.022ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     5.699ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     5.614ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_vhwti_lite_reset_resync_path" TI | MAXDELAY    |         N/A|     4.828ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_main_bus_reset_resync_path" TIG  | MAXDELAY    |         N/A|     4.826ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_group_lite_1_reset_resync_path"  | MAXDELAY    |         N/A|     4.832ns|     N/A|           0
  TIG                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_ddr_bus_reset_resync_path" TIG   | MAXDELAY    |         N/A|     4.829ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_1_Reset_path" TIG | SETUP       |         N/A|     3.260ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.217ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RST_ | SETUP       |         N/A|     1.119ns|     N/A|           0
  SYNCH_path" TIG                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_DDR3_SDRAM_IODELAY_CTRL_RDY_ | SETUP       |         N/A|     1.224ns|     N/A|           0
  O_SYNCH_path" TIG                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_intr_sync_p1_axi_intc_0_path" TI | SETUP       |         N/A|     1.077ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_sync_axi_intc_0_path" TIG        | SETUP       |         N/A|     6.047ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      6.152ns|            0|           31|            0|     20874573|
| TS_clk_400_0000MHzMMCM0_nobuf_|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| varphase                      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      5.447ns|          N/A|            1|            0|        51497|            0|
| erator_0_SIG_MMCM0_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|     12.305ns|          N/A|           30|            0|     20823076|            0|
| erator_0_SIG_MMCM0_CLKOUT0    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_MMCM0_CLKOUT2    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 97 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 5 secs 
Total CPU time to PAR completion: 3 mins 15 secs 

Peak Memory Usage:  1700 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 31 errors found.

Number of error messages: 0
Number of warning messages: 100
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2013-10-13, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 31  Score: 48298 (Setup/Max: 48298, Hold: 0)

Constraints cover 20875999 paths, 0 nets, and 97645 connections

Design statistics:
   Minimum period:  12.305ns (Maximum frequency:  81.268MHz)
   Maximum path delay from/to any node:   5.068ns


Analysis completed Tue Jun 10 16:57:17 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 41 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
********************************************************************************
WARNING: 2 constraints not met.
********************************************************************************
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Tue Jun 10 16:57:29 2014


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_12' at 'RAMB36_X6Y15' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_13' at 'RAMB36_X6Y13' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_14' at 'RAMB36_X5Y13' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_15' at 'RAMB36_X5Y14' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_8' at 'RAMB36_X7Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_9' at 'RAMB36_X7Y11' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_10' at 'RAMB36_X7Y14' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_11' at 'RAMB36_X7Y15' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_4' at 'RAMB36_X6Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_5' at 'RAMB36_X6Y9' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_6' at 'RAMB36_X6Y14' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_7' at 'RAMB36_X6Y12' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_0' at 'RAMB36_X6Y11' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_1' at 'RAMB36_X6Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_2' at 'RAMB36_X7Y12' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_1_bram_block/microblaze_1_bram_block/ramb36e1_3' at 'RAMB36_X7Y13' location successfully updated with design data.


INFO::100 - BRAM 'vhwti_bram_1/vhwti_bram_1/ramb36e1_3' at 'RAMB36_X4Y17' location successfully updated with design data.


INFO::100 - BRAM 'vhwti_bram_1/vhwti_bram_1/ramb36e1_2' at 'RAMB36_X4Y16' location successfully updated with design data.


INFO::100 - BRAM 'vhwti_bram_1/vhwti_bram_1/ramb36e1_1' at 'RAMB36_X4Y18' location successfully updated with design data.


INFO::100 - BRAM 'vhwti_bram_1/vhwti_bram_1/ramb36e1_0' at 'RAMB36_X4Y15' location successfully updated with design data.


INFO::100 - BRAM 'brama1/brama1/ramb36e1_3' at 'RAMB36_X5Y22' location successfully updated with design data.


INFO::100 - BRAM 'brama1/brama1/ramb36e1_2' at 'RAMB36_X5Y23' location successfully updated with design data.


INFO::100 - BRAM 'brama1/brama1/ramb36e1_1' at 'RAMB36_X5Y25' location successfully updated with design data.


INFO::100 - BRAM 'brama1/brama1/ramb36e1_0' at 'RAMB36_X4Y25' location successfully updated with design data.


INFO::100 - BRAM 'bramb1/bramb1/ramb36e1_3' at 'RAMB36_X4Y23' location successfully updated with design data.


INFO::100 - BRAM 'bramb1/bramb1/ramb36e1_2' at 'RAMB36_X5Y24' location successfully updated with design data.


INFO::100 - BRAM 'bramb1/bramb1/ramb36e1_1' at 'RAMB36_X4Y24' location successfully updated with design data.


INFO::100 - BRAM 'bramb1/bramb1/ramb36e1_0' at 'RAMB36_X4Y26' location successfully updated with design data.


INFO::100 - BRAM 'bramc1/bramc1/ramb36e1_3' at 'RAMB36_X6Y22' location successfully updated with design data.


INFO::100 - BRAM 'bramc1/bramc1/ramb36e1_2' at 'RAMB36_X5Y21' location successfully updated with design data.


INFO::100 - BRAM 'bramc1/bramc1/ramb36e1_1' at 'RAMB36_X4Y21' location successfully updated with design data.


INFO::100 - BRAM 'bramc1/bramc1/ramb36e1_0' at 'RAMB36_X4Y22' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_12' at 'RAMB36_X3Y6' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_13' at 'RAMB36_X4Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_14' at 'RAMB36_X4Y7' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_15' at 'RAMB36_X4Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_8' at 'RAMB36_X4Y11' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_9' at 'RAMB36_X4Y9' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_10' at 'RAMB36_X3Y7' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_11' at 'RAMB36_X3Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4' at 'RAMB36_X3Y13' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_5' at 'RAMB36_X2Y8' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_6' at 'RAMB36_X3Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_7' at 'RAMB36_X3Y9' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_0' at 'RAMB36_X2Y10' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_1' at 'RAMB36_X2Y9' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_2' at 'RAMB36_X2Y12' location successfully updated with design data.


INFO::100 - BRAM 'microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_3' at 'RAMB36_X3Y11' location successfully updated with design data.


INFO::100 - BRAM 'vhwti_bram_1/vhwti_bram_1/ramb36e1_3' at 'RAMB36_X4Y17' location successfully updated with design data.


INFO::100 - BRAM 'vhwti_bram_1/vhwti_bram_1/ramb36e1_2' at 'RAMB36_X4Y16' location successfully updated with design data.


INFO::100 - BRAM 'vhwti_bram_1/vhwti_bram_1/ramb36e1_1' at 'RAMB36_X4Y18' location successfully updated with design data.


INFO::100 - BRAM 'vhwti_bram_1/vhwti_bram_1/ramb36e1_0' at 'RAMB36_X4Y15' location successfully updated with design data.

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/icap_statemachine_I1/icap_nstate_cs[3
   ]_PWR_52_o_Mux_47_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/icap_statemachine_I1/icap_nstate_cs[3
   ]_PWR_53_o_Mux_49_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/icap_statemachine_I1/icap_nstate_cs[3
   ]_PWR_54_o_Mux_51_o is sourced by a combinatorial pin. This is not good
   design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net sched_intr is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net access_intr is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_d
   qs[0].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[3].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[4].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[5].RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[5].RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[5].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[2].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.rd_
   buf.rd_buffer_ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.sta
   tus_ram.RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_rd_data0/not_strict_mode.sta
   tus_ram.RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[1].RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[1].RAM32M0_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_mem_intfc/mc0/col_mach0/read_fifo.fifo
   _ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[0].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[3].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[4].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1_d_bram_ctrl_2_microblaze_1_bram_block_BRAM_Addr<30>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1_d_bram_ctrl_2_microblaze_1_bram_block_BRAM_Addr<31>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[1].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[2].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buf
   fer_ram[5].RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1]
   .RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1]
   .RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0]
   .RAM32M0_RAMA_D1_DPO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0]
   .RAM32M0_RAMD_D1_O> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<15>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<17>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<16>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<14>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<6>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<9>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<2>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<8>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<7>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<5>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<4>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<3>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<17>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<3>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<4>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<5>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<9>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<15>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<10>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<13>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<7>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<8>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<2>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<1>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<16>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<14>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramC1_acc_port_BRAM_Addr<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<11>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_1/microblaze_1/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<6>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<12>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <BramA1_acc_port_BRAM_Addr<13>> is
   incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:2288 - The read port and write port clocks of BRAM
   instance,
   axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2
   N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_m
   em_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram, are
   using the same clock signal (synchronous clocking) with WRITE_FIRST mode
   specified. This configuration may encounter address collisions if the same
   address appears on both ports. It is suggested for this configuration to use
   READ_FIRST mode to avoid any conditions for address collision. See the FPGA
   Memory Resources User Guide for additional information.
WARNING:PhysDesignRules:2383 - Issue with pin connections and/or configuration
   on
   block:<axi_hwicap_0/axi_hwicap_0/HWICAP_CTRL_I/IPIC_IF_I/STARTUP_INCLUDE.GEN_
   VIRTEX6_STARTUP.STARTUP_VIRTEX6_inst>:<STARTUP_STARTUP>.  USRDONEO and/or
   USRDONETS are tied low. This will cause the DONE pin to go low after
   configuration.  If this behavior is not intended, please tie these inputs
   high.
WARNING:PhysDesignRules:2045 - The MMCM_ADV block
   <clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst> has CLKOUT
   pins that do not drive the same kind of BUFFER load. Routing from the
   different buffer types will not be phase aligned. 
DRC detected 0 errors and 104 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6vlx240tff1156-1 system.mhs -lp /home/abazar63/hthread/src/hardware/  -pe microblaze_1 bootloops/microblaze_1.elf -pe microblaze_0 bootloops/microblaze_0.elf \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:vhwti_lite - tcl is
   overriding PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_1 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:main_bus - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:group_lite_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1
   -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_main_axi_bridge -
   tcl is overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:group_1_ddr_axi_bridge - tcl
   is overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi2axi_connector_
   v1_00_a/data/axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:ddr_bus - tcl is overriding
   PARAMETER C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:axi_intc_0 - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
orig_family is virtex6
INFO:EDK:4130 - IPNAME: axi_cdma, INSTANCE:axi_cdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_cdma_v3_04_a/d
   ata/axi_cdma_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: axi_cdma, INSTANCE:axi_cdma_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_cdma_v3_04_a/d
   ata/axi_cdma_v2_1_0.mpd line 117 
INFO:EDK:4130 - IPNAME: axi_v6_ddrx, INSTANCE:DDR3_SDRAM - tcl is overriding
   PARAMETER C_IODELAY_GRP value to DDR3_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_v6_ddrx_v1_06_
   a/data/axi_v6_ddrx_v2_1_0.mpd line 87 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_1_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_1_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:1039 - Did not update the value for parameter:
   mb_acc1_rst:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   mb_acc1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   acc_mb1:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_1
  (0000000000-0x0000ffff) microblaze_1_d_bram_ctrl	microblaze_1_dlmb
  (0000000000-0x0000ffff) microblaze_1_i_bram_ctrl	microblaze_1_ilmb
  (0x11000000-0x1103ffff)
thread_manager	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridg
e_0->core_bus
  (0x11100000-0x1117ffff)
cond_vars	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->
core_bus
  (0x12000000-0x12ffffff)
scheduler	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_0->
core_bus
  (0x13000000-0x13ffffff)
sync_manager	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46_bridge_
0->core_bus
  (0x14000000-0x1400ffff)
plb_hthread_reset_core_0	group_lite_1->group_1_main_axi_bridge->main_bus->axi_pl
bv46_bridge_0->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	group_lite_1->group_1_main_axi_bridge->main_bus->axi_plbv46
_bridge_0->core_bus
  (0x84000000-0x8400ffff)
RS232_Uart_1	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84010000-0x8401ffff)
debug_module	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84030000-0x8403ffff)
axi_hwicap_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x840b2000-0x840b2fff)
axi_timer_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84100000-0x8410ffff)
axi_cdma_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0x84900000-0x8490ffff)
axi_intc_0	group_lite_1->group_1_main_axi_bridge->main_bus
  (0xa0000000-0xafffffff)
DDR3_SDRAM	group_lite_1->group_1_main_axi_bridge->main_bus->main_dram_axi_bridge
->ddr_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	ddr_bus
  (0xc0000000-0xc0003fff) vhwti_local_cntlr_1	group_lite_1
  (0xe0000000-0xe0003fff)
bramA1_cntlr	group_lite_1->group_1_ddr_axi_bridge->ddr_bus
  (0xe0010000-0xe0013fff)
bramb1_cntlr	group_lite_1->group_1_ddr_axi_bridge->ddr_bus
  (0xe0020000-0xe0023fff)
bramc1_cntlr	group_lite_1->group_1_ddr_axi_bridge->ddr_bus
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x11000000-0x1103ffff) thread_manager	main_bus->axi_plbv46_bridge_0->core_bus
  (0x11100000-0x1117ffff) cond_vars	main_bus->axi_plbv46_bridge_0->core_bus
  (0x12000000-0x12ffffff) scheduler	main_bus->axi_plbv46_bridge_0->core_bus
  (0x13000000-0x13ffffff) sync_manager	main_bus->axi_plbv46_bridge_0->core_bus
  (0x14000000-0x1400ffff)
plb_hthread_reset_core_0	main_bus->axi_plbv46_bridge_0->core_bus
  (0x16000000-0x1600ffff)
plb_hthreads_timer_0	main_bus->axi_plbv46_bridge_0->core_bus
  (0x84000000-0x8400ffff) RS232_Uart_1	main_bus
  (0x84010000-0x8401ffff) debug_module	main_bus
  (0x84030000-0x8403ffff) axi_hwicap_0	main_bus
  (0x840b2000-0x840b2fff) axi_timer_0	main_bus
  (0x84100000-0x8410ffff) axi_cdma_0	main_bus
  (0x84900000-0x8490ffff) axi_intc_0	main_bus
  (0x86240000-0x8624ffff)
plbv46_axi_bridge_0	main_bus->axi_plbv46_bridge_0->core_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	main_bus->main_dram_axi_bridge->ddr_bus
  (0xa0000000-0xafffffff) DDR3_SDRAM	ddr_bus
  (0xc0000000-0xc0003fff)
vhwti_global_cntlr_1	main_bus->main_vhwti_axi_bridge->vhwti_lite
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:vhwti_bram_1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_thread_manager, INSTANCE:thread_manager - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: plb_thread_manager, INSTANCE:thread_manager - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_thread_manager, INSTANCE:thread_manager - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_thread_manager_v1_00_a/data/plb_thread_manager_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 33 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 34 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 35 
INFO:EDK:4130 - IPNAME: plb_sync_manager, INSTANCE:sync_manager - tool is
   overriding PARAMETER C_MPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_sync_manager_v1_00_a/data/plb_sync_manager_v2_1_0.mpd line 44 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: plb_scheduler, INSTANCE:scheduler - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_scheduler_v1_00_a/data/plb_scheduler_v2_1_0.mpd line 39 
INFO:EDK:4130 - IPNAME: plbv46_axi_bridge, INSTANCE:plbv46_axi_bridge_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_
   v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: plbv46_axi_bridge, INSTANCE:plbv46_axi_bridge_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_axi_bridge_
   v2_01_a/data/plbv46_axi_bridge_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: plb_hthreads_timer, INSTANCE:plb_hthreads_timer_0 - tool
   is overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb_hthreads_timer, INSTANCE:plb_hthreads_timer_0 - tool
   is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_hthreads_timer, INSTANCE:plb_hthreads_timer_0 - tool
   is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthreads_timer_v1_00_a/data/plb_hthreads_timer_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: plb_hthread_reset_core,
   INSTANCE:plb_hthread_reset_core_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 27
    
INFO:EDK:4130 - IPNAME: plb_hthread_reset_core,
   INSTANCE:plb_hthread_reset_core_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28
    
INFO:EDK:4130 - IPNAME: plb_hthread_reset_core,
   INSTANCE:plb_hthread_reset_core_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 29
    
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_1_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_1_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_1_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:core_bus - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:core_bus - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 29 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 4 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 30 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 31 
INFO:EDK:4130 - IPNAME: plb_cond_vars, INSTANCE:cond_vars - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 32 -
   /home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/pcores/
   plb_cond_vars_v1_00_a/data/plb_cond_vars_v2_1_0.mpd line 40 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bramC1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bramB1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bramA1 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -p xc6vlx240tff1156-1 -bt
implementation/system.bit  -bd bootloops/microblaze_1.elf tag microblaze_1  -bd
bootloops/microblaze_0.elf tag microblaze_0  -o b implementation/download.bit 
Memory Initialization completed successfully.

Done!
Writing filter settings....
Done writing filter settings to:
	/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/etc/system.filters
Done writing Tab View settings to:
	/home/abazar63/hthread/src/platforms/xilinx/ml605_pr_smp1_14_7/design/etc/system.gui
