Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'emac_example_design'

Design Information
------------------
Command Line   : map -filter C:/VHDL/fpga_client_v2/iseconfig/filter.filter -intstyle ise -p xc5vlx110t-ff1136-1 -w
-logic_opt off -ol high -t 1 -register_duplication off -global_opt off -mt 2 -cm area -detail -ir off -pr off -lc off
-power off -o emac_example_design_map.ncd emac_example_design.ngd emac_example_design.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Mon Apr 27 13:05:11 2015

Design Summary
--------------
Number of errors:      0
Number of warnings:  173
Slice Logic Utilization:
  Number of Slice Registers:                26,016 out of  69,120   37%
    Number used as Flip Flops:              26,015
    Number used as Latch-thrus:                  1
  Number of Slice LUTs:                     11,923 out of  69,120   17%
    Number used as logic:                   11,830 out of  69,120   17%
      Number using O6 output only:          11,076
      Number using O5 output only:             344
      Number using O5 and O6:                  410
    Number used as Memory:                      36 out of  17,920    1%
      Number used as Shift Register:            36
        Number using O6 output only:            36
    Number used as exclusive route-thru:        57
  Number of route-thrus:                       415
    Number using O6 output only:               400
    Number using O5 output only:                15

Slice Logic Distribution:
  Number of occupied Slices:                 9,438 out of  17,280   54%
  Number of LUT Flip Flop pairs used:       30,267
    Number with an unused Flip Flop:         4,251 out of  30,267   14%
    Number with an unused LUT:              18,344 out of  30,267   60%
    Number of fully used LUT-FF pairs:       7,672 out of  30,267   25%
    Number of unique control sets:             730
    Number of slice register sites lost
      to control set restrictions:           1,221 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       220 out of     640   34%
    Number of LOCed IOBs:                      181 out of     220   82%
    IOB Flip Flops:                            292

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      48 out of     148   32%
    Number using BlockRAM only:                 45
    Number using FIFO only:                      3
    Total primitives used:
      Number of 36k BlockRAM used:              41
      Number of 18k BlockRAM used:               8
      Number of 36k FIFO used:                   3
    Total Memory used (KB):                  1,728 out of   5,328   32%
  Number of BUFG/BUFGCTRLs:                     13 out of      32   40%
    Number used as BUFGs:                       13
  Number of IDELAYCTRLs:                         5 out of      22   22%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DCM_ADVs:                            2 out of      12   16%
  Number of PLL_ADVs:                            2 out of       6   33%
  Number of TEMACs:                              1 out of       2   50%

Average Fanout of Non-Clock Nets:                3.52

Peak Memory Usage:  1147 MB
Total REAL time to MAP completion:  13 mins 25 secs 
Total CPU time to MAP completion (all processors):   19 mins 21 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[28].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[31].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[0].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[10].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[11].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[12].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[15].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[16].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[17].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[18].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[19].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[20].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[21].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[22].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[23].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[23].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[23].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[23].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[23].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[23].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[23].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[23].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[24].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[24].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[24].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[24].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[24].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[24].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[24].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[24].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[25].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[25].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[25].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[25].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[25].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[25].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[25].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[25].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[27].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[27].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[27].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[27].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[27].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[27].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[27].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[27].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[29].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[29].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[29].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[29].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[29].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[29].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[29].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[29].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[2].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[30].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[30].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[30].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[30].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[30].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[30].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[30].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[30].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[32].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[32].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[32].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[32].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[32].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[32].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[32].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[32].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[33].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[33].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[33].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[33].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[33].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[33].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[33].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[33].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[34].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[34].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[34].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[34].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[34].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[34].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[34].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[34].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[35].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[35].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[35].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[35].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[35].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[35].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[35].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[35].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[36].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[36].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[36].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[36].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[36].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[36].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[36].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[36].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[37].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[37].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[37].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[37].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[37].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[37].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[37].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[37].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[38].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[38].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[38].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[38].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[38].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[38].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[38].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[38].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[39].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[39].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[39].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[39].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[39].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[39].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[39].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[39].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[3].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[40].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[40].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[40].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[40].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[40].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[40].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[40].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[40].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[41].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[41].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[41].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[41].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[41].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[41].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[41].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[41].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[42].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[42].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[42].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[42].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[42].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[42].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[42].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[42].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[43].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[43].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[43].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[43].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[43].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[43].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[43].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[43].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[44].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[44].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[44].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[44].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[44].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[44].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[44].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[44].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_ties
   ig
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[4].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[4].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[4].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[4].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[4].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[4].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[4].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[4].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[5].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[5].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[5].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[5].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[5].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[5].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[5].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[5].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[6].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[6].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[6].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[6].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[6].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[6].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[6].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[6].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[7].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[8].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[8].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[8].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[8].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[8].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[8].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[8].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[8].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[9].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[9].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[9].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKAL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[9].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKAL_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[9].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBU connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[9].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBU_tiesi
   g
WARNING:Pack:2874 - Trimming timing constraints from pin
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[9].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP
   of frag REGCLKBL connected to power/ground net
   sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen
   /valid.cstr/ramloop[9].ram.r/v5_init.ram/SDP.SINGLE_PRIM36.TDP_REGCLKBL_tiesi
   g
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: leds<0>   IOSTANDARD = LVCMOS25
   	 Comp: leds<1>   IOSTANDARD = LVCMOS25
   	 Comp: leds<2>   IOSTANDARD = LVCMOS25
   	 Comp: leds<3>   IOSTANDARD = LVCMOS18
   	 Comp: leds<4>   IOSTANDARD = LVCMOS25
   	 Comp: leds<5>   IOSTANDARD = LVCMOS18
   	 Comp: leds<6>   IOSTANDARD = LVCMOS18
   	 Comp: leds<7>   IOSTANDARD = LVCMOS18


WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL is set but the tri state is
   not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.1 is set but the tri state
   is not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.2 is set but the tri state
   is not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.3 is set but the tri state
   is not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.4 is set but the tri state
   is not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.5 is set but the tri state
   is not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.6 is set but the tri state
   is not configured. 
WARNING:PhysDesignRules:781 - PULLDOWN on an active net. PULLDOWN of comp ProtoComp836.PULL.7 is set but the tri state
   is not configured. 

Section 3 - Informational
-------------------------
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@atlas.mhl.tuc.gr'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
INFO:LIT:243 - Logical network N2085 has no load.
INFO:LIT:243 - Logical network N2086 has no load.
INFO:LIT:243 - Logical network N2087 has no load.
INFO:LIT:243 - Logical network N2088 has no load.
INFO:LIT:243 - Logical network N2089 has no load.
INFO:LIT:243 - Logical network N2090 has no load.
INFO:LIT:243 - Logical network N2091 has no load.
INFO:LIT:243 - Logical network N2092 has no load.
INFO:LIT:243 - Logical network HDMIController/IISC_SDA_BUF/O has no load.
INFO:LIT:243 - Logical network HDMIController/IISC_SCL_BUF/O has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:950 - SAVE has been detected on block
   "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_odt_dd
   r2.gen_odt[0].u_ff_odt"
INFO:MapLib:950 - SAVE has been detected on block
   "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cke[0]
   .u_ff_cke"
INFO:MapLib:950 - SAVE has been detected on block
   "frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0
   ]..u_ff_cs_n"
INFO:MapLib:159 - Net Timing constraints on signal AC97_clk are pushed forward
   through input buffer.
INFO:MapLib:856 - PLL_ADV clk25_gen/PLL_ADV_INST CLKIN2 pin was disconnected
   because a constant 1 is driving the CLKINSEL pin.
INFO:MapLib:856 - PLL_ADV frame_buffer/clk200gen/PLL_ADV_INST CLKIN2 pin was
   disconnected because a constant 1 is driving the CLKINSEL pin.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV clk25_gen/PLL_ADV_INST.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV frame_buffer/clk200gen/PLL_ADV_INST.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 220 IOs, 181 are locked
   and 39 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1437 - To achieve optimal frequency synthesis performance with the CLKFX and CLKFX180 outputs of
   the DCM_ADV comp clock_gen/clk125_dcm, consult the device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
 128 block(s) removed
   4 block(s) optimized away
 122 signal(s) removed
 404 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den[1].u_calib_rden_r" (SFF) removed.
 The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
srl_out<1>" is loadless and has been removed.
Loadless block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den[2].u_calib_rden_r" (SFF) removed.
 The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
srl_out<2>" is loadless and has been removed.
Loadless block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den[3].u_calib_rden_r" (SFF) removed.
 The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
srl_out<3>" is loadless and has been removed.
Loadless block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den[4].u_calib_rden_r" (SFF) removed.
 The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
srl_out<4>" is loadless and has been removed.
Loadless block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den[5].u_calib_rden_r" (SFF) removed.
 The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
srl_out<5>" is loadless and has been removed.
Loadless block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den[6].u_calib_rden_r" (SFF) removed.
 The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
srl_out<6>" is loadless and has been removed.
Loadless block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den[7].u_calib_rden_r" (SFF) removed.
 The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
srl_out<7>" is loadless and has been removed.
The signal "HDMIController/IISC_SDA_BUF/O" is sourceless and has been removed.
The signal "HDMIController/IISC_SCL_BUF/O" is sourceless and has been removed.
The signal "sound_buffering/buffer/N0" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "N2037" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_12_mux000011_F" (ROM) removed.
The signal "N2038" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_12_mux000011_G" (ROM) removed.
The signal "frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_5" is
unused and has been removed.
 Unused block "frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_5" (FF)
removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N108"
is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_12_mux000011" (MUX) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N126"
is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_18_mux000011" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<10>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_10" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_10_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_10_mux00002" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<11>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_11" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_11_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_11_mux00002" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<12>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_12" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_12_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_12_mux00002" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<13>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_13" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_13_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_13_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<14>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_14" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_14_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_14_mux00002" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<15>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_15" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_15_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_15_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<16>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_16" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_16_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_16_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<17>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_17" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_17_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_17_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<18>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_18" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_18_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_18_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<19>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_19" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_19_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_19_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<20>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_20" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_20_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_20_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<21>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_21" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_21_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_21_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<22>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_22" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_22_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_22_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<23>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_23" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_23_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_23_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<24>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_24" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_24_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_24_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<25>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_25" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_25_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_25_mux0000" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<26>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_26" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_26_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_26_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<27>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_27" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_27_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_27_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<28>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_28" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_28_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_28_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<29>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_29" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_29_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_29_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<30>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_30" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_30_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_30_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<31>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_31" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_31_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_31_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<32>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_32" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_32_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_32_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<33>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_33" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_33_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_33_mux00001_f7" (MUX) removed.
    The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_33_mux000011" is unused and has been removed.
     Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_33_mux000012" (ROM) removed.
    The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_33_mux00001" is unused and has been removed.
     Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_33_mux000011" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<34>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_34" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_34_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_34_mux000069" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<35>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_35" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_35_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_35_mux0000_SW0" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<36>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_36" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_36_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_36_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<37>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_37" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_37_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_37_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<38>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_38" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_38_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_38_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<39>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_39" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_39_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_39_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<5>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_5" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_5_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_5_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<6>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_6" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_6_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_6_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<7>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_7" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_7_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_7_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<8>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_8" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_8_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_8_mux00001" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly<9>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_9" (SFF) removed.
  The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_9_mux0000" is unused and has been removed.
   Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_9_mux0000" (ROM) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<10>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[10].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<11>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[11].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<12>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[12].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<13>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[13].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<14>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[14].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<15>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[15].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<16>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[16].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<17>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[17].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<18>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[18].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<19>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[19].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<20>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[20].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<21>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[21].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<22>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[22].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<23>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[23].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<24>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[24].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<25>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[25].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<26>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[26].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<27>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[27].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<28>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[28].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<29>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[29].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<30>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[30].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<31>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[31].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<32>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[32].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<33>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[33].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<34>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[34].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<35>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[35].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<36>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[36].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<37>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[37].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<38>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[38].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<39>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[39].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<5>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[5].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<6>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[6].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<7>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[7].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<8>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[8].u_ff_rden_dly" (SFF) removed.
The signal
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_
dly_r<9>" is unused and has been removed.
 Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den_dly[9].u_ff_rden_dly" (SFF) removed.
Unused block "HDMIController/IISC_SCL_BUF/IBUF" (BUF) removed.
Unused block "HDMIController/IISC_SDA_BUF/IBUF" (BUF) removed.
Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den[1].u_rden_srl" (SRLC32E) removed.
Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den[2].u_rden_srl" (SRLC32E) removed.
Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den[3].u_rden_srl" (SRLC32E) removed.
Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den[4].u_rden_srl" (SRLC32E) removed.
Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den[5].u_rden_srl" (SRLC32E) removed.
Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den[6].u_rden_srl" (SRLC32E) removed.
Unused block
"frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_r
den[7].u_rden_srl" (SRLC32E) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		sound_buffering/buffer/XST_GND
VCC 		sound_buffering/buffer/XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LUT1
		devices/mouse/ps2_interface/ps2_host_clk_ctrl/Mcount_inhibit_timer_cy<0>_rt
LUT1
		devices/keyboard/ps2_interface/ps2_host_clk_ctrl/Mcount_inhibit_timer_cy<0>_rt
LUT1 		rx_data_mac/Madd_counter_share0000_cy<14>_rt
LUT1 		rx_data_mac/Madd_counter_share0000_cy<13>_rt
LUT1 		rx_data_mac/Madd_counter_share0000_cy<12>_rt
LUT1 		rx_data_mac/Madd_counter_share0000_cy<11>_rt
LUT1 		rx_data_mac/Madd_counter_share0000_cy<10>_rt
LUT1 		rx_data_mac/Madd_counter_share0000_cy<9>_rt
LUT1 		rx_data_mac/Madd_counter_share0000_cy<8>_rt
LUT1 		rx_data_mac/Madd_counter_share0000_cy<7>_rt
LUT1 		rx_data_mac/Madd_counter_share0000_cy<6>_rt
LUT1 		rx_data_mac/Madd_counter_share0000_cy<5>_rt
LUT1 		rx_data_mac/Madd_counter_share0000_cy<4>_rt
LUT1 		rx_data_mac/Madd_counter_share0000_cy<3>_rt
LUT1 		rx_data_mac/Madd_counter_share0000_cy<2>_rt
LUT1 		rx_data_mac/Madd_counter_share0000_cy<1>_rt
LUT1 		rx_data_mac/Msub_sub0000_sub0000_cy<4>_rt
LUT1 		rx_data_mac/Msub_sub0000_sub0000_cy<3>_rt
LUT1 		rx_data_mac/Msub_sub0000_sub0000_cy<2>_rt
LUT1 		ram_dvi_sync/Mcount_counter_cy<6>_rt
LUT1 		ram_dvi_sync/Mcount_counter_cy<5>_rt
LUT1 		ram_dvi_sync/Mcount_counter_cy<4>_rt
LUT1 		ram_dvi_sync/Mcount_counter_cy<3>_rt
LUT1 		ram_dvi_sync/Mcount_counter_cy<2>_rt
LUT1 		ram_dvi_sync/Mcount_counter_cy<1>_rt
LUT1
		devices/keyboard/ps2_interface/ps2_host_watchdog/Mcount_watchdog_timer_cy<0>_r
t
LUT1
		devices/mouse/ps2_interface/ps2_host_watchdog/Mcount_watchdog_timer_cy<0>_rt
LUT1 		sound_buffering/Mcount_read_counter_cy<14>_rt
LUT1 		sound_buffering/Mcount_read_counter_cy<13>_rt
LUT1 		sound_buffering/Mcount_read_counter_cy<12>_rt
LUT1 		sound_buffering/Mcount_read_counter_cy<11>_rt
LUT1 		sound_buffering/Mcount_read_counter_cy<10>_rt
LUT1 		sound_buffering/Mcount_read_counter_cy<9>_rt
LUT1 		sound_buffering/Mcount_read_counter_cy<8>_rt
LUT1 		sound_buffering/Mcount_read_counter_cy<7>_rt
LUT1 		sound_buffering/Mcount_read_counter_cy<6>_rt
LUT1 		sound_buffering/Mcount_read_counter_cy<5>_rt
LUT1 		sound_buffering/Mcount_read_counter_cy<4>_rt
LUT1 		sound_buffering/Mcount_read_counter_cy<3>_rt
LUT1 		sound_buffering/Mcount_read_counter_cy<2>_rt
LUT1 		sound_buffering/Mcount_read_counter_cy<1>_rt
LUT1 		sound_buffering/Mcount_write_counter_cy<14>_rt
LUT1 		sound_buffering/Madd_add0000_addsub0000_cy<14>_rt
LUT1 		sound_buffering/Mcount_write_counter_cy<13>_rt
LUT1 		sound_buffering/Madd_add0000_addsub0000_cy<13>_rt
LUT1 		sound_buffering/Mcount_write_counter_cy<12>_rt
LUT1 		sound_buffering/Madd_add0000_addsub0000_cy<12>_rt
LUT1 		sound_buffering/Mcount_write_counter_cy<11>_rt
LUT1 		sound_buffering/Madd_add0000_addsub0000_cy<11>_rt
LUT1 		sound_buffering/Mcount_write_counter_cy<10>_rt
LUT1 		sound_buffering/Madd_add0000_addsub0000_cy<10>_rt
LUT1 		sound_buffering/Mcount_write_counter_cy<9>_rt
LUT1 		sound_buffering/Madd_add0000_addsub0000_cy<9>_rt
LUT1 		sound_buffering/Mcount_write_counter_cy<8>_rt
LUT1 		sound_buffering/Madd_add0000_addsub0000_cy<8>_rt
LUT1 		sound_buffering/Mcount_write_counter_cy<7>_rt
LUT1 		sound_buffering/Madd_add0000_addsub0000_cy<7>_rt
LUT1 		sound_buffering/Mcount_write_counter_cy<6>_rt
LUT1 		sound_buffering/Madd_add0000_addsub0000_cy<6>_rt
LUT1 		sound_buffering/Mcount_write_counter_cy<5>_rt
LUT1 		sound_buffering/Madd_add0000_addsub0000_cy<5>_rt
LUT1 		sound_buffering/Mcount_write_counter_cy<4>_rt
LUT1 		sound_buffering/Madd_add0000_addsub0000_cy<4>_rt
LUT1 		sound_buffering/Mcount_write_counter_cy<3>_rt
LUT1 		sound_buffering/Madd_add0000_addsub0000_cy<3>_rt
LUT1 		sound_buffering/Mcount_write_counter_cy<2>_rt
LUT1 		sound_buffering/Madd_add0000_addsub0000_cy<2>_rt
LUT1 		sound_buffering/Mcount_write_counter_cy<1>_rt
LUT1 		sound_buffering/Madd_add0000_addsub0000_cy<1>_rt
LUT1 		sound_buffering/Madd_add0000_addsub0000_cy<15>_rt
LUT1 		sound_buffering/Mcount_write_counter_xor<15>_rt
INV
		sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
valid.cstr/out21_INV_0
LUT1 		tx_data_mac/ip_header_checksum/Madd_checksum_int_add0000_cy<8>_rt
LUT1 		tx_data_mac/ip_header_checksum/Madd_checksum_int_add0000_cy<9>_rt
LUT1 		tx_data_mac/ip_header_checksum/Madd_checksum_int_add0000_cy<10>_rt
LUT1 		tx_data_mac/ip_header_checksum/Madd_checksum_int_add0000_cy<12>_rt
LUT1 		tx_data_mac/ip_header_checksum/Madd_checksum_int_add0000_cy<13>_rt
LUT1 		tx_data_mac/ip_header_checksum/Madd_checksum_addsub0001_cy<2>_rt
LUT1 		tx_data_mac/ip_header_checksum/Madd_checksum_addsub0001_cy<3>_rt
LUT1 		tx_data_mac/ip_header_checksum/Madd_checksum_addsub0001_cy<4>_rt
LUT1 		tx_data_mac/ip_header_checksum/Madd_checksum_addsub0001_cy<5>_rt
LUT1 		tx_data_mac/ip_header_checksum/Madd_checksum_addsub0001_cy<6>_rt
LUT1 		tx_data_mac/ip_header_checksum/Madd_checksum_addsub0001_cy<7>_rt
LUT1 		tx_data_mac/ip_header_checksum/Madd_checksum_addsub0001_cy<8>_rt
LUT1 		tx_data_mac/ip_header_checksum/Madd_checksum_addsub0001_cy<9>_rt
LUT1 		tx_data_mac/ip_header_checksum/Madd_checksum_addsub0001_cy<10>_rt
LUT1 		tx_data_mac/ip_header_checksum/Madd_checksum_addsub0001_cy<11>_rt
LUT1 		tx_data_mac/ip_header_checksum/Madd_checksum_addsub0001_cy<12>_rt
LUT1 		tx_data_mac/ip_header_checksum/Madd_checksum_addsub0001_cy<13>_rt
LUT1 		tx_data_mac/ip_header_checksum/Madd_checksum_addsub0001_cy<14>_rt
LUT1 		tx_data_mac/ip_header_checksum/Maccum_checksum_int_cy<16>_rt
LUT1 		tx_data_mac/ip_header_checksum/Maccum_checksum_int_cy<17>_rt
LUT1 		tx_data_mac/ip_header_checksum/Maccum_checksum_int_cy<18>_rt
LUT1 		tx_data_mac/ip_header_checksum/Maccum_checksum_int_cy<19>_rt
LUT1 		tx_data_mac/ip_header_checksum/Maccum_checksum_int_cy<20>_rt
LUT1 		tx_data_mac/ip_header_checksum/Maccum_checksum_int_cy<21>_rt
LUT1 		tx_data_mac/ip_header_checksum/Maccum_checksum_int_cy<22>_rt
LUT1 		tx_data_mac/ip_header_checksum/Maccum_checksum_int_cy<23>_rt
LUT1 		tx_data_mac/ip_header_checksum/Maccum_checksum_int_cy<24>_rt
LUT1 		tx_data_mac/ip_header_checksum/Maccum_checksum_int_cy<25>_rt
LUT1 		tx_data_mac/ip_header_checksum/Maccum_checksum_int_cy<26>_rt
LUT1 		tx_data_mac/ip_header_checksum/Maccum_checksum_int_cy<27>_rt
LUT1 		tx_data_mac/ip_header_checksum/Maccum_checksum_int_cy<28>_rt
LUT1 		tx_data_mac/ip_header_checksum/Maccum_checksum_int_cy<29>_rt
LUT1 		tx_data_mac/ip_header_checksum/Maccum_checksum_int_cy<30>_rt
LUT1 		ac97_codec/Mcount_reset_counter_cy<9>_rt
LUT1 		ac97_codec/Mcount_reset_counter_cy<8>_rt
LUT1 		ac97_codec/Mcount_reset_counter_cy<7>_rt
LUT1 		ac97_codec/Mcount_reset_counter_cy<6>_rt
LUT1 		ac97_codec/Mcount_reset_counter_cy<5>_rt
LUT1 		ac97_codec/Mcount_reset_counter_cy<4>_rt
LUT1 		ac97_codec/Mcount_reset_counter_cy<3>_rt
LUT1 		ac97_codec/Mcount_reset_counter_cy<2>_rt
LUT1 		ac97_codec/Mcount_reset_counter_cy<1>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<30>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<29>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<28>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<27>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<26>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<25>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<24>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<23>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<22>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<21>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<20>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<19>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<18>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<17>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<16>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<15>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<14>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<13>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<12>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<11>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<10>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<9>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<8>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<7>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<6>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<5>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<4>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<3>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<2>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_cy<1>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_cycle_count_cy<10>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_cycle_count_cy<9>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_cycle_count_cy<8>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_cycle_count_cy<7>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_cycle_count_cy<6>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_cycle_count_cy<5>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_cycle_count_cy<4>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_cycle_count_cy<3>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_cycle_count_cy<2>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_cycle_count_cy<1>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<30>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<29>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<28>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<27>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<26>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<25>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<24>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<23>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<22>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<21>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<20>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<19>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<18>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<17>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<16>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<15>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<14>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<13>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<12>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<11>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<10>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<9>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<8>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<7>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<6>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<5>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<4>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<3>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<2>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_cy<1>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<30>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<29>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<28>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<27>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<26>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<25>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<24>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<23>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<22>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<21>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<20>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<19>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<18>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<17>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<16>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<15>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<14>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<13>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<12>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<11>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<10>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<9>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<8>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<7>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<6>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<5>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<4>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<3>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<2>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_cy<1>_rt
LUT1 		v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/Maccum_rd_addr_cy<1>_rt
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_wr_start_addr_add0000_cy<1>_r
t
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_wr_start_addr_add0000_cy<2>_r
t
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_wr_start_addr_add0000_cy<3>_r
t
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_wr_start_addr_add0000_cy<4>_r
t
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_wr_start_addr_add0000_cy<5>_r
t
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_wr_start_addr_add0000_cy<6>_r
t
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_wr_start_addr_add0000_cy<7>_r
t
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_wr_start_addr_add0000_cy<8>_r
t
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_wr_start_addr_add0000_cy<9>_r
t
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_wr_start_addr_add0000_cy<10>_
rt
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_rd_dec_addr_sub0000_cy<0>_rt
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_cy<1>_rt
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_cy<2>_rt
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_cy<3>_rt
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_cy<4>_rt
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_cy<5>_rt
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_cy<6>_rt
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_cy<7>_rt
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_cy<8>_rt
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_cy<9>_rt
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_cy<10>_rt
LUT1 		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_rd_slot_timer_cy<1>_rt
LUT1 		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_rd_slot_timer_cy<2>_rt
LUT1 		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_rd_slot_timer_cy<3>_rt
LUT1 		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_rd_slot_timer_cy<4>_rt
LUT1 		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_rd_slot_timer_cy<5>_rt
LUT1 		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_rd_slot_timer_cy<6>_rt
LUT1 		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_rd_slot_timer_cy<7>_rt
LUT1 		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_rd_slot_timer_cy<8>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<29>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<28>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<27>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<26>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<25>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<24>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<23>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<22>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<21>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<20>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<19>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<18>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<17>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<16>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<15>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<14>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<13>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<12>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<11>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<10>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<9>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<8>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<7>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<6>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_cy<5>_rt
LUT1 		frame_buffer/ram_mux/ram_initiator/Madd_counter_addsub0000_cy<14>_rt
LUT1 		frame_buffer/ram_mux/ram_initiator/Madd_counter_addsub0000_cy<13>_rt
LUT1 		frame_buffer/ram_mux/ram_initiator/Madd_counter_addsub0000_cy<12>_rt
LUT1 		frame_buffer/ram_mux/ram_initiator/Madd_counter_addsub0000_cy<11>_rt
LUT1 		frame_buffer/ram_mux/ram_initiator/Madd_counter_addsub0000_cy<10>_rt
LUT1 		frame_buffer/ram_mux/ram_initiator/Madd_counter_addsub0000_cy<9>_rt
LUT1 		frame_buffer/ram_mux/ram_initiator/Madd_counter_addsub0000_cy<8>_rt
LUT1 		frame_buffer/ram_mux/ram_initiator/Madd_counter_addsub0000_cy<7>_rt
LUT1 		frame_buffer/ram_mux/ram_initiator/Madd_counter_addsub0000_cy<6>_rt
LUT1 		frame_buffer/ram_mux/ram_initiator/Madd_counter_addsub0000_cy<5>_rt
LUT1 		frame_buffer/ram_mux/ram_initiator/Madd_counter_addsub0000_cy<4>_rt
LUT1 		frame_buffer/ram_mux/ram_initiator/Madd_counter_addsub0000_cy<3>_rt
LUT1 		frame_buffer/ram_mux/ram_initiator/Madd_counter_addsub0000_cy<2>_rt
LUT1 		frame_buffer/ram_mux/ram_initiator/Madd_counter_addsub0000_cy<1>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<29>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<28>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<27>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<26>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<25>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<24>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<23>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<22>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<21>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<20>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<19>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<18>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<17>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<16>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<15>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<14>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<13>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<12>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<11>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<10>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<9>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<8>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<7>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<6>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<5>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_cy<4>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<30>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<29>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<28>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<27>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<26>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<25>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<24>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<23>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<22>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<21>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<20>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<19>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<18>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<17>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<16>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<15>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<14>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<13>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<12>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<11>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<10>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<9>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<8>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<7>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<6>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_cy<5>_rt
LUT1
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<1>_rt
LUT1
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<2>_rt
LUT1
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<3>_rt
LUT1
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<4>_rt
LUT1
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<5>_rt
LUT1
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<6>_rt
LUT1
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<7>_rt
LUT1
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<8>_rt
LUT1
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<9>_rt
LUT1
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<10>_rt
LUT1
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_rfc_cnt_r_cy<0>_rt
LUT1 		rx_data_mac/Madd_counter_share0000_xor<15>_rt
LUT1 		ram_dvi_sync/Mcount_counter_xor<7>_rt
LUT1 		sound_buffering/Mcount_read_counter_xor<15>_rt
INV
		sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/
valid.cstr/out171_INV_0
LUT1 		tx_data_mac/ip_header_checksum/Maccum_checksum_int_xor<31>_rt
LUT1 		ac97_codec/Mcount_reset_counter_xor<10>_rt
LUT1 		HDMIController/interface/gen_dvi_if.iic_init/Mcount_bit_count_xor<31>_rt
LUT1
		HDMIController/interface/gen_dvi_if.iic_init/Mcount_cycle_count_xor<11>_rt
LUT1 		HDMIController/Mcount_HSYNC_cnt_xor<31>_rt
LUT1 		HDMIController/Mcount_VSYNC_cnt_xor<31>_rt
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_wr_start_addr_add0000_xor<11>
_rt
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Madd_rd_addr_addsub0000_xor<11>_rt
LUT1
		v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/Mcount_rd_slot_timer_xor<9>_rt
LUT1
		frame_buffer/ram_mux/ram_initiator/Madd_i_write_address_addsub0000_xor<30>_rt
LUT1 		frame_buffer/ram_mux/ram_initiator/Madd_counter_addsub0000_xor<15>_rt
LUT1 		frame_buffer/ram_mux/write_burst/Madd_address_out_addsub0000_xor<30>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<30>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<29>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<28>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<27>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<26>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<25>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<24>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<23>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<22>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<21>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<20>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<19>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<18>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<17>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<16>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<15>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<14>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<13>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<12>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<11>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<10>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<9>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<8>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<7>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<6>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<5>_rt
LUT1 		frame_buffer/ram_mux/read_burst/Madd_address_out_addsub0000_xor<4>_rt
LUT1 		frame_buffer/ram_mux/frame_reader/Maccum_r_address_out_xor<31>_rt
LUT1
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_xor<11>_rt
INV
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob
_dqs/clk1801_INV_0
INV 		frame_buffer/clk0_inv
INV 		frame_buffer/clk0_inv_0
INV
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob
_dq/dq_iddr_clk1_INV_0
INV
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob
_dq/dq_iddr_clk1_INV_0
INV
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob
_dq/dq_iddr_clk1_INV_0
INV
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob
_dq/dq_iddr_clk1_INV_0
INV
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob
_dq/dq_iddr_clk1_INV_0
INV
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob
_dq/dq_iddr_clk1_INV_0
INV
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob
_dq/dq_iddr_clk1_INV_0
INV
		frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_
dq/dq_iddr_clk1_INV_0
INV 		HDMIController/interface/FDS_HSYNC_not00001_INV_0
INV 		AC97_clk_BUFGP_inv

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| AC97_clk                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| AC97_reset                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| CLIENTEMAC0PAUSEREQ                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<0>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<1>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<2>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<3>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<4>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<5>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<6>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<7>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<8>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<9>             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<10>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<11>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<12>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<13>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<14>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0PAUSEVAL<15>            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<0>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<1>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<2>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<3>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<4>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<5>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<6>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLIENTEMAC0TXIFGDELAY<7>           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CLK_100                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| CONNECT                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| DDR2_DM<0>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DM<1>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DM<2>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DM<3>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DM<4>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DM<5>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DM<6>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| DDR2_DM<7>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| DVI_D<0>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| DVI_D<1>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| DVI_D<2>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| DVI_D<3>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| DVI_D<4>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| DVI_D<5>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| DVI_D<6>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| DVI_D<7>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| DVI_D<8>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| DVI_D<9>                           | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| DVI_D<10>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| DVI_D<11>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| DVI_DE                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DVI_H                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DVI_RESET_B                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DVI_V                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| DVI_XCLK_N                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| DVI_XCLK_P                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | ODDR         |          |          |
| EMAC0CLIENTRXDVLD                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXFRAMEDROP             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<0>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<1>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<2>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<3>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<4>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<5>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATS<6>              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATSBYTEVLD          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTRXSTATSVLD              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTTXSTATS                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTTXSTATSBYTEVLD          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| EMAC0CLIENTTXSTATSVLD              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GMII_RXD_0<0>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<1>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<2>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<3>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<4>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<5>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<6>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RXD_0<7>                      | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RX_CLK_0                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          | FIXED    |
| GMII_RX_DV_0                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_RX_ER_0                       | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          | FIXED    |
| GMII_TXD_0<0>                      | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| GMII_TXD_0<1>                      | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| GMII_TXD_0<2>                      | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| GMII_TXD_0<3>                      | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| GMII_TXD_0<4>                      | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| GMII_TXD_0<5>                      | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| GMII_TXD_0<6>                      | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| GMII_TXD_0<7>                      | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| GMII_TX_CLK_0                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | ODDR         |          |          |
| GMII_TX_EN_0                       | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| GMII_TX_ER_0                       | IOB              | OUTPUT    | LVDCI_33             |       |          |      | OFF          |          |          |
| I2C_SCL_DVI                        | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| I2C_SDA_DVI                        | IOB              | OUTPUT    | LVCMOS18             |       | 12       | SLOW |              |          |          |
| PHY_RESET                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RESET                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| SData_In                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| SData_Out                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| Sync                               | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| ddr2_a<0>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_a<1>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_a<2>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_a<3>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_a<4>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_a<5>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_a<6>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_a<7>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_a<8>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_a<9>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_a<10>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_a<11>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_a<12>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_a<13>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| ddr2_ba<0>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_ba<1>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_ba<2>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| ddr2_cas_n                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_ck<0>                         | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| ddr2_ck<1>                         | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| ddr2_ck_n<0>                       | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| ddr2_ck_n<1>                       | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| ddr2_cke<0>                        | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_cke<1>                        | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| ddr2_cs_n<0>                       | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_cs_n<1>                       | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| ddr2_dq<0>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<1>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<2>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<3>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<4>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<5>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<6>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<7>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<8>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<9>                         | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<10>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<11>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<12>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<13>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<14>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<15>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<16>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<17>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<18>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<19>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<20>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<21>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<22>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<23>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<24>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<25>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<26>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<27>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<28>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<29>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<30>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<31>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<32>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<33>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<34>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<35>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<36>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<37>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<38>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<39>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<40>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<41>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<42>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<43>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<44>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<45>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<46>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<47>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<48>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<49>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<50>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<51>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<52>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<53>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<54>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<55>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<56>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<57>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<58>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<59>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<60>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<61>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<62>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dq<63>                        | IOB              | BIDIR     | SSTL18_II_DCI        |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| ddr2_dqs<0>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs<1>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs<2>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs<3>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs<4>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs<5>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs<6>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs<7>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs_n<0>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs_n<1>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs_n<2>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs_n<3>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs_n<4>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs_n<5>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs_n<6>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_dqs_n<7>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| ddr2_odt<0>                        | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_odt<1>                        | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| ddr2_ras_n                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| ddr2_we_n                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| leds<0>                            | IOB              | OUTPUT    | LVCMOS25             |       | 2        | SLOW |              | PULLDOWN |          |
| leds<1>                            | IOB              | OUTPUT    | LVCMOS25             |       | 2        | SLOW |              | PULLDOWN |          |
| leds<2>                            | IOB              | OUTPUT    | LVCMOS25             |       | 2        | SLOW |              | PULLDOWN |          |
| leds<3>                            | IOB              | OUTPUT    | LVCMOS18             |       | 2        | SLOW |              | PULLDOWN |          |
| leds<4>                            | IOB              | OUTPUT    | LVCMOS25             |       | 2        | SLOW |              | PULLDOWN |          |
| leds<5>                            | IOB              | OUTPUT    | LVCMOS18             |       | 2        | SLOW |              | PULLDOWN |          |
| leds<6>                            | IOB              | OUTPUT    | LVCMOS18             |       | 2        | SLOW |              | PULLDOWN |          |
| leds<7>                            | IOB              | OUTPUT    | LVCMOS18             |       | 2        | SLOW |              | PULLDOWN |          |
| ps2_clk_keyboard                   | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW |              |          |          |
| ps2_clk_mouse                      | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW |              |          |          |
| ps2_data_keyboard                  | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW |              |          |          |
| ps2_data_mouse                     | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

Area Group "AG_v5_emac"
  No COMPRESSION specified for Area Group "AG_v5_emac"
  RANGE: IOB_X2Y80:IOB_X2Y119,IOB_X2Y120:IOB_X2Y159
  RANGE: RAMB36_X2Y8:RAMB36_X3Y11,RAMB36_X2Y12:RAMB36_X3Y15
  RANGE: SLICE_X48Y40:SLICE_X107Y59,SLICE_X48Y60:SLICE_X107Y79
  Slice Logic Utilization:
    Number of Slice Registers:             445 out of  9,600    4%
    Number of Slice LUTs:                  389 out of  9,600    4%
      Number used as logic:                378
      Number used as Memory:                11
  Slice Logic Distribution:
    Number of occupied Slices:             175 out of  2,400    7%
    Number of LUT Flip Flop pairs used:    534
      Number with an unused Flip Flop:      89 out of    534   16%
      Number with an unused LUT:           152 out of    534   28%
      Number of fully used LUT-FF pairs:   293 out of    534   54%
  Number of Block RAM/FIFOs:                 2 out of     16   12%
  Number of TEMAC:                           1


Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
PLL_ADV "clk25_gen/PLL_ADV_INST":
BANDWIDTH:OPTIMIZED
CLKFBOUT_DESKEW_ADJUST:0
CLKOUT0_DESKEW_ADJUST:0
CLKOUT1_DESKEW_ADJUST:0
CLKOUT2_DESKEW_ADJUST:0
CLKOUT3_DESKEW_ADJUST:0
CLKOUT4_DESKEW_ADJUST:0
CLKOUT5_DESKEW_ADJUST:0
CMT_TEST_CLK_SEL:7
COMPENSATION:INTERNAL
DIVCLK_DIVIDE:1
EN_REL:FALSE
LOCK_FAST_FILTER:HIGH
LOCK_SLOW_FILTER:HIGH
PLL_2_DCM1_CLK_SEL:6
PLL_2_DCM2_CLK_SEL:6
PLL_AVDD_COMP_SET:3
PLL_AVDD_VBG_PD:1
PLL_AVDD_VBG_SEL:9
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:FALSE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFB_MUX_SEL:0
PLL_CLKIN_MUX_SEL:0
PLL_CP_BIAS_TRIP_SHIFT:FALSE
PLL_CP_RES:1
PLL_DIRECT_PATH_CNTRL:FALSE
PLL_DVDD_COMP_SET:3
PLL_DVDD_VBG_PD:1
PLL_DVDD_VBG_SEL:9
PLL_EN:FALSE
PLL_EN_TCLK0:FALSE
PLL_EN_TCLK1:FALSE
PLL_EN_TCLK2:FALSE
PLL_EN_TCLK3:FALSE
PLL_EN_TCLK4:FALSE
PLL_EN_VCO0:TRUE
PLL_EN_VCO1:TRUE
PLL_EN_VCO2:TRUE
PLL_EN_VCO3:TRUE
PLL_EN_VCO4:TRUE
PLL_EN_VCO5:TRUE
PLL_EN_VCO6:TRUE
PLL_EN_VCO7:TRUE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:FALSE
PLL_INC_FLOCK:TRUE
PLL_INC_SLOCK:TRUE
PLL_LF_NEN:3
PLL_LF_PEN:0
PLL_LOCK_CNT:63
PLL_LOCK_CNT_RST_FAST:FALSE
PLL_MAN_LF_EN:FALSE
PLL_NBTI_EN:FALSE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PMCD_MODE:FALSE
PLL_PWRD_CFG:FALSE
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TCK4_SEL:0
PLL_UNLOCK_CNT:4
PLL_UNLOCK_CNT_RST_FAST:FALSE
PLL_VLFHIGH_DIS:FALSE
RESET_ON_LOSS_OF_LOCK:FALSE
RST_DEASSERT_CLK:CLKIN1
WAIT_DCM1_LOCK:FALSE
WAIT_DCM2_LOCK:FALSE
CLKFBOUT_MULT = 9
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 10.000000
CLKIN2_PERIOD = 10.000000
CLKOUT0_DIVIDE = 12
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 1
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 1
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 1
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
REF_JITTER = 0.0


DCM_ADV "clock_gen/clk125_dcm":
CLKDV_DIVIDE:2.0
CLKFX_DIVIDE:4
CLKFX_MULTIPLY:5
CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE
DCM_CLKFB_IODLY_MUXINSEL:PASS
DCM_CLKFB_IODLY_MUXOUT_SEL:PASS
DCM_CLKIN_IODLY_MUXINSEL:PASS
DCM_CLKIN_IODLY_MUXOUT_SEL:PASS
DCM_CLKLOST_EN:DISABLE
DCM_COM_PWC_FB_EN:FALSE
DCM_COM_PWC_REF_EN:FALSE
DCM_EXT_FB_EN:FALSE
DCM_INPUTMUX_EN:FALSE
DCM_LOCK_HIGH_B:FALSE
DCM_OPTINV_PSEN:FALSE
DCM_OPTINV_PSINCDEC:FALSE
DCM_OPTINV_RST:FALSE
DCM_OPTINV_SKEW_IN:FALSE
DCM_OPTINV_SKEW_RST:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_PLL_RST_DCM:FALSE
DCM_POWERDOWN_COMMON_EN_B:TRUE
DCM_REG_PWRD_CFG:FALSE
DCM_SCANMODE:FALSE
DCM_UNUSED_TAPS_POWERDOWN:TRUE
DCM_USE_REG_READY:TRUE
DCM_VREF_SOURCE:VBG_DLL
DCM_VREG_ENABLE:TRUE
DCM_WAIT_PLL:FALSE
DESKEW_ADJUST:17
DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_CFG_BYPASS:FALSE
DFS_EARLY_LOCK:FALSE
DFS_EN:FALSE
DFS_EN_RELRST_B:FALSE
DFS_FAST_UPDATE:FALSE
DFS_FREQUENCY_MODE:LOW
DFS_MPW_HIGH:TRUE
DFS_MPW_LOW:TRUE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK
DFS_OSC_ON_FX:FALSE
DFS_OUTPUT_PSDLY_ON_CONCUR:FALSE
DFS_PWRD_CLKIN_STOP_B:TRUE
DFS_PWRD_CLKIN_STOP_STICKY_B:TRUE
DFS_PWRD_REPLY_TIMES_OUT_B:TRUE
DFS_REF_ON_FX:FALSE
DFS_SYNC_TO_DLL:FALSE
DLL_CLKFB_STOPPED_PWRD_EN_B:TRUE
DLL_CLKIN_STOPPED_PWRD_EN_B:TRUE
DLL_DESKEW_LOCK_BY1:FALSE
DLL_ETPP_HOLD:FALSE
DLL_FDBKLOST_EN:FALSE
DLL_FREQUENCY_MODE:LOW
DLL_PERIOD_LOCK_BY1:FALSE
DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE
DLL_PWRD_ON_SCANMODE_B:TRUE
DLL_PWRD_STICKY_B:TRUE
DLL_SYNTH_CLOCK_SPEED:HALF
DLL_ZD1_EN:FALSE
DLL_ZD1_JF_OVERFLOW_HOLD:FALSE
DLL_ZD1_PWC_EN:FALSE
DLL_ZD2_EN:FALSE
DLL_ZD2_JF_OVERFLOW_HOLD:FALSE
DLL_ZD2_PWC_EN:FALSE
DUTY_CYCLE_CORRECTION:TRUE
MUX_INV_PLL_CLK:FALSE
MUX_INV_TEST_CLK:FALSE
STARTUP_WAIT:FALSE
CLKIN_PERIOD = 10.0000000000000000
FACTORY_JF = F0F0
PHASE_SHIFT = 0


PLL_ADV "frame_buffer/clk200gen/PLL_ADV_INST":
BANDWIDTH:OPTIMIZED
CLKFBOUT_DESKEW_ADJUST:0
CLKOUT0_DESKEW_ADJUST:0
CLKOUT1_DESKEW_ADJUST:0
CLKOUT2_DESKEW_ADJUST:0
CLKOUT3_DESKEW_ADJUST:0
CLKOUT4_DESKEW_ADJUST:0
CLKOUT5_DESKEW_ADJUST:0
CMT_TEST_CLK_SEL:7
COMPENSATION:INTERNAL
DIVCLK_DIVIDE:1
EN_REL:FALSE
LOCK_FAST_FILTER:HIGH
LOCK_SLOW_FILTER:HIGH
PLL_2_DCM1_CLK_SEL:6
PLL_2_DCM2_CLK_SEL:6
PLL_AVDD_COMP_SET:3
PLL_AVDD_VBG_PD:1
PLL_AVDD_VBG_SEL:9
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:FALSE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFB_MUX_SEL:0
PLL_CLKIN_MUX_SEL:0
PLL_CP_BIAS_TRIP_SHIFT:FALSE
PLL_CP_RES:1
PLL_DIRECT_PATH_CNTRL:FALSE
PLL_DVDD_COMP_SET:3
PLL_DVDD_VBG_PD:1
PLL_DVDD_VBG_SEL:9
PLL_EN:FALSE
PLL_EN_TCLK0:FALSE
PLL_EN_TCLK1:FALSE
PLL_EN_TCLK2:FALSE
PLL_EN_TCLK3:FALSE
PLL_EN_TCLK4:FALSE
PLL_EN_VCO0:TRUE
PLL_EN_VCO1:TRUE
PLL_EN_VCO2:TRUE
PLL_EN_VCO3:TRUE
PLL_EN_VCO4:TRUE
PLL_EN_VCO5:TRUE
PLL_EN_VCO6:TRUE
PLL_EN_VCO7:TRUE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:FALSE
PLL_INC_FLOCK:TRUE
PLL_INC_SLOCK:TRUE
PLL_LF_NEN:3
PLL_LF_PEN:0
PLL_LOCK_CNT:63
PLL_LOCK_CNT_RST_FAST:FALSE
PLL_MAN_LF_EN:FALSE
PLL_NBTI_EN:FALSE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PMCD_MODE:FALSE
PLL_PWRD_CFG:FALSE
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TCK4_SEL:0
PLL_UNLOCK_CNT:4
PLL_UNLOCK_CNT_RST_FAST:FALSE
PLL_VLFHIGH_DIS:FALSE
RESET_ON_LOSS_OF_LOCK:FALSE
RST_DEASSERT_CLK:CLKIN1
WAIT_DCM1_LOCK:FALSE
WAIT_DCM2_LOCK:FALSE
CLKFBOUT_MULT = 8
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 10.000000
CLKIN2_PERIOD = 10.000000
CLKOUT0_DIVIDE = 4
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 1
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 1
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 1
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
REF_JITTER = 0.005


DCM_ADV "frame_buffer/ram_clk_gen/DCM_ADV_INST":
CLKDV_DIVIDE:2.0
CLKFX_DIVIDE:1
CLKFX_MULTIPLY:4
CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE
DCM_CLKFB_IODLY_MUXINSEL:PASS
DCM_CLKFB_IODLY_MUXOUT_SEL:PASS
DCM_CLKIN_IODLY_MUXINSEL:PASS
DCM_CLKIN_IODLY_MUXOUT_SEL:PASS
DCM_CLKLOST_EN:DISABLE
DCM_COM_PWC_FB_EN:FALSE
DCM_COM_PWC_REF_EN:FALSE
DCM_EXT_FB_EN:FALSE
DCM_INPUTMUX_EN:FALSE
DCM_LOCK_HIGH_B:FALSE
DCM_OPTINV_PSEN:FALSE
DCM_OPTINV_PSINCDEC:FALSE
DCM_OPTINV_RST:FALSE
DCM_OPTINV_SKEW_IN:FALSE
DCM_OPTINV_SKEW_RST:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_PLL_RST_DCM:FALSE
DCM_POWERDOWN_COMMON_EN_B:TRUE
DCM_REG_PWRD_CFG:FALSE
DCM_SCANMODE:FALSE
DCM_UNUSED_TAPS_POWERDOWN:TRUE
DCM_USE_REG_READY:TRUE
DCM_VREF_SOURCE:VBG_DLL
DCM_VREG_ENABLE:TRUE
DCM_WAIT_PLL:FALSE
DESKEW_ADJUST:17
DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_CFG_BYPASS:FALSE
DFS_EARLY_LOCK:FALSE
DFS_EN:FALSE
DFS_EN_RELRST_B:FALSE
DFS_FAST_UPDATE:FALSE
DFS_FREQUENCY_MODE:HIGH
DFS_MPW_HIGH:TRUE
DFS_MPW_LOW:TRUE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK
DFS_OSC_ON_FX:FALSE
DFS_OUTPUT_PSDLY_ON_CONCUR:FALSE
DFS_PWRD_CLKIN_STOP_B:TRUE
DFS_PWRD_CLKIN_STOP_STICKY_B:TRUE
DFS_PWRD_REPLY_TIMES_OUT_B:TRUE
DFS_REF_ON_FX:FALSE
DFS_SYNC_TO_DLL:FALSE
DLL_CLKFB_STOPPED_PWRD_EN_B:TRUE
DLL_CLKIN_STOPPED_PWRD_EN_B:TRUE
DLL_DESKEW_LOCK_BY1:FALSE
DLL_ETPP_HOLD:FALSE
DLL_FDBKLOST_EN:FALSE
DLL_FREQUENCY_MODE:HIGH
DLL_PERIOD_LOCK_BY1:FALSE
DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE
DLL_PWRD_ON_SCANMODE_B:TRUE
DLL_PWRD_STICKY_B:TRUE
DLL_SYNTH_CLOCK_SPEED:HALF
DLL_ZD1_EN:FALSE
DLL_ZD1_JF_OVERFLOW_HOLD:FALSE
DLL_ZD1_PWC_EN:FALSE
DLL_ZD2_EN:FALSE
DLL_ZD2_JF_OVERFLOW_HOLD:FALSE
DLL_ZD2_PWC_EN:FALSE
DUTY_CYCLE_CORRECTION:TRUE
MUX_INV_PLL_CLK:FALSE
MUX_INV_TEST_CLK:FALSE
STARTUP_WAIT:FALSE
CLKIN_PERIOD = 5.000000
FACTORY_JF = F0F0
PHASE_SHIFT = 0



Section 12 - Control Set Information
------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal         | Reset Signal                                                                                          | Set Signal                                                            | Enable Signal                                                                                                | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| AC97_clk_BUFGP       |                                                                                                       |                                                                       |                                                                                                              | 2                | 2              |
| AC97_clk_BUFGP       |                                                                                                       |                                                                       | ac97_codec/ac97_core_I/register_write_cmd_and0000                                                            | 4                | 8              |
| AC97_clk_BUFGP       | HDMIController/RST                                                                                    |                                                                       |                                                                                                              | 14               | 33             |
| AC97_clk_BUFGP       | HDMIController/RST                                                                                    |                                                                       | ac97_codec/ac97_core_I/slot_end                                                                              | 1                | 4              |
| AC97_clk_BUFGP       | HDMIController/RST                                                                                    |                                                                       | ac97_codec/command_SM_FSM_FFd2                                                                               | 1                | 4              |
| AC97_clk_BUFGP       | ac97_codec/command_num<0>                                                                             |                                                                       |                                                                                                              | 2                | 2              |
| AC97_clk_BUFGP       | ac97_codec/command_num<2>                                                                             |                                                                       |                                                                                                              | 1                | 1              |
| AC97_clk_BUFGP       | ac97_codec/command_num<3>                                                                             |                                                                       |                                                                                                              | 3                | 5              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLK_100_IBUFG        |                                                                                                       |                                                                       |                                                                                                              | 20               | 22             |
| CLK_100_IBUFG        |                                                                                                       |                                                                       | GLOBAL_LOGIC1                                                                                                | 2                | 2              |
| CLK_100_IBUFG        | HDMIController/RST                                                                                    |                                                                       |                                                                                                              | 1                | 3              |
| CLK_100_IBUFG        | HDMIController/RST                                                                                    |                                                                       | HDMIController/interface/gen_dvi_if.iic_init/SDA_BUFFER_not0001                                              | 7                | 27             |
| CLK_100_IBUFG        | HDMIController/RST                                                                                    |                                                                       | HDMIController/interface/gen_dvi_if.iic_init/write_count_and0000                                             | 1                | 3              |
| CLK_100_IBUFG        | HDMIController/interface/gen_dvi_if.iic_init/SDA_out_or0000                                           |                                                                       |                                                                                                              | 2                | 2              |
| CLK_100_IBUFG        | HDMIController/interface/gen_dvi_if.iic_init/bit_count_or0000                                         |                                                                       | HDMIController/interface/gen_dvi_if.iic_init/bit_count_and0000                                               | 8                | 32             |
| CLK_100_IBUFG        | HDMIController/interface/gen_dvi_if.iic_init/cycle_count_or0000                                       |                                                                       |                                                                                                              | 3                | 12             |
| CLK_100_IBUFG        | cross_domain_connector/trigger_1_inv                                                                  |                                                                       |                                                                                                              | 3                | 9              |
| CLK_100_IBUFG        | cross_domain_connector/trigger_2_inv                                                                  |                                                                       |                                                                                                              | 3                | 9              |
| CLK_100_IBUFG        | dev_reset/fall                                                                                        |                                                                       |                                                                                                              | 18               | 43             |
| CLK_100_IBUFG        | dev_reset/fall                                                                                        |                                                                       | devices/keyboard/configure/light_led_not0001                                                                 | 2                | 3              |
| CLK_100_IBUFG        | dev_reset/fall                                                                                        |                                                                       | devices/keyboard/configure/send_state_FSM_ClkEn_FSM_inv                                                      | 1                | 3              |
| CLK_100_IBUFG        | devices/keyboard/edger/state                                                                          |                                                                       | devices/keyboard/ps2_interface/ps2_host_rx/ready                                                             | 2                | 8              |
| CLK_100_IBUFG        | devices/keyboard/ps2_interface/_or0000                                                                |                                                                       | devices/keyboard/ps2_interface/ps2_host_rx/frame<11>                                                         | 2                | 8              |
| CLK_100_IBUFG        | devices/keyboard/ps2_interface/ps2_host_clk_ctrl/Mcount_inhibit_timer_val                             |                                                                       |                                                                                                              | 3                | 9              |
| CLK_100_IBUFG        | devices/keyboard/ps2_interface/ps2_host_clk_ctrl/inhibit_timer_cst                                    | devices/keyboard/ps2_interface/ps2_host_clk_ctrl/inhibit_timer_or0000 |                                                                                                              | 3                | 5              |
| CLK_100_IBUFG        | devices/keyboard/ps2_interface/ps2_host_rx/frame_or0000                                               |                                                                       | devices/keyboard/ps2_interface/ps2_clk_negedge                                                               | 3                | 11             |
| CLK_100_IBUFG        | devices/keyboard/ps2_interface/ps2_host_tx/frame_or0000                                               |                                                                       | devices/keyboard/ps2_interface/ps2_host_tx/frame_not0002                                                     | 4                | 11             |
| CLK_100_IBUFG        | devices/keyboard/ps2_interface/ps2_host_watchdog/watchdog_timer_or0000                                |                                                                       |                                                                                                              | 4                | 15             |
| CLK_100_IBUFG        | devices/mouse/configure/N8                                                                            | dev_reset/fall                                                        |                                                                                                              | 3                | 3              |
| CLK_100_IBUFG        | devices/mouse/configure/reset_fsm_FSM_FFd5                                                            | dev_reset/fall                                                        |                                                                                                              | 2                | 2              |
| CLK_100_IBUFG        | devices/mouse/configure/reset_fsm_FSM_FFd9                                                            | dev_reset/fall                                                        |                                                                                                              | 2                | 2              |
| CLK_100_IBUFG        | devices/mouse/configure/reset_fsm_FSM_FFd26                                                           | dev_reset/fall                                                        |                                                                                                              | 2                | 2              |
| CLK_100_IBUFG        | devices/mouse/configure/reset_fsm_FSM_FFd32                                                           | dev_reset/fall                                                        |                                                                                                              | 2                | 2              |
| CLK_100_IBUFG        | devices/mouse/edger/state                                                                             |                                                                       | devices/mouse/ps2_interface/ps2_host_rx/ready                                                                | 2                | 8              |
| CLK_100_IBUFG        | devices/mouse/ps2_interface/_or0000                                                                   |                                                                       | devices/mouse/ps2_interface/ps2_host_rx/frame<11>                                                            | 2                | 8              |
| CLK_100_IBUFG        | devices/mouse/ps2_interface/ps2_host_clk_ctrl/Mcount_inhibit_timer_val                                |                                                                       |                                                                                                              | 3                | 9              |
| CLK_100_IBUFG        | devices/mouse/ps2_interface/ps2_host_clk_ctrl/inhibit_timer_cst                                       | devices/mouse/ps2_interface/ps2_host_clk_ctrl/inhibit_timer_or0000    |                                                                                                              | 3                | 5              |
| CLK_100_IBUFG        | devices/mouse/ps2_interface/ps2_host_rx/frame_or0000                                                  |                                                                       | devices/mouse/ps2_interface/ps2_clk_negedge                                                                  | 3                | 11             |
| CLK_100_IBUFG        | devices/mouse/ps2_interface/ps2_host_tx/frame_or0000                                                  |                                                                       | devices/mouse/ps2_interface/ps2_host_tx/frame_not0002                                                        | 3                | 11             |
| CLK_100_IBUFG        | devices/mouse/ps2_interface/ps2_host_watchdog/watchdog_timer_or0000                                   |                                                                       |                                                                                                              | 4                | 15             |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk75                |                                                                                                       |                                                                       |                                                                                                              | 1                | 1              |
| clk75                |                                                                                                       |                                                                       | PHY_RESET_OBUF                                                                                               | 12               | 24             |
| clk75                | HDMIController/HSYNC_cnt_or0000                                                                       |                                                                       |                                                                                                              | 8                | 32             |
| clk75                | HDMIController/RST                                                                                    |                                                                       |                                                                                                              | 2                | 2              |
| clk75                | HDMIController/RST                                                                                    |                                                                       | ram_dvi_sync/counter_and0000                                                                                 | 3                | 9              |
| clk75                | HDMIController/RST                                                                                    |                                                                       | ram_dvi_sync/swap                                                                                            | 1536             | 6144           |
| clk75                | HDMIController/RST                                                                                    |                                                                       | ram_dvi_sync/swap_inv                                                                                        | 1536             | 6144           |
| clk75                | HDMIController/VSYNC_cnt_or0000                                                                       |                                                                       | HDMIController/HSYNC_cnt_cmp_ge0000                                                                          | 8                | 32             |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| frame_buffer/clk0    |                                                                                                       |                                                                       |                                                                                                              | 227              | 685            |
| frame_buffer/clk0    |                                                                                                       |                                                                       | GLOBAL_LOGIC1                                                                                                | 10               | 10             |
| frame_buffer/clk0    |                                                                                                       |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_valid_r1_or0000                                         | 8                | 28             |
| frame_buffer/clk0    |                                                                                                       |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_valid_r2_or0000                                         | 14               | 37             |
| frame_buffer/clk0    |                                                                                                       |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000                                         | 4                | 15             |
| frame_buffer/clk0    |                                                                                                       |                                                                       | frame_buffer/ram_mux/frame_reader/burst_data_0_not0001                                                       | 192              | 768            |
| frame_buffer/clk0    |                                                                                                       |                                                                       | frame_buffer/ram_mux/frame_reader/burst_data_1_not0001                                                       | 192              | 768            |
| frame_buffer/clk0    |                                                                                                       |                                                                       | frame_buffer/ram_mux/frame_reader/burst_data_2_not0001                                                       | 192              | 768            |
| frame_buffer/clk0    |                                                                                                       |                                                                       | frame_buffer/ram_mux/frame_reader/burst_data_3_not0001                                                       | 192              | 768            |
| frame_buffer/clk0    |                                                                                                       |                                                                       | frame_buffer/ram_mux/frame_reader/burst_data_4_not0001                                                       | 192              | 768            |
| frame_buffer/clk0    |                                                                                                       |                                                                       | frame_buffer/ram_mux/frame_reader/burst_data_5_not0001                                                       | 192              | 768            |
| frame_buffer/clk0    |                                                                                                       |                                                                       | frame_buffer/ram_mux/frame_reader/burst_data_6_not0001                                                       | 192              | 768            |
| frame_buffer/clk0    |                                                                                                       |                                                                       | frame_buffer/ram_mux/frame_reader/burst_data_7_not0001                                                       | 192              | 768            |
| frame_buffer/clk0    |                                                                                                       |                                                                       | frame_buffer/ram_mux/ram_initiator/counter_not0001                                                           | 5                | 19             |
| frame_buffer/clk0    |                                                                                                       |                                                                       | frame_buffer/ram_mux/ram_initiator/delay_not0002                                                             | 3                | 7              |
| frame_buffer/clk0    |                                                                                                       |                                                                       | frame_buffer/ram_mux/ram_initiator/draw_counter_not0001                                                      | 2                | 5              |
| frame_buffer/clk0    |                                                                                                       |                                                                       | frame_buffer/ram_mux/ram_initiator/i_write_address_not0001                                                   | 7                | 27             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_3                                               |                                                                       |                                                                                                              | 2                | 8              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_4                                               |                                                                       |                                                                                                              | 6                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_5                                               |                                                                       |                                                                                                              | 6                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_6                                               |                                                                       |                                                                                                              | 6                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_7                                               |                                                                       |                                                                                                              | 6                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_8                                               |                                                                       |                                                                                                              | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_9                                               |                                                                       |                                                                                                              | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_10                                              |                                                                       |                                                                                                              | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_11                                              |                                                                       |                                                                                                              | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_12                                              |                                                                       |                                                                                                              | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_13                                              |                                                                       |                                                                                                              | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_14                                              |                                                                       |                                                                                                              | 6                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_15                                              |                                                                       |                                                                                                              | 6                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_16                                              |                                                                       |                                                                                                              | 6                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_17                                              |                                                                       |                                                                                                              | 5                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_18                                              |                                                                       |                                                                                                              | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_19                                              |                                                                       |                                                                                                              | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_20                                              |                                                                       |                                                                                                              | 5                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_21                                              |                                                                       |                                                                                                              | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_21                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_22                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_22                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_23                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_24                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 1                | 3              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_24                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_767_not0001                                                    | 2                | 6              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_24                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_25                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_25                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_767_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_26                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_26                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_767_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_27                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_27                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_767_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_28                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_28                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_767_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_29                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_29                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_767_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_30                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_30                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_767_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_31                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_31                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_767_not0001                                                    | 2                | 8              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_31                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_32                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_767_not0001                                                    | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_33                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_33                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_767_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_34                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_34                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_767_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_35                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_35                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_767_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_36                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_36                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_767_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_37                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_37                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_767_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_38                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_38                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_639_not0001                                                    | 1                | 4              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_38                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_767_not0001                                                    | 2                | 5              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_39                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_639_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_39                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_40                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_639_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_40                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_41                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_639_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_41                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_42                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_639_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_42                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_43                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_639_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_43                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_44                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_639_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_44                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_45                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_575_not0001                                                    | 1                | 3              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_45                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_639_not0001                                                    | 2                | 6              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_45                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_46                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_575_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_46                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_47                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_575_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_47                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_48                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_575_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_48                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_49                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_575_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_49                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_50                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_575_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_50                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_51                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_575_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_51                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_52                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_575_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_52                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_53                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_575_not0001                                                    | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_54                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_575_not0001                                                    | 2                | 8              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_54                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 2                | 2              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_55                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_575_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_55                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_56                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_575_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_56                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_57                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_575_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_57                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_58                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_575_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_58                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_59                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_447_not0001                                                    | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_59                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_575_not0001                                                    | 2                | 8              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_59                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_60                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_447_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_60                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_61                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_447_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_61                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_62                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_447_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_62                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_63                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_447_not0001                                                    | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_64                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_447_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_64                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_65                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_447_not0001                                                    | 2                | 8              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_65                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 2                | 2              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_66                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_447_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_66                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_67                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_383_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_67                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_68                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_383_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_68                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_69                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_383_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_69                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_70                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_383_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_70                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_71                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_383_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_71                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_72                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_383_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_72                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_73                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_383_not0001                                                    | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_74                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_383_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_74                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_75                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_383_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_75                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_76                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_383_not0001                                                    | 2                | 8              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_76                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 2                | 2              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_77                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_383_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_77                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_78                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_383_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_78                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_79                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_383_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_79                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_80                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_383_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_80                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_81                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_255_not0001                                                    | 2                | 7              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_81                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_383_not0001                                                    | 1                | 2              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_81                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_82                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_255_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_82                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_83                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_255_not0001                                                    | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_84                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_255_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_84                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_85                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_255_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_85                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_86                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_255_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_86                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_87                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_255_not0001                                                    | 2                | 8              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_87                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 2              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_88                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 2                | 6              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_88                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_255_not0001                                                    | 1                | 3              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_88                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_89                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_89                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_90                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_90                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_91                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_91                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_92                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_92                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_93                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_94                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_94                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_95                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_95                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_96                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_96                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_97                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_97                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_98                                              |                                                                       |                                                                                                              | 3                | 3              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_98                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_data_out_191_not0001                                                    | 1                | 4              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_98                                              |                                                                       | frame_buffer/ram_mux/read_burst/read_fsm_FSM_FFd1-In                                                         | 2                | 3              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_99                                              |                                                                       |                                                                                                              | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_100                                             |                                                                       |                                                                                                              | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_101                                             |                                                                       |                                                                                                              | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_102                                             |                                                                       |                                                                                                              | 2                | 2              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_102                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 1                | 4              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_102                                             |                                                                       | frame_buffer/ram_mux/frame_reader/fsm_not0001                                                                | 2                | 4              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_103                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_104                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_105                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_106                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_107                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_108                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_109                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_110                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_111                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_112                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_113                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_114                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_115                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_116                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_117                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_118                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_119                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_120                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_121                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_122                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_123                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_124                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_125                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_126                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_127                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_128                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_129                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_130                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_131                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_132                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_133                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_134                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_135                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_136                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_137                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_138                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_139                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_140                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_141                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_142                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_143                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_144                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_145                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_146                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_147                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_148                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_149                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_150                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_151                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_152                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_153                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_154                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_155                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_156                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_157                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_158                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_159                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_160                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_161                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_162                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_163                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_164                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_165                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_166                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_167                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_168                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_169                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_170                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_171                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_172                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_173                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_174                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_175                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_176                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_177                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_178                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_179                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 5                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_180                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_181                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_182                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 2                | 5              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_182                                             |                                                                       | frame_buffer/ram_mux/arbitrator/w_address_out_not0001                                                        | 2                | 5              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_183                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_184                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_185                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_186                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_187                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_188                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_189                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_190                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_191                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_192                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_193                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_194                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_195                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_196                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_197                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_198                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_199                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_200                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_201                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_202                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_203                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_204                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_205                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_206                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_207                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_208                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_209                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_210                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_211                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_212                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_213                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_214                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_215                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_216                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_217                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_218                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_219                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_220                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_221                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_222                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_223                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_224                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_225                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_226                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_227                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_228                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_229                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_230                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_231                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_232                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_233                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_234                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_235                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_236                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_237                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_238                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_239                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_240                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_241                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_242                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_243                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_244                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_245                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_246                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_247                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_248                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_249                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_250                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_251                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_252                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_253                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_254                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_255                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_256                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_257                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_258                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_259                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 5                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_260                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_261                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 4                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_262                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_read_address_in_not0001                                                 | 2                | 6              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_262                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_write_data_in_not0001                                                   | 2                | 4              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_263                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_read_address_in_not0001                                                 | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_264                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_read_address_in_not0001                                                 | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_265                                             |                                                                       |                                                                                                              | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_265                                             |                                                                       | frame_buffer/ram_mux/arbitrator/r_address_out_not0001                                                        | 2                | 8              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_265                                             |                                                                       | frame_buffer/ram_mux/arbitrator/temp_read_address_in_not0001                                                 | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_266                                             |                                                                       | frame_buffer/ram_mux/arbitrator/r_address_out_not0001                                                        | 3                | 10             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_267                                             |                                                                       |                                                                                                              | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_267                                             |                                                                       | frame_buffer/ram_mux/arbitrator/r_address_out_not0001                                                        | 3                | 9              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_268                                             |                                                                       |                                                                                                              | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_268                                             |                                                                       | frame_buffer/ram_mux/arbitrator/block_not0002                                                                | 2                | 3              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp                                                        |                                                                       |                                                                                                              | 81               | 319            |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_rd_to_wr_cnt_r_val                           |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_cnt_r_not0000                                     | 2                | 3              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_wr_to_rd_cnt_r_val                           |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_not0000                                     | 2                | 3              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/af_valid_r2_inv                                     |                                                                       |                                                                                                              | 2                | 2              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/auto_cnt_r_or0000                                   |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>                                                | 1                | 2              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_addr_r_12_or0000_inv                            |                                                                       |                                                                                                              | 1                | 2              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_ras_n_r_or0000                                  |                                                                       |                                                                                                              | 1                | 2              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_cnt_r_cst                                  | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_2            | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_cnt_r_not0000                                     | 1                | 2              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or0000                                   |                                                                       |                                                                                                              | 3                | 12             |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1                                              |                                                                       |                                                                                                              | 3                | 4              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1                                            |                                                                       |                                                                                                              | 4                | 6              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_2                                            |                                                                       |                                                                                                              | 4                | 6              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0000                                  |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/trrd_cnt_r_not0000                                         | 1                | 3              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001                                  |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_cmp_ge0000                                   | 1                | 3              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0001                                  | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_2            |                                                                                                              | 2                | 2              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0002                                  |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_cmp_ge0000                                   | 1                | 3              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0003                                  |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/rp_cnt_r_not0000                                           | 1                | 4              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq0004                                  |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_not0000                                          | 2                | 8              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq00011                                 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1            | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_not0000                                     | 1                | 2              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or0000                             |                                                                       |                                                                                                              | 2                | 2              |
| frame_buffer/clk0    | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_2_or0000                             |                                                                       |                                                                                                              | 2                | 2              |
| frame_buffer/clk0    | frame_buffer/ram_mux/frame_reader/burst_counter_or0000                                                |                                                                       | frame_buffer/ram_mux/frame_reader/burst_counter_not0001                                                      | 1                | 3              |
| frame_buffer/clk0    | frame_buffer/ram_mux/frame_reader/r_address_out_or0000                                                |                                                                       | frame_buffer/ram_mux/frame_reader/r_address_out_not0001                                                      | 7                | 28             |
| frame_buffer/clk0    | frame_buffer/ram_mux/write_burst/write_fsm_FSM_FFd9-In                                                | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_4               |                                                                                                              | 1                | 1              |
| frame_buffer/clk0    | frame_buffer/ram_mux/write_burst/write_fsm_FSM_FFd9-In                                                | frame_buffer/MIG/u_ddr2_infrastructure/rst0_sync_r_24_20              |                                                                                                              | 1                | 1              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| frame_buffer/clk90   |                                                                                                       |                                                                       |                                                                                                              | 37               | 137            |
| frame_buffer/clk90   |                                                                                                       |                                                                       | GLOBAL_LOGIC1                                                                                                | 2                | 3              |
| frame_buffer/clk90   | frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp                                                        |                                                                       |                                                                                                              | 8                | 31             |
| frame_buffer/clk90   | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/rst90_r                              |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r                               | 1                | 4              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| frame_buffer/clk200  | frame_buffer/MIG/u_ddr2_infrastructure/locked_inv                                                     |                                                                       |                                                                                                              | 7                | 25             |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| frame_buffer/clkdiv0 |                                                                                                       |                                                                       |                                                                                                              | 145              | 369            |
| frame_buffer/clkdiv0 |                                                                                                       |                                                                       | GLOBAL_LOGIC1                                                                                                | 6                | 7              |
| frame_buffer/clkdiv0 |                                                                                                       |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_bit_time_tap_cnt_not0001      | 2                | 6              |
| frame_buffer/clkdiv0 |                                                                                                       |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd7-In             | 2                | 6              |
| frame_buffer/clkdiv0 |                                                                                                       |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_rise_last_neg_not0001 | 1                | 2              |
| frame_buffer/clkdiv0 |                                                                                                       |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_rise_last_pos_not0001 | 2                | 2              |
| frame_buffer/clkdiv0 |                                                                                                       |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd7                | 4                | 5              |
| frame_buffer/clkdiv0 |                                                                                                       |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done<2>                      | 2                | 8              |
| frame_buffer/clkdiv0 |                                                                                                       |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_1_not0001           | 10               | 39             |
| frame_buffer/clkdiv0 |                                                                                                       |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_not0000             | 2                | 5              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rst_tmp                                                        |                                                                       |                                                                                                              | 15               | 55             |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_2                                            |                                                                       |                                                                                                              | 4                | 9              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_3                                            |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001                | 1                | 1              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_4                                            |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001                | 1                | 1              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_6                                            |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001                | 1                | 1              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_7                                            |                                                                       |                                                                                                              | 3                | 7              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_7                                            |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001                | 1                | 1              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_8                                            |                                                                       |                                                                                                              | 4                | 10             |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_9                                            |                                                                       |                                                                                                              | 5                | 10             |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_10                                           |                                                                       |                                                                                                              | 4                | 10             |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_11                                           |                                                                       |                                                                                                              | 4                | 10             |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_12                                           |                                                                       |                                                                                                              | 4                | 10             |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_13                                           |                                                                       |                                                                                                              | 4                | 9              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_14                                           |                                                                       |                                                                                                              | 2                | 6              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_15                                           |                                                                       |                                                                                                              | 2                | 6              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_16                                           |                                                                       |                                                                                                              | 3                | 9              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_17                                           |                                                                       |                                                                                                              | 3                | 9              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_18                                           |                                                                       |                                                                                                              | 2                | 3              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_19                                           |                                                                       |                                                                                                              | 4                | 7              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_20                                           |                                                                       |                                                                                                              | 2                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_21                                           |                                                                       |                                                                                                              | 2                | 3              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_22                                           |                                                                       |                                                                                                              | 1                | 3              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_23                                           |                                                                       |                                                                                                              | 2                | 7              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_24                                           |                                                                       |                                                                                                              | 1                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_25                                           |                                                                       |                                                                                                              | 1                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_26                                           |                                                                       |                                                                                                              | 3                | 8              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_27                                           |                                                                       |                                                                                                              | 6                | 10             |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_28                                           |                                                                       |                                                                                                              | 4                | 10             |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_29                                           |                                                                       |                                                                                                              | 5                | 10             |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_30                                           |                                                                       |                                                                                                              | 4                | 9              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_31                                           |                                                                       |                                                                                                              | 4                | 9              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_32                                           |                                                                       |                                                                                                              | 4                | 7              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_32                                           |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_and0000          | 1                | 3              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_33                                           |                                                                       |                                                                                                              | 2                | 5              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_33                                           |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_and0000          | 1                | 3              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_34                                           |                                                                       |                                                                                                              | 6                | 10             |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_35                                           |                                                                       |                                                                                                              | 5                | 10             |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_36                                           |                                                                       |                                                                                                              | 5                | 10             |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_37                                           |                                                                       |                                                                                                              | 4                | 6              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_37                                           |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_cnt_r_or0001                            | 1                | 4              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_38                                           |                                                                       |                                                                                                              | 4                | 5              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_38                                           |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r                           | 2                | 5              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_39                                           |                                                                       |                                                                                                              | 3                | 5              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/auto_cnt_r_or0000                     |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/auto_cnt_r_not0001                           | 1                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/burst_cnt_r_not0001_inv               |                                                                       |                                                                                                              | 1                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_or0000           |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_not0001                 | 2                | 8              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_r_not0001                     |                                                                       |                                                                                                              | 2                | 7              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_r_not0001                      |                                                                       |                                                                                                              | 1                | 4              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N79                         | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_33           |                                                                                                              | 2                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N135                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_20           |                                                                                                              | 1                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N135                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_21           |                                                                                                              | 1                | 1              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N135                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_22           |                                                                                                              | 1                | 1              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N135                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_23           |                                                                                                              | 1                | 1              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N135                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_24           |                                                                                                              | 1                | 1              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N135                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_26           |                                                                                                              | 1                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N137                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_18           |                                                                                                              | 2                | 6              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N140                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_14           |                                                                                                              | 1                | 3              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N140                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_15           |                                                                                                              | 1                | 3              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N142                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_13           |                                                                                                              | 1                | 1              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N142                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_14           |                                                                                                              | 1                | 1              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N142                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_15           |                                                                                                              | 1                | 1              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N142                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_16           |                                                                                                              | 1                | 1              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N142                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_17           |                                                                                                              | 1                | 1              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N142                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_18           |                                                                                                              | 1                | 1              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N142                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_19           |                                                                                                              | 1                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N258                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_21           |                                                                                                              | 2                | 6              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N259                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_24           |                                                                                                              | 1                | 3              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N259                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_25           |                                                                                                              | 1                | 3              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N260                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_22           |                                                                                                              | 2                | 6              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N262                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_19           |                                                                                                              | 1                | 1              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N262                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_25           |                                                                                                              | 2                | 5              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N263                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_23           |                                                                                                              | 1                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N263                        | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_24           |                                                                                                              | 1                | 4              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N2611                       | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_20           |                                                                                                              | 2                | 6              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd10        |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq                      | 3                | 7              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_or0000      |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_and0000            | 1                | 4              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyinc_dqs_mux0000     | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_30           |                                                                                                              | 1                | 1              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyinc_dqs_mux0000     | frame_buffer/MIG/u_ddr2_infrastructure/rstdiv0_sync_r_11_31           |                                                                                                              | 1                | 1              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd8         |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyce_dqs                     | 3                | 7              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_max_tap_or0000    |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyce_gate                    | 5                | 8              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_or0000      |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001            | 1                | 4              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_pipe_cnt_and0000 |                                                                       |                                                                                                              | 2                | 5              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_0_or0000          |                                                                       |                                                                                                              | 1                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_1_or0000          |                                                                       |                                                                                                              | 2                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_2_or0000          |                                                                       |                                                                                                              | 2                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_3_or0000          |                                                                       |                                                                                                              | 1                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_4_or0000          |                                                                       |                                                                                                              | 1                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_5_or0000          |                                                                       |                                                                                                              | 2                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_6_or0000          |                                                                       |                                                                                                              | 2                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_7_or0000          |                                                                       |                                                                                                              | 2                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_0_or0000         |                                                                       |                                                                                                              | 2                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_1_or0000         |                                                                       |                                                                                                              | 2                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_2_or0000         |                                                                       |                                                                                                              | 2                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_3_or0000         |                                                                       |                                                                                                              | 2                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_4_or0000         |                                                                       |                                                                                                              | 2                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_5_or0000         |                                                                       |                                                                                                              | 2                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_6_or0000         |                                                                       |                                                                                                              | 2                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_7_or0000         |                                                                       |                                                                                                              | 2                | 2              |
| frame_buffer/clkdiv0 | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_cnt_or0000         |                                                                       | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait_and0000_inv          | 1                | 3              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| refclk_bufg_i        | HDMIController/RST                                                                                    |                                                                       |                                                                                                              | 3                | 12             |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_clk_0_i           |                                                                                                       |                                                                       |                                                                                                              | 7                | 14             |
| rx_clk_0_i           |                                                                                                       |                                                                       | GLOBAL_LOGIC1                                                                                                | 4                | 10             |
| rx_clk_0_i           | HDMIController/RST                                                                                    |                                                                       |                                                                                                              | 8                | 18             |
| rx_clk_0_i           | v5_emac_ll/rx_reset_0_i                                                                               |                                                                       |                                                                                                              | 13               | 38             |
| rx_clk_0_i           | v5_emac_ll/rx_reset_0_i                                                                               |                                                                       | v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_not0001                                                  | 3                | 12             |
| rx_clk_0_i           | v5_emac_ll/rx_reset_0_i                                                                               |                                                                       | v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_load                                               | 3                | 12             |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| tx_clk_0             |                                                                                                       |                                                                       |                                                                                                              | 40               | 71             |
| tx_clk_0             |                                                                                                       |                                                                       | GLOBAL_LOGIC1                                                                                                | 1                | 1              |
| tx_clk_0             |                                                                                                       |                                                                       | PHY_RESET_OBUF                                                                                               | 16               | 32             |
| tx_clk_0             |                                                                                                       |                                                                       | peripheral_monitor/bytes_read_not0001                                                                        | 1                | 4              |
| tx_clk_0             |                                                                                                       |                                                                       | peripheral_monitor/keyboard_buffer_not0001                                                                   | 2                | 8              |
| tx_clk_0             |                                                                                                       |                                                                       | peripheral_monitor/keyboard_counter_not0001                                                                  | 1                | 3              |
| tx_clk_0             |                                                                                                       |                                                                       | peripheral_monitor/mouse_buffer_15_not0001                                                                   | 2                | 8              |
| tx_clk_0             |                                                                                                       |                                                                       | peripheral_monitor/mouse_buffer_23_not0001                                                                   | 2                | 8              |
| tx_clk_0             |                                                                                                       |                                                                       | peripheral_monitor/mouse_buffer_31_not0001                                                                   | 2                | 8              |
| tx_clk_0             |                                                                                                       |                                                                       | peripheral_monitor/mouse_buffer_7_not0001                                                                    | 2                | 8              |
| tx_clk_0             |                                                                                                       |                                                                       | peripheral_monitor/mouse_counter_not0001                                                                     | 1                | 4              |
| tx_clk_0             |                                                                                                       |                                                                       | rx_data_mac/ip_addr_15_not0001                                                                               | 5                | 8              |
| tx_clk_0             |                                                                                                       |                                                                       | rx_data_mac/ip_addr_23_not0001                                                                               | 4                | 8              |
| tx_clk_0             |                                                                                                       |                                                                       | rx_data_mac/ip_addr_31_not0001                                                                               | 4                | 8              |
| tx_clk_0             |                                                                                                       |                                                                       | rx_data_mac/ip_addr_7_not0001                                                                                | 7                | 8              |
| tx_clk_0             |                                                                                                       |                                                                       | rx_data_mac/mac_addr_7_not0001                                                                               | 6                | 8              |
| tx_clk_0             |                                                                                                       |                                                                       | rx_data_mac/port_not0001                                                                                     | 4                | 8              |
| tx_clk_0             |                                                                                                       |                                                                       | rx_data_mac/reset_inv                                                                                        | 36               | 67             |
| tx_clk_0             |                                                                                                       |                                                                       | rx_data_mac/target_15_not0001                                                                                | 7                | 8              |
| tx_clk_0             |                                                                                                       |                                                                       | rx_data_mac/target_23_not0001                                                                                | 4                | 8              |
| tx_clk_0             |                                                                                                       |                                                                       | rx_data_mac/target_31_not0001                                                                                | 4                | 8              |
| tx_clk_0             |                                                                                                       |                                                                       | rx_data_mac/target_7_not0001                                                                                 | 5                | 8              |
| tx_clk_0             |                                                                                                       |                                                                       | tx_data_mac/mac_arp_not0001                                                                                  | 20               | 80             |
| tx_clk_0             |                                                                                                       |                                                                       | v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_en                                                            | 9                | 33             |
| tx_clk_0             |                                                                                                       |                                                                       | v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en                                                            | 9                | 27             |
| tx_clk_0             |                                                                                                       |                                                                       | v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_accept_pipe_0                                                 | 3                | 10             |
| tx_clk_0             |                                                                                                       |                                                                       | v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_accept_pipe_1                                                 | 3                | 9              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       |                                                                                                              | 20               | 29             |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | ac97_codec/reset_counter<10>_inv                                                                             | 3                | 11             |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | data_tx/counter_not0001                                                                                      | 15               | 46             |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | data_tx/length_not0001                                                                                       | 1                | 2              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_address_15_not0001                                                        | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_address_23_not0001                                                        | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_address_31_not0001                                                        | 2                | 7              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_address_7_not0001                                                         | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_103_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_111_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_119_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_127_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_135_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_143_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_151_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_159_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_15_not0001                                                           | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_167_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_175_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_183_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_191_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_199_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_207_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_215_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_223_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_231_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_239_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_23_not0001                                                           | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_247_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_255_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_263_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_271_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_279_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_287_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_295_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_303_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_311_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_319_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_31_not0001                                                           | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_327_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_335_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_343_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_351_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_359_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_367_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_375_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_383_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_391_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_399_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_39_not0001                                                           | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_407_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_415_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_423_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_431_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_439_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_447_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_455_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_463_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_471_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_479_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_47_not0001                                                           | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_487_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_495_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_503_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_511_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_519_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_527_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_535_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_543_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_551_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_559_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_55_not0001                                                           | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_567_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_575_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_583_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_591_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_599_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_607_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_615_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_623_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_631_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_639_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_63_not0001                                                           | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_647_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_655_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_663_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_671_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_679_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_687_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_695_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_703_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_711_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_719_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_71_not0001                                                           | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_727_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_735_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_743_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_751_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_759_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_767_not0001                                                          | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_79_not0001                                                           | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_7_not0001                                                            | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_87_not0001                                                           | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_data_95_not0001                                                           | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | frame_buffer/ethernet_to_ram/write_ram_not0001                                                               | 5                | 10             |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | peripheral_monitor/k_data_not0001                                                                            | 3                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | peripheral_monitor/m_data_not0001                                                                            | 4                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | sound_buffering/data_in_7_not0001                                                                            | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | sound_buffering/store_FSM_FFd1-In                                                                            | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | sound_buffering/store_FSM_FFd2-In                                                                            | 2                | 8              |
| tx_clk_0             | HDMIController/RST                                                                                    |                                                                       | sound_buffering/store_FSM_FFd3-In                                                                            | 2                | 8              |
| tx_clk_0             | cross_domain_connector/actions_0_or0000                                                               |                                                                       | cross_domain_connector/triggers<0>                                                                           | 3                | 9              |
| tx_clk_0             | cross_domain_connector/actions_1_or0000                                                               |                                                                       | cross_domain_connector/triggers<1>                                                                           | 3                | 9              |
| tx_clk_0             | ll_reset_0_i                                                                                          |                                                                       |                                                                                                              | 145              | 200            |
| tx_clk_0             | ll_reset_0_i                                                                                          |                                                                       | rx_data_mac/length_reg_7_not0001                                                                             | 4                | 8              |
| tx_clk_0             | ll_reset_0_i                                                                                          |                                                                       | tx_data_mac/p_size_not0001                                                                                   | 1                | 2              |
| tx_clk_0             | ll_reset_0_i                                                                                          |                                                                       | v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_not0001                                                  | 3                | 12             |
| tx_clk_0             | ll_reset_0_i                                                                                          |                                                                       | v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_en                                                            | 1                | 2              |
| tx_clk_0             | ll_reset_0_i                                                                                          |                                                                       | v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_frames_not0001                                                | 3                | 9              |
| tx_clk_0             | ll_reset_0_i                                                                                          |                                                                       | v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001                                                  | 4                | 12             |
| tx_clk_0             | ll_reset_0_i                                                                                          |                                                                       | v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en                                                            | 5                | 14             |
| tx_clk_0             | ll_reset_0_i                                                                                          |                                                                       | v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_start_addr_load                                               | 4                | 12             |
| tx_clk_0             | ll_reset_0_i                                                                                          |                                                                       | v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_en                                                      | 4                | 13             |
| tx_clk_0             | ll_reset_0_i                                                                                          |                                                                       | v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_not0001                                                  | 3                | 12             |
| tx_clk_0             | ll_reset_0_i                                                                                          |                                                                       | v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frames_not0001                                                | 3                | 9              |
| tx_clk_0             | ll_reset_0_i                                                                                          |                                                                       | v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_start_addr_load                                               | 3                | 12             |
| tx_clk_0             | ll_reset_0_i                                                                                          |                                                                       | v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_en                                                      | 4                | 13             |
| tx_clk_0             | sound_buffering/read_counter_or0000                                                                   |                                                                       | sound_buffering/playback_FSM_FFd1                                                                            | 4                | 16             |
| tx_clk_0             | sound_buffering/write_counter_or0000                                                                  |                                                                       | sound_buffering/write_counter_not0001                                                                        | 4                | 16             |
| tx_clk_0             | tx_data_mac/header_checksum_reset                                                                     |                                                                       | tx_data_mac/ip_header_checksum/checksum_int_not0000                                                          | 9                | 35             |
| tx_clk_0             | v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_expire_or0000                               |                                                                       | v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_slot_timer_and0000_inv                                        | 3                | 10             |
| tx_clk_0             | v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/tx_collision_inv                                          |                                                                       |                                                                                                              | 1                | 2              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~AC97_clk_BUFGP      |                                                                                                       |                                                                       |                                                                                                              | 3                | 8              |
| ~AC97_clk_BUFGP      |                                                                                                       |                                                                       | GLOBAL_LOGIC1                                                                                                | 1                | 1              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~clk75               | HDMIController/RST                                                                                    |                                                                       |                                                                                                              | 3                | 3              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~frame_buffer/clk0   |                                                                                                       |                                                                       |                                                                                                              | 88               | 138            |
| ~frame_buffer/clk0   |                                                                                                       |                                                                       | GLOBAL_LOGIC1                                                                                                | 2                | 2              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~frame_buffer/clk90  |                                                                                                       |                                                                       |                                                                                                              | 2                | 2              |
| ~frame_buffer/clk90  | frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<1>                         |                                                                       |                                                                                                              | 1                | 2              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                             | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E  | BUFG  | BUFIO | BUFR  | DCM_ADV   | PLL_ADV   | Full Hierarchical Name                                                                                                                      |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| emac_example_design/               |           | 11/10787      | 27/26016      | 9/11916       | 0/36          | 0/48      | 0/0     | 5/13  | 0/8   | 0/0   | 0/2       | 0/2       | emac_example_design                                                                                                                         |
| +HDMIController                    |           | 34/71         | 64/146        | 119/215       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/HDMIController                                                                                                          |
| ++interface                        |           | 4/37          | 3/82          | 1/96          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/HDMIController/interface                                                                                                |
| +++gen_dvi_if.iic_init             |           | 33/33         | 79/79         | 95/95         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/HDMIController/interface/gen_dvi_if.iic_init                                                                            |
| +ac97_codec                        |           | 10/54         | 25/82         | 21/91         | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/ac97_codec                                                                                                              |
| ++ROM                              |           | 6/6           | 8/8           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/ac97_codec/ROM                                                                                                          |
| ++ac97_core_I                      |           | 31/38         | 38/49         | 52/65         | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/ac97_codec/ac97_core_I                                                                                                  |
| +++ac97_timing_I_1                 |           | 7/7           | 11/11         | 13/13         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/ac97_codec/ac97_core_I/ac97_timing_I_1                                                                                  |
| +clk25_gen                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0       | 1/1       | emac_example_design/clk25_gen                                                                                                               |
| +clock_gen                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 3/3   | 0/0   | 0/0   | 1/1       | 0/0       | emac_example_design/clock_gen                                                                                                               |
| +connect_button                    |           | 3/3           | 3/3           | 2/2           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/connect_button                                                                                                          |
| +cross_domain_connector            |           | 16/16         | 36/36         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/cross_domain_connector                                                                                                  |
| +data_tx                           |           | 46/46         | 53/53         | 105/105       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/data_tx                                                                                                                 |
| +dev_reset                         |           | 3/3           | 3/3           | 2/2           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/dev_reset                                                                                                               |
| +devices                           |           | 0/119         | 0/208         | 0/202         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/devices                                                                                                                 |
| ++keyboard                         |           | 0/53          | 0/92          | 0/89          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/devices/keyboard                                                                                                        |
| +++configure                       |           | 13/13         | 17/17         | 26/26         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/devices/keyboard/configure                                                                                              |
| +++edger                           |           | 4/4           | 10/10         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/devices/keyboard/edger                                                                                                  |
| +++ps2_interface                   |           | 1/36          | 0/65          | 0/62          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/devices/keyboard/ps2_interface                                                                                          |
| ++++ps2_host_clk_ctrl              |           | 12/12         | 16/16         | 21/21         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/devices/keyboard/ps2_interface/ps2_host_clk_ctrl                                                                        |
| ++++ps2_host_rx                    |           | 7/7           | 21/21         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/devices/keyboard/ps2_interface/ps2_host_rx                                                                              |
| ++++ps2_host_tx                    |           | 8/8           | 12/12         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/devices/keyboard/ps2_interface/ps2_host_tx                                                                              |
| ++++ps2_host_watchdog              |           | 8/8           | 16/16         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/devices/keyboard/ps2_interface/ps2_host_watchdog                                                                        |
| ++mouse                            |           | 0/66          | 0/116         | 0/113         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/devices/mouse                                                                                                           |
| +++configure                       |           | 28/28         | 41/41         | 51/51         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/devices/mouse/configure                                                                                                 |
| +++edger                           |           | 4/4           | 10/10         | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/devices/mouse/edger                                                                                                     |
| +++ps2_interface                   |           | 1/34          | 0/65          | 0/61          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/devices/mouse/ps2_interface                                                                                             |
| ++++ps2_host_clk_ctrl              |           | 11/11         | 16/16         | 21/21         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/devices/mouse/ps2_interface/ps2_host_clk_ctrl                                                                           |
| ++++ps2_host_rx                    |           | 7/7           | 21/21         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/devices/mouse/ps2_interface/ps2_host_rx                                                                                 |
| ++++ps2_host_tx                    |           | 7/7           | 12/12         | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/devices/mouse/ps2_interface/ps2_host_tx                                                                                 |
| ++++ps2_host_watchdog              |           | 8/8           | 16/16         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/devices/mouse/ps2_interface/ps2_host_watchdog                                                                           |
| +frame_buffer                      |           | 0/4764        | 0/12116       | 0/4007        | 0/22          | 0/3       | 0/0     | 0/4   | 0/8   | 0/0   | 0/1       | 0/1       | emac_example_design/frame_buffer                                                                                                            |
| ++MIG                              |           | 0/1284        | 0/2417        | 0/1512        | 0/22          | 0/3       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG                                                                                                        |
| +++u_ddr2_idelay_ctrl              |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_idelay_ctrl                                                                                     |
| +++u_ddr2_infrastructure           |           | 115/115       | 432/432       | 6/6           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_infrastructure                                                                                  |
| +++u_ddr2_top_0                    |           | 0/1169        | 0/1985        | 0/1506        | 0/20          | 0/3       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0                                                                                           |
| ++++u_mem_if_top                   |           | 0/1169        | 0/1985        | 0/1506        | 0/20          | 0/3       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top                                                                              |
| +++++u_ctrl                        |           | 137/137       | 283/283       | 229/229       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_ctrl                                                                       |
| +++++u_phy_top                     |           | 0/970         | 0/1466        | 0/1148        | 0/20          | 0/0       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top                                                                    |
| ++++++u_phy_ctl_io                 |           | 17/17         | 0/0           | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io                                                       |
| ++++++u_phy_init                   |           | 82/82         | 125/125       | 121/121       | 5/5           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init                                                         |
| ++++++u_phy_io                     |           | 0/823         | 0/1193        | 0/865         | 0/11          | 0/0       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io                                                           |
| +++++++gen_dq[0].u_iob_dq          |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq                                        |
| +++++++gen_dq[10].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq                                       |
| +++++++gen_dq[11].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq                                       |
| +++++++gen_dq[12].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq                                       |
| +++++++gen_dq[13].u_iob_dq         |           | 5/5           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq                                       |
| +++++++gen_dq[14].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq                                       |
| +++++++gen_dq[15].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq                                       |
| +++++++gen_dq[16].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq                                       |
| +++++++gen_dq[17].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq                                       |
| +++++++gen_dq[18].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq                                       |
| +++++++gen_dq[19].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq                                       |
| +++++++gen_dq[1].u_iob_dq          |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq                                        |
| +++++++gen_dq[20].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq                                       |
| +++++++gen_dq[21].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq                                       |
| +++++++gen_dq[22].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq                                       |
| +++++++gen_dq[23].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq                                       |
| +++++++gen_dq[24].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq                                       |
| +++++++gen_dq[25].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq                                       |
| +++++++gen_dq[26].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq                                       |
| +++++++gen_dq[27].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq                                       |
| +++++++gen_dq[28].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq                                       |
| +++++++gen_dq[29].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq                                       |
| +++++++gen_dq[2].u_iob_dq          |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq                                        |
| +++++++gen_dq[30].u_iob_dq         |           | 5/5           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq                                       |
| +++++++gen_dq[31].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq                                       |
| +++++++gen_dq[32].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq                                       |
| +++++++gen_dq[33].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq                                       |
| +++++++gen_dq[34].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq                                       |
| +++++++gen_dq[35].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq                                       |
| +++++++gen_dq[36].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq                                       |
| +++++++gen_dq[37].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq                                       |
| +++++++gen_dq[38].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq                                       |
| +++++++gen_dq[39].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq                                       |
| +++++++gen_dq[3].u_iob_dq          |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq                                        |
| +++++++gen_dq[40].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq                                       |
| +++++++gen_dq[41].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq                                       |
| +++++++gen_dq[42].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq                                       |
| +++++++gen_dq[43].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq                                       |
| +++++++gen_dq[44].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq                                       |
| +++++++gen_dq[45].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq                                       |
| +++++++gen_dq[46].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq                                       |
| +++++++gen_dq[47].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq                                       |
| +++++++gen_dq[48].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq                                       |
| +++++++gen_dq[49].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq                                       |
| +++++++gen_dq[4].u_iob_dq          |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq                                        |
| +++++++gen_dq[50].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq                                       |
| +++++++gen_dq[51].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq                                       |
| +++++++gen_dq[52].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq                                       |
| +++++++gen_dq[53].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq                                       |
| +++++++gen_dq[54].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq                                       |
| +++++++gen_dq[55].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq                                       |
| +++++++gen_dq[56].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq                                       |
| +++++++gen_dq[57].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq                                       |
| +++++++gen_dq[58].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq                                       |
| +++++++gen_dq[59].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq                                       |
| +++++++gen_dq[5].u_iob_dq          |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq                                        |
| +++++++gen_dq[60].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq                                       |
| +++++++gen_dq[61].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq                                       |
| +++++++gen_dq[62].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq                                       |
| +++++++gen_dq[63].u_iob_dq         |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq                                       |
| +++++++gen_dq[6].u_iob_dq          |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq                                        |
| +++++++gen_dq[7].u_iob_dq          |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq                                        |
| +++++++gen_dq[8].u_iob_dq          |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq                                        |
| +++++++gen_dq[9].u_iob_dq          |           | 6/6           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq                                        |
| +++++++gen_dqs[0].u_iob_dqs        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs                                      |
| +++++++gen_dqs[1].u_iob_dqs        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs                                      |
| +++++++gen_dqs[2].u_iob_dqs        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs                                      |
| +++++++gen_dqs[3].u_iob_dqs        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs                                      |
| +++++++gen_dqs[4].u_iob_dqs        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs                                      |
| +++++++gen_dqs[5].u_iob_dqs        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs                                      |
| +++++++gen_dqs[6].u_iob_dqs        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs                                      |
| +++++++gen_dqs[7].u_iob_dqs        |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs                                      |
| +++++++u_phy_calib                 |           | 433/433       | 801/801       | 737/737       | 11/11         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib                                               |
| ++++++u_phy_write                  |           | 48/48         | 148/148       | 143/143       | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write                                                        |
| +++++u_usr_top                     |           | 0/62          | 0/236         | 0/129         | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top                                                                    |
| ++++++u_usr_addr_fifo              |           | 1/1           | 1/1           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo                                                    |
| ++++++u_usr_rd                     |           | 61/61         | 235/235       | 129/129       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd                                                           |
| ++++++u_usr_wr                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 2/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/MIG/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr                                                           |
| ++clk200gen                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0       | 1/1       | emac_example_design/frame_buffer/clk200gen                                                                                                  |
| ++ethernet_to_ram                  |           | 278/278       | 810/810       | 117/117       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/ethernet_to_ram                                                                                            |
| ++ram_clk_gen                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 3/3   | 0/0   | 0/0   | 1/1       | 0/0       | emac_example_design/frame_buffer/ram_clk_gen                                                                                                |
| ++ram_mux                          |           | 23/3202       | 0/8889        | 34/2378       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/ram_mux                                                                                                    |
| +++arbitrator                      |           | 653/653       | 1659/1659     | 842/842       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/ram_mux/arbitrator                                                                                         |
| +++frame_reader                    |           | 1555/1555     | 6181/6181     | 55/55         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/ram_mux/frame_reader                                                                                       |
| +++ram_initiator                   |           | 355/355       | 62/62         | 923/923       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/ram_mux/ram_initiator                                                                                      |
| +++read_burst                      |           | 350/350       | 815/815       | 70/70         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/ram_mux/read_burst                                                                                         |
| +++write_burst                     |           | 266/266       | 172/172       | 454/454       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/frame_buffer/ram_mux/write_burst                                                                                        |
| +peripheral_monitor                |           | 32/32         | 74/74         | 48/48         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/peripheral_monitor                                                                                                      |
| +ram_dvi_sync                      |           | 4943/4943     | 12328/12328   | 5994/5994     | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/ram_dvi_sync                                                                                                            |
| +rx_data_mac                       |           | 198/198       | 247/247       | 239/239       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/rx_data_mac                                                                                                             |
| +sound_buffering                   |           | 53/161        | 109/115       | 118/296       | 0/0           | 0/43      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering                                                                                                         |
| ++buffer                           |           | 0/108         | 0/6           | 0/178         | 0/0           | 0/43      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer                                                                                                  |
| +++U0                              |           | 0/108         | 0/6           | 0/178         | 0/0           | 0/43      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0                                                                                               |
| ++++xst_blk_mem_generator          |           | 0/108         | 0/6           | 0/178         | 0/0           | 0/43      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator                                                                         |
| +++++gnativebmg.native_blk_mem_gen |           | 0/108         | 0/6           | 0/178         | 0/0           | 0/43      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen                                           |
| ++++++valid.cstr                   |           | 27/108        | 0/6           | 28/178        | 0/0           | 0/43      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr                                |
| +++++++bindec_a.bindec_inst_a      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a         |
| +++++++bindec_b.bindec_inst_b      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b         |
| +++++++has_mux_b.B                 |           | 79/79         | 6/6           | 148/148       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B                    |
| +++++++ramloop[0].ram.r            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r               |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram   |
| +++++++ramloop[10].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram  |
| +++++++ramloop[11].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram  |
| +++++++ramloop[12].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram  |
| +++++++ramloop[13].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram  |
| +++++++ramloop[14].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram  |
| +++++++ramloop[15].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram  |
| +++++++ramloop[16].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram  |
| +++++++ramloop[17].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram  |
| +++++++ramloop[18].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram  |
| +++++++ramloop[19].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram  |
| +++++++ramloop[20].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram  |
| +++++++ramloop[21].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram  |
| +++++++ramloop[22].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram  |
| +++++++ramloop[23].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram  |
| +++++++ramloop[24].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/v5_init.ram  |
| +++++++ramloop[25].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/v5_init.ram  |
| +++++++ramloop[27].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/v5_init.ram  |
| +++++++ramloop[28].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/v5_init.ram  |
| +++++++ramloop[29].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/v5_init.ram  |
| +++++++ramloop[2].ram.r            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r               |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram   |
| +++++++ramloop[30].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/v5_init.ram  |
| +++++++ramloop[31].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/v5_init.ram  |
| +++++++ramloop[32].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/v5_init.ram  |
| +++++++ramloop[33].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v5_init.ram  |
| +++++++ramloop[34].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v5_init.ram  |
| +++++++ramloop[35].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/v5_init.ram  |
| +++++++ramloop[36].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/v5_init.ram  |
| +++++++ramloop[37].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/v5_init.ram  |
| +++++++ramloop[38].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/v5_init.ram  |
| +++++++ramloop[39].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/v5_init.ram  |
| +++++++ramloop[3].ram.r            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r               |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram   |
| +++++++ramloop[40].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/v5_init.ram  |
| +++++++ramloop[41].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/v5_init.ram  |
| +++++++ramloop[42].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/v5_init.ram  |
| +++++++ramloop[43].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/v5_init.ram  |
| +++++++ramloop[44].ram.r           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r              |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/v5_init.ram  |
| +++++++ramloop[4].ram.r            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r               |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram   |
| +++++++ramloop[5].ram.r            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r               |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram   |
| +++++++ramloop[6].ram.r            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r               |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram   |
| +++++++ramloop[7].ram.r            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r               |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram   |
| +++++++ramloop[8].ram.r            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r               |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram   |
| +++++++ramloop[9].ram.r            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r               |
| ++++++++v5_init.ram                |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/sound_buffering/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram   |
| +tx_data_mac                       |           | 169/191       | 138/173       | 316/398       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/tx_data_mac                                                                                                             |
| ++ip_header_checksum               |           | 22/22         | 35/35         | 82/82         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/tx_data_mac/ip_header_checksum                                                                                          |
| +v5_emac_ll                        |           | 8/175         | 18/405        | 0/304         | 0/11          | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/v5_emac_ll                                                                                                              |
| ++client_side_FIFO_emac0           |           | 0/167         | 0/387         | 0/304         | 0/11          | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/v5_emac_ll/client_side_FIFO_emac0                                                                                       |
| +++rx_fifo_i                       |           | 64/64         | 161/161       | 109/109       | 11/11         | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i                                                                             |
| +++tx_fifo_i                       |           | 103/103       | 226/226       | 195/195       | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i                                                                             |
| ++v5_emac_block_inst               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/v5_emac_ll/v5_emac_block_inst                                                                                           |
| +++gmii0                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/v5_emac_ll/v5_emac_block_inst/gmii0                                                                                     |
| +++v5_emac_wrapper_inst            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | emac_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst                                                                      |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
