# Digital-Circuits-Final-Project
FIR filter implementation on a FPGA based on efficient multiplication algorithms (Booth and Wallace Tree)

Multiple bits length will be tested to report the use of resources in each extension.
Main inspiration/literature reference: FPGA Based performance analysis of multiplier policies for FIR filter (Pathan, 2016) DOI: 10.1109/ICAEES.2016.7888001
