
timer3_1ms.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003aa4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08003c44  08003c44  00004c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cc4  08003cc4  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003cc4  08003cc4  00004cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003ccc  08003ccc  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ccc  08003ccc  00004ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003cd0  08003cd0  00004cd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003cd4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  20000068  08003d3c  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000274  08003d3c  00005274  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c7fb  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c40  00000000  00000000  00011893  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c58  00000000  00000000  000134d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009a4  00000000  00000000  00014130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f48  00000000  00000000  00014ad4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d456  00000000  00000000  0002ba1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ff04  00000000  00000000  00038e72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c8d76  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ba4  00000000  00000000  000c8dbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000cc960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003c2c 	.word	0x08003c2c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08003c2c 	.word	0x08003c2c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b0:	f000 fb9c 	bl	8000cec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b4:	f000 f85a 	bl	800066c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b8:	f000 f93a 	bl	8000830 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005bc:	f000 f90e 	bl	80007dc <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80005c0:	f000 f8be 	bl	8000740 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  printf("start main()!\r\n");
 80005c4:	481e      	ldr	r0, [pc, #120]	@ (8000640 <main+0x94>)
 80005c6:	f002 fccf 	bl	8002f68 <puts>
  if(HAL_TIM_Base_Start_IT(&htim3) != HAL_OK)
 80005ca:	481e      	ldr	r0, [pc, #120]	@ (8000644 <main+0x98>)
 80005cc:	f001 fbb2 	bl	8001d34 <HAL_TIM_Base_Start_IT>
 80005d0:	4603      	mov	r3, r0
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d001      	beq.n	80005da <main+0x2e>
	  Error_Handler();
 80005d6:	f000 f9d1 	bl	800097c <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(time3SecFlag)
 80005da:	4b1b      	ldr	r3, [pc, #108]	@ (8000648 <main+0x9c>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d01b      	beq.n	800061a <main+0x6e>
	  {
		  time3SecFlag = 0;
 80005e2:	4b19      	ldr	r3, [pc, #100]	@ (8000648 <main+0x9c>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
		  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80005e8:	2120      	movs	r1, #32
 80005ea:	4818      	ldr	r0, [pc, #96]	@ (800064c <main+0xa0>)
 80005ec:	f000 fe9f 	bl	800132e <HAL_GPIO_TogglePin>
		  printf("time : %d\r\n", time3SecCnt);
 80005f0:	4b17      	ldr	r3, [pc, #92]	@ (8000650 <main+0xa4>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4619      	mov	r1, r3
 80005f6:	4817      	ldr	r0, [pc, #92]	@ (8000654 <main+0xa8>)
 80005f8:	f002 fc4e 	bl	8002e98 <iprintf>
		  if(!(time3SecCnt % 5))
 80005fc:	4b14      	ldr	r3, [pc, #80]	@ (8000650 <main+0xa4>)
 80005fe:	6819      	ldr	r1, [r3, #0]
 8000600:	4b15      	ldr	r3, [pc, #84]	@ (8000658 <main+0xac>)
 8000602:	fba3 2301 	umull	r2, r3, r3, r1
 8000606:	089a      	lsrs	r2, r3, #2
 8000608:	4613      	mov	r3, r2
 800060a:	009b      	lsls	r3, r3, #2
 800060c:	4413      	add	r3, r2
 800060e:	1aca      	subs	r2, r1, r3
 8000610:	2a00      	cmp	r2, #0
 8000612:	d102      	bne.n	800061a <main+0x6e>
		  {
			  printf("5초\r\n");
 8000614:	4811      	ldr	r0, [pc, #68]	@ (800065c <main+0xb0>)
 8000616:	f002 fca7 	bl	8002f68 <puts>
		  }
	  }
	  if(!(time3Cnt % 100))
 800061a:	4b11      	ldr	r3, [pc, #68]	@ (8000660 <main+0xb4>)
 800061c:	681a      	ldr	r2, [r3, #0]
 800061e:	4b11      	ldr	r3, [pc, #68]	@ (8000664 <main+0xb8>)
 8000620:	fba3 1302 	umull	r1, r3, r3, r2
 8000624:	095b      	lsrs	r3, r3, #5
 8000626:	2164      	movs	r1, #100	@ 0x64
 8000628:	fb01 f303 	mul.w	r3, r1, r3
 800062c:	1ad3      	subs	r3, r2, r3
 800062e:	2b00      	cmp	r3, #0
 8000630:	d1d3      	bne.n	80005da <main+0x2e>
	  {
		  printf("time3Cnt : %d\r\n", time3Cnt);
 8000632:	4b0b      	ldr	r3, [pc, #44]	@ (8000660 <main+0xb4>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4619      	mov	r1, r3
 8000638:	480b      	ldr	r0, [pc, #44]	@ (8000668 <main+0xbc>)
 800063a:	f002 fc2d 	bl	8002e98 <iprintf>
	  if(time3SecFlag)
 800063e:	e7cc      	b.n	80005da <main+0x2e>
 8000640:	08003c44 	.word	0x08003c44
 8000644:	20000084 	.word	0x20000084
 8000648:	20000118 	.word	0x20000118
 800064c:	40020000 	.word	0x40020000
 8000650:	20000114 	.word	0x20000114
 8000654:	08003c54 	.word	0x08003c54
 8000658:	cccccccd 	.word	0xcccccccd
 800065c:	08003c60 	.word	0x08003c60
 8000660:	2000011c 	.word	0x2000011c
 8000664:	51eb851f 	.word	0x51eb851f
 8000668:	08003c68 	.word	0x08003c68

0800066c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b094      	sub	sp, #80	@ 0x50
 8000670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000672:	f107 0320 	add.w	r3, r7, #32
 8000676:	2230      	movs	r2, #48	@ 0x30
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f002 fd54 	bl	8003128 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000680:	f107 030c 	add.w	r3, r7, #12
 8000684:	2200      	movs	r2, #0
 8000686:	601a      	str	r2, [r3, #0]
 8000688:	605a      	str	r2, [r3, #4]
 800068a:	609a      	str	r2, [r3, #8]
 800068c:	60da      	str	r2, [r3, #12]
 800068e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000690:	2300      	movs	r3, #0
 8000692:	60bb      	str	r3, [r7, #8]
 8000694:	4b28      	ldr	r3, [pc, #160]	@ (8000738 <SystemClock_Config+0xcc>)
 8000696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000698:	4a27      	ldr	r2, [pc, #156]	@ (8000738 <SystemClock_Config+0xcc>)
 800069a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800069e:	6413      	str	r3, [r2, #64]	@ 0x40
 80006a0:	4b25      	ldr	r3, [pc, #148]	@ (8000738 <SystemClock_Config+0xcc>)
 80006a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006a8:	60bb      	str	r3, [r7, #8]
 80006aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006ac:	2300      	movs	r3, #0
 80006ae:	607b      	str	r3, [r7, #4]
 80006b0:	4b22      	ldr	r3, [pc, #136]	@ (800073c <SystemClock_Config+0xd0>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a21      	ldr	r2, [pc, #132]	@ (800073c <SystemClock_Config+0xd0>)
 80006b6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006ba:	6013      	str	r3, [r2, #0]
 80006bc:	4b1f      	ldr	r3, [pc, #124]	@ (800073c <SystemClock_Config+0xd0>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006c4:	607b      	str	r3, [r7, #4]
 80006c6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006c8:	2302      	movs	r3, #2
 80006ca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006cc:	2301      	movs	r3, #1
 80006ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006d0:	2310      	movs	r3, #16
 80006d2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d4:	2302      	movs	r3, #2
 80006d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006d8:	2300      	movs	r3, #0
 80006da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006dc:	2310      	movs	r3, #16
 80006de:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006e0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006e6:	2304      	movs	r3, #4
 80006e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006ea:	2304      	movs	r3, #4
 80006ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ee:	f107 0320 	add.w	r3, r7, #32
 80006f2:	4618      	mov	r0, r3
 80006f4:	f000 fe36 	bl	8001364 <HAL_RCC_OscConfig>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006fe:	f000 f93d 	bl	800097c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000702:	230f      	movs	r3, #15
 8000704:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000706:	2302      	movs	r3, #2
 8000708:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800070a:	2300      	movs	r3, #0
 800070c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800070e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000712:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000714:	2300      	movs	r3, #0
 8000716:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000718:	f107 030c 	add.w	r3, r7, #12
 800071c:	2102      	movs	r1, #2
 800071e:	4618      	mov	r0, r3
 8000720:	f001 f898 	bl	8001854 <HAL_RCC_ClockConfig>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800072a:	f000 f927 	bl	800097c <Error_Handler>
  }
}
 800072e:	bf00      	nop
 8000730:	3750      	adds	r7, #80	@ 0x50
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	40023800 	.word	0x40023800
 800073c:	40007000 	.word	0x40007000

08000740 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b086      	sub	sp, #24
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000746:	f107 0308 	add.w	r3, r7, #8
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
 800074e:	605a      	str	r2, [r3, #4]
 8000750:	609a      	str	r2, [r3, #8]
 8000752:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000754:	463b      	mov	r3, r7
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
 800075a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800075c:	4b1d      	ldr	r3, [pc, #116]	@ (80007d4 <MX_TIM3_Init+0x94>)
 800075e:	4a1e      	ldr	r2, [pc, #120]	@ (80007d8 <MX_TIM3_Init+0x98>)
 8000760:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8000762:	4b1c      	ldr	r3, [pc, #112]	@ (80007d4 <MX_TIM3_Init+0x94>)
 8000764:	2253      	movs	r2, #83	@ 0x53
 8000766:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000768:	4b1a      	ldr	r3, [pc, #104]	@ (80007d4 <MX_TIM3_Init+0x94>)
 800076a:	2200      	movs	r2, #0
 800076c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 800076e:	4b19      	ldr	r3, [pc, #100]	@ (80007d4 <MX_TIM3_Init+0x94>)
 8000770:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000774:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000776:	4b17      	ldr	r3, [pc, #92]	@ (80007d4 <MX_TIM3_Init+0x94>)
 8000778:	2200      	movs	r2, #0
 800077a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800077c:	4b15      	ldr	r3, [pc, #84]	@ (80007d4 <MX_TIM3_Init+0x94>)
 800077e:	2280      	movs	r2, #128	@ 0x80
 8000780:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000782:	4814      	ldr	r0, [pc, #80]	@ (80007d4 <MX_TIM3_Init+0x94>)
 8000784:	f001 fa86 	bl	8001c94 <HAL_TIM_Base_Init>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800078e:	f000 f8f5 	bl	800097c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000792:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000796:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000798:	f107 0308 	add.w	r3, r7, #8
 800079c:	4619      	mov	r1, r3
 800079e:	480d      	ldr	r0, [pc, #52]	@ (80007d4 <MX_TIM3_Init+0x94>)
 80007a0:	f001 fc1a 	bl	8001fd8 <HAL_TIM_ConfigClockSource>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80007aa:	f000 f8e7 	bl	800097c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007ae:	2300      	movs	r3, #0
 80007b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007b2:	2300      	movs	r3, #0
 80007b4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80007b6:	463b      	mov	r3, r7
 80007b8:	4619      	mov	r1, r3
 80007ba:	4806      	ldr	r0, [pc, #24]	@ (80007d4 <MX_TIM3_Init+0x94>)
 80007bc:	f001 fe1c 	bl	80023f8 <HAL_TIMEx_MasterConfigSynchronization>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80007c6:	f000 f8d9 	bl	800097c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80007ca:	bf00      	nop
 80007cc:	3718      	adds	r7, #24
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	20000084 	.word	0x20000084
 80007d8:	40000400 	.word	0x40000400

080007dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007e0:	4b11      	ldr	r3, [pc, #68]	@ (8000828 <MX_USART2_UART_Init+0x4c>)
 80007e2:	4a12      	ldr	r2, [pc, #72]	@ (800082c <MX_USART2_UART_Init+0x50>)
 80007e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007e6:	4b10      	ldr	r3, [pc, #64]	@ (8000828 <MX_USART2_UART_Init+0x4c>)
 80007e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000828 <MX_USART2_UART_Init+0x4c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000828 <MX_USART2_UART_Init+0x4c>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000828 <MX_USART2_UART_Init+0x4c>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000800:	4b09      	ldr	r3, [pc, #36]	@ (8000828 <MX_USART2_UART_Init+0x4c>)
 8000802:	220c      	movs	r2, #12
 8000804:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000806:	4b08      	ldr	r3, [pc, #32]	@ (8000828 <MX_USART2_UART_Init+0x4c>)
 8000808:	2200      	movs	r2, #0
 800080a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800080c:	4b06      	ldr	r3, [pc, #24]	@ (8000828 <MX_USART2_UART_Init+0x4c>)
 800080e:	2200      	movs	r2, #0
 8000810:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000812:	4805      	ldr	r0, [pc, #20]	@ (8000828 <MX_USART2_UART_Init+0x4c>)
 8000814:	f001 fe72 	bl	80024fc <HAL_UART_Init>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800081e:	f000 f8ad 	bl	800097c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	200000cc 	.word	0x200000cc
 800082c:	40004400 	.word	0x40004400

08000830 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b08a      	sub	sp, #40	@ 0x28
 8000834:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	2200      	movs	r2, #0
 800083c:	601a      	str	r2, [r3, #0]
 800083e:	605a      	str	r2, [r3, #4]
 8000840:	609a      	str	r2, [r3, #8]
 8000842:	60da      	str	r2, [r3, #12]
 8000844:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	613b      	str	r3, [r7, #16]
 800084a:	4b2d      	ldr	r3, [pc, #180]	@ (8000900 <MX_GPIO_Init+0xd0>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084e:	4a2c      	ldr	r2, [pc, #176]	@ (8000900 <MX_GPIO_Init+0xd0>)
 8000850:	f043 0304 	orr.w	r3, r3, #4
 8000854:	6313      	str	r3, [r2, #48]	@ 0x30
 8000856:	4b2a      	ldr	r3, [pc, #168]	@ (8000900 <MX_GPIO_Init+0xd0>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085a:	f003 0304 	and.w	r3, r3, #4
 800085e:	613b      	str	r3, [r7, #16]
 8000860:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000862:	2300      	movs	r3, #0
 8000864:	60fb      	str	r3, [r7, #12]
 8000866:	4b26      	ldr	r3, [pc, #152]	@ (8000900 <MX_GPIO_Init+0xd0>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086a:	4a25      	ldr	r2, [pc, #148]	@ (8000900 <MX_GPIO_Init+0xd0>)
 800086c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000870:	6313      	str	r3, [r2, #48]	@ 0x30
 8000872:	4b23      	ldr	r3, [pc, #140]	@ (8000900 <MX_GPIO_Init+0xd0>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	60bb      	str	r3, [r7, #8]
 8000882:	4b1f      	ldr	r3, [pc, #124]	@ (8000900 <MX_GPIO_Init+0xd0>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000886:	4a1e      	ldr	r2, [pc, #120]	@ (8000900 <MX_GPIO_Init+0xd0>)
 8000888:	f043 0301 	orr.w	r3, r3, #1
 800088c:	6313      	str	r3, [r2, #48]	@ 0x30
 800088e:	4b1c      	ldr	r3, [pc, #112]	@ (8000900 <MX_GPIO_Init+0xd0>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000892:	f003 0301 	and.w	r3, r3, #1
 8000896:	60bb      	str	r3, [r7, #8]
 8000898:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	607b      	str	r3, [r7, #4]
 800089e:	4b18      	ldr	r3, [pc, #96]	@ (8000900 <MX_GPIO_Init+0xd0>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a2:	4a17      	ldr	r2, [pc, #92]	@ (8000900 <MX_GPIO_Init+0xd0>)
 80008a4:	f043 0302 	orr.w	r3, r3, #2
 80008a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008aa:	4b15      	ldr	r3, [pc, #84]	@ (8000900 <MX_GPIO_Init+0xd0>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ae:	f003 0302 	and.w	r3, r3, #2
 80008b2:	607b      	str	r3, [r7, #4]
 80008b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008b6:	2200      	movs	r2, #0
 80008b8:	2120      	movs	r1, #32
 80008ba:	4812      	ldr	r0, [pc, #72]	@ (8000904 <MX_GPIO_Init+0xd4>)
 80008bc:	f000 fd1e 	bl	80012fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008c6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008d0:	f107 0314 	add.w	r3, r7, #20
 80008d4:	4619      	mov	r1, r3
 80008d6:	480c      	ldr	r0, [pc, #48]	@ (8000908 <MX_GPIO_Init+0xd8>)
 80008d8:	f000 fb8c 	bl	8000ff4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008dc:	2320      	movs	r3, #32
 80008de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e0:	2301      	movs	r3, #1
 80008e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e4:	2300      	movs	r3, #0
 80008e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e8:	2300      	movs	r3, #0
 80008ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008ec:	f107 0314 	add.w	r3, r7, #20
 80008f0:	4619      	mov	r1, r3
 80008f2:	4804      	ldr	r0, [pc, #16]	@ (8000904 <MX_GPIO_Init+0xd4>)
 80008f4:	f000 fb7e 	bl	8000ff4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008f8:	bf00      	nop
 80008fa:	3728      	adds	r7, #40	@ 0x28
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	40023800 	.word	0x40023800
 8000904:	40020000 	.word	0x40020000
 8000908:	40020800 	.word	0x40020800

0800090c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim)
{
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
	time3Cnt++;				// 1ms
 8000914:	4b0d      	ldr	r3, [pc, #52]	@ (800094c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	3301      	adds	r3, #1
 800091a:	4a0c      	ldr	r2, [pc, #48]	@ (800094c <HAL_TIM_PeriodElapsedCallback+0x40>)
 800091c:	6013      	str	r3, [r2, #0]
	if(time3Cnt >= 1000)	 // 1ms * 1000 = 1Sec
 800091e:	4b0b      	ldr	r3, [pc, #44]	@ (800094c <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000926:	d30a      	bcc.n	800093e <HAL_TIM_PeriodElapsedCallback+0x32>
	{
		time3SecFlag = 1;
 8000928:	4b09      	ldr	r3, [pc, #36]	@ (8000950 <HAL_TIM_PeriodElapsedCallback+0x44>)
 800092a:	2201      	movs	r2, #1
 800092c:	601a      	str	r2, [r3, #0]
		time3SecCnt++;
 800092e:	4b09      	ldr	r3, [pc, #36]	@ (8000954 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	3301      	adds	r3, #1
 8000934:	4a07      	ldr	r2, [pc, #28]	@ (8000954 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000936:	6013      	str	r3, [r2, #0]
		time3Cnt = 0;
 8000938:	4b04      	ldr	r3, [pc, #16]	@ (800094c <HAL_TIM_PeriodElapsedCallback+0x40>)
 800093a:	2200      	movs	r2, #0
 800093c:	601a      	str	r2, [r3, #0]
	}
}
 800093e:	bf00      	nop
 8000940:	370c      	adds	r7, #12
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr
 800094a:	bf00      	nop
 800094c:	2000011c 	.word	0x2000011c
 8000950:	20000118 	.word	0x20000118
 8000954:	20000114 	.word	0x20000114

08000958 <__io_putchar>:
PUTCHAR_PROTOTYPE
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART6 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000960:	1d39      	adds	r1, r7, #4
 8000962:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000966:	2201      	movs	r2, #1
 8000968:	4803      	ldr	r0, [pc, #12]	@ (8000978 <__io_putchar+0x20>)
 800096a:	f001 fe17 	bl	800259c <HAL_UART_Transmit>

  return ch;
 800096e:	687b      	ldr	r3, [r7, #4]
}
 8000970:	4618      	mov	r0, r3
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	200000cc 	.word	0x200000cc

0800097c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000980:	b672      	cpsid	i
}
 8000982:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000984:	bf00      	nop
 8000986:	e7fd      	b.n	8000984 <Error_Handler+0x8>

08000988 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	607b      	str	r3, [r7, #4]
 8000992:	4b10      	ldr	r3, [pc, #64]	@ (80009d4 <HAL_MspInit+0x4c>)
 8000994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000996:	4a0f      	ldr	r2, [pc, #60]	@ (80009d4 <HAL_MspInit+0x4c>)
 8000998:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800099c:	6453      	str	r3, [r2, #68]	@ 0x44
 800099e:	4b0d      	ldr	r3, [pc, #52]	@ (80009d4 <HAL_MspInit+0x4c>)
 80009a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009a6:	607b      	str	r3, [r7, #4]
 80009a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	603b      	str	r3, [r7, #0]
 80009ae:	4b09      	ldr	r3, [pc, #36]	@ (80009d4 <HAL_MspInit+0x4c>)
 80009b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009b2:	4a08      	ldr	r2, [pc, #32]	@ (80009d4 <HAL_MspInit+0x4c>)
 80009b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80009ba:	4b06      	ldr	r3, [pc, #24]	@ (80009d4 <HAL_MspInit+0x4c>)
 80009bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009c2:	603b      	str	r3, [r7, #0]
 80009c4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009c6:	2007      	movs	r0, #7
 80009c8:	f000 fad2 	bl	8000f70 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009cc:	bf00      	nop
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	40023800 	.word	0x40023800

080009d8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b084      	sub	sp, #16
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a0e      	ldr	r2, [pc, #56]	@ (8000a20 <HAL_TIM_Base_MspInit+0x48>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d115      	bne.n	8000a16 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	60fb      	str	r3, [r7, #12]
 80009ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000a24 <HAL_TIM_Base_MspInit+0x4c>)
 80009f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009f2:	4a0c      	ldr	r2, [pc, #48]	@ (8000a24 <HAL_TIM_Base_MspInit+0x4c>)
 80009f4:	f043 0302 	orr.w	r3, r3, #2
 80009f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80009fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000a24 <HAL_TIM_Base_MspInit+0x4c>)
 80009fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009fe:	f003 0302 	and.w	r3, r3, #2
 8000a02:	60fb      	str	r3, [r7, #12]
 8000a04:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000a06:	2200      	movs	r2, #0
 8000a08:	2100      	movs	r1, #0
 8000a0a:	201d      	movs	r0, #29
 8000a0c:	f000 fabb 	bl	8000f86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000a10:	201d      	movs	r0, #29
 8000a12:	f000 fad4 	bl	8000fbe <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000a16:	bf00      	nop
 8000a18:	3710      	adds	r7, #16
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40000400 	.word	0x40000400
 8000a24:	40023800 	.word	0x40023800

08000a28 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b08a      	sub	sp, #40	@ 0x28
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a30:	f107 0314 	add.w	r3, r7, #20
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	609a      	str	r2, [r3, #8]
 8000a3c:	60da      	str	r2, [r3, #12]
 8000a3e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4a19      	ldr	r2, [pc, #100]	@ (8000aac <HAL_UART_MspInit+0x84>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d12b      	bne.n	8000aa2 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	613b      	str	r3, [r7, #16]
 8000a4e:	4b18      	ldr	r3, [pc, #96]	@ (8000ab0 <HAL_UART_MspInit+0x88>)
 8000a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a52:	4a17      	ldr	r2, [pc, #92]	@ (8000ab0 <HAL_UART_MspInit+0x88>)
 8000a54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a58:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a5a:	4b15      	ldr	r3, [pc, #84]	@ (8000ab0 <HAL_UART_MspInit+0x88>)
 8000a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a62:	613b      	str	r3, [r7, #16]
 8000a64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a66:	2300      	movs	r3, #0
 8000a68:	60fb      	str	r3, [r7, #12]
 8000a6a:	4b11      	ldr	r3, [pc, #68]	@ (8000ab0 <HAL_UART_MspInit+0x88>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6e:	4a10      	ldr	r2, [pc, #64]	@ (8000ab0 <HAL_UART_MspInit+0x88>)
 8000a70:	f043 0301 	orr.w	r3, r3, #1
 8000a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a76:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab0 <HAL_UART_MspInit+0x88>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7a:	f003 0301 	and.w	r3, r3, #1
 8000a7e:	60fb      	str	r3, [r7, #12]
 8000a80:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a82:	230c      	movs	r3, #12
 8000a84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a86:	2302      	movs	r3, #2
 8000a88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a8e:	2303      	movs	r3, #3
 8000a90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a92:	2307      	movs	r3, #7
 8000a94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a96:	f107 0314 	add.w	r3, r7, #20
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4805      	ldr	r0, [pc, #20]	@ (8000ab4 <HAL_UART_MspInit+0x8c>)
 8000a9e:	f000 faa9 	bl	8000ff4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000aa2:	bf00      	nop
 8000aa4:	3728      	adds	r7, #40	@ 0x28
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	40004400 	.word	0x40004400
 8000ab0:	40023800 	.word	0x40023800
 8000ab4:	40020000 	.word	0x40020000

08000ab8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000abc:	bf00      	nop
 8000abe:	e7fd      	b.n	8000abc <NMI_Handler+0x4>

08000ac0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ac4:	bf00      	nop
 8000ac6:	e7fd      	b.n	8000ac4 <HardFault_Handler+0x4>

08000ac8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000acc:	bf00      	nop
 8000ace:	e7fd      	b.n	8000acc <MemManage_Handler+0x4>

08000ad0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ad4:	bf00      	nop
 8000ad6:	e7fd      	b.n	8000ad4 <BusFault_Handler+0x4>

08000ad8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000adc:	bf00      	nop
 8000ade:	e7fd      	b.n	8000adc <UsageFault_Handler+0x4>

08000ae0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ae4:	bf00      	nop
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr

08000aee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aee:	b480      	push	{r7}
 8000af0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000af2:	bf00      	nop
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr

08000afc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b00:	bf00      	nop
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr

08000b0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b0a:	b580      	push	{r7, lr}
 8000b0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b0e:	f000 f93f 	bl	8000d90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b12:	bf00      	nop
 8000b14:	bd80      	pop	{r7, pc}
	...

08000b18 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000b1c:	4802      	ldr	r0, [pc, #8]	@ (8000b28 <TIM3_IRQHandler+0x10>)
 8000b1e:	f001 f96b 	bl	8001df8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000b22:	bf00      	nop
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	20000084 	.word	0x20000084

08000b2c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b086      	sub	sp, #24
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	60f8      	str	r0, [r7, #12]
 8000b34:	60b9      	str	r1, [r7, #8]
 8000b36:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b38:	2300      	movs	r3, #0
 8000b3a:	617b      	str	r3, [r7, #20]
 8000b3c:	e00a      	b.n	8000b54 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b3e:	f3af 8000 	nop.w
 8000b42:	4601      	mov	r1, r0
 8000b44:	68bb      	ldr	r3, [r7, #8]
 8000b46:	1c5a      	adds	r2, r3, #1
 8000b48:	60ba      	str	r2, [r7, #8]
 8000b4a:	b2ca      	uxtb	r2, r1
 8000b4c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b4e:	697b      	ldr	r3, [r7, #20]
 8000b50:	3301      	adds	r3, #1
 8000b52:	617b      	str	r3, [r7, #20]
 8000b54:	697a      	ldr	r2, [r7, #20]
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	dbf0      	blt.n	8000b3e <_read+0x12>
  }

  return len;
 8000b5c:	687b      	ldr	r3, [r7, #4]
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3718      	adds	r7, #24
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}

08000b66 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b66:	b580      	push	{r7, lr}
 8000b68:	b086      	sub	sp, #24
 8000b6a:	af00      	add	r7, sp, #0
 8000b6c:	60f8      	str	r0, [r7, #12]
 8000b6e:	60b9      	str	r1, [r7, #8]
 8000b70:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b72:	2300      	movs	r3, #0
 8000b74:	617b      	str	r3, [r7, #20]
 8000b76:	e009      	b.n	8000b8c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b78:	68bb      	ldr	r3, [r7, #8]
 8000b7a:	1c5a      	adds	r2, r3, #1
 8000b7c:	60ba      	str	r2, [r7, #8]
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	4618      	mov	r0, r3
 8000b82:	f7ff fee9 	bl	8000958 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b86:	697b      	ldr	r3, [r7, #20]
 8000b88:	3301      	adds	r3, #1
 8000b8a:	617b      	str	r3, [r7, #20]
 8000b8c:	697a      	ldr	r2, [r7, #20]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	429a      	cmp	r2, r3
 8000b92:	dbf1      	blt.n	8000b78 <_write+0x12>
  }
  return len;
 8000b94:	687b      	ldr	r3, [r7, #4]
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	3718      	adds	r7, #24
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}

08000b9e <_close>:

int _close(int file)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	b083      	sub	sp, #12
 8000ba2:	af00      	add	r7, sp, #0
 8000ba4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ba6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	370c      	adds	r7, #12
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	b083      	sub	sp, #12
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	6078      	str	r0, [r7, #4]
 8000bbe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bc0:	683b      	ldr	r3, [r7, #0]
 8000bc2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bc6:	605a      	str	r2, [r3, #4]
  return 0;
 8000bc8:	2300      	movs	r3, #0
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	370c      	adds	r7, #12
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr

08000bd6 <_isatty>:

int _isatty(int file)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	b083      	sub	sp, #12
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bde:	2301      	movs	r3, #1
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	370c      	adds	r7, #12
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr

08000bec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	60f8      	str	r0, [r7, #12]
 8000bf4:	60b9      	str	r1, [r7, #8]
 8000bf6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bf8:	2300      	movs	r3, #0
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3714      	adds	r7, #20
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr
	...

08000c08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b086      	sub	sp, #24
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c10:	4a14      	ldr	r2, [pc, #80]	@ (8000c64 <_sbrk+0x5c>)
 8000c12:	4b15      	ldr	r3, [pc, #84]	@ (8000c68 <_sbrk+0x60>)
 8000c14:	1ad3      	subs	r3, r2, r3
 8000c16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c1c:	4b13      	ldr	r3, [pc, #76]	@ (8000c6c <_sbrk+0x64>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d102      	bne.n	8000c2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c24:	4b11      	ldr	r3, [pc, #68]	@ (8000c6c <_sbrk+0x64>)
 8000c26:	4a12      	ldr	r2, [pc, #72]	@ (8000c70 <_sbrk+0x68>)
 8000c28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c2a:	4b10      	ldr	r3, [pc, #64]	@ (8000c6c <_sbrk+0x64>)
 8000c2c:	681a      	ldr	r2, [r3, #0]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4413      	add	r3, r2
 8000c32:	693a      	ldr	r2, [r7, #16]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	d207      	bcs.n	8000c48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c38:	f002 fac4 	bl	80031c4 <__errno>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	220c      	movs	r2, #12
 8000c40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c42:	f04f 33ff 	mov.w	r3, #4294967295
 8000c46:	e009      	b.n	8000c5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c48:	4b08      	ldr	r3, [pc, #32]	@ (8000c6c <_sbrk+0x64>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c4e:	4b07      	ldr	r3, [pc, #28]	@ (8000c6c <_sbrk+0x64>)
 8000c50:	681a      	ldr	r2, [r3, #0]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	4413      	add	r3, r2
 8000c56:	4a05      	ldr	r2, [pc, #20]	@ (8000c6c <_sbrk+0x64>)
 8000c58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c5a:	68fb      	ldr	r3, [r7, #12]
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	3718      	adds	r7, #24
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}
 8000c64:	20020000 	.word	0x20020000
 8000c68:	00000400 	.word	0x00000400
 8000c6c:	20000120 	.word	0x20000120
 8000c70:	20000278 	.word	0x20000278

08000c74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c78:	4b06      	ldr	r3, [pc, #24]	@ (8000c94 <SystemInit+0x20>)
 8000c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c7e:	4a05      	ldr	r2, [pc, #20]	@ (8000c94 <SystemInit+0x20>)
 8000c80:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c88:	bf00      	nop
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	e000ed00 	.word	0xe000ed00

08000c98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c98:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000cd0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c9c:	f7ff ffea 	bl	8000c74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ca0:	480c      	ldr	r0, [pc, #48]	@ (8000cd4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ca2:	490d      	ldr	r1, [pc, #52]	@ (8000cd8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ca4:	4a0d      	ldr	r2, [pc, #52]	@ (8000cdc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ca6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ca8:	e002      	b.n	8000cb0 <LoopCopyDataInit>

08000caa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000caa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cae:	3304      	adds	r3, #4

08000cb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cb4:	d3f9      	bcc.n	8000caa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cb6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ce0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000cb8:	4c0a      	ldr	r4, [pc, #40]	@ (8000ce4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000cba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cbc:	e001      	b.n	8000cc2 <LoopFillZerobss>

08000cbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cc0:	3204      	adds	r2, #4

08000cc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cc4:	d3fb      	bcc.n	8000cbe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cc6:	f002 fa83 	bl	80031d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000cca:	f7ff fc6f 	bl	80005ac <main>
  bx  lr    
 8000cce:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000cd0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000cd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cd8:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000cdc:	08003cd4 	.word	0x08003cd4
  ldr r2, =_sbss
 8000ce0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000ce4:	20000274 	.word	0x20000274

08000ce8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ce8:	e7fe      	b.n	8000ce8 <ADC_IRQHandler>
	...

08000cec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cf0:	4b0e      	ldr	r3, [pc, #56]	@ (8000d2c <HAL_Init+0x40>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a0d      	ldr	r2, [pc, #52]	@ (8000d2c <HAL_Init+0x40>)
 8000cf6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cfa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8000d2c <HAL_Init+0x40>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a0a      	ldr	r2, [pc, #40]	@ (8000d2c <HAL_Init+0x40>)
 8000d02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d08:	4b08      	ldr	r3, [pc, #32]	@ (8000d2c <HAL_Init+0x40>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a07      	ldr	r2, [pc, #28]	@ (8000d2c <HAL_Init+0x40>)
 8000d0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d14:	2003      	movs	r0, #3
 8000d16:	f000 f92b 	bl	8000f70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d1a:	2000      	movs	r0, #0
 8000d1c:	f000 f808 	bl	8000d30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d20:	f7ff fe32 	bl	8000988 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d24:	2300      	movs	r3, #0
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40023c00 	.word	0x40023c00

08000d30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d38:	4b12      	ldr	r3, [pc, #72]	@ (8000d84 <HAL_InitTick+0x54>)
 8000d3a:	681a      	ldr	r2, [r3, #0]
 8000d3c:	4b12      	ldr	r3, [pc, #72]	@ (8000d88 <HAL_InitTick+0x58>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	4619      	mov	r1, r3
 8000d42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f000 f943 	bl	8000fda <HAL_SYSTICK_Config>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	e00e      	b.n	8000d7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	2b0f      	cmp	r3, #15
 8000d62:	d80a      	bhi.n	8000d7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d64:	2200      	movs	r2, #0
 8000d66:	6879      	ldr	r1, [r7, #4]
 8000d68:	f04f 30ff 	mov.w	r0, #4294967295
 8000d6c:	f000 f90b 	bl	8000f86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d70:	4a06      	ldr	r2, [pc, #24]	@ (8000d8c <HAL_InitTick+0x5c>)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d76:	2300      	movs	r3, #0
 8000d78:	e000      	b.n	8000d7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d7a:	2301      	movs	r3, #1
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	3708      	adds	r7, #8
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	20000000 	.word	0x20000000
 8000d88:	20000008 	.word	0x20000008
 8000d8c:	20000004 	.word	0x20000004

08000d90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d94:	4b06      	ldr	r3, [pc, #24]	@ (8000db0 <HAL_IncTick+0x20>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	461a      	mov	r2, r3
 8000d9a:	4b06      	ldr	r3, [pc, #24]	@ (8000db4 <HAL_IncTick+0x24>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4413      	add	r3, r2
 8000da0:	4a04      	ldr	r2, [pc, #16]	@ (8000db4 <HAL_IncTick+0x24>)
 8000da2:	6013      	str	r3, [r2, #0]
}
 8000da4:	bf00      	nop
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	20000008 	.word	0x20000008
 8000db4:	20000124 	.word	0x20000124

08000db8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  return uwTick;
 8000dbc:	4b03      	ldr	r3, [pc, #12]	@ (8000dcc <HAL_GetTick+0x14>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	20000124 	.word	0x20000124

08000dd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b085      	sub	sp, #20
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	f003 0307 	and.w	r3, r3, #7
 8000dde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000de0:	4b0c      	ldr	r3, [pc, #48]	@ (8000e14 <__NVIC_SetPriorityGrouping+0x44>)
 8000de2:	68db      	ldr	r3, [r3, #12]
 8000de4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000de6:	68ba      	ldr	r2, [r7, #8]
 8000de8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dec:	4013      	ands	r3, r2
 8000dee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000df4:	68bb      	ldr	r3, [r7, #8]
 8000df6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000df8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000dfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e02:	4a04      	ldr	r2, [pc, #16]	@ (8000e14 <__NVIC_SetPriorityGrouping+0x44>)
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	60d3      	str	r3, [r2, #12]
}
 8000e08:	bf00      	nop
 8000e0a:	3714      	adds	r7, #20
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr
 8000e14:	e000ed00 	.word	0xe000ed00

08000e18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e1c:	4b04      	ldr	r3, [pc, #16]	@ (8000e30 <__NVIC_GetPriorityGrouping+0x18>)
 8000e1e:	68db      	ldr	r3, [r3, #12]
 8000e20:	0a1b      	lsrs	r3, r3, #8
 8000e22:	f003 0307 	and.w	r3, r3, #7
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	e000ed00 	.word	0xe000ed00

08000e34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	db0b      	blt.n	8000e5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	f003 021f 	and.w	r2, r3, #31
 8000e4c:	4907      	ldr	r1, [pc, #28]	@ (8000e6c <__NVIC_EnableIRQ+0x38>)
 8000e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e52:	095b      	lsrs	r3, r3, #5
 8000e54:	2001      	movs	r0, #1
 8000e56:	fa00 f202 	lsl.w	r2, r0, r2
 8000e5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e5e:	bf00      	nop
 8000e60:	370c      	adds	r7, #12
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	e000e100 	.word	0xe000e100

08000e70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	4603      	mov	r3, r0
 8000e78:	6039      	str	r1, [r7, #0]
 8000e7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	db0a      	blt.n	8000e9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	b2da      	uxtb	r2, r3
 8000e88:	490c      	ldr	r1, [pc, #48]	@ (8000ebc <__NVIC_SetPriority+0x4c>)
 8000e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e8e:	0112      	lsls	r2, r2, #4
 8000e90:	b2d2      	uxtb	r2, r2
 8000e92:	440b      	add	r3, r1
 8000e94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e98:	e00a      	b.n	8000eb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	b2da      	uxtb	r2, r3
 8000e9e:	4908      	ldr	r1, [pc, #32]	@ (8000ec0 <__NVIC_SetPriority+0x50>)
 8000ea0:	79fb      	ldrb	r3, [r7, #7]
 8000ea2:	f003 030f 	and.w	r3, r3, #15
 8000ea6:	3b04      	subs	r3, #4
 8000ea8:	0112      	lsls	r2, r2, #4
 8000eaa:	b2d2      	uxtb	r2, r2
 8000eac:	440b      	add	r3, r1
 8000eae:	761a      	strb	r2, [r3, #24]
}
 8000eb0:	bf00      	nop
 8000eb2:	370c      	adds	r7, #12
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr
 8000ebc:	e000e100 	.word	0xe000e100
 8000ec0:	e000ed00 	.word	0xe000ed00

08000ec4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b089      	sub	sp, #36	@ 0x24
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	60f8      	str	r0, [r7, #12]
 8000ecc:	60b9      	str	r1, [r7, #8]
 8000ece:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	f003 0307 	and.w	r3, r3, #7
 8000ed6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ed8:	69fb      	ldr	r3, [r7, #28]
 8000eda:	f1c3 0307 	rsb	r3, r3, #7
 8000ede:	2b04      	cmp	r3, #4
 8000ee0:	bf28      	it	cs
 8000ee2:	2304      	movcs	r3, #4
 8000ee4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	3304      	adds	r3, #4
 8000eea:	2b06      	cmp	r3, #6
 8000eec:	d902      	bls.n	8000ef4 <NVIC_EncodePriority+0x30>
 8000eee:	69fb      	ldr	r3, [r7, #28]
 8000ef0:	3b03      	subs	r3, #3
 8000ef2:	e000      	b.n	8000ef6 <NVIC_EncodePriority+0x32>
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8000efc:	69bb      	ldr	r3, [r7, #24]
 8000efe:	fa02 f303 	lsl.w	r3, r2, r3
 8000f02:	43da      	mvns	r2, r3
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	401a      	ands	r2, r3
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f0c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	fa01 f303 	lsl.w	r3, r1, r3
 8000f16:	43d9      	mvns	r1, r3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f1c:	4313      	orrs	r3, r2
         );
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3724      	adds	r7, #36	@ 0x24
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
	...

08000f2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	3b01      	subs	r3, #1
 8000f38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f3c:	d301      	bcc.n	8000f42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f3e:	2301      	movs	r3, #1
 8000f40:	e00f      	b.n	8000f62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f42:	4a0a      	ldr	r2, [pc, #40]	@ (8000f6c <SysTick_Config+0x40>)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	3b01      	subs	r3, #1
 8000f48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f4a:	210f      	movs	r1, #15
 8000f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f50:	f7ff ff8e 	bl	8000e70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f54:	4b05      	ldr	r3, [pc, #20]	@ (8000f6c <SysTick_Config+0x40>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f5a:	4b04      	ldr	r3, [pc, #16]	@ (8000f6c <SysTick_Config+0x40>)
 8000f5c:	2207      	movs	r2, #7
 8000f5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f60:	2300      	movs	r3, #0
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3708      	adds	r7, #8
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	e000e010 	.word	0xe000e010

08000f70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f78:	6878      	ldr	r0, [r7, #4]
 8000f7a:	f7ff ff29 	bl	8000dd0 <__NVIC_SetPriorityGrouping>
}
 8000f7e:	bf00      	nop
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}

08000f86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f86:	b580      	push	{r7, lr}
 8000f88:	b086      	sub	sp, #24
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	60b9      	str	r1, [r7, #8]
 8000f90:	607a      	str	r2, [r7, #4]
 8000f92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f94:	2300      	movs	r3, #0
 8000f96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f98:	f7ff ff3e 	bl	8000e18 <__NVIC_GetPriorityGrouping>
 8000f9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f9e:	687a      	ldr	r2, [r7, #4]
 8000fa0:	68b9      	ldr	r1, [r7, #8]
 8000fa2:	6978      	ldr	r0, [r7, #20]
 8000fa4:	f7ff ff8e 	bl	8000ec4 <NVIC_EncodePriority>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fae:	4611      	mov	r1, r2
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff ff5d 	bl	8000e70 <__NVIC_SetPriority>
}
 8000fb6:	bf00      	nop
 8000fb8:	3718      	adds	r7, #24
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b082      	sub	sp, #8
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff ff31 	bl	8000e34 <__NVIC_EnableIRQ>
}
 8000fd2:	bf00      	nop
 8000fd4:	3708      	adds	r7, #8
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	b082      	sub	sp, #8
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f7ff ffa2 	bl	8000f2c <SysTick_Config>
 8000fe8:	4603      	mov	r3, r0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
	...

08000ff4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b089      	sub	sp, #36	@ 0x24
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ffe:	2300      	movs	r3, #0
 8001000:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001002:	2300      	movs	r3, #0
 8001004:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001006:	2300      	movs	r3, #0
 8001008:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800100a:	2300      	movs	r3, #0
 800100c:	61fb      	str	r3, [r7, #28]
 800100e:	e159      	b.n	80012c4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001010:	2201      	movs	r2, #1
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	697a      	ldr	r2, [r7, #20]
 8001020:	4013      	ands	r3, r2
 8001022:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001024:	693a      	ldr	r2, [r7, #16]
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	429a      	cmp	r2, r3
 800102a:	f040 8148 	bne.w	80012be <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	f003 0303 	and.w	r3, r3, #3
 8001036:	2b01      	cmp	r3, #1
 8001038:	d005      	beq.n	8001046 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001042:	2b02      	cmp	r3, #2
 8001044:	d130      	bne.n	80010a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	2203      	movs	r2, #3
 8001052:	fa02 f303 	lsl.w	r3, r2, r3
 8001056:	43db      	mvns	r3, r3
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	4013      	ands	r3, r2
 800105c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	68da      	ldr	r2, [r3, #12]
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	fa02 f303 	lsl.w	r3, r2, r3
 800106a:	69ba      	ldr	r2, [r7, #24]
 800106c:	4313      	orrs	r3, r2
 800106e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	69ba      	ldr	r2, [r7, #24]
 8001074:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800107c:	2201      	movs	r2, #1
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	43db      	mvns	r3, r3
 8001086:	69ba      	ldr	r2, [r7, #24]
 8001088:	4013      	ands	r3, r2
 800108a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	091b      	lsrs	r3, r3, #4
 8001092:	f003 0201 	and.w	r2, r3, #1
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	69ba      	ldr	r2, [r7, #24]
 800109e:	4313      	orrs	r3, r2
 80010a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	69ba      	ldr	r2, [r7, #24]
 80010a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f003 0303 	and.w	r3, r3, #3
 80010b0:	2b03      	cmp	r3, #3
 80010b2:	d017      	beq.n	80010e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	68db      	ldr	r3, [r3, #12]
 80010b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	2203      	movs	r2, #3
 80010c0:	fa02 f303 	lsl.w	r3, r2, r3
 80010c4:	43db      	mvns	r3, r3
 80010c6:	69ba      	ldr	r2, [r7, #24]
 80010c8:	4013      	ands	r3, r2
 80010ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	689a      	ldr	r2, [r3, #8]
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	005b      	lsls	r3, r3, #1
 80010d4:	fa02 f303 	lsl.w	r3, r2, r3
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	4313      	orrs	r3, r2
 80010dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	f003 0303 	and.w	r3, r3, #3
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	d123      	bne.n	8001138 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	08da      	lsrs	r2, r3, #3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	3208      	adds	r2, #8
 80010f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	f003 0307 	and.w	r3, r3, #7
 8001104:	009b      	lsls	r3, r3, #2
 8001106:	220f      	movs	r2, #15
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	43db      	mvns	r3, r3
 800110e:	69ba      	ldr	r2, [r7, #24]
 8001110:	4013      	ands	r3, r2
 8001112:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	691a      	ldr	r2, [r3, #16]
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	f003 0307 	and.w	r3, r3, #7
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	4313      	orrs	r3, r2
 8001128:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	08da      	lsrs	r2, r3, #3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	3208      	adds	r2, #8
 8001132:	69b9      	ldr	r1, [r7, #24]
 8001134:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	2203      	movs	r2, #3
 8001144:	fa02 f303 	lsl.w	r3, r2, r3
 8001148:	43db      	mvns	r3, r3
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	4013      	ands	r3, r2
 800114e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f003 0203 	and.w	r2, r3, #3
 8001158:	69fb      	ldr	r3, [r7, #28]
 800115a:	005b      	lsls	r3, r3, #1
 800115c:	fa02 f303 	lsl.w	r3, r2, r3
 8001160:	69ba      	ldr	r2, [r7, #24]
 8001162:	4313      	orrs	r3, r2
 8001164:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001174:	2b00      	cmp	r3, #0
 8001176:	f000 80a2 	beq.w	80012be <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	4b57      	ldr	r3, [pc, #348]	@ (80012dc <HAL_GPIO_Init+0x2e8>)
 8001180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001182:	4a56      	ldr	r2, [pc, #344]	@ (80012dc <HAL_GPIO_Init+0x2e8>)
 8001184:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001188:	6453      	str	r3, [r2, #68]	@ 0x44
 800118a:	4b54      	ldr	r3, [pc, #336]	@ (80012dc <HAL_GPIO_Init+0x2e8>)
 800118c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800118e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001192:	60fb      	str	r3, [r7, #12]
 8001194:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001196:	4a52      	ldr	r2, [pc, #328]	@ (80012e0 <HAL_GPIO_Init+0x2ec>)
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	089b      	lsrs	r3, r3, #2
 800119c:	3302      	adds	r3, #2
 800119e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	f003 0303 	and.w	r3, r3, #3
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	220f      	movs	r2, #15
 80011ae:	fa02 f303 	lsl.w	r3, r2, r3
 80011b2:	43db      	mvns	r3, r3
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	4013      	ands	r3, r2
 80011b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4a49      	ldr	r2, [pc, #292]	@ (80012e4 <HAL_GPIO_Init+0x2f0>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d019      	beq.n	80011f6 <HAL_GPIO_Init+0x202>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a48      	ldr	r2, [pc, #288]	@ (80012e8 <HAL_GPIO_Init+0x2f4>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d013      	beq.n	80011f2 <HAL_GPIO_Init+0x1fe>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4a47      	ldr	r2, [pc, #284]	@ (80012ec <HAL_GPIO_Init+0x2f8>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d00d      	beq.n	80011ee <HAL_GPIO_Init+0x1fa>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4a46      	ldr	r2, [pc, #280]	@ (80012f0 <HAL_GPIO_Init+0x2fc>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d007      	beq.n	80011ea <HAL_GPIO_Init+0x1f6>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4a45      	ldr	r2, [pc, #276]	@ (80012f4 <HAL_GPIO_Init+0x300>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d101      	bne.n	80011e6 <HAL_GPIO_Init+0x1f2>
 80011e2:	2304      	movs	r3, #4
 80011e4:	e008      	b.n	80011f8 <HAL_GPIO_Init+0x204>
 80011e6:	2307      	movs	r3, #7
 80011e8:	e006      	b.n	80011f8 <HAL_GPIO_Init+0x204>
 80011ea:	2303      	movs	r3, #3
 80011ec:	e004      	b.n	80011f8 <HAL_GPIO_Init+0x204>
 80011ee:	2302      	movs	r3, #2
 80011f0:	e002      	b.n	80011f8 <HAL_GPIO_Init+0x204>
 80011f2:	2301      	movs	r3, #1
 80011f4:	e000      	b.n	80011f8 <HAL_GPIO_Init+0x204>
 80011f6:	2300      	movs	r3, #0
 80011f8:	69fa      	ldr	r2, [r7, #28]
 80011fa:	f002 0203 	and.w	r2, r2, #3
 80011fe:	0092      	lsls	r2, r2, #2
 8001200:	4093      	lsls	r3, r2
 8001202:	69ba      	ldr	r2, [r7, #24]
 8001204:	4313      	orrs	r3, r2
 8001206:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001208:	4935      	ldr	r1, [pc, #212]	@ (80012e0 <HAL_GPIO_Init+0x2ec>)
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	089b      	lsrs	r3, r3, #2
 800120e:	3302      	adds	r3, #2
 8001210:	69ba      	ldr	r2, [r7, #24]
 8001212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001216:	4b38      	ldr	r3, [pc, #224]	@ (80012f8 <HAL_GPIO_Init+0x304>)
 8001218:	689b      	ldr	r3, [r3, #8]
 800121a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	43db      	mvns	r3, r3
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	4013      	ands	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d003      	beq.n	800123a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	4313      	orrs	r3, r2
 8001238:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800123a:	4a2f      	ldr	r2, [pc, #188]	@ (80012f8 <HAL_GPIO_Init+0x304>)
 800123c:	69bb      	ldr	r3, [r7, #24]
 800123e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001240:	4b2d      	ldr	r3, [pc, #180]	@ (80012f8 <HAL_GPIO_Init+0x304>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	43db      	mvns	r3, r3
 800124a:	69ba      	ldr	r2, [r7, #24]
 800124c:	4013      	ands	r3, r2
 800124e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001258:	2b00      	cmp	r3, #0
 800125a:	d003      	beq.n	8001264 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800125c:	69ba      	ldr	r2, [r7, #24]
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	4313      	orrs	r3, r2
 8001262:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001264:	4a24      	ldr	r2, [pc, #144]	@ (80012f8 <HAL_GPIO_Init+0x304>)
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800126a:	4b23      	ldr	r3, [pc, #140]	@ (80012f8 <HAL_GPIO_Init+0x304>)
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001270:	693b      	ldr	r3, [r7, #16]
 8001272:	43db      	mvns	r3, r3
 8001274:	69ba      	ldr	r2, [r7, #24]
 8001276:	4013      	ands	r3, r2
 8001278:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d003      	beq.n	800128e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001286:	69ba      	ldr	r2, [r7, #24]
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	4313      	orrs	r3, r2
 800128c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800128e:	4a1a      	ldr	r2, [pc, #104]	@ (80012f8 <HAL_GPIO_Init+0x304>)
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001294:	4b18      	ldr	r3, [pc, #96]	@ (80012f8 <HAL_GPIO_Init+0x304>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	43db      	mvns	r3, r3
 800129e:	69ba      	ldr	r2, [r7, #24]
 80012a0:	4013      	ands	r3, r2
 80012a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d003      	beq.n	80012b8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012b8:	4a0f      	ldr	r2, [pc, #60]	@ (80012f8 <HAL_GPIO_Init+0x304>)
 80012ba:	69bb      	ldr	r3, [r7, #24]
 80012bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	3301      	adds	r3, #1
 80012c2:	61fb      	str	r3, [r7, #28]
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	2b0f      	cmp	r3, #15
 80012c8:	f67f aea2 	bls.w	8001010 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012cc:	bf00      	nop
 80012ce:	bf00      	nop
 80012d0:	3724      	adds	r7, #36	@ 0x24
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
 80012da:	bf00      	nop
 80012dc:	40023800 	.word	0x40023800
 80012e0:	40013800 	.word	0x40013800
 80012e4:	40020000 	.word	0x40020000
 80012e8:	40020400 	.word	0x40020400
 80012ec:	40020800 	.word	0x40020800
 80012f0:	40020c00 	.word	0x40020c00
 80012f4:	40021000 	.word	0x40021000
 80012f8:	40013c00 	.word	0x40013c00

080012fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	460b      	mov	r3, r1
 8001306:	807b      	strh	r3, [r7, #2]
 8001308:	4613      	mov	r3, r2
 800130a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800130c:	787b      	ldrb	r3, [r7, #1]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d003      	beq.n	800131a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001312:	887a      	ldrh	r2, [r7, #2]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001318:	e003      	b.n	8001322 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800131a:	887b      	ldrh	r3, [r7, #2]
 800131c:	041a      	lsls	r2, r3, #16
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	619a      	str	r2, [r3, #24]
}
 8001322:	bf00      	nop
 8001324:	370c      	adds	r7, #12
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr

0800132e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800132e:	b480      	push	{r7}
 8001330:	b085      	sub	sp, #20
 8001332:	af00      	add	r7, sp, #0
 8001334:	6078      	str	r0, [r7, #4]
 8001336:	460b      	mov	r3, r1
 8001338:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	695b      	ldr	r3, [r3, #20]
 800133e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001340:	887a      	ldrh	r2, [r7, #2]
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	4013      	ands	r3, r2
 8001346:	041a      	lsls	r2, r3, #16
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	43d9      	mvns	r1, r3
 800134c:	887b      	ldrh	r3, [r7, #2]
 800134e:	400b      	ands	r3, r1
 8001350:	431a      	orrs	r2, r3
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	619a      	str	r2, [r3, #24]
}
 8001356:	bf00      	nop
 8001358:	3714      	adds	r7, #20
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
	...

08001364 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b086      	sub	sp, #24
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d101      	bne.n	8001376 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e267      	b.n	8001846 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f003 0301 	and.w	r3, r3, #1
 800137e:	2b00      	cmp	r3, #0
 8001380:	d075      	beq.n	800146e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001382:	4b88      	ldr	r3, [pc, #544]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	f003 030c 	and.w	r3, r3, #12
 800138a:	2b04      	cmp	r3, #4
 800138c:	d00c      	beq.n	80013a8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800138e:	4b85      	ldr	r3, [pc, #532]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 8001390:	689b      	ldr	r3, [r3, #8]
 8001392:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001396:	2b08      	cmp	r3, #8
 8001398:	d112      	bne.n	80013c0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800139a:	4b82      	ldr	r3, [pc, #520]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80013a6:	d10b      	bne.n	80013c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013a8:	4b7e      	ldr	r3, [pc, #504]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d05b      	beq.n	800146c <HAL_RCC_OscConfig+0x108>
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d157      	bne.n	800146c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e242      	b.n	8001846 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013c8:	d106      	bne.n	80013d8 <HAL_RCC_OscConfig+0x74>
 80013ca:	4b76      	ldr	r3, [pc, #472]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a75      	ldr	r2, [pc, #468]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 80013d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013d4:	6013      	str	r3, [r2, #0]
 80013d6:	e01d      	b.n	8001414 <HAL_RCC_OscConfig+0xb0>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80013e0:	d10c      	bne.n	80013fc <HAL_RCC_OscConfig+0x98>
 80013e2:	4b70      	ldr	r3, [pc, #448]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4a6f      	ldr	r2, [pc, #444]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 80013e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013ec:	6013      	str	r3, [r2, #0]
 80013ee:	4b6d      	ldr	r3, [pc, #436]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a6c      	ldr	r2, [pc, #432]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 80013f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013f8:	6013      	str	r3, [r2, #0]
 80013fa:	e00b      	b.n	8001414 <HAL_RCC_OscConfig+0xb0>
 80013fc:	4b69      	ldr	r3, [pc, #420]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a68      	ldr	r2, [pc, #416]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 8001402:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001406:	6013      	str	r3, [r2, #0]
 8001408:	4b66      	ldr	r3, [pc, #408]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a65      	ldr	r2, [pc, #404]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 800140e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001412:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d013      	beq.n	8001444 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800141c:	f7ff fccc 	bl	8000db8 <HAL_GetTick>
 8001420:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001422:	e008      	b.n	8001436 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001424:	f7ff fcc8 	bl	8000db8 <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	693b      	ldr	r3, [r7, #16]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	2b64      	cmp	r3, #100	@ 0x64
 8001430:	d901      	bls.n	8001436 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001432:	2303      	movs	r3, #3
 8001434:	e207      	b.n	8001846 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001436:	4b5b      	ldr	r3, [pc, #364]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d0f0      	beq.n	8001424 <HAL_RCC_OscConfig+0xc0>
 8001442:	e014      	b.n	800146e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001444:	f7ff fcb8 	bl	8000db8 <HAL_GetTick>
 8001448:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800144a:	e008      	b.n	800145e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800144c:	f7ff fcb4 	bl	8000db8 <HAL_GetTick>
 8001450:	4602      	mov	r2, r0
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	2b64      	cmp	r3, #100	@ 0x64
 8001458:	d901      	bls.n	800145e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e1f3      	b.n	8001846 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800145e:	4b51      	ldr	r3, [pc, #324]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001466:	2b00      	cmp	r3, #0
 8001468:	d1f0      	bne.n	800144c <HAL_RCC_OscConfig+0xe8>
 800146a:	e000      	b.n	800146e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800146c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f003 0302 	and.w	r3, r3, #2
 8001476:	2b00      	cmp	r3, #0
 8001478:	d063      	beq.n	8001542 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800147a:	4b4a      	ldr	r3, [pc, #296]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	f003 030c 	and.w	r3, r3, #12
 8001482:	2b00      	cmp	r3, #0
 8001484:	d00b      	beq.n	800149e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001486:	4b47      	ldr	r3, [pc, #284]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800148e:	2b08      	cmp	r3, #8
 8001490:	d11c      	bne.n	80014cc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001492:	4b44      	ldr	r3, [pc, #272]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800149a:	2b00      	cmp	r3, #0
 800149c:	d116      	bne.n	80014cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800149e:	4b41      	ldr	r3, [pc, #260]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f003 0302 	and.w	r3, r3, #2
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d005      	beq.n	80014b6 <HAL_RCC_OscConfig+0x152>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	2b01      	cmp	r3, #1
 80014b0:	d001      	beq.n	80014b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e1c7      	b.n	8001846 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014b6:	4b3b      	ldr	r3, [pc, #236]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	691b      	ldr	r3, [r3, #16]
 80014c2:	00db      	lsls	r3, r3, #3
 80014c4:	4937      	ldr	r1, [pc, #220]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 80014c6:	4313      	orrs	r3, r2
 80014c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ca:	e03a      	b.n	8001542 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d020      	beq.n	8001516 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014d4:	4b34      	ldr	r3, [pc, #208]	@ (80015a8 <HAL_RCC_OscConfig+0x244>)
 80014d6:	2201      	movs	r2, #1
 80014d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014da:	f7ff fc6d 	bl	8000db8 <HAL_GetTick>
 80014de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014e0:	e008      	b.n	80014f4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014e2:	f7ff fc69 	bl	8000db8 <HAL_GetTick>
 80014e6:	4602      	mov	r2, r0
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	1ad3      	subs	r3, r2, r3
 80014ec:	2b02      	cmp	r3, #2
 80014ee:	d901      	bls.n	80014f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80014f0:	2303      	movs	r3, #3
 80014f2:	e1a8      	b.n	8001846 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014f4:	4b2b      	ldr	r3, [pc, #172]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f003 0302 	and.w	r3, r3, #2
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d0f0      	beq.n	80014e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001500:	4b28      	ldr	r3, [pc, #160]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	691b      	ldr	r3, [r3, #16]
 800150c:	00db      	lsls	r3, r3, #3
 800150e:	4925      	ldr	r1, [pc, #148]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 8001510:	4313      	orrs	r3, r2
 8001512:	600b      	str	r3, [r1, #0]
 8001514:	e015      	b.n	8001542 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001516:	4b24      	ldr	r3, [pc, #144]	@ (80015a8 <HAL_RCC_OscConfig+0x244>)
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800151c:	f7ff fc4c 	bl	8000db8 <HAL_GetTick>
 8001520:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001522:	e008      	b.n	8001536 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001524:	f7ff fc48 	bl	8000db8 <HAL_GetTick>
 8001528:	4602      	mov	r2, r0
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	2b02      	cmp	r3, #2
 8001530:	d901      	bls.n	8001536 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	e187      	b.n	8001846 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001536:	4b1b      	ldr	r3, [pc, #108]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f003 0302 	and.w	r3, r3, #2
 800153e:	2b00      	cmp	r3, #0
 8001540:	d1f0      	bne.n	8001524 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f003 0308 	and.w	r3, r3, #8
 800154a:	2b00      	cmp	r3, #0
 800154c:	d036      	beq.n	80015bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	695b      	ldr	r3, [r3, #20]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d016      	beq.n	8001584 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001556:	4b15      	ldr	r3, [pc, #84]	@ (80015ac <HAL_RCC_OscConfig+0x248>)
 8001558:	2201      	movs	r2, #1
 800155a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800155c:	f7ff fc2c 	bl	8000db8 <HAL_GetTick>
 8001560:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001562:	e008      	b.n	8001576 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001564:	f7ff fc28 	bl	8000db8 <HAL_GetTick>
 8001568:	4602      	mov	r2, r0
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	2b02      	cmp	r3, #2
 8001570:	d901      	bls.n	8001576 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001572:	2303      	movs	r3, #3
 8001574:	e167      	b.n	8001846 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001576:	4b0b      	ldr	r3, [pc, #44]	@ (80015a4 <HAL_RCC_OscConfig+0x240>)
 8001578:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800157a:	f003 0302 	and.w	r3, r3, #2
 800157e:	2b00      	cmp	r3, #0
 8001580:	d0f0      	beq.n	8001564 <HAL_RCC_OscConfig+0x200>
 8001582:	e01b      	b.n	80015bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001584:	4b09      	ldr	r3, [pc, #36]	@ (80015ac <HAL_RCC_OscConfig+0x248>)
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800158a:	f7ff fc15 	bl	8000db8 <HAL_GetTick>
 800158e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001590:	e00e      	b.n	80015b0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001592:	f7ff fc11 	bl	8000db8 <HAL_GetTick>
 8001596:	4602      	mov	r2, r0
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	2b02      	cmp	r3, #2
 800159e:	d907      	bls.n	80015b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80015a0:	2303      	movs	r3, #3
 80015a2:	e150      	b.n	8001846 <HAL_RCC_OscConfig+0x4e2>
 80015a4:	40023800 	.word	0x40023800
 80015a8:	42470000 	.word	0x42470000
 80015ac:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015b0:	4b88      	ldr	r3, [pc, #544]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 80015b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80015b4:	f003 0302 	and.w	r3, r3, #2
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d1ea      	bne.n	8001592 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f003 0304 	and.w	r3, r3, #4
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	f000 8097 	beq.w	80016f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015ca:	2300      	movs	r3, #0
 80015cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015ce:	4b81      	ldr	r3, [pc, #516]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 80015d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d10f      	bne.n	80015fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015da:	2300      	movs	r3, #0
 80015dc:	60bb      	str	r3, [r7, #8]
 80015de:	4b7d      	ldr	r3, [pc, #500]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 80015e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e2:	4a7c      	ldr	r2, [pc, #496]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 80015e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80015ea:	4b7a      	ldr	r3, [pc, #488]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 80015ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015f2:	60bb      	str	r3, [r7, #8]
 80015f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015f6:	2301      	movs	r3, #1
 80015f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015fa:	4b77      	ldr	r3, [pc, #476]	@ (80017d8 <HAL_RCC_OscConfig+0x474>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001602:	2b00      	cmp	r3, #0
 8001604:	d118      	bne.n	8001638 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001606:	4b74      	ldr	r3, [pc, #464]	@ (80017d8 <HAL_RCC_OscConfig+0x474>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a73      	ldr	r2, [pc, #460]	@ (80017d8 <HAL_RCC_OscConfig+0x474>)
 800160c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001610:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001612:	f7ff fbd1 	bl	8000db8 <HAL_GetTick>
 8001616:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001618:	e008      	b.n	800162c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800161a:	f7ff fbcd 	bl	8000db8 <HAL_GetTick>
 800161e:	4602      	mov	r2, r0
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	1ad3      	subs	r3, r2, r3
 8001624:	2b02      	cmp	r3, #2
 8001626:	d901      	bls.n	800162c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001628:	2303      	movs	r3, #3
 800162a:	e10c      	b.n	8001846 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800162c:	4b6a      	ldr	r3, [pc, #424]	@ (80017d8 <HAL_RCC_OscConfig+0x474>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001634:	2b00      	cmp	r3, #0
 8001636:	d0f0      	beq.n	800161a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	2b01      	cmp	r3, #1
 800163e:	d106      	bne.n	800164e <HAL_RCC_OscConfig+0x2ea>
 8001640:	4b64      	ldr	r3, [pc, #400]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 8001642:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001644:	4a63      	ldr	r2, [pc, #396]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 8001646:	f043 0301 	orr.w	r3, r3, #1
 800164a:	6713      	str	r3, [r2, #112]	@ 0x70
 800164c:	e01c      	b.n	8001688 <HAL_RCC_OscConfig+0x324>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	2b05      	cmp	r3, #5
 8001654:	d10c      	bne.n	8001670 <HAL_RCC_OscConfig+0x30c>
 8001656:	4b5f      	ldr	r3, [pc, #380]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 8001658:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800165a:	4a5e      	ldr	r2, [pc, #376]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 800165c:	f043 0304 	orr.w	r3, r3, #4
 8001660:	6713      	str	r3, [r2, #112]	@ 0x70
 8001662:	4b5c      	ldr	r3, [pc, #368]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 8001664:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001666:	4a5b      	ldr	r2, [pc, #364]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 8001668:	f043 0301 	orr.w	r3, r3, #1
 800166c:	6713      	str	r3, [r2, #112]	@ 0x70
 800166e:	e00b      	b.n	8001688 <HAL_RCC_OscConfig+0x324>
 8001670:	4b58      	ldr	r3, [pc, #352]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 8001672:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001674:	4a57      	ldr	r2, [pc, #348]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 8001676:	f023 0301 	bic.w	r3, r3, #1
 800167a:	6713      	str	r3, [r2, #112]	@ 0x70
 800167c:	4b55      	ldr	r3, [pc, #340]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 800167e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001680:	4a54      	ldr	r2, [pc, #336]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 8001682:	f023 0304 	bic.w	r3, r3, #4
 8001686:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d015      	beq.n	80016bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001690:	f7ff fb92 	bl	8000db8 <HAL_GetTick>
 8001694:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001696:	e00a      	b.n	80016ae <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001698:	f7ff fb8e 	bl	8000db8 <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d901      	bls.n	80016ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	e0cb      	b.n	8001846 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016ae:	4b49      	ldr	r3, [pc, #292]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 80016b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016b2:	f003 0302 	and.w	r3, r3, #2
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d0ee      	beq.n	8001698 <HAL_RCC_OscConfig+0x334>
 80016ba:	e014      	b.n	80016e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016bc:	f7ff fb7c 	bl	8000db8 <HAL_GetTick>
 80016c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016c2:	e00a      	b.n	80016da <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016c4:	f7ff fb78 	bl	8000db8 <HAL_GetTick>
 80016c8:	4602      	mov	r2, r0
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d901      	bls.n	80016da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80016d6:	2303      	movs	r3, #3
 80016d8:	e0b5      	b.n	8001846 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016da:	4b3e      	ldr	r3, [pc, #248]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 80016dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d1ee      	bne.n	80016c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80016e6:	7dfb      	ldrb	r3, [r7, #23]
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d105      	bne.n	80016f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016ec:	4b39      	ldr	r3, [pc, #228]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 80016ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f0:	4a38      	ldr	r2, [pc, #224]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 80016f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80016f6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	699b      	ldr	r3, [r3, #24]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	f000 80a1 	beq.w	8001844 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001702:	4b34      	ldr	r3, [pc, #208]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	f003 030c 	and.w	r3, r3, #12
 800170a:	2b08      	cmp	r3, #8
 800170c:	d05c      	beq.n	80017c8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	699b      	ldr	r3, [r3, #24]
 8001712:	2b02      	cmp	r3, #2
 8001714:	d141      	bne.n	800179a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001716:	4b31      	ldr	r3, [pc, #196]	@ (80017dc <HAL_RCC_OscConfig+0x478>)
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800171c:	f7ff fb4c 	bl	8000db8 <HAL_GetTick>
 8001720:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001722:	e008      	b.n	8001736 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001724:	f7ff fb48 	bl	8000db8 <HAL_GetTick>
 8001728:	4602      	mov	r2, r0
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	2b02      	cmp	r3, #2
 8001730:	d901      	bls.n	8001736 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001732:	2303      	movs	r3, #3
 8001734:	e087      	b.n	8001846 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001736:	4b27      	ldr	r3, [pc, #156]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800173e:	2b00      	cmp	r3, #0
 8001740:	d1f0      	bne.n	8001724 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	69da      	ldr	r2, [r3, #28]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6a1b      	ldr	r3, [r3, #32]
 800174a:	431a      	orrs	r2, r3
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001750:	019b      	lsls	r3, r3, #6
 8001752:	431a      	orrs	r2, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001758:	085b      	lsrs	r3, r3, #1
 800175a:	3b01      	subs	r3, #1
 800175c:	041b      	lsls	r3, r3, #16
 800175e:	431a      	orrs	r2, r3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001764:	061b      	lsls	r3, r3, #24
 8001766:	491b      	ldr	r1, [pc, #108]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 8001768:	4313      	orrs	r3, r2
 800176a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800176c:	4b1b      	ldr	r3, [pc, #108]	@ (80017dc <HAL_RCC_OscConfig+0x478>)
 800176e:	2201      	movs	r2, #1
 8001770:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001772:	f7ff fb21 	bl	8000db8 <HAL_GetTick>
 8001776:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001778:	e008      	b.n	800178c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800177a:	f7ff fb1d 	bl	8000db8 <HAL_GetTick>
 800177e:	4602      	mov	r2, r0
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	2b02      	cmp	r3, #2
 8001786:	d901      	bls.n	800178c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001788:	2303      	movs	r3, #3
 800178a:	e05c      	b.n	8001846 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800178c:	4b11      	ldr	r3, [pc, #68]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001794:	2b00      	cmp	r3, #0
 8001796:	d0f0      	beq.n	800177a <HAL_RCC_OscConfig+0x416>
 8001798:	e054      	b.n	8001844 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800179a:	4b10      	ldr	r3, [pc, #64]	@ (80017dc <HAL_RCC_OscConfig+0x478>)
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a0:	f7ff fb0a 	bl	8000db8 <HAL_GetTick>
 80017a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017a6:	e008      	b.n	80017ba <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017a8:	f7ff fb06 	bl	8000db8 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	2b02      	cmp	r3, #2
 80017b4:	d901      	bls.n	80017ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80017b6:	2303      	movs	r3, #3
 80017b8:	e045      	b.n	8001846 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017ba:	4b06      	ldr	r3, [pc, #24]	@ (80017d4 <HAL_RCC_OscConfig+0x470>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d1f0      	bne.n	80017a8 <HAL_RCC_OscConfig+0x444>
 80017c6:	e03d      	b.n	8001844 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	699b      	ldr	r3, [r3, #24]
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d107      	bne.n	80017e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e038      	b.n	8001846 <HAL_RCC_OscConfig+0x4e2>
 80017d4:	40023800 	.word	0x40023800
 80017d8:	40007000 	.word	0x40007000
 80017dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80017e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001850 <HAL_RCC_OscConfig+0x4ec>)
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	699b      	ldr	r3, [r3, #24]
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d028      	beq.n	8001840 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d121      	bne.n	8001840 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001806:	429a      	cmp	r2, r3
 8001808:	d11a      	bne.n	8001840 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800180a:	68fa      	ldr	r2, [r7, #12]
 800180c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001810:	4013      	ands	r3, r2
 8001812:	687a      	ldr	r2, [r7, #4]
 8001814:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001816:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001818:	4293      	cmp	r3, r2
 800181a:	d111      	bne.n	8001840 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001826:	085b      	lsrs	r3, r3, #1
 8001828:	3b01      	subs	r3, #1
 800182a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800182c:	429a      	cmp	r2, r3
 800182e:	d107      	bne.n	8001840 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800183a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800183c:	429a      	cmp	r2, r3
 800183e:	d001      	beq.n	8001844 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	e000      	b.n	8001846 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001844:	2300      	movs	r3, #0
}
 8001846:	4618      	mov	r0, r3
 8001848:	3718      	adds	r7, #24
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	40023800 	.word	0x40023800

08001854 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
 800185c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d101      	bne.n	8001868 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e0cc      	b.n	8001a02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001868:	4b68      	ldr	r3, [pc, #416]	@ (8001a0c <HAL_RCC_ClockConfig+0x1b8>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 0307 	and.w	r3, r3, #7
 8001870:	683a      	ldr	r2, [r7, #0]
 8001872:	429a      	cmp	r2, r3
 8001874:	d90c      	bls.n	8001890 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001876:	4b65      	ldr	r3, [pc, #404]	@ (8001a0c <HAL_RCC_ClockConfig+0x1b8>)
 8001878:	683a      	ldr	r2, [r7, #0]
 800187a:	b2d2      	uxtb	r2, r2
 800187c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800187e:	4b63      	ldr	r3, [pc, #396]	@ (8001a0c <HAL_RCC_ClockConfig+0x1b8>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0307 	and.w	r3, r3, #7
 8001886:	683a      	ldr	r2, [r7, #0]
 8001888:	429a      	cmp	r2, r3
 800188a:	d001      	beq.n	8001890 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e0b8      	b.n	8001a02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 0302 	and.w	r3, r3, #2
 8001898:	2b00      	cmp	r3, #0
 800189a:	d020      	beq.n	80018de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 0304 	and.w	r3, r3, #4
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d005      	beq.n	80018b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018a8:	4b59      	ldr	r3, [pc, #356]	@ (8001a10 <HAL_RCC_ClockConfig+0x1bc>)
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	4a58      	ldr	r2, [pc, #352]	@ (8001a10 <HAL_RCC_ClockConfig+0x1bc>)
 80018ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80018b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0308 	and.w	r3, r3, #8
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d005      	beq.n	80018cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018c0:	4b53      	ldr	r3, [pc, #332]	@ (8001a10 <HAL_RCC_ClockConfig+0x1bc>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	4a52      	ldr	r2, [pc, #328]	@ (8001a10 <HAL_RCC_ClockConfig+0x1bc>)
 80018c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80018ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018cc:	4b50      	ldr	r3, [pc, #320]	@ (8001a10 <HAL_RCC_ClockConfig+0x1bc>)
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	494d      	ldr	r1, [pc, #308]	@ (8001a10 <HAL_RCC_ClockConfig+0x1bc>)
 80018da:	4313      	orrs	r3, r2
 80018dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0301 	and.w	r3, r3, #1
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d044      	beq.n	8001974 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d107      	bne.n	8001902 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018f2:	4b47      	ldr	r3, [pc, #284]	@ (8001a10 <HAL_RCC_ClockConfig+0x1bc>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d119      	bne.n	8001932 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
 8001900:	e07f      	b.n	8001a02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	2b02      	cmp	r3, #2
 8001908:	d003      	beq.n	8001912 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800190e:	2b03      	cmp	r3, #3
 8001910:	d107      	bne.n	8001922 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001912:	4b3f      	ldr	r3, [pc, #252]	@ (8001a10 <HAL_RCC_ClockConfig+0x1bc>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d109      	bne.n	8001932 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e06f      	b.n	8001a02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001922:	4b3b      	ldr	r3, [pc, #236]	@ (8001a10 <HAL_RCC_ClockConfig+0x1bc>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f003 0302 	and.w	r3, r3, #2
 800192a:	2b00      	cmp	r3, #0
 800192c:	d101      	bne.n	8001932 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e067      	b.n	8001a02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001932:	4b37      	ldr	r3, [pc, #220]	@ (8001a10 <HAL_RCC_ClockConfig+0x1bc>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f023 0203 	bic.w	r2, r3, #3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	4934      	ldr	r1, [pc, #208]	@ (8001a10 <HAL_RCC_ClockConfig+0x1bc>)
 8001940:	4313      	orrs	r3, r2
 8001942:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001944:	f7ff fa38 	bl	8000db8 <HAL_GetTick>
 8001948:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800194a:	e00a      	b.n	8001962 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800194c:	f7ff fa34 	bl	8000db8 <HAL_GetTick>
 8001950:	4602      	mov	r2, r0
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	f241 3288 	movw	r2, #5000	@ 0x1388
 800195a:	4293      	cmp	r3, r2
 800195c:	d901      	bls.n	8001962 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e04f      	b.n	8001a02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001962:	4b2b      	ldr	r3, [pc, #172]	@ (8001a10 <HAL_RCC_ClockConfig+0x1bc>)
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	f003 020c 	and.w	r2, r3, #12
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	429a      	cmp	r2, r3
 8001972:	d1eb      	bne.n	800194c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001974:	4b25      	ldr	r3, [pc, #148]	@ (8001a0c <HAL_RCC_ClockConfig+0x1b8>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f003 0307 	and.w	r3, r3, #7
 800197c:	683a      	ldr	r2, [r7, #0]
 800197e:	429a      	cmp	r2, r3
 8001980:	d20c      	bcs.n	800199c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001982:	4b22      	ldr	r3, [pc, #136]	@ (8001a0c <HAL_RCC_ClockConfig+0x1b8>)
 8001984:	683a      	ldr	r2, [r7, #0]
 8001986:	b2d2      	uxtb	r2, r2
 8001988:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800198a:	4b20      	ldr	r3, [pc, #128]	@ (8001a0c <HAL_RCC_ClockConfig+0x1b8>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 0307 	and.w	r3, r3, #7
 8001992:	683a      	ldr	r2, [r7, #0]
 8001994:	429a      	cmp	r2, r3
 8001996:	d001      	beq.n	800199c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	e032      	b.n	8001a02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f003 0304 	and.w	r3, r3, #4
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d008      	beq.n	80019ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019a8:	4b19      	ldr	r3, [pc, #100]	@ (8001a10 <HAL_RCC_ClockConfig+0x1bc>)
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	4916      	ldr	r1, [pc, #88]	@ (8001a10 <HAL_RCC_ClockConfig+0x1bc>)
 80019b6:	4313      	orrs	r3, r2
 80019b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0308 	and.w	r3, r3, #8
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d009      	beq.n	80019da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019c6:	4b12      	ldr	r3, [pc, #72]	@ (8001a10 <HAL_RCC_ClockConfig+0x1bc>)
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	691b      	ldr	r3, [r3, #16]
 80019d2:	00db      	lsls	r3, r3, #3
 80019d4:	490e      	ldr	r1, [pc, #56]	@ (8001a10 <HAL_RCC_ClockConfig+0x1bc>)
 80019d6:	4313      	orrs	r3, r2
 80019d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019da:	f000 f821 	bl	8001a20 <HAL_RCC_GetSysClockFreq>
 80019de:	4602      	mov	r2, r0
 80019e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001a10 <HAL_RCC_ClockConfig+0x1bc>)
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	091b      	lsrs	r3, r3, #4
 80019e6:	f003 030f 	and.w	r3, r3, #15
 80019ea:	490a      	ldr	r1, [pc, #40]	@ (8001a14 <HAL_RCC_ClockConfig+0x1c0>)
 80019ec:	5ccb      	ldrb	r3, [r1, r3]
 80019ee:	fa22 f303 	lsr.w	r3, r2, r3
 80019f2:	4a09      	ldr	r2, [pc, #36]	@ (8001a18 <HAL_RCC_ClockConfig+0x1c4>)
 80019f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80019f6:	4b09      	ldr	r3, [pc, #36]	@ (8001a1c <HAL_RCC_ClockConfig+0x1c8>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff f998 	bl	8000d30 <HAL_InitTick>

  return HAL_OK;
 8001a00:	2300      	movs	r3, #0
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	3710      	adds	r7, #16
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	40023c00 	.word	0x40023c00
 8001a10:	40023800 	.word	0x40023800
 8001a14:	08003c78 	.word	0x08003c78
 8001a18:	20000000 	.word	0x20000000
 8001a1c:	20000004 	.word	0x20000004

08001a20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a24:	b094      	sub	sp, #80	@ 0x50
 8001a26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001a30:	2300      	movs	r3, #0
 8001a32:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001a34:	2300      	movs	r3, #0
 8001a36:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a38:	4b79      	ldr	r3, [pc, #484]	@ (8001c20 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	f003 030c 	and.w	r3, r3, #12
 8001a40:	2b08      	cmp	r3, #8
 8001a42:	d00d      	beq.n	8001a60 <HAL_RCC_GetSysClockFreq+0x40>
 8001a44:	2b08      	cmp	r3, #8
 8001a46:	f200 80e1 	bhi.w	8001c0c <HAL_RCC_GetSysClockFreq+0x1ec>
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d002      	beq.n	8001a54 <HAL_RCC_GetSysClockFreq+0x34>
 8001a4e:	2b04      	cmp	r3, #4
 8001a50:	d003      	beq.n	8001a5a <HAL_RCC_GetSysClockFreq+0x3a>
 8001a52:	e0db      	b.n	8001c0c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a54:	4b73      	ldr	r3, [pc, #460]	@ (8001c24 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a56:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a58:	e0db      	b.n	8001c12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a5a:	4b73      	ldr	r3, [pc, #460]	@ (8001c28 <HAL_RCC_GetSysClockFreq+0x208>)
 8001a5c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a5e:	e0d8      	b.n	8001c12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a60:	4b6f      	ldr	r3, [pc, #444]	@ (8001c20 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a68:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a6a:	4b6d      	ldr	r3, [pc, #436]	@ (8001c20 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d063      	beq.n	8001b3e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a76:	4b6a      	ldr	r3, [pc, #424]	@ (8001c20 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	099b      	lsrs	r3, r3, #6
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001a80:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001a82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a88:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a8e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001a92:	4622      	mov	r2, r4
 8001a94:	462b      	mov	r3, r5
 8001a96:	f04f 0000 	mov.w	r0, #0
 8001a9a:	f04f 0100 	mov.w	r1, #0
 8001a9e:	0159      	lsls	r1, r3, #5
 8001aa0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001aa4:	0150      	lsls	r0, r2, #5
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	4621      	mov	r1, r4
 8001aac:	1a51      	subs	r1, r2, r1
 8001aae:	6139      	str	r1, [r7, #16]
 8001ab0:	4629      	mov	r1, r5
 8001ab2:	eb63 0301 	sbc.w	r3, r3, r1
 8001ab6:	617b      	str	r3, [r7, #20]
 8001ab8:	f04f 0200 	mov.w	r2, #0
 8001abc:	f04f 0300 	mov.w	r3, #0
 8001ac0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001ac4:	4659      	mov	r1, fp
 8001ac6:	018b      	lsls	r3, r1, #6
 8001ac8:	4651      	mov	r1, sl
 8001aca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ace:	4651      	mov	r1, sl
 8001ad0:	018a      	lsls	r2, r1, #6
 8001ad2:	4651      	mov	r1, sl
 8001ad4:	ebb2 0801 	subs.w	r8, r2, r1
 8001ad8:	4659      	mov	r1, fp
 8001ada:	eb63 0901 	sbc.w	r9, r3, r1
 8001ade:	f04f 0200 	mov.w	r2, #0
 8001ae2:	f04f 0300 	mov.w	r3, #0
 8001ae6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001aea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001aee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001af2:	4690      	mov	r8, r2
 8001af4:	4699      	mov	r9, r3
 8001af6:	4623      	mov	r3, r4
 8001af8:	eb18 0303 	adds.w	r3, r8, r3
 8001afc:	60bb      	str	r3, [r7, #8]
 8001afe:	462b      	mov	r3, r5
 8001b00:	eb49 0303 	adc.w	r3, r9, r3
 8001b04:	60fb      	str	r3, [r7, #12]
 8001b06:	f04f 0200 	mov.w	r2, #0
 8001b0a:	f04f 0300 	mov.w	r3, #0
 8001b0e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001b12:	4629      	mov	r1, r5
 8001b14:	024b      	lsls	r3, r1, #9
 8001b16:	4621      	mov	r1, r4
 8001b18:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b1c:	4621      	mov	r1, r4
 8001b1e:	024a      	lsls	r2, r1, #9
 8001b20:	4610      	mov	r0, r2
 8001b22:	4619      	mov	r1, r3
 8001b24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b26:	2200      	movs	r2, #0
 8001b28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b2a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001b2c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001b30:	f7fe fba6 	bl	8000280 <__aeabi_uldivmod>
 8001b34:	4602      	mov	r2, r0
 8001b36:	460b      	mov	r3, r1
 8001b38:	4613      	mov	r3, r2
 8001b3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001b3c:	e058      	b.n	8001bf0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b3e:	4b38      	ldr	r3, [pc, #224]	@ (8001c20 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	099b      	lsrs	r3, r3, #6
 8001b44:	2200      	movs	r2, #0
 8001b46:	4618      	mov	r0, r3
 8001b48:	4611      	mov	r1, r2
 8001b4a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b4e:	623b      	str	r3, [r7, #32]
 8001b50:	2300      	movs	r3, #0
 8001b52:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b54:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001b58:	4642      	mov	r2, r8
 8001b5a:	464b      	mov	r3, r9
 8001b5c:	f04f 0000 	mov.w	r0, #0
 8001b60:	f04f 0100 	mov.w	r1, #0
 8001b64:	0159      	lsls	r1, r3, #5
 8001b66:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b6a:	0150      	lsls	r0, r2, #5
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	460b      	mov	r3, r1
 8001b70:	4641      	mov	r1, r8
 8001b72:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b76:	4649      	mov	r1, r9
 8001b78:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b7c:	f04f 0200 	mov.w	r2, #0
 8001b80:	f04f 0300 	mov.w	r3, #0
 8001b84:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001b88:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b8c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b90:	ebb2 040a 	subs.w	r4, r2, sl
 8001b94:	eb63 050b 	sbc.w	r5, r3, fp
 8001b98:	f04f 0200 	mov.w	r2, #0
 8001b9c:	f04f 0300 	mov.w	r3, #0
 8001ba0:	00eb      	lsls	r3, r5, #3
 8001ba2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ba6:	00e2      	lsls	r2, r4, #3
 8001ba8:	4614      	mov	r4, r2
 8001baa:	461d      	mov	r5, r3
 8001bac:	4643      	mov	r3, r8
 8001bae:	18e3      	adds	r3, r4, r3
 8001bb0:	603b      	str	r3, [r7, #0]
 8001bb2:	464b      	mov	r3, r9
 8001bb4:	eb45 0303 	adc.w	r3, r5, r3
 8001bb8:	607b      	str	r3, [r7, #4]
 8001bba:	f04f 0200 	mov.w	r2, #0
 8001bbe:	f04f 0300 	mov.w	r3, #0
 8001bc2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001bc6:	4629      	mov	r1, r5
 8001bc8:	028b      	lsls	r3, r1, #10
 8001bca:	4621      	mov	r1, r4
 8001bcc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001bd0:	4621      	mov	r1, r4
 8001bd2:	028a      	lsls	r2, r1, #10
 8001bd4:	4610      	mov	r0, r2
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001bda:	2200      	movs	r2, #0
 8001bdc:	61bb      	str	r3, [r7, #24]
 8001bde:	61fa      	str	r2, [r7, #28]
 8001be0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001be4:	f7fe fb4c 	bl	8000280 <__aeabi_uldivmod>
 8001be8:	4602      	mov	r2, r0
 8001bea:	460b      	mov	r3, r1
 8001bec:	4613      	mov	r3, r2
 8001bee:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8001c20 <HAL_RCC_GetSysClockFreq+0x200>)
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	0c1b      	lsrs	r3, r3, #16
 8001bf6:	f003 0303 	and.w	r3, r3, #3
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001c00:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001c02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c08:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001c0a:	e002      	b.n	8001c12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c0c:	4b05      	ldr	r3, [pc, #20]	@ (8001c24 <HAL_RCC_GetSysClockFreq+0x204>)
 8001c0e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001c10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3750      	adds	r7, #80	@ 0x50
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c1e:	bf00      	nop
 8001c20:	40023800 	.word	0x40023800
 8001c24:	00f42400 	.word	0x00f42400
 8001c28:	007a1200 	.word	0x007a1200

08001c2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c30:	4b03      	ldr	r3, [pc, #12]	@ (8001c40 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c32:	681b      	ldr	r3, [r3, #0]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	20000000 	.word	0x20000000

08001c44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c48:	f7ff fff0 	bl	8001c2c <HAL_RCC_GetHCLKFreq>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	4b05      	ldr	r3, [pc, #20]	@ (8001c64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	0a9b      	lsrs	r3, r3, #10
 8001c54:	f003 0307 	and.w	r3, r3, #7
 8001c58:	4903      	ldr	r1, [pc, #12]	@ (8001c68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c5a:	5ccb      	ldrb	r3, [r1, r3]
 8001c5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	40023800 	.word	0x40023800
 8001c68:	08003c88 	.word	0x08003c88

08001c6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c70:	f7ff ffdc 	bl	8001c2c <HAL_RCC_GetHCLKFreq>
 8001c74:	4602      	mov	r2, r0
 8001c76:	4b05      	ldr	r3, [pc, #20]	@ (8001c8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	0b5b      	lsrs	r3, r3, #13
 8001c7c:	f003 0307 	and.w	r3, r3, #7
 8001c80:	4903      	ldr	r1, [pc, #12]	@ (8001c90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c82:	5ccb      	ldrb	r3, [r1, r3]
 8001c84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	08003c88 	.word	0x08003c88

08001c94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d101      	bne.n	8001ca6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e041      	b.n	8001d2a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d106      	bne.n	8001cc0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f7fe fe8c 	bl	80009d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2202      	movs	r2, #2
 8001cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	3304      	adds	r3, #4
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	4610      	mov	r0, r2
 8001cd4:	f000 fa70 	bl	80021b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2201      	movs	r2, #1
 8001d04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2201      	movs	r2, #1
 8001d14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2201      	movs	r2, #1
 8001d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
	...

08001d34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d001      	beq.n	8001d4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e044      	b.n	8001dd6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2202      	movs	r2, #2
 8001d50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	68da      	ldr	r2, [r3, #12]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f042 0201 	orr.w	r2, r2, #1
 8001d62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a1e      	ldr	r2, [pc, #120]	@ (8001de4 <HAL_TIM_Base_Start_IT+0xb0>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d018      	beq.n	8001da0 <HAL_TIM_Base_Start_IT+0x6c>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d76:	d013      	beq.n	8001da0 <HAL_TIM_Base_Start_IT+0x6c>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a1a      	ldr	r2, [pc, #104]	@ (8001de8 <HAL_TIM_Base_Start_IT+0xb4>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d00e      	beq.n	8001da0 <HAL_TIM_Base_Start_IT+0x6c>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a19      	ldr	r2, [pc, #100]	@ (8001dec <HAL_TIM_Base_Start_IT+0xb8>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d009      	beq.n	8001da0 <HAL_TIM_Base_Start_IT+0x6c>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a17      	ldr	r2, [pc, #92]	@ (8001df0 <HAL_TIM_Base_Start_IT+0xbc>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d004      	beq.n	8001da0 <HAL_TIM_Base_Start_IT+0x6c>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a16      	ldr	r2, [pc, #88]	@ (8001df4 <HAL_TIM_Base_Start_IT+0xc0>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d111      	bne.n	8001dc4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	f003 0307 	and.w	r3, r3, #7
 8001daa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2b06      	cmp	r3, #6
 8001db0:	d010      	beq.n	8001dd4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f042 0201 	orr.w	r2, r2, #1
 8001dc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dc2:	e007      	b.n	8001dd4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f042 0201 	orr.w	r2, r2, #1
 8001dd2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001dd4:	2300      	movs	r3, #0
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3714      	adds	r7, #20
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	40010000 	.word	0x40010000
 8001de8:	40000400 	.word	0x40000400
 8001dec:	40000800 	.word	0x40000800
 8001df0:	40000c00 	.word	0x40000c00
 8001df4:	40014000 	.word	0x40014000

08001df8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	68db      	ldr	r3, [r3, #12]
 8001e06:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	691b      	ldr	r3, [r3, #16]
 8001e0e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	f003 0302 	and.w	r3, r3, #2
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d020      	beq.n	8001e5c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	f003 0302 	and.w	r3, r3, #2
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d01b      	beq.n	8001e5c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f06f 0202 	mvn.w	r2, #2
 8001e2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2201      	movs	r2, #1
 8001e32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	699b      	ldr	r3, [r3, #24]
 8001e3a:	f003 0303 	and.w	r3, r3, #3
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d003      	beq.n	8001e4a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f000 f999 	bl	800217a <HAL_TIM_IC_CaptureCallback>
 8001e48:	e005      	b.n	8001e56 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f000 f98b 	bl	8002166 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f000 f99c 	bl	800218e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	f003 0304 	and.w	r3, r3, #4
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d020      	beq.n	8001ea8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	f003 0304 	and.w	r3, r3, #4
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d01b      	beq.n	8001ea8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f06f 0204 	mvn.w	r2, #4
 8001e78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2202      	movs	r2, #2
 8001e7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	699b      	ldr	r3, [r3, #24]
 8001e86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d003      	beq.n	8001e96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f000 f973 	bl	800217a <HAL_TIM_IC_CaptureCallback>
 8001e94:	e005      	b.n	8001ea2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f000 f965 	bl	8002166 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f000 f976 	bl	800218e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	f003 0308 	and.w	r3, r3, #8
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d020      	beq.n	8001ef4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	f003 0308 	and.w	r3, r3, #8
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d01b      	beq.n	8001ef4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f06f 0208 	mvn.w	r2, #8
 8001ec4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2204      	movs	r2, #4
 8001eca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	69db      	ldr	r3, [r3, #28]
 8001ed2:	f003 0303 	and.w	r3, r3, #3
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d003      	beq.n	8001ee2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f000 f94d 	bl	800217a <HAL_TIM_IC_CaptureCallback>
 8001ee0:	e005      	b.n	8001eee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f000 f93f 	bl	8002166 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f000 f950 	bl	800218e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	f003 0310 	and.w	r3, r3, #16
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d020      	beq.n	8001f40 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	f003 0310 	and.w	r3, r3, #16
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d01b      	beq.n	8001f40 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f06f 0210 	mvn.w	r2, #16
 8001f10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2208      	movs	r2, #8
 8001f16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	69db      	ldr	r3, [r3, #28]
 8001f1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d003      	beq.n	8001f2e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f000 f927 	bl	800217a <HAL_TIM_IC_CaptureCallback>
 8001f2c:	e005      	b.n	8001f3a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f000 f919 	bl	8002166 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f000 f92a 	bl	800218e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d00c      	beq.n	8001f64 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	f003 0301 	and.w	r3, r3, #1
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d007      	beq.n	8001f64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f06f 0201 	mvn.w	r2, #1
 8001f5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f7fe fcd4 	bl	800090c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d00c      	beq.n	8001f88 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d007      	beq.n	8001f88 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f000 fab0 	bl	80024e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d00c      	beq.n	8001fac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d007      	beq.n	8001fac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001fa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001fa6:	6878      	ldr	r0, [r7, #4]
 8001fa8:	f000 f8fb 	bl	80021a2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	f003 0320 	and.w	r3, r3, #32
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d00c      	beq.n	8001fd0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	f003 0320 	and.w	r3, r3, #32
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d007      	beq.n	8001fd0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f06f 0220 	mvn.w	r2, #32
 8001fc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f000 fa82 	bl	80024d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001fd0:	bf00      	nop
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b084      	sub	sp, #16
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d101      	bne.n	8001ff4 <HAL_TIM_ConfigClockSource+0x1c>
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	e0b4      	b.n	800215e <HAL_TIM_ConfigClockSource+0x186>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2202      	movs	r2, #2
 8002000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002012:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800201a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	68ba      	ldr	r2, [r7, #8]
 8002022:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800202c:	d03e      	beq.n	80020ac <HAL_TIM_ConfigClockSource+0xd4>
 800202e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002032:	f200 8087 	bhi.w	8002144 <HAL_TIM_ConfigClockSource+0x16c>
 8002036:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800203a:	f000 8086 	beq.w	800214a <HAL_TIM_ConfigClockSource+0x172>
 800203e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002042:	d87f      	bhi.n	8002144 <HAL_TIM_ConfigClockSource+0x16c>
 8002044:	2b70      	cmp	r3, #112	@ 0x70
 8002046:	d01a      	beq.n	800207e <HAL_TIM_ConfigClockSource+0xa6>
 8002048:	2b70      	cmp	r3, #112	@ 0x70
 800204a:	d87b      	bhi.n	8002144 <HAL_TIM_ConfigClockSource+0x16c>
 800204c:	2b60      	cmp	r3, #96	@ 0x60
 800204e:	d050      	beq.n	80020f2 <HAL_TIM_ConfigClockSource+0x11a>
 8002050:	2b60      	cmp	r3, #96	@ 0x60
 8002052:	d877      	bhi.n	8002144 <HAL_TIM_ConfigClockSource+0x16c>
 8002054:	2b50      	cmp	r3, #80	@ 0x50
 8002056:	d03c      	beq.n	80020d2 <HAL_TIM_ConfigClockSource+0xfa>
 8002058:	2b50      	cmp	r3, #80	@ 0x50
 800205a:	d873      	bhi.n	8002144 <HAL_TIM_ConfigClockSource+0x16c>
 800205c:	2b40      	cmp	r3, #64	@ 0x40
 800205e:	d058      	beq.n	8002112 <HAL_TIM_ConfigClockSource+0x13a>
 8002060:	2b40      	cmp	r3, #64	@ 0x40
 8002062:	d86f      	bhi.n	8002144 <HAL_TIM_ConfigClockSource+0x16c>
 8002064:	2b30      	cmp	r3, #48	@ 0x30
 8002066:	d064      	beq.n	8002132 <HAL_TIM_ConfigClockSource+0x15a>
 8002068:	2b30      	cmp	r3, #48	@ 0x30
 800206a:	d86b      	bhi.n	8002144 <HAL_TIM_ConfigClockSource+0x16c>
 800206c:	2b20      	cmp	r3, #32
 800206e:	d060      	beq.n	8002132 <HAL_TIM_ConfigClockSource+0x15a>
 8002070:	2b20      	cmp	r3, #32
 8002072:	d867      	bhi.n	8002144 <HAL_TIM_ConfigClockSource+0x16c>
 8002074:	2b00      	cmp	r3, #0
 8002076:	d05c      	beq.n	8002132 <HAL_TIM_ConfigClockSource+0x15a>
 8002078:	2b10      	cmp	r3, #16
 800207a:	d05a      	beq.n	8002132 <HAL_TIM_ConfigClockSource+0x15a>
 800207c:	e062      	b.n	8002144 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800208e:	f000 f993 	bl	80023b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80020a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	68ba      	ldr	r2, [r7, #8]
 80020a8:	609a      	str	r2, [r3, #8]
      break;
 80020aa:	e04f      	b.n	800214c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80020bc:	f000 f97c 	bl	80023b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	689a      	ldr	r2, [r3, #8]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80020ce:	609a      	str	r2, [r3, #8]
      break;
 80020d0:	e03c      	b.n	800214c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80020de:	461a      	mov	r2, r3
 80020e0:	f000 f8f0 	bl	80022c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	2150      	movs	r1, #80	@ 0x50
 80020ea:	4618      	mov	r0, r3
 80020ec:	f000 f949 	bl	8002382 <TIM_ITRx_SetConfig>
      break;
 80020f0:	e02c      	b.n	800214c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80020fe:	461a      	mov	r2, r3
 8002100:	f000 f90f 	bl	8002322 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	2160      	movs	r1, #96	@ 0x60
 800210a:	4618      	mov	r0, r3
 800210c:	f000 f939 	bl	8002382 <TIM_ITRx_SetConfig>
      break;
 8002110:	e01c      	b.n	800214c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800211e:	461a      	mov	r2, r3
 8002120:	f000 f8d0 	bl	80022c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2140      	movs	r1, #64	@ 0x40
 800212a:	4618      	mov	r0, r3
 800212c:	f000 f929 	bl	8002382 <TIM_ITRx_SetConfig>
      break;
 8002130:	e00c      	b.n	800214c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4619      	mov	r1, r3
 800213c:	4610      	mov	r0, r2
 800213e:	f000 f920 	bl	8002382 <TIM_ITRx_SetConfig>
      break;
 8002142:	e003      	b.n	800214c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002144:	2301      	movs	r3, #1
 8002146:	73fb      	strb	r3, [r7, #15]
      break;
 8002148:	e000      	b.n	800214c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800214a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2201      	movs	r2, #1
 8002150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800215c:	7bfb      	ldrb	r3, [r7, #15]
}
 800215e:	4618      	mov	r0, r3
 8002160:	3710      	adds	r7, #16
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}

08002166 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002166:	b480      	push	{r7}
 8002168:	b083      	sub	sp, #12
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800216e:	bf00      	nop
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr

0800217a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800217a:	b480      	push	{r7}
 800217c:	b083      	sub	sp, #12
 800217e:	af00      	add	r7, sp, #0
 8002180:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002182:	bf00      	nop
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr

0800218e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800218e:	b480      	push	{r7}
 8002190:	b083      	sub	sp, #12
 8002192:	af00      	add	r7, sp, #0
 8002194:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002196:	bf00      	nop
 8002198:	370c      	adds	r7, #12
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr

080021a2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80021a2:	b480      	push	{r7}
 80021a4:	b083      	sub	sp, #12
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80021aa:	bf00      	nop
 80021ac:	370c      	adds	r7, #12
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
	...

080021b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	4a37      	ldr	r2, [pc, #220]	@ (80022a8 <TIM_Base_SetConfig+0xf0>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d00f      	beq.n	80021f0 <TIM_Base_SetConfig+0x38>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021d6:	d00b      	beq.n	80021f0 <TIM_Base_SetConfig+0x38>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	4a34      	ldr	r2, [pc, #208]	@ (80022ac <TIM_Base_SetConfig+0xf4>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d007      	beq.n	80021f0 <TIM_Base_SetConfig+0x38>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	4a33      	ldr	r2, [pc, #204]	@ (80022b0 <TIM_Base_SetConfig+0xf8>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d003      	beq.n	80021f0 <TIM_Base_SetConfig+0x38>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	4a32      	ldr	r2, [pc, #200]	@ (80022b4 <TIM_Base_SetConfig+0xfc>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d108      	bne.n	8002202 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	68fa      	ldr	r2, [r7, #12]
 80021fe:	4313      	orrs	r3, r2
 8002200:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4a28      	ldr	r2, [pc, #160]	@ (80022a8 <TIM_Base_SetConfig+0xf0>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d01b      	beq.n	8002242 <TIM_Base_SetConfig+0x8a>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002210:	d017      	beq.n	8002242 <TIM_Base_SetConfig+0x8a>
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a25      	ldr	r2, [pc, #148]	@ (80022ac <TIM_Base_SetConfig+0xf4>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d013      	beq.n	8002242 <TIM_Base_SetConfig+0x8a>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4a24      	ldr	r2, [pc, #144]	@ (80022b0 <TIM_Base_SetConfig+0xf8>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d00f      	beq.n	8002242 <TIM_Base_SetConfig+0x8a>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a23      	ldr	r2, [pc, #140]	@ (80022b4 <TIM_Base_SetConfig+0xfc>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d00b      	beq.n	8002242 <TIM_Base_SetConfig+0x8a>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a22      	ldr	r2, [pc, #136]	@ (80022b8 <TIM_Base_SetConfig+0x100>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d007      	beq.n	8002242 <TIM_Base_SetConfig+0x8a>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	4a21      	ldr	r2, [pc, #132]	@ (80022bc <TIM_Base_SetConfig+0x104>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d003      	beq.n	8002242 <TIM_Base_SetConfig+0x8a>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	4a20      	ldr	r2, [pc, #128]	@ (80022c0 <TIM_Base_SetConfig+0x108>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d108      	bne.n	8002254 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002248:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	68db      	ldr	r3, [r3, #12]
 800224e:	68fa      	ldr	r2, [r7, #12]
 8002250:	4313      	orrs	r3, r2
 8002252:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	695b      	ldr	r3, [r3, #20]
 800225e:	4313      	orrs	r3, r2
 8002260:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	689a      	ldr	r2, [r3, #8]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4a0c      	ldr	r2, [pc, #48]	@ (80022a8 <TIM_Base_SetConfig+0xf0>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d103      	bne.n	8002282 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	691a      	ldr	r2, [r3, #16]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f043 0204 	orr.w	r2, r3, #4
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2201      	movs	r2, #1
 8002292:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	601a      	str	r2, [r3, #0]
}
 800229a:	bf00      	nop
 800229c:	3714      	adds	r7, #20
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	40010000 	.word	0x40010000
 80022ac:	40000400 	.word	0x40000400
 80022b0:	40000800 	.word	0x40000800
 80022b4:	40000c00 	.word	0x40000c00
 80022b8:	40014000 	.word	0x40014000
 80022bc:	40014400 	.word	0x40014400
 80022c0:	40014800 	.word	0x40014800

080022c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b087      	sub	sp, #28
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	60b9      	str	r1, [r7, #8]
 80022ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	6a1b      	ldr	r3, [r3, #32]
 80022d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	6a1b      	ldr	r3, [r3, #32]
 80022da:	f023 0201 	bic.w	r2, r3, #1
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	699b      	ldr	r3, [r3, #24]
 80022e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80022e8:	693b      	ldr	r3, [r7, #16]
 80022ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80022ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	011b      	lsls	r3, r3, #4
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	f023 030a 	bic.w	r3, r3, #10
 8002300:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002302:	697a      	ldr	r2, [r7, #20]
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	4313      	orrs	r3, r2
 8002308:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	697a      	ldr	r2, [r7, #20]
 8002314:	621a      	str	r2, [r3, #32]
}
 8002316:	bf00      	nop
 8002318:	371c      	adds	r7, #28
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr

08002322 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002322:	b480      	push	{r7}
 8002324:	b087      	sub	sp, #28
 8002326:	af00      	add	r7, sp, #0
 8002328:	60f8      	str	r0, [r7, #12]
 800232a:	60b9      	str	r1, [r7, #8]
 800232c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	6a1b      	ldr	r3, [r3, #32]
 8002332:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6a1b      	ldr	r3, [r3, #32]
 8002338:	f023 0210 	bic.w	r2, r3, #16
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	699b      	ldr	r3, [r3, #24]
 8002344:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800234c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	031b      	lsls	r3, r3, #12
 8002352:	693a      	ldr	r2, [r7, #16]
 8002354:	4313      	orrs	r3, r2
 8002356:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800235e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	011b      	lsls	r3, r3, #4
 8002364:	697a      	ldr	r2, [r7, #20]
 8002366:	4313      	orrs	r3, r2
 8002368:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	693a      	ldr	r2, [r7, #16]
 800236e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	697a      	ldr	r2, [r7, #20]
 8002374:	621a      	str	r2, [r3, #32]
}
 8002376:	bf00      	nop
 8002378:	371c      	adds	r7, #28
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr

08002382 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002382:	b480      	push	{r7}
 8002384:	b085      	sub	sp, #20
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
 800238a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002398:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800239a:	683a      	ldr	r2, [r7, #0]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	4313      	orrs	r3, r2
 80023a0:	f043 0307 	orr.w	r3, r3, #7
 80023a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	68fa      	ldr	r2, [r7, #12]
 80023aa:	609a      	str	r2, [r3, #8]
}
 80023ac:	bf00      	nop
 80023ae:	3714      	adds	r7, #20
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b087      	sub	sp, #28
 80023bc:	af00      	add	r7, sp, #0
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	60b9      	str	r1, [r7, #8]
 80023c2:	607a      	str	r2, [r7, #4]
 80023c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80023d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	021a      	lsls	r2, r3, #8
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	431a      	orrs	r2, r3
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	4313      	orrs	r3, r2
 80023e0:	697a      	ldr	r2, [r7, #20]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	697a      	ldr	r2, [r7, #20]
 80023ea:	609a      	str	r2, [r3, #8]
}
 80023ec:	bf00      	nop
 80023ee:	371c      	adds	r7, #28
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
 8002400:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002408:	2b01      	cmp	r3, #1
 800240a:	d101      	bne.n	8002410 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800240c:	2302      	movs	r3, #2
 800240e:	e050      	b.n	80024b2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2202      	movs	r2, #2
 800241c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002436:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	68fa      	ldr	r2, [r7, #12]
 800243e:	4313      	orrs	r3, r2
 8002440:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	68fa      	ldr	r2, [r7, #12]
 8002448:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a1c      	ldr	r2, [pc, #112]	@ (80024c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d018      	beq.n	8002486 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800245c:	d013      	beq.n	8002486 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a18      	ldr	r2, [pc, #96]	@ (80024c4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d00e      	beq.n	8002486 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a16      	ldr	r2, [pc, #88]	@ (80024c8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d009      	beq.n	8002486 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a15      	ldr	r2, [pc, #84]	@ (80024cc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d004      	beq.n	8002486 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a13      	ldr	r2, [pc, #76]	@ (80024d0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d10c      	bne.n	80024a0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800248c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	68ba      	ldr	r2, [r7, #8]
 8002494:	4313      	orrs	r3, r2
 8002496:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	68ba      	ldr	r2, [r7, #8]
 800249e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2201      	movs	r2, #1
 80024a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80024b0:	2300      	movs	r3, #0
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3714      	adds	r7, #20
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	40010000 	.word	0x40010000
 80024c4:	40000400 	.word	0x40000400
 80024c8:	40000800 	.word	0x40000800
 80024cc:	40000c00 	.word	0x40000c00
 80024d0:	40014000 	.word	0x40014000

080024d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80024dc:	bf00      	nop
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr

080024e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e042      	b.n	8002594 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b00      	cmp	r3, #0
 8002518:	d106      	bne.n	8002528 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f7fe fa80 	bl	8000a28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2224      	movs	r2, #36	@ 0x24
 800252c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	68da      	ldr	r2, [r3, #12]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800253e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f000 f973 	bl	800282c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	691a      	ldr	r2, [r3, #16]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002554:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	695a      	ldr	r2, [r3, #20]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002564:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	68da      	ldr	r2, [r3, #12]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002574:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2220      	movs	r2, #32
 8002580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2220      	movs	r2, #32
 8002588:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002592:	2300      	movs	r3, #0
}
 8002594:	4618      	mov	r0, r3
 8002596:	3708      	adds	r7, #8
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}

0800259c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b08a      	sub	sp, #40	@ 0x28
 80025a0:	af02      	add	r7, sp, #8
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	603b      	str	r3, [r7, #0]
 80025a8:	4613      	mov	r3, r2
 80025aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025ac:	2300      	movs	r3, #0
 80025ae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	2b20      	cmp	r3, #32
 80025ba:	d175      	bne.n	80026a8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d002      	beq.n	80025c8 <HAL_UART_Transmit+0x2c>
 80025c2:	88fb      	ldrh	r3, [r7, #6]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d101      	bne.n	80025cc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	e06e      	b.n	80026aa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2200      	movs	r2, #0
 80025d0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	2221      	movs	r2, #33	@ 0x21
 80025d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80025da:	f7fe fbed 	bl	8000db8 <HAL_GetTick>
 80025de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	88fa      	ldrh	r2, [r7, #6]
 80025e4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	88fa      	ldrh	r2, [r7, #6]
 80025ea:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025f4:	d108      	bne.n	8002608 <HAL_UART_Transmit+0x6c>
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	691b      	ldr	r3, [r3, #16]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d104      	bne.n	8002608 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80025fe:	2300      	movs	r3, #0
 8002600:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	61bb      	str	r3, [r7, #24]
 8002606:	e003      	b.n	8002610 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002608:	68bb      	ldr	r3, [r7, #8]
 800260a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800260c:	2300      	movs	r3, #0
 800260e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002610:	e02e      	b.n	8002670 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	9300      	str	r3, [sp, #0]
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	2200      	movs	r2, #0
 800261a:	2180      	movs	r1, #128	@ 0x80
 800261c:	68f8      	ldr	r0, [r7, #12]
 800261e:	f000 f848 	bl	80026b2 <UART_WaitOnFlagUntilTimeout>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d005      	beq.n	8002634 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2220      	movs	r2, #32
 800262c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002630:	2303      	movs	r3, #3
 8002632:	e03a      	b.n	80026aa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002634:	69fb      	ldr	r3, [r7, #28]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d10b      	bne.n	8002652 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800263a:	69bb      	ldr	r3, [r7, #24]
 800263c:	881b      	ldrh	r3, [r3, #0]
 800263e:	461a      	mov	r2, r3
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002648:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800264a:	69bb      	ldr	r3, [r7, #24]
 800264c:	3302      	adds	r3, #2
 800264e:	61bb      	str	r3, [r7, #24]
 8002650:	e007      	b.n	8002662 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	781a      	ldrb	r2, [r3, #0]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	3301      	adds	r3, #1
 8002660:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002666:	b29b      	uxth	r3, r3
 8002668:	3b01      	subs	r3, #1
 800266a:	b29a      	uxth	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002674:	b29b      	uxth	r3, r3
 8002676:	2b00      	cmp	r3, #0
 8002678:	d1cb      	bne.n	8002612 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	9300      	str	r3, [sp, #0]
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	2200      	movs	r2, #0
 8002682:	2140      	movs	r1, #64	@ 0x40
 8002684:	68f8      	ldr	r0, [r7, #12]
 8002686:	f000 f814 	bl	80026b2 <UART_WaitOnFlagUntilTimeout>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d005      	beq.n	800269c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2220      	movs	r2, #32
 8002694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	e006      	b.n	80026aa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	2220      	movs	r2, #32
 80026a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80026a4:	2300      	movs	r3, #0
 80026a6:	e000      	b.n	80026aa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80026a8:	2302      	movs	r3, #2
  }
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3720      	adds	r7, #32
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b086      	sub	sp, #24
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	60f8      	str	r0, [r7, #12]
 80026ba:	60b9      	str	r1, [r7, #8]
 80026bc:	603b      	str	r3, [r7, #0]
 80026be:	4613      	mov	r3, r2
 80026c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026c2:	e03b      	b.n	800273c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026c4:	6a3b      	ldr	r3, [r7, #32]
 80026c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ca:	d037      	beq.n	800273c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026cc:	f7fe fb74 	bl	8000db8 <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	6a3a      	ldr	r2, [r7, #32]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d302      	bcc.n	80026e2 <UART_WaitOnFlagUntilTimeout+0x30>
 80026dc:	6a3b      	ldr	r3, [r7, #32]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d101      	bne.n	80026e6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e03a      	b.n	800275c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	f003 0304 	and.w	r3, r3, #4
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d023      	beq.n	800273c <UART_WaitOnFlagUntilTimeout+0x8a>
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	2b80      	cmp	r3, #128	@ 0x80
 80026f8:	d020      	beq.n	800273c <UART_WaitOnFlagUntilTimeout+0x8a>
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	2b40      	cmp	r3, #64	@ 0x40
 80026fe:	d01d      	beq.n	800273c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0308 	and.w	r3, r3, #8
 800270a:	2b08      	cmp	r3, #8
 800270c:	d116      	bne.n	800273c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800270e:	2300      	movs	r3, #0
 8002710:	617b      	str	r3, [r7, #20]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	617b      	str	r3, [r7, #20]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	617b      	str	r3, [r7, #20]
 8002722:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002724:	68f8      	ldr	r0, [r7, #12]
 8002726:	f000 f81d 	bl	8002764 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2208      	movs	r2, #8
 800272e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e00f      	b.n	800275c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	4013      	ands	r3, r2
 8002746:	68ba      	ldr	r2, [r7, #8]
 8002748:	429a      	cmp	r2, r3
 800274a:	bf0c      	ite	eq
 800274c:	2301      	moveq	r3, #1
 800274e:	2300      	movne	r3, #0
 8002750:	b2db      	uxtb	r3, r3
 8002752:	461a      	mov	r2, r3
 8002754:	79fb      	ldrb	r3, [r7, #7]
 8002756:	429a      	cmp	r2, r3
 8002758:	d0b4      	beq.n	80026c4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800275a:	2300      	movs	r3, #0
}
 800275c:	4618      	mov	r0, r3
 800275e:	3718      	adds	r7, #24
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}

08002764 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002764:	b480      	push	{r7}
 8002766:	b095      	sub	sp, #84	@ 0x54
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	330c      	adds	r3, #12
 8002772:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002774:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002776:	e853 3f00 	ldrex	r3, [r3]
 800277a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800277c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800277e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002782:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	330c      	adds	r3, #12
 800278a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800278c:	643a      	str	r2, [r7, #64]	@ 0x40
 800278e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002790:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002792:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002794:	e841 2300 	strex	r3, r2, [r1]
 8002798:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800279a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800279c:	2b00      	cmp	r3, #0
 800279e:	d1e5      	bne.n	800276c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	3314      	adds	r3, #20
 80027a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027a8:	6a3b      	ldr	r3, [r7, #32]
 80027aa:	e853 3f00 	ldrex	r3, [r3]
 80027ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	f023 0301 	bic.w	r3, r3, #1
 80027b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	3314      	adds	r3, #20
 80027be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80027c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80027c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80027c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80027c8:	e841 2300 	strex	r3, r2, [r1]
 80027cc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80027ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d1e5      	bne.n	80027a0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d119      	bne.n	8002810 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	330c      	adds	r3, #12
 80027e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	e853 3f00 	ldrex	r3, [r3]
 80027ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	f023 0310 	bic.w	r3, r3, #16
 80027f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	330c      	adds	r3, #12
 80027fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80027fc:	61ba      	str	r2, [r7, #24]
 80027fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002800:	6979      	ldr	r1, [r7, #20]
 8002802:	69ba      	ldr	r2, [r7, #24]
 8002804:	e841 2300 	strex	r3, r2, [r1]
 8002808:	613b      	str	r3, [r7, #16]
   return(result);
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d1e5      	bne.n	80027dc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2220      	movs	r2, #32
 8002814:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800281e:	bf00      	nop
 8002820:	3754      	adds	r7, #84	@ 0x54
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
	...

0800282c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800282c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002830:	b0c0      	sub	sp, #256	@ 0x100
 8002832:	af00      	add	r7, sp, #0
 8002834:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002838:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	691b      	ldr	r3, [r3, #16]
 8002840:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002844:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002848:	68d9      	ldr	r1, [r3, #12]
 800284a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	ea40 0301 	orr.w	r3, r0, r1
 8002854:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800285a:	689a      	ldr	r2, [r3, #8]
 800285c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	431a      	orrs	r2, r3
 8002864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002868:	695b      	ldr	r3, [r3, #20]
 800286a:	431a      	orrs	r2, r3
 800286c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	4313      	orrs	r3, r2
 8002874:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002884:	f021 010c 	bic.w	r1, r1, #12
 8002888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002892:	430b      	orrs	r3, r1
 8002894:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	695b      	ldr	r3, [r3, #20]
 800289e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80028a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028a6:	6999      	ldr	r1, [r3, #24]
 80028a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	ea40 0301 	orr.w	r3, r0, r1
 80028b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80028b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	4b8f      	ldr	r3, [pc, #572]	@ (8002af8 <UART_SetConfig+0x2cc>)
 80028bc:	429a      	cmp	r2, r3
 80028be:	d005      	beq.n	80028cc <UART_SetConfig+0xa0>
 80028c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	4b8d      	ldr	r3, [pc, #564]	@ (8002afc <UART_SetConfig+0x2d0>)
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d104      	bne.n	80028d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80028cc:	f7ff f9ce 	bl	8001c6c <HAL_RCC_GetPCLK2Freq>
 80028d0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80028d4:	e003      	b.n	80028de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80028d6:	f7ff f9b5 	bl	8001c44 <HAL_RCC_GetPCLK1Freq>
 80028da:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80028de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028e2:	69db      	ldr	r3, [r3, #28]
 80028e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028e8:	f040 810c 	bne.w	8002b04 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80028ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028f0:	2200      	movs	r2, #0
 80028f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80028f6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80028fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80028fe:	4622      	mov	r2, r4
 8002900:	462b      	mov	r3, r5
 8002902:	1891      	adds	r1, r2, r2
 8002904:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002906:	415b      	adcs	r3, r3
 8002908:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800290a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800290e:	4621      	mov	r1, r4
 8002910:	eb12 0801 	adds.w	r8, r2, r1
 8002914:	4629      	mov	r1, r5
 8002916:	eb43 0901 	adc.w	r9, r3, r1
 800291a:	f04f 0200 	mov.w	r2, #0
 800291e:	f04f 0300 	mov.w	r3, #0
 8002922:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002926:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800292a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800292e:	4690      	mov	r8, r2
 8002930:	4699      	mov	r9, r3
 8002932:	4623      	mov	r3, r4
 8002934:	eb18 0303 	adds.w	r3, r8, r3
 8002938:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800293c:	462b      	mov	r3, r5
 800293e:	eb49 0303 	adc.w	r3, r9, r3
 8002942:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002952:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002956:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800295a:	460b      	mov	r3, r1
 800295c:	18db      	adds	r3, r3, r3
 800295e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002960:	4613      	mov	r3, r2
 8002962:	eb42 0303 	adc.w	r3, r2, r3
 8002966:	657b      	str	r3, [r7, #84]	@ 0x54
 8002968:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800296c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002970:	f7fd fc86 	bl	8000280 <__aeabi_uldivmod>
 8002974:	4602      	mov	r2, r0
 8002976:	460b      	mov	r3, r1
 8002978:	4b61      	ldr	r3, [pc, #388]	@ (8002b00 <UART_SetConfig+0x2d4>)
 800297a:	fba3 2302 	umull	r2, r3, r3, r2
 800297e:	095b      	lsrs	r3, r3, #5
 8002980:	011c      	lsls	r4, r3, #4
 8002982:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002986:	2200      	movs	r2, #0
 8002988:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800298c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002990:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002994:	4642      	mov	r2, r8
 8002996:	464b      	mov	r3, r9
 8002998:	1891      	adds	r1, r2, r2
 800299a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800299c:	415b      	adcs	r3, r3
 800299e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80029a4:	4641      	mov	r1, r8
 80029a6:	eb12 0a01 	adds.w	sl, r2, r1
 80029aa:	4649      	mov	r1, r9
 80029ac:	eb43 0b01 	adc.w	fp, r3, r1
 80029b0:	f04f 0200 	mov.w	r2, #0
 80029b4:	f04f 0300 	mov.w	r3, #0
 80029b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80029bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80029c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80029c4:	4692      	mov	sl, r2
 80029c6:	469b      	mov	fp, r3
 80029c8:	4643      	mov	r3, r8
 80029ca:	eb1a 0303 	adds.w	r3, sl, r3
 80029ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80029d2:	464b      	mov	r3, r9
 80029d4:	eb4b 0303 	adc.w	r3, fp, r3
 80029d8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80029dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	2200      	movs	r2, #0
 80029e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80029e8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80029ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80029f0:	460b      	mov	r3, r1
 80029f2:	18db      	adds	r3, r3, r3
 80029f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80029f6:	4613      	mov	r3, r2
 80029f8:	eb42 0303 	adc.w	r3, r2, r3
 80029fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80029fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002a02:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002a06:	f7fd fc3b 	bl	8000280 <__aeabi_uldivmod>
 8002a0a:	4602      	mov	r2, r0
 8002a0c:	460b      	mov	r3, r1
 8002a0e:	4611      	mov	r1, r2
 8002a10:	4b3b      	ldr	r3, [pc, #236]	@ (8002b00 <UART_SetConfig+0x2d4>)
 8002a12:	fba3 2301 	umull	r2, r3, r3, r1
 8002a16:	095b      	lsrs	r3, r3, #5
 8002a18:	2264      	movs	r2, #100	@ 0x64
 8002a1a:	fb02 f303 	mul.w	r3, r2, r3
 8002a1e:	1acb      	subs	r3, r1, r3
 8002a20:	00db      	lsls	r3, r3, #3
 8002a22:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002a26:	4b36      	ldr	r3, [pc, #216]	@ (8002b00 <UART_SetConfig+0x2d4>)
 8002a28:	fba3 2302 	umull	r2, r3, r3, r2
 8002a2c:	095b      	lsrs	r3, r3, #5
 8002a2e:	005b      	lsls	r3, r3, #1
 8002a30:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002a34:	441c      	add	r4, r3
 8002a36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002a40:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002a44:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002a48:	4642      	mov	r2, r8
 8002a4a:	464b      	mov	r3, r9
 8002a4c:	1891      	adds	r1, r2, r2
 8002a4e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002a50:	415b      	adcs	r3, r3
 8002a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a54:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002a58:	4641      	mov	r1, r8
 8002a5a:	1851      	adds	r1, r2, r1
 8002a5c:	6339      	str	r1, [r7, #48]	@ 0x30
 8002a5e:	4649      	mov	r1, r9
 8002a60:	414b      	adcs	r3, r1
 8002a62:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a64:	f04f 0200 	mov.w	r2, #0
 8002a68:	f04f 0300 	mov.w	r3, #0
 8002a6c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002a70:	4659      	mov	r1, fp
 8002a72:	00cb      	lsls	r3, r1, #3
 8002a74:	4651      	mov	r1, sl
 8002a76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a7a:	4651      	mov	r1, sl
 8002a7c:	00ca      	lsls	r2, r1, #3
 8002a7e:	4610      	mov	r0, r2
 8002a80:	4619      	mov	r1, r3
 8002a82:	4603      	mov	r3, r0
 8002a84:	4642      	mov	r2, r8
 8002a86:	189b      	adds	r3, r3, r2
 8002a88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a8c:	464b      	mov	r3, r9
 8002a8e:	460a      	mov	r2, r1
 8002a90:	eb42 0303 	adc.w	r3, r2, r3
 8002a94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002aa4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002aa8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002aac:	460b      	mov	r3, r1
 8002aae:	18db      	adds	r3, r3, r3
 8002ab0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	eb42 0303 	adc.w	r3, r2, r3
 8002ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002aba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002abe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002ac2:	f7fd fbdd 	bl	8000280 <__aeabi_uldivmod>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	460b      	mov	r3, r1
 8002aca:	4b0d      	ldr	r3, [pc, #52]	@ (8002b00 <UART_SetConfig+0x2d4>)
 8002acc:	fba3 1302 	umull	r1, r3, r3, r2
 8002ad0:	095b      	lsrs	r3, r3, #5
 8002ad2:	2164      	movs	r1, #100	@ 0x64
 8002ad4:	fb01 f303 	mul.w	r3, r1, r3
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	00db      	lsls	r3, r3, #3
 8002adc:	3332      	adds	r3, #50	@ 0x32
 8002ade:	4a08      	ldr	r2, [pc, #32]	@ (8002b00 <UART_SetConfig+0x2d4>)
 8002ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae4:	095b      	lsrs	r3, r3, #5
 8002ae6:	f003 0207 	and.w	r2, r3, #7
 8002aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4422      	add	r2, r4
 8002af2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002af4:	e106      	b.n	8002d04 <UART_SetConfig+0x4d8>
 8002af6:	bf00      	nop
 8002af8:	40011000 	.word	0x40011000
 8002afc:	40011400 	.word	0x40011400
 8002b00:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002b0e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002b12:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002b16:	4642      	mov	r2, r8
 8002b18:	464b      	mov	r3, r9
 8002b1a:	1891      	adds	r1, r2, r2
 8002b1c:	6239      	str	r1, [r7, #32]
 8002b1e:	415b      	adcs	r3, r3
 8002b20:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b26:	4641      	mov	r1, r8
 8002b28:	1854      	adds	r4, r2, r1
 8002b2a:	4649      	mov	r1, r9
 8002b2c:	eb43 0501 	adc.w	r5, r3, r1
 8002b30:	f04f 0200 	mov.w	r2, #0
 8002b34:	f04f 0300 	mov.w	r3, #0
 8002b38:	00eb      	lsls	r3, r5, #3
 8002b3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b3e:	00e2      	lsls	r2, r4, #3
 8002b40:	4614      	mov	r4, r2
 8002b42:	461d      	mov	r5, r3
 8002b44:	4643      	mov	r3, r8
 8002b46:	18e3      	adds	r3, r4, r3
 8002b48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002b4c:	464b      	mov	r3, r9
 8002b4e:	eb45 0303 	adc.w	r3, r5, r3
 8002b52:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002b62:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002b66:	f04f 0200 	mov.w	r2, #0
 8002b6a:	f04f 0300 	mov.w	r3, #0
 8002b6e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002b72:	4629      	mov	r1, r5
 8002b74:	008b      	lsls	r3, r1, #2
 8002b76:	4621      	mov	r1, r4
 8002b78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b7c:	4621      	mov	r1, r4
 8002b7e:	008a      	lsls	r2, r1, #2
 8002b80:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002b84:	f7fd fb7c 	bl	8000280 <__aeabi_uldivmod>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	460b      	mov	r3, r1
 8002b8c:	4b60      	ldr	r3, [pc, #384]	@ (8002d10 <UART_SetConfig+0x4e4>)
 8002b8e:	fba3 2302 	umull	r2, r3, r3, r2
 8002b92:	095b      	lsrs	r3, r3, #5
 8002b94:	011c      	lsls	r4, r3, #4
 8002b96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002ba0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002ba4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002ba8:	4642      	mov	r2, r8
 8002baa:	464b      	mov	r3, r9
 8002bac:	1891      	adds	r1, r2, r2
 8002bae:	61b9      	str	r1, [r7, #24]
 8002bb0:	415b      	adcs	r3, r3
 8002bb2:	61fb      	str	r3, [r7, #28]
 8002bb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002bb8:	4641      	mov	r1, r8
 8002bba:	1851      	adds	r1, r2, r1
 8002bbc:	6139      	str	r1, [r7, #16]
 8002bbe:	4649      	mov	r1, r9
 8002bc0:	414b      	adcs	r3, r1
 8002bc2:	617b      	str	r3, [r7, #20]
 8002bc4:	f04f 0200 	mov.w	r2, #0
 8002bc8:	f04f 0300 	mov.w	r3, #0
 8002bcc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002bd0:	4659      	mov	r1, fp
 8002bd2:	00cb      	lsls	r3, r1, #3
 8002bd4:	4651      	mov	r1, sl
 8002bd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bda:	4651      	mov	r1, sl
 8002bdc:	00ca      	lsls	r2, r1, #3
 8002bde:	4610      	mov	r0, r2
 8002be0:	4619      	mov	r1, r3
 8002be2:	4603      	mov	r3, r0
 8002be4:	4642      	mov	r2, r8
 8002be6:	189b      	adds	r3, r3, r2
 8002be8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002bec:	464b      	mov	r3, r9
 8002bee:	460a      	mov	r2, r1
 8002bf0:	eb42 0303 	adc.w	r3, r2, r3
 8002bf4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002c02:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002c04:	f04f 0200 	mov.w	r2, #0
 8002c08:	f04f 0300 	mov.w	r3, #0
 8002c0c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002c10:	4649      	mov	r1, r9
 8002c12:	008b      	lsls	r3, r1, #2
 8002c14:	4641      	mov	r1, r8
 8002c16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c1a:	4641      	mov	r1, r8
 8002c1c:	008a      	lsls	r2, r1, #2
 8002c1e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002c22:	f7fd fb2d 	bl	8000280 <__aeabi_uldivmod>
 8002c26:	4602      	mov	r2, r0
 8002c28:	460b      	mov	r3, r1
 8002c2a:	4611      	mov	r1, r2
 8002c2c:	4b38      	ldr	r3, [pc, #224]	@ (8002d10 <UART_SetConfig+0x4e4>)
 8002c2e:	fba3 2301 	umull	r2, r3, r3, r1
 8002c32:	095b      	lsrs	r3, r3, #5
 8002c34:	2264      	movs	r2, #100	@ 0x64
 8002c36:	fb02 f303 	mul.w	r3, r2, r3
 8002c3a:	1acb      	subs	r3, r1, r3
 8002c3c:	011b      	lsls	r3, r3, #4
 8002c3e:	3332      	adds	r3, #50	@ 0x32
 8002c40:	4a33      	ldr	r2, [pc, #204]	@ (8002d10 <UART_SetConfig+0x4e4>)
 8002c42:	fba2 2303 	umull	r2, r3, r2, r3
 8002c46:	095b      	lsrs	r3, r3, #5
 8002c48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c4c:	441c      	add	r4, r3
 8002c4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c52:	2200      	movs	r2, #0
 8002c54:	673b      	str	r3, [r7, #112]	@ 0x70
 8002c56:	677a      	str	r2, [r7, #116]	@ 0x74
 8002c58:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002c5c:	4642      	mov	r2, r8
 8002c5e:	464b      	mov	r3, r9
 8002c60:	1891      	adds	r1, r2, r2
 8002c62:	60b9      	str	r1, [r7, #8]
 8002c64:	415b      	adcs	r3, r3
 8002c66:	60fb      	str	r3, [r7, #12]
 8002c68:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c6c:	4641      	mov	r1, r8
 8002c6e:	1851      	adds	r1, r2, r1
 8002c70:	6039      	str	r1, [r7, #0]
 8002c72:	4649      	mov	r1, r9
 8002c74:	414b      	adcs	r3, r1
 8002c76:	607b      	str	r3, [r7, #4]
 8002c78:	f04f 0200 	mov.w	r2, #0
 8002c7c:	f04f 0300 	mov.w	r3, #0
 8002c80:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002c84:	4659      	mov	r1, fp
 8002c86:	00cb      	lsls	r3, r1, #3
 8002c88:	4651      	mov	r1, sl
 8002c8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c8e:	4651      	mov	r1, sl
 8002c90:	00ca      	lsls	r2, r1, #3
 8002c92:	4610      	mov	r0, r2
 8002c94:	4619      	mov	r1, r3
 8002c96:	4603      	mov	r3, r0
 8002c98:	4642      	mov	r2, r8
 8002c9a:	189b      	adds	r3, r3, r2
 8002c9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c9e:	464b      	mov	r3, r9
 8002ca0:	460a      	mov	r2, r1
 8002ca2:	eb42 0303 	adc.w	r3, r2, r3
 8002ca6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	663b      	str	r3, [r7, #96]	@ 0x60
 8002cb2:	667a      	str	r2, [r7, #100]	@ 0x64
 8002cb4:	f04f 0200 	mov.w	r2, #0
 8002cb8:	f04f 0300 	mov.w	r3, #0
 8002cbc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002cc0:	4649      	mov	r1, r9
 8002cc2:	008b      	lsls	r3, r1, #2
 8002cc4:	4641      	mov	r1, r8
 8002cc6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002cca:	4641      	mov	r1, r8
 8002ccc:	008a      	lsls	r2, r1, #2
 8002cce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002cd2:	f7fd fad5 	bl	8000280 <__aeabi_uldivmod>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	460b      	mov	r3, r1
 8002cda:	4b0d      	ldr	r3, [pc, #52]	@ (8002d10 <UART_SetConfig+0x4e4>)
 8002cdc:	fba3 1302 	umull	r1, r3, r3, r2
 8002ce0:	095b      	lsrs	r3, r3, #5
 8002ce2:	2164      	movs	r1, #100	@ 0x64
 8002ce4:	fb01 f303 	mul.w	r3, r1, r3
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	011b      	lsls	r3, r3, #4
 8002cec:	3332      	adds	r3, #50	@ 0x32
 8002cee:	4a08      	ldr	r2, [pc, #32]	@ (8002d10 <UART_SetConfig+0x4e4>)
 8002cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf4:	095b      	lsrs	r3, r3, #5
 8002cf6:	f003 020f 	and.w	r2, r3, #15
 8002cfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4422      	add	r2, r4
 8002d02:	609a      	str	r2, [r3, #8]
}
 8002d04:	bf00      	nop
 8002d06:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d10:	51eb851f 	.word	0x51eb851f

08002d14 <std>:
 8002d14:	2300      	movs	r3, #0
 8002d16:	b510      	push	{r4, lr}
 8002d18:	4604      	mov	r4, r0
 8002d1a:	e9c0 3300 	strd	r3, r3, [r0]
 8002d1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002d22:	6083      	str	r3, [r0, #8]
 8002d24:	8181      	strh	r1, [r0, #12]
 8002d26:	6643      	str	r3, [r0, #100]	@ 0x64
 8002d28:	81c2      	strh	r2, [r0, #14]
 8002d2a:	6183      	str	r3, [r0, #24]
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	2208      	movs	r2, #8
 8002d30:	305c      	adds	r0, #92	@ 0x5c
 8002d32:	f000 f9f9 	bl	8003128 <memset>
 8002d36:	4b0d      	ldr	r3, [pc, #52]	@ (8002d6c <std+0x58>)
 8002d38:	6263      	str	r3, [r4, #36]	@ 0x24
 8002d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8002d70 <std+0x5c>)
 8002d3c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8002d74 <std+0x60>)
 8002d40:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002d42:	4b0d      	ldr	r3, [pc, #52]	@ (8002d78 <std+0x64>)
 8002d44:	6323      	str	r3, [r4, #48]	@ 0x30
 8002d46:	4b0d      	ldr	r3, [pc, #52]	@ (8002d7c <std+0x68>)
 8002d48:	6224      	str	r4, [r4, #32]
 8002d4a:	429c      	cmp	r4, r3
 8002d4c:	d006      	beq.n	8002d5c <std+0x48>
 8002d4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002d52:	4294      	cmp	r4, r2
 8002d54:	d002      	beq.n	8002d5c <std+0x48>
 8002d56:	33d0      	adds	r3, #208	@ 0xd0
 8002d58:	429c      	cmp	r4, r3
 8002d5a:	d105      	bne.n	8002d68 <std+0x54>
 8002d5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002d60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d64:	f000 ba58 	b.w	8003218 <__retarget_lock_init_recursive>
 8002d68:	bd10      	pop	{r4, pc}
 8002d6a:	bf00      	nop
 8002d6c:	08002f79 	.word	0x08002f79
 8002d70:	08002f9b 	.word	0x08002f9b
 8002d74:	08002fd3 	.word	0x08002fd3
 8002d78:	08002ff7 	.word	0x08002ff7
 8002d7c:	20000128 	.word	0x20000128

08002d80 <stdio_exit_handler>:
 8002d80:	4a02      	ldr	r2, [pc, #8]	@ (8002d8c <stdio_exit_handler+0xc>)
 8002d82:	4903      	ldr	r1, [pc, #12]	@ (8002d90 <stdio_exit_handler+0x10>)
 8002d84:	4803      	ldr	r0, [pc, #12]	@ (8002d94 <stdio_exit_handler+0x14>)
 8002d86:	f000 b869 	b.w	8002e5c <_fwalk_sglue>
 8002d8a:	bf00      	nop
 8002d8c:	2000000c 	.word	0x2000000c
 8002d90:	08003ab5 	.word	0x08003ab5
 8002d94:	2000001c 	.word	0x2000001c

08002d98 <cleanup_stdio>:
 8002d98:	6841      	ldr	r1, [r0, #4]
 8002d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8002dcc <cleanup_stdio+0x34>)
 8002d9c:	4299      	cmp	r1, r3
 8002d9e:	b510      	push	{r4, lr}
 8002da0:	4604      	mov	r4, r0
 8002da2:	d001      	beq.n	8002da8 <cleanup_stdio+0x10>
 8002da4:	f000 fe86 	bl	8003ab4 <_fflush_r>
 8002da8:	68a1      	ldr	r1, [r4, #8]
 8002daa:	4b09      	ldr	r3, [pc, #36]	@ (8002dd0 <cleanup_stdio+0x38>)
 8002dac:	4299      	cmp	r1, r3
 8002dae:	d002      	beq.n	8002db6 <cleanup_stdio+0x1e>
 8002db0:	4620      	mov	r0, r4
 8002db2:	f000 fe7f 	bl	8003ab4 <_fflush_r>
 8002db6:	68e1      	ldr	r1, [r4, #12]
 8002db8:	4b06      	ldr	r3, [pc, #24]	@ (8002dd4 <cleanup_stdio+0x3c>)
 8002dba:	4299      	cmp	r1, r3
 8002dbc:	d004      	beq.n	8002dc8 <cleanup_stdio+0x30>
 8002dbe:	4620      	mov	r0, r4
 8002dc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002dc4:	f000 be76 	b.w	8003ab4 <_fflush_r>
 8002dc8:	bd10      	pop	{r4, pc}
 8002dca:	bf00      	nop
 8002dcc:	20000128 	.word	0x20000128
 8002dd0:	20000190 	.word	0x20000190
 8002dd4:	200001f8 	.word	0x200001f8

08002dd8 <global_stdio_init.part.0>:
 8002dd8:	b510      	push	{r4, lr}
 8002dda:	4b0b      	ldr	r3, [pc, #44]	@ (8002e08 <global_stdio_init.part.0+0x30>)
 8002ddc:	4c0b      	ldr	r4, [pc, #44]	@ (8002e0c <global_stdio_init.part.0+0x34>)
 8002dde:	4a0c      	ldr	r2, [pc, #48]	@ (8002e10 <global_stdio_init.part.0+0x38>)
 8002de0:	601a      	str	r2, [r3, #0]
 8002de2:	4620      	mov	r0, r4
 8002de4:	2200      	movs	r2, #0
 8002de6:	2104      	movs	r1, #4
 8002de8:	f7ff ff94 	bl	8002d14 <std>
 8002dec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002df0:	2201      	movs	r2, #1
 8002df2:	2109      	movs	r1, #9
 8002df4:	f7ff ff8e 	bl	8002d14 <std>
 8002df8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002dfc:	2202      	movs	r2, #2
 8002dfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e02:	2112      	movs	r1, #18
 8002e04:	f7ff bf86 	b.w	8002d14 <std>
 8002e08:	20000260 	.word	0x20000260
 8002e0c:	20000128 	.word	0x20000128
 8002e10:	08002d81 	.word	0x08002d81

08002e14 <__sfp_lock_acquire>:
 8002e14:	4801      	ldr	r0, [pc, #4]	@ (8002e1c <__sfp_lock_acquire+0x8>)
 8002e16:	f000 ba00 	b.w	800321a <__retarget_lock_acquire_recursive>
 8002e1a:	bf00      	nop
 8002e1c:	20000269 	.word	0x20000269

08002e20 <__sfp_lock_release>:
 8002e20:	4801      	ldr	r0, [pc, #4]	@ (8002e28 <__sfp_lock_release+0x8>)
 8002e22:	f000 b9fb 	b.w	800321c <__retarget_lock_release_recursive>
 8002e26:	bf00      	nop
 8002e28:	20000269 	.word	0x20000269

08002e2c <__sinit>:
 8002e2c:	b510      	push	{r4, lr}
 8002e2e:	4604      	mov	r4, r0
 8002e30:	f7ff fff0 	bl	8002e14 <__sfp_lock_acquire>
 8002e34:	6a23      	ldr	r3, [r4, #32]
 8002e36:	b11b      	cbz	r3, 8002e40 <__sinit+0x14>
 8002e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e3c:	f7ff bff0 	b.w	8002e20 <__sfp_lock_release>
 8002e40:	4b04      	ldr	r3, [pc, #16]	@ (8002e54 <__sinit+0x28>)
 8002e42:	6223      	str	r3, [r4, #32]
 8002e44:	4b04      	ldr	r3, [pc, #16]	@ (8002e58 <__sinit+0x2c>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d1f5      	bne.n	8002e38 <__sinit+0xc>
 8002e4c:	f7ff ffc4 	bl	8002dd8 <global_stdio_init.part.0>
 8002e50:	e7f2      	b.n	8002e38 <__sinit+0xc>
 8002e52:	bf00      	nop
 8002e54:	08002d99 	.word	0x08002d99
 8002e58:	20000260 	.word	0x20000260

08002e5c <_fwalk_sglue>:
 8002e5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e60:	4607      	mov	r7, r0
 8002e62:	4688      	mov	r8, r1
 8002e64:	4614      	mov	r4, r2
 8002e66:	2600      	movs	r6, #0
 8002e68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002e6c:	f1b9 0901 	subs.w	r9, r9, #1
 8002e70:	d505      	bpl.n	8002e7e <_fwalk_sglue+0x22>
 8002e72:	6824      	ldr	r4, [r4, #0]
 8002e74:	2c00      	cmp	r4, #0
 8002e76:	d1f7      	bne.n	8002e68 <_fwalk_sglue+0xc>
 8002e78:	4630      	mov	r0, r6
 8002e7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e7e:	89ab      	ldrh	r3, [r5, #12]
 8002e80:	2b01      	cmp	r3, #1
 8002e82:	d907      	bls.n	8002e94 <_fwalk_sglue+0x38>
 8002e84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002e88:	3301      	adds	r3, #1
 8002e8a:	d003      	beq.n	8002e94 <_fwalk_sglue+0x38>
 8002e8c:	4629      	mov	r1, r5
 8002e8e:	4638      	mov	r0, r7
 8002e90:	47c0      	blx	r8
 8002e92:	4306      	orrs	r6, r0
 8002e94:	3568      	adds	r5, #104	@ 0x68
 8002e96:	e7e9      	b.n	8002e6c <_fwalk_sglue+0x10>

08002e98 <iprintf>:
 8002e98:	b40f      	push	{r0, r1, r2, r3}
 8002e9a:	b507      	push	{r0, r1, r2, lr}
 8002e9c:	4906      	ldr	r1, [pc, #24]	@ (8002eb8 <iprintf+0x20>)
 8002e9e:	ab04      	add	r3, sp, #16
 8002ea0:	6808      	ldr	r0, [r1, #0]
 8002ea2:	f853 2b04 	ldr.w	r2, [r3], #4
 8002ea6:	6881      	ldr	r1, [r0, #8]
 8002ea8:	9301      	str	r3, [sp, #4]
 8002eaa:	f000 fadb 	bl	8003464 <_vfiprintf_r>
 8002eae:	b003      	add	sp, #12
 8002eb0:	f85d eb04 	ldr.w	lr, [sp], #4
 8002eb4:	b004      	add	sp, #16
 8002eb6:	4770      	bx	lr
 8002eb8:	20000018 	.word	0x20000018

08002ebc <_puts_r>:
 8002ebc:	6a03      	ldr	r3, [r0, #32]
 8002ebe:	b570      	push	{r4, r5, r6, lr}
 8002ec0:	6884      	ldr	r4, [r0, #8]
 8002ec2:	4605      	mov	r5, r0
 8002ec4:	460e      	mov	r6, r1
 8002ec6:	b90b      	cbnz	r3, 8002ecc <_puts_r+0x10>
 8002ec8:	f7ff ffb0 	bl	8002e2c <__sinit>
 8002ecc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002ece:	07db      	lsls	r3, r3, #31
 8002ed0:	d405      	bmi.n	8002ede <_puts_r+0x22>
 8002ed2:	89a3      	ldrh	r3, [r4, #12]
 8002ed4:	0598      	lsls	r0, r3, #22
 8002ed6:	d402      	bmi.n	8002ede <_puts_r+0x22>
 8002ed8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002eda:	f000 f99e 	bl	800321a <__retarget_lock_acquire_recursive>
 8002ede:	89a3      	ldrh	r3, [r4, #12]
 8002ee0:	0719      	lsls	r1, r3, #28
 8002ee2:	d502      	bpl.n	8002eea <_puts_r+0x2e>
 8002ee4:	6923      	ldr	r3, [r4, #16]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d135      	bne.n	8002f56 <_puts_r+0x9a>
 8002eea:	4621      	mov	r1, r4
 8002eec:	4628      	mov	r0, r5
 8002eee:	f000 f8c5 	bl	800307c <__swsetup_r>
 8002ef2:	b380      	cbz	r0, 8002f56 <_puts_r+0x9a>
 8002ef4:	f04f 35ff 	mov.w	r5, #4294967295
 8002ef8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002efa:	07da      	lsls	r2, r3, #31
 8002efc:	d405      	bmi.n	8002f0a <_puts_r+0x4e>
 8002efe:	89a3      	ldrh	r3, [r4, #12]
 8002f00:	059b      	lsls	r3, r3, #22
 8002f02:	d402      	bmi.n	8002f0a <_puts_r+0x4e>
 8002f04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002f06:	f000 f989 	bl	800321c <__retarget_lock_release_recursive>
 8002f0a:	4628      	mov	r0, r5
 8002f0c:	bd70      	pop	{r4, r5, r6, pc}
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	da04      	bge.n	8002f1c <_puts_r+0x60>
 8002f12:	69a2      	ldr	r2, [r4, #24]
 8002f14:	429a      	cmp	r2, r3
 8002f16:	dc17      	bgt.n	8002f48 <_puts_r+0x8c>
 8002f18:	290a      	cmp	r1, #10
 8002f1a:	d015      	beq.n	8002f48 <_puts_r+0x8c>
 8002f1c:	6823      	ldr	r3, [r4, #0]
 8002f1e:	1c5a      	adds	r2, r3, #1
 8002f20:	6022      	str	r2, [r4, #0]
 8002f22:	7019      	strb	r1, [r3, #0]
 8002f24:	68a3      	ldr	r3, [r4, #8]
 8002f26:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	60a3      	str	r3, [r4, #8]
 8002f2e:	2900      	cmp	r1, #0
 8002f30:	d1ed      	bne.n	8002f0e <_puts_r+0x52>
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	da11      	bge.n	8002f5a <_puts_r+0x9e>
 8002f36:	4622      	mov	r2, r4
 8002f38:	210a      	movs	r1, #10
 8002f3a:	4628      	mov	r0, r5
 8002f3c:	f000 f85f 	bl	8002ffe <__swbuf_r>
 8002f40:	3001      	adds	r0, #1
 8002f42:	d0d7      	beq.n	8002ef4 <_puts_r+0x38>
 8002f44:	250a      	movs	r5, #10
 8002f46:	e7d7      	b.n	8002ef8 <_puts_r+0x3c>
 8002f48:	4622      	mov	r2, r4
 8002f4a:	4628      	mov	r0, r5
 8002f4c:	f000 f857 	bl	8002ffe <__swbuf_r>
 8002f50:	3001      	adds	r0, #1
 8002f52:	d1e7      	bne.n	8002f24 <_puts_r+0x68>
 8002f54:	e7ce      	b.n	8002ef4 <_puts_r+0x38>
 8002f56:	3e01      	subs	r6, #1
 8002f58:	e7e4      	b.n	8002f24 <_puts_r+0x68>
 8002f5a:	6823      	ldr	r3, [r4, #0]
 8002f5c:	1c5a      	adds	r2, r3, #1
 8002f5e:	6022      	str	r2, [r4, #0]
 8002f60:	220a      	movs	r2, #10
 8002f62:	701a      	strb	r2, [r3, #0]
 8002f64:	e7ee      	b.n	8002f44 <_puts_r+0x88>
	...

08002f68 <puts>:
 8002f68:	4b02      	ldr	r3, [pc, #8]	@ (8002f74 <puts+0xc>)
 8002f6a:	4601      	mov	r1, r0
 8002f6c:	6818      	ldr	r0, [r3, #0]
 8002f6e:	f7ff bfa5 	b.w	8002ebc <_puts_r>
 8002f72:	bf00      	nop
 8002f74:	20000018 	.word	0x20000018

08002f78 <__sread>:
 8002f78:	b510      	push	{r4, lr}
 8002f7a:	460c      	mov	r4, r1
 8002f7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f80:	f000 f8fc 	bl	800317c <_read_r>
 8002f84:	2800      	cmp	r0, #0
 8002f86:	bfab      	itete	ge
 8002f88:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002f8a:	89a3      	ldrhlt	r3, [r4, #12]
 8002f8c:	181b      	addge	r3, r3, r0
 8002f8e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002f92:	bfac      	ite	ge
 8002f94:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002f96:	81a3      	strhlt	r3, [r4, #12]
 8002f98:	bd10      	pop	{r4, pc}

08002f9a <__swrite>:
 8002f9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f9e:	461f      	mov	r7, r3
 8002fa0:	898b      	ldrh	r3, [r1, #12]
 8002fa2:	05db      	lsls	r3, r3, #23
 8002fa4:	4605      	mov	r5, r0
 8002fa6:	460c      	mov	r4, r1
 8002fa8:	4616      	mov	r6, r2
 8002faa:	d505      	bpl.n	8002fb8 <__swrite+0x1e>
 8002fac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fb0:	2302      	movs	r3, #2
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	f000 f8d0 	bl	8003158 <_lseek_r>
 8002fb8:	89a3      	ldrh	r3, [r4, #12]
 8002fba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002fbe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002fc2:	81a3      	strh	r3, [r4, #12]
 8002fc4:	4632      	mov	r2, r6
 8002fc6:	463b      	mov	r3, r7
 8002fc8:	4628      	mov	r0, r5
 8002fca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002fce:	f000 b8e7 	b.w	80031a0 <_write_r>

08002fd2 <__sseek>:
 8002fd2:	b510      	push	{r4, lr}
 8002fd4:	460c      	mov	r4, r1
 8002fd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fda:	f000 f8bd 	bl	8003158 <_lseek_r>
 8002fde:	1c43      	adds	r3, r0, #1
 8002fe0:	89a3      	ldrh	r3, [r4, #12]
 8002fe2:	bf15      	itete	ne
 8002fe4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002fe6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002fea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002fee:	81a3      	strheq	r3, [r4, #12]
 8002ff0:	bf18      	it	ne
 8002ff2:	81a3      	strhne	r3, [r4, #12]
 8002ff4:	bd10      	pop	{r4, pc}

08002ff6 <__sclose>:
 8002ff6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ffa:	f000 b89d 	b.w	8003138 <_close_r>

08002ffe <__swbuf_r>:
 8002ffe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003000:	460e      	mov	r6, r1
 8003002:	4614      	mov	r4, r2
 8003004:	4605      	mov	r5, r0
 8003006:	b118      	cbz	r0, 8003010 <__swbuf_r+0x12>
 8003008:	6a03      	ldr	r3, [r0, #32]
 800300a:	b90b      	cbnz	r3, 8003010 <__swbuf_r+0x12>
 800300c:	f7ff ff0e 	bl	8002e2c <__sinit>
 8003010:	69a3      	ldr	r3, [r4, #24]
 8003012:	60a3      	str	r3, [r4, #8]
 8003014:	89a3      	ldrh	r3, [r4, #12]
 8003016:	071a      	lsls	r2, r3, #28
 8003018:	d501      	bpl.n	800301e <__swbuf_r+0x20>
 800301a:	6923      	ldr	r3, [r4, #16]
 800301c:	b943      	cbnz	r3, 8003030 <__swbuf_r+0x32>
 800301e:	4621      	mov	r1, r4
 8003020:	4628      	mov	r0, r5
 8003022:	f000 f82b 	bl	800307c <__swsetup_r>
 8003026:	b118      	cbz	r0, 8003030 <__swbuf_r+0x32>
 8003028:	f04f 37ff 	mov.w	r7, #4294967295
 800302c:	4638      	mov	r0, r7
 800302e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003030:	6823      	ldr	r3, [r4, #0]
 8003032:	6922      	ldr	r2, [r4, #16]
 8003034:	1a98      	subs	r0, r3, r2
 8003036:	6963      	ldr	r3, [r4, #20]
 8003038:	b2f6      	uxtb	r6, r6
 800303a:	4283      	cmp	r3, r0
 800303c:	4637      	mov	r7, r6
 800303e:	dc05      	bgt.n	800304c <__swbuf_r+0x4e>
 8003040:	4621      	mov	r1, r4
 8003042:	4628      	mov	r0, r5
 8003044:	f000 fd36 	bl	8003ab4 <_fflush_r>
 8003048:	2800      	cmp	r0, #0
 800304a:	d1ed      	bne.n	8003028 <__swbuf_r+0x2a>
 800304c:	68a3      	ldr	r3, [r4, #8]
 800304e:	3b01      	subs	r3, #1
 8003050:	60a3      	str	r3, [r4, #8]
 8003052:	6823      	ldr	r3, [r4, #0]
 8003054:	1c5a      	adds	r2, r3, #1
 8003056:	6022      	str	r2, [r4, #0]
 8003058:	701e      	strb	r6, [r3, #0]
 800305a:	6962      	ldr	r2, [r4, #20]
 800305c:	1c43      	adds	r3, r0, #1
 800305e:	429a      	cmp	r2, r3
 8003060:	d004      	beq.n	800306c <__swbuf_r+0x6e>
 8003062:	89a3      	ldrh	r3, [r4, #12]
 8003064:	07db      	lsls	r3, r3, #31
 8003066:	d5e1      	bpl.n	800302c <__swbuf_r+0x2e>
 8003068:	2e0a      	cmp	r6, #10
 800306a:	d1df      	bne.n	800302c <__swbuf_r+0x2e>
 800306c:	4621      	mov	r1, r4
 800306e:	4628      	mov	r0, r5
 8003070:	f000 fd20 	bl	8003ab4 <_fflush_r>
 8003074:	2800      	cmp	r0, #0
 8003076:	d0d9      	beq.n	800302c <__swbuf_r+0x2e>
 8003078:	e7d6      	b.n	8003028 <__swbuf_r+0x2a>
	...

0800307c <__swsetup_r>:
 800307c:	b538      	push	{r3, r4, r5, lr}
 800307e:	4b29      	ldr	r3, [pc, #164]	@ (8003124 <__swsetup_r+0xa8>)
 8003080:	4605      	mov	r5, r0
 8003082:	6818      	ldr	r0, [r3, #0]
 8003084:	460c      	mov	r4, r1
 8003086:	b118      	cbz	r0, 8003090 <__swsetup_r+0x14>
 8003088:	6a03      	ldr	r3, [r0, #32]
 800308a:	b90b      	cbnz	r3, 8003090 <__swsetup_r+0x14>
 800308c:	f7ff fece 	bl	8002e2c <__sinit>
 8003090:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003094:	0719      	lsls	r1, r3, #28
 8003096:	d422      	bmi.n	80030de <__swsetup_r+0x62>
 8003098:	06da      	lsls	r2, r3, #27
 800309a:	d407      	bmi.n	80030ac <__swsetup_r+0x30>
 800309c:	2209      	movs	r2, #9
 800309e:	602a      	str	r2, [r5, #0]
 80030a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80030a4:	81a3      	strh	r3, [r4, #12]
 80030a6:	f04f 30ff 	mov.w	r0, #4294967295
 80030aa:	e033      	b.n	8003114 <__swsetup_r+0x98>
 80030ac:	0758      	lsls	r0, r3, #29
 80030ae:	d512      	bpl.n	80030d6 <__swsetup_r+0x5a>
 80030b0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80030b2:	b141      	cbz	r1, 80030c6 <__swsetup_r+0x4a>
 80030b4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80030b8:	4299      	cmp	r1, r3
 80030ba:	d002      	beq.n	80030c2 <__swsetup_r+0x46>
 80030bc:	4628      	mov	r0, r5
 80030be:	f000 f8af 	bl	8003220 <_free_r>
 80030c2:	2300      	movs	r3, #0
 80030c4:	6363      	str	r3, [r4, #52]	@ 0x34
 80030c6:	89a3      	ldrh	r3, [r4, #12]
 80030c8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80030cc:	81a3      	strh	r3, [r4, #12]
 80030ce:	2300      	movs	r3, #0
 80030d0:	6063      	str	r3, [r4, #4]
 80030d2:	6923      	ldr	r3, [r4, #16]
 80030d4:	6023      	str	r3, [r4, #0]
 80030d6:	89a3      	ldrh	r3, [r4, #12]
 80030d8:	f043 0308 	orr.w	r3, r3, #8
 80030dc:	81a3      	strh	r3, [r4, #12]
 80030de:	6923      	ldr	r3, [r4, #16]
 80030e0:	b94b      	cbnz	r3, 80030f6 <__swsetup_r+0x7a>
 80030e2:	89a3      	ldrh	r3, [r4, #12]
 80030e4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80030e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80030ec:	d003      	beq.n	80030f6 <__swsetup_r+0x7a>
 80030ee:	4621      	mov	r1, r4
 80030f0:	4628      	mov	r0, r5
 80030f2:	f000 fd2d 	bl	8003b50 <__smakebuf_r>
 80030f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80030fa:	f013 0201 	ands.w	r2, r3, #1
 80030fe:	d00a      	beq.n	8003116 <__swsetup_r+0x9a>
 8003100:	2200      	movs	r2, #0
 8003102:	60a2      	str	r2, [r4, #8]
 8003104:	6962      	ldr	r2, [r4, #20]
 8003106:	4252      	negs	r2, r2
 8003108:	61a2      	str	r2, [r4, #24]
 800310a:	6922      	ldr	r2, [r4, #16]
 800310c:	b942      	cbnz	r2, 8003120 <__swsetup_r+0xa4>
 800310e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003112:	d1c5      	bne.n	80030a0 <__swsetup_r+0x24>
 8003114:	bd38      	pop	{r3, r4, r5, pc}
 8003116:	0799      	lsls	r1, r3, #30
 8003118:	bf58      	it	pl
 800311a:	6962      	ldrpl	r2, [r4, #20]
 800311c:	60a2      	str	r2, [r4, #8]
 800311e:	e7f4      	b.n	800310a <__swsetup_r+0x8e>
 8003120:	2000      	movs	r0, #0
 8003122:	e7f7      	b.n	8003114 <__swsetup_r+0x98>
 8003124:	20000018 	.word	0x20000018

08003128 <memset>:
 8003128:	4402      	add	r2, r0
 800312a:	4603      	mov	r3, r0
 800312c:	4293      	cmp	r3, r2
 800312e:	d100      	bne.n	8003132 <memset+0xa>
 8003130:	4770      	bx	lr
 8003132:	f803 1b01 	strb.w	r1, [r3], #1
 8003136:	e7f9      	b.n	800312c <memset+0x4>

08003138 <_close_r>:
 8003138:	b538      	push	{r3, r4, r5, lr}
 800313a:	4d06      	ldr	r5, [pc, #24]	@ (8003154 <_close_r+0x1c>)
 800313c:	2300      	movs	r3, #0
 800313e:	4604      	mov	r4, r0
 8003140:	4608      	mov	r0, r1
 8003142:	602b      	str	r3, [r5, #0]
 8003144:	f7fd fd2b 	bl	8000b9e <_close>
 8003148:	1c43      	adds	r3, r0, #1
 800314a:	d102      	bne.n	8003152 <_close_r+0x1a>
 800314c:	682b      	ldr	r3, [r5, #0]
 800314e:	b103      	cbz	r3, 8003152 <_close_r+0x1a>
 8003150:	6023      	str	r3, [r4, #0]
 8003152:	bd38      	pop	{r3, r4, r5, pc}
 8003154:	20000264 	.word	0x20000264

08003158 <_lseek_r>:
 8003158:	b538      	push	{r3, r4, r5, lr}
 800315a:	4d07      	ldr	r5, [pc, #28]	@ (8003178 <_lseek_r+0x20>)
 800315c:	4604      	mov	r4, r0
 800315e:	4608      	mov	r0, r1
 8003160:	4611      	mov	r1, r2
 8003162:	2200      	movs	r2, #0
 8003164:	602a      	str	r2, [r5, #0]
 8003166:	461a      	mov	r2, r3
 8003168:	f7fd fd40 	bl	8000bec <_lseek>
 800316c:	1c43      	adds	r3, r0, #1
 800316e:	d102      	bne.n	8003176 <_lseek_r+0x1e>
 8003170:	682b      	ldr	r3, [r5, #0]
 8003172:	b103      	cbz	r3, 8003176 <_lseek_r+0x1e>
 8003174:	6023      	str	r3, [r4, #0]
 8003176:	bd38      	pop	{r3, r4, r5, pc}
 8003178:	20000264 	.word	0x20000264

0800317c <_read_r>:
 800317c:	b538      	push	{r3, r4, r5, lr}
 800317e:	4d07      	ldr	r5, [pc, #28]	@ (800319c <_read_r+0x20>)
 8003180:	4604      	mov	r4, r0
 8003182:	4608      	mov	r0, r1
 8003184:	4611      	mov	r1, r2
 8003186:	2200      	movs	r2, #0
 8003188:	602a      	str	r2, [r5, #0]
 800318a:	461a      	mov	r2, r3
 800318c:	f7fd fcce 	bl	8000b2c <_read>
 8003190:	1c43      	adds	r3, r0, #1
 8003192:	d102      	bne.n	800319a <_read_r+0x1e>
 8003194:	682b      	ldr	r3, [r5, #0]
 8003196:	b103      	cbz	r3, 800319a <_read_r+0x1e>
 8003198:	6023      	str	r3, [r4, #0]
 800319a:	bd38      	pop	{r3, r4, r5, pc}
 800319c:	20000264 	.word	0x20000264

080031a0 <_write_r>:
 80031a0:	b538      	push	{r3, r4, r5, lr}
 80031a2:	4d07      	ldr	r5, [pc, #28]	@ (80031c0 <_write_r+0x20>)
 80031a4:	4604      	mov	r4, r0
 80031a6:	4608      	mov	r0, r1
 80031a8:	4611      	mov	r1, r2
 80031aa:	2200      	movs	r2, #0
 80031ac:	602a      	str	r2, [r5, #0]
 80031ae:	461a      	mov	r2, r3
 80031b0:	f7fd fcd9 	bl	8000b66 <_write>
 80031b4:	1c43      	adds	r3, r0, #1
 80031b6:	d102      	bne.n	80031be <_write_r+0x1e>
 80031b8:	682b      	ldr	r3, [r5, #0]
 80031ba:	b103      	cbz	r3, 80031be <_write_r+0x1e>
 80031bc:	6023      	str	r3, [r4, #0]
 80031be:	bd38      	pop	{r3, r4, r5, pc}
 80031c0:	20000264 	.word	0x20000264

080031c4 <__errno>:
 80031c4:	4b01      	ldr	r3, [pc, #4]	@ (80031cc <__errno+0x8>)
 80031c6:	6818      	ldr	r0, [r3, #0]
 80031c8:	4770      	bx	lr
 80031ca:	bf00      	nop
 80031cc:	20000018 	.word	0x20000018

080031d0 <__libc_init_array>:
 80031d0:	b570      	push	{r4, r5, r6, lr}
 80031d2:	4d0d      	ldr	r5, [pc, #52]	@ (8003208 <__libc_init_array+0x38>)
 80031d4:	4c0d      	ldr	r4, [pc, #52]	@ (800320c <__libc_init_array+0x3c>)
 80031d6:	1b64      	subs	r4, r4, r5
 80031d8:	10a4      	asrs	r4, r4, #2
 80031da:	2600      	movs	r6, #0
 80031dc:	42a6      	cmp	r6, r4
 80031de:	d109      	bne.n	80031f4 <__libc_init_array+0x24>
 80031e0:	4d0b      	ldr	r5, [pc, #44]	@ (8003210 <__libc_init_array+0x40>)
 80031e2:	4c0c      	ldr	r4, [pc, #48]	@ (8003214 <__libc_init_array+0x44>)
 80031e4:	f000 fd22 	bl	8003c2c <_init>
 80031e8:	1b64      	subs	r4, r4, r5
 80031ea:	10a4      	asrs	r4, r4, #2
 80031ec:	2600      	movs	r6, #0
 80031ee:	42a6      	cmp	r6, r4
 80031f0:	d105      	bne.n	80031fe <__libc_init_array+0x2e>
 80031f2:	bd70      	pop	{r4, r5, r6, pc}
 80031f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80031f8:	4798      	blx	r3
 80031fa:	3601      	adds	r6, #1
 80031fc:	e7ee      	b.n	80031dc <__libc_init_array+0xc>
 80031fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8003202:	4798      	blx	r3
 8003204:	3601      	adds	r6, #1
 8003206:	e7f2      	b.n	80031ee <__libc_init_array+0x1e>
 8003208:	08003ccc 	.word	0x08003ccc
 800320c:	08003ccc 	.word	0x08003ccc
 8003210:	08003ccc 	.word	0x08003ccc
 8003214:	08003cd0 	.word	0x08003cd0

08003218 <__retarget_lock_init_recursive>:
 8003218:	4770      	bx	lr

0800321a <__retarget_lock_acquire_recursive>:
 800321a:	4770      	bx	lr

0800321c <__retarget_lock_release_recursive>:
 800321c:	4770      	bx	lr
	...

08003220 <_free_r>:
 8003220:	b538      	push	{r3, r4, r5, lr}
 8003222:	4605      	mov	r5, r0
 8003224:	2900      	cmp	r1, #0
 8003226:	d041      	beq.n	80032ac <_free_r+0x8c>
 8003228:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800322c:	1f0c      	subs	r4, r1, #4
 800322e:	2b00      	cmp	r3, #0
 8003230:	bfb8      	it	lt
 8003232:	18e4      	addlt	r4, r4, r3
 8003234:	f000 f8e0 	bl	80033f8 <__malloc_lock>
 8003238:	4a1d      	ldr	r2, [pc, #116]	@ (80032b0 <_free_r+0x90>)
 800323a:	6813      	ldr	r3, [r2, #0]
 800323c:	b933      	cbnz	r3, 800324c <_free_r+0x2c>
 800323e:	6063      	str	r3, [r4, #4]
 8003240:	6014      	str	r4, [r2, #0]
 8003242:	4628      	mov	r0, r5
 8003244:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003248:	f000 b8dc 	b.w	8003404 <__malloc_unlock>
 800324c:	42a3      	cmp	r3, r4
 800324e:	d908      	bls.n	8003262 <_free_r+0x42>
 8003250:	6820      	ldr	r0, [r4, #0]
 8003252:	1821      	adds	r1, r4, r0
 8003254:	428b      	cmp	r3, r1
 8003256:	bf01      	itttt	eq
 8003258:	6819      	ldreq	r1, [r3, #0]
 800325a:	685b      	ldreq	r3, [r3, #4]
 800325c:	1809      	addeq	r1, r1, r0
 800325e:	6021      	streq	r1, [r4, #0]
 8003260:	e7ed      	b.n	800323e <_free_r+0x1e>
 8003262:	461a      	mov	r2, r3
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	b10b      	cbz	r3, 800326c <_free_r+0x4c>
 8003268:	42a3      	cmp	r3, r4
 800326a:	d9fa      	bls.n	8003262 <_free_r+0x42>
 800326c:	6811      	ldr	r1, [r2, #0]
 800326e:	1850      	adds	r0, r2, r1
 8003270:	42a0      	cmp	r0, r4
 8003272:	d10b      	bne.n	800328c <_free_r+0x6c>
 8003274:	6820      	ldr	r0, [r4, #0]
 8003276:	4401      	add	r1, r0
 8003278:	1850      	adds	r0, r2, r1
 800327a:	4283      	cmp	r3, r0
 800327c:	6011      	str	r1, [r2, #0]
 800327e:	d1e0      	bne.n	8003242 <_free_r+0x22>
 8003280:	6818      	ldr	r0, [r3, #0]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	6053      	str	r3, [r2, #4]
 8003286:	4408      	add	r0, r1
 8003288:	6010      	str	r0, [r2, #0]
 800328a:	e7da      	b.n	8003242 <_free_r+0x22>
 800328c:	d902      	bls.n	8003294 <_free_r+0x74>
 800328e:	230c      	movs	r3, #12
 8003290:	602b      	str	r3, [r5, #0]
 8003292:	e7d6      	b.n	8003242 <_free_r+0x22>
 8003294:	6820      	ldr	r0, [r4, #0]
 8003296:	1821      	adds	r1, r4, r0
 8003298:	428b      	cmp	r3, r1
 800329a:	bf04      	itt	eq
 800329c:	6819      	ldreq	r1, [r3, #0]
 800329e:	685b      	ldreq	r3, [r3, #4]
 80032a0:	6063      	str	r3, [r4, #4]
 80032a2:	bf04      	itt	eq
 80032a4:	1809      	addeq	r1, r1, r0
 80032a6:	6021      	streq	r1, [r4, #0]
 80032a8:	6054      	str	r4, [r2, #4]
 80032aa:	e7ca      	b.n	8003242 <_free_r+0x22>
 80032ac:	bd38      	pop	{r3, r4, r5, pc}
 80032ae:	bf00      	nop
 80032b0:	20000270 	.word	0x20000270

080032b4 <sbrk_aligned>:
 80032b4:	b570      	push	{r4, r5, r6, lr}
 80032b6:	4e0f      	ldr	r6, [pc, #60]	@ (80032f4 <sbrk_aligned+0x40>)
 80032b8:	460c      	mov	r4, r1
 80032ba:	6831      	ldr	r1, [r6, #0]
 80032bc:	4605      	mov	r5, r0
 80032be:	b911      	cbnz	r1, 80032c6 <sbrk_aligned+0x12>
 80032c0:	f000 fca4 	bl	8003c0c <_sbrk_r>
 80032c4:	6030      	str	r0, [r6, #0]
 80032c6:	4621      	mov	r1, r4
 80032c8:	4628      	mov	r0, r5
 80032ca:	f000 fc9f 	bl	8003c0c <_sbrk_r>
 80032ce:	1c43      	adds	r3, r0, #1
 80032d0:	d103      	bne.n	80032da <sbrk_aligned+0x26>
 80032d2:	f04f 34ff 	mov.w	r4, #4294967295
 80032d6:	4620      	mov	r0, r4
 80032d8:	bd70      	pop	{r4, r5, r6, pc}
 80032da:	1cc4      	adds	r4, r0, #3
 80032dc:	f024 0403 	bic.w	r4, r4, #3
 80032e0:	42a0      	cmp	r0, r4
 80032e2:	d0f8      	beq.n	80032d6 <sbrk_aligned+0x22>
 80032e4:	1a21      	subs	r1, r4, r0
 80032e6:	4628      	mov	r0, r5
 80032e8:	f000 fc90 	bl	8003c0c <_sbrk_r>
 80032ec:	3001      	adds	r0, #1
 80032ee:	d1f2      	bne.n	80032d6 <sbrk_aligned+0x22>
 80032f0:	e7ef      	b.n	80032d2 <sbrk_aligned+0x1e>
 80032f2:	bf00      	nop
 80032f4:	2000026c 	.word	0x2000026c

080032f8 <_malloc_r>:
 80032f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80032fc:	1ccd      	adds	r5, r1, #3
 80032fe:	f025 0503 	bic.w	r5, r5, #3
 8003302:	3508      	adds	r5, #8
 8003304:	2d0c      	cmp	r5, #12
 8003306:	bf38      	it	cc
 8003308:	250c      	movcc	r5, #12
 800330a:	2d00      	cmp	r5, #0
 800330c:	4606      	mov	r6, r0
 800330e:	db01      	blt.n	8003314 <_malloc_r+0x1c>
 8003310:	42a9      	cmp	r1, r5
 8003312:	d904      	bls.n	800331e <_malloc_r+0x26>
 8003314:	230c      	movs	r3, #12
 8003316:	6033      	str	r3, [r6, #0]
 8003318:	2000      	movs	r0, #0
 800331a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800331e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80033f4 <_malloc_r+0xfc>
 8003322:	f000 f869 	bl	80033f8 <__malloc_lock>
 8003326:	f8d8 3000 	ldr.w	r3, [r8]
 800332a:	461c      	mov	r4, r3
 800332c:	bb44      	cbnz	r4, 8003380 <_malloc_r+0x88>
 800332e:	4629      	mov	r1, r5
 8003330:	4630      	mov	r0, r6
 8003332:	f7ff ffbf 	bl	80032b4 <sbrk_aligned>
 8003336:	1c43      	adds	r3, r0, #1
 8003338:	4604      	mov	r4, r0
 800333a:	d158      	bne.n	80033ee <_malloc_r+0xf6>
 800333c:	f8d8 4000 	ldr.w	r4, [r8]
 8003340:	4627      	mov	r7, r4
 8003342:	2f00      	cmp	r7, #0
 8003344:	d143      	bne.n	80033ce <_malloc_r+0xd6>
 8003346:	2c00      	cmp	r4, #0
 8003348:	d04b      	beq.n	80033e2 <_malloc_r+0xea>
 800334a:	6823      	ldr	r3, [r4, #0]
 800334c:	4639      	mov	r1, r7
 800334e:	4630      	mov	r0, r6
 8003350:	eb04 0903 	add.w	r9, r4, r3
 8003354:	f000 fc5a 	bl	8003c0c <_sbrk_r>
 8003358:	4581      	cmp	r9, r0
 800335a:	d142      	bne.n	80033e2 <_malloc_r+0xea>
 800335c:	6821      	ldr	r1, [r4, #0]
 800335e:	1a6d      	subs	r5, r5, r1
 8003360:	4629      	mov	r1, r5
 8003362:	4630      	mov	r0, r6
 8003364:	f7ff ffa6 	bl	80032b4 <sbrk_aligned>
 8003368:	3001      	adds	r0, #1
 800336a:	d03a      	beq.n	80033e2 <_malloc_r+0xea>
 800336c:	6823      	ldr	r3, [r4, #0]
 800336e:	442b      	add	r3, r5
 8003370:	6023      	str	r3, [r4, #0]
 8003372:	f8d8 3000 	ldr.w	r3, [r8]
 8003376:	685a      	ldr	r2, [r3, #4]
 8003378:	bb62      	cbnz	r2, 80033d4 <_malloc_r+0xdc>
 800337a:	f8c8 7000 	str.w	r7, [r8]
 800337e:	e00f      	b.n	80033a0 <_malloc_r+0xa8>
 8003380:	6822      	ldr	r2, [r4, #0]
 8003382:	1b52      	subs	r2, r2, r5
 8003384:	d420      	bmi.n	80033c8 <_malloc_r+0xd0>
 8003386:	2a0b      	cmp	r2, #11
 8003388:	d917      	bls.n	80033ba <_malloc_r+0xc2>
 800338a:	1961      	adds	r1, r4, r5
 800338c:	42a3      	cmp	r3, r4
 800338e:	6025      	str	r5, [r4, #0]
 8003390:	bf18      	it	ne
 8003392:	6059      	strne	r1, [r3, #4]
 8003394:	6863      	ldr	r3, [r4, #4]
 8003396:	bf08      	it	eq
 8003398:	f8c8 1000 	streq.w	r1, [r8]
 800339c:	5162      	str	r2, [r4, r5]
 800339e:	604b      	str	r3, [r1, #4]
 80033a0:	4630      	mov	r0, r6
 80033a2:	f000 f82f 	bl	8003404 <__malloc_unlock>
 80033a6:	f104 000b 	add.w	r0, r4, #11
 80033aa:	1d23      	adds	r3, r4, #4
 80033ac:	f020 0007 	bic.w	r0, r0, #7
 80033b0:	1ac2      	subs	r2, r0, r3
 80033b2:	bf1c      	itt	ne
 80033b4:	1a1b      	subne	r3, r3, r0
 80033b6:	50a3      	strne	r3, [r4, r2]
 80033b8:	e7af      	b.n	800331a <_malloc_r+0x22>
 80033ba:	6862      	ldr	r2, [r4, #4]
 80033bc:	42a3      	cmp	r3, r4
 80033be:	bf0c      	ite	eq
 80033c0:	f8c8 2000 	streq.w	r2, [r8]
 80033c4:	605a      	strne	r2, [r3, #4]
 80033c6:	e7eb      	b.n	80033a0 <_malloc_r+0xa8>
 80033c8:	4623      	mov	r3, r4
 80033ca:	6864      	ldr	r4, [r4, #4]
 80033cc:	e7ae      	b.n	800332c <_malloc_r+0x34>
 80033ce:	463c      	mov	r4, r7
 80033d0:	687f      	ldr	r7, [r7, #4]
 80033d2:	e7b6      	b.n	8003342 <_malloc_r+0x4a>
 80033d4:	461a      	mov	r2, r3
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	42a3      	cmp	r3, r4
 80033da:	d1fb      	bne.n	80033d4 <_malloc_r+0xdc>
 80033dc:	2300      	movs	r3, #0
 80033de:	6053      	str	r3, [r2, #4]
 80033e0:	e7de      	b.n	80033a0 <_malloc_r+0xa8>
 80033e2:	230c      	movs	r3, #12
 80033e4:	6033      	str	r3, [r6, #0]
 80033e6:	4630      	mov	r0, r6
 80033e8:	f000 f80c 	bl	8003404 <__malloc_unlock>
 80033ec:	e794      	b.n	8003318 <_malloc_r+0x20>
 80033ee:	6005      	str	r5, [r0, #0]
 80033f0:	e7d6      	b.n	80033a0 <_malloc_r+0xa8>
 80033f2:	bf00      	nop
 80033f4:	20000270 	.word	0x20000270

080033f8 <__malloc_lock>:
 80033f8:	4801      	ldr	r0, [pc, #4]	@ (8003400 <__malloc_lock+0x8>)
 80033fa:	f7ff bf0e 	b.w	800321a <__retarget_lock_acquire_recursive>
 80033fe:	bf00      	nop
 8003400:	20000268 	.word	0x20000268

08003404 <__malloc_unlock>:
 8003404:	4801      	ldr	r0, [pc, #4]	@ (800340c <__malloc_unlock+0x8>)
 8003406:	f7ff bf09 	b.w	800321c <__retarget_lock_release_recursive>
 800340a:	bf00      	nop
 800340c:	20000268 	.word	0x20000268

08003410 <__sfputc_r>:
 8003410:	6893      	ldr	r3, [r2, #8]
 8003412:	3b01      	subs	r3, #1
 8003414:	2b00      	cmp	r3, #0
 8003416:	b410      	push	{r4}
 8003418:	6093      	str	r3, [r2, #8]
 800341a:	da08      	bge.n	800342e <__sfputc_r+0x1e>
 800341c:	6994      	ldr	r4, [r2, #24]
 800341e:	42a3      	cmp	r3, r4
 8003420:	db01      	blt.n	8003426 <__sfputc_r+0x16>
 8003422:	290a      	cmp	r1, #10
 8003424:	d103      	bne.n	800342e <__sfputc_r+0x1e>
 8003426:	f85d 4b04 	ldr.w	r4, [sp], #4
 800342a:	f7ff bde8 	b.w	8002ffe <__swbuf_r>
 800342e:	6813      	ldr	r3, [r2, #0]
 8003430:	1c58      	adds	r0, r3, #1
 8003432:	6010      	str	r0, [r2, #0]
 8003434:	7019      	strb	r1, [r3, #0]
 8003436:	4608      	mov	r0, r1
 8003438:	f85d 4b04 	ldr.w	r4, [sp], #4
 800343c:	4770      	bx	lr

0800343e <__sfputs_r>:
 800343e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003440:	4606      	mov	r6, r0
 8003442:	460f      	mov	r7, r1
 8003444:	4614      	mov	r4, r2
 8003446:	18d5      	adds	r5, r2, r3
 8003448:	42ac      	cmp	r4, r5
 800344a:	d101      	bne.n	8003450 <__sfputs_r+0x12>
 800344c:	2000      	movs	r0, #0
 800344e:	e007      	b.n	8003460 <__sfputs_r+0x22>
 8003450:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003454:	463a      	mov	r2, r7
 8003456:	4630      	mov	r0, r6
 8003458:	f7ff ffda 	bl	8003410 <__sfputc_r>
 800345c:	1c43      	adds	r3, r0, #1
 800345e:	d1f3      	bne.n	8003448 <__sfputs_r+0xa>
 8003460:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003464 <_vfiprintf_r>:
 8003464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003468:	460d      	mov	r5, r1
 800346a:	b09d      	sub	sp, #116	@ 0x74
 800346c:	4614      	mov	r4, r2
 800346e:	4698      	mov	r8, r3
 8003470:	4606      	mov	r6, r0
 8003472:	b118      	cbz	r0, 800347c <_vfiprintf_r+0x18>
 8003474:	6a03      	ldr	r3, [r0, #32]
 8003476:	b90b      	cbnz	r3, 800347c <_vfiprintf_r+0x18>
 8003478:	f7ff fcd8 	bl	8002e2c <__sinit>
 800347c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800347e:	07d9      	lsls	r1, r3, #31
 8003480:	d405      	bmi.n	800348e <_vfiprintf_r+0x2a>
 8003482:	89ab      	ldrh	r3, [r5, #12]
 8003484:	059a      	lsls	r2, r3, #22
 8003486:	d402      	bmi.n	800348e <_vfiprintf_r+0x2a>
 8003488:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800348a:	f7ff fec6 	bl	800321a <__retarget_lock_acquire_recursive>
 800348e:	89ab      	ldrh	r3, [r5, #12]
 8003490:	071b      	lsls	r3, r3, #28
 8003492:	d501      	bpl.n	8003498 <_vfiprintf_r+0x34>
 8003494:	692b      	ldr	r3, [r5, #16]
 8003496:	b99b      	cbnz	r3, 80034c0 <_vfiprintf_r+0x5c>
 8003498:	4629      	mov	r1, r5
 800349a:	4630      	mov	r0, r6
 800349c:	f7ff fdee 	bl	800307c <__swsetup_r>
 80034a0:	b170      	cbz	r0, 80034c0 <_vfiprintf_r+0x5c>
 80034a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80034a4:	07dc      	lsls	r4, r3, #31
 80034a6:	d504      	bpl.n	80034b2 <_vfiprintf_r+0x4e>
 80034a8:	f04f 30ff 	mov.w	r0, #4294967295
 80034ac:	b01d      	add	sp, #116	@ 0x74
 80034ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034b2:	89ab      	ldrh	r3, [r5, #12]
 80034b4:	0598      	lsls	r0, r3, #22
 80034b6:	d4f7      	bmi.n	80034a8 <_vfiprintf_r+0x44>
 80034b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80034ba:	f7ff feaf 	bl	800321c <__retarget_lock_release_recursive>
 80034be:	e7f3      	b.n	80034a8 <_vfiprintf_r+0x44>
 80034c0:	2300      	movs	r3, #0
 80034c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80034c4:	2320      	movs	r3, #32
 80034c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80034ca:	f8cd 800c 	str.w	r8, [sp, #12]
 80034ce:	2330      	movs	r3, #48	@ 0x30
 80034d0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003680 <_vfiprintf_r+0x21c>
 80034d4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80034d8:	f04f 0901 	mov.w	r9, #1
 80034dc:	4623      	mov	r3, r4
 80034de:	469a      	mov	sl, r3
 80034e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80034e4:	b10a      	cbz	r2, 80034ea <_vfiprintf_r+0x86>
 80034e6:	2a25      	cmp	r2, #37	@ 0x25
 80034e8:	d1f9      	bne.n	80034de <_vfiprintf_r+0x7a>
 80034ea:	ebba 0b04 	subs.w	fp, sl, r4
 80034ee:	d00b      	beq.n	8003508 <_vfiprintf_r+0xa4>
 80034f0:	465b      	mov	r3, fp
 80034f2:	4622      	mov	r2, r4
 80034f4:	4629      	mov	r1, r5
 80034f6:	4630      	mov	r0, r6
 80034f8:	f7ff ffa1 	bl	800343e <__sfputs_r>
 80034fc:	3001      	adds	r0, #1
 80034fe:	f000 80a7 	beq.w	8003650 <_vfiprintf_r+0x1ec>
 8003502:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003504:	445a      	add	r2, fp
 8003506:	9209      	str	r2, [sp, #36]	@ 0x24
 8003508:	f89a 3000 	ldrb.w	r3, [sl]
 800350c:	2b00      	cmp	r3, #0
 800350e:	f000 809f 	beq.w	8003650 <_vfiprintf_r+0x1ec>
 8003512:	2300      	movs	r3, #0
 8003514:	f04f 32ff 	mov.w	r2, #4294967295
 8003518:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800351c:	f10a 0a01 	add.w	sl, sl, #1
 8003520:	9304      	str	r3, [sp, #16]
 8003522:	9307      	str	r3, [sp, #28]
 8003524:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003528:	931a      	str	r3, [sp, #104]	@ 0x68
 800352a:	4654      	mov	r4, sl
 800352c:	2205      	movs	r2, #5
 800352e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003532:	4853      	ldr	r0, [pc, #332]	@ (8003680 <_vfiprintf_r+0x21c>)
 8003534:	f7fc fe54 	bl	80001e0 <memchr>
 8003538:	9a04      	ldr	r2, [sp, #16]
 800353a:	b9d8      	cbnz	r0, 8003574 <_vfiprintf_r+0x110>
 800353c:	06d1      	lsls	r1, r2, #27
 800353e:	bf44      	itt	mi
 8003540:	2320      	movmi	r3, #32
 8003542:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003546:	0713      	lsls	r3, r2, #28
 8003548:	bf44      	itt	mi
 800354a:	232b      	movmi	r3, #43	@ 0x2b
 800354c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003550:	f89a 3000 	ldrb.w	r3, [sl]
 8003554:	2b2a      	cmp	r3, #42	@ 0x2a
 8003556:	d015      	beq.n	8003584 <_vfiprintf_r+0x120>
 8003558:	9a07      	ldr	r2, [sp, #28]
 800355a:	4654      	mov	r4, sl
 800355c:	2000      	movs	r0, #0
 800355e:	f04f 0c0a 	mov.w	ip, #10
 8003562:	4621      	mov	r1, r4
 8003564:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003568:	3b30      	subs	r3, #48	@ 0x30
 800356a:	2b09      	cmp	r3, #9
 800356c:	d94b      	bls.n	8003606 <_vfiprintf_r+0x1a2>
 800356e:	b1b0      	cbz	r0, 800359e <_vfiprintf_r+0x13a>
 8003570:	9207      	str	r2, [sp, #28]
 8003572:	e014      	b.n	800359e <_vfiprintf_r+0x13a>
 8003574:	eba0 0308 	sub.w	r3, r0, r8
 8003578:	fa09 f303 	lsl.w	r3, r9, r3
 800357c:	4313      	orrs	r3, r2
 800357e:	9304      	str	r3, [sp, #16]
 8003580:	46a2      	mov	sl, r4
 8003582:	e7d2      	b.n	800352a <_vfiprintf_r+0xc6>
 8003584:	9b03      	ldr	r3, [sp, #12]
 8003586:	1d19      	adds	r1, r3, #4
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	9103      	str	r1, [sp, #12]
 800358c:	2b00      	cmp	r3, #0
 800358e:	bfbb      	ittet	lt
 8003590:	425b      	neglt	r3, r3
 8003592:	f042 0202 	orrlt.w	r2, r2, #2
 8003596:	9307      	strge	r3, [sp, #28]
 8003598:	9307      	strlt	r3, [sp, #28]
 800359a:	bfb8      	it	lt
 800359c:	9204      	strlt	r2, [sp, #16]
 800359e:	7823      	ldrb	r3, [r4, #0]
 80035a0:	2b2e      	cmp	r3, #46	@ 0x2e
 80035a2:	d10a      	bne.n	80035ba <_vfiprintf_r+0x156>
 80035a4:	7863      	ldrb	r3, [r4, #1]
 80035a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80035a8:	d132      	bne.n	8003610 <_vfiprintf_r+0x1ac>
 80035aa:	9b03      	ldr	r3, [sp, #12]
 80035ac:	1d1a      	adds	r2, r3, #4
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	9203      	str	r2, [sp, #12]
 80035b2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80035b6:	3402      	adds	r4, #2
 80035b8:	9305      	str	r3, [sp, #20]
 80035ba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003690 <_vfiprintf_r+0x22c>
 80035be:	7821      	ldrb	r1, [r4, #0]
 80035c0:	2203      	movs	r2, #3
 80035c2:	4650      	mov	r0, sl
 80035c4:	f7fc fe0c 	bl	80001e0 <memchr>
 80035c8:	b138      	cbz	r0, 80035da <_vfiprintf_r+0x176>
 80035ca:	9b04      	ldr	r3, [sp, #16]
 80035cc:	eba0 000a 	sub.w	r0, r0, sl
 80035d0:	2240      	movs	r2, #64	@ 0x40
 80035d2:	4082      	lsls	r2, r0
 80035d4:	4313      	orrs	r3, r2
 80035d6:	3401      	adds	r4, #1
 80035d8:	9304      	str	r3, [sp, #16]
 80035da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80035de:	4829      	ldr	r0, [pc, #164]	@ (8003684 <_vfiprintf_r+0x220>)
 80035e0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80035e4:	2206      	movs	r2, #6
 80035e6:	f7fc fdfb 	bl	80001e0 <memchr>
 80035ea:	2800      	cmp	r0, #0
 80035ec:	d03f      	beq.n	800366e <_vfiprintf_r+0x20a>
 80035ee:	4b26      	ldr	r3, [pc, #152]	@ (8003688 <_vfiprintf_r+0x224>)
 80035f0:	bb1b      	cbnz	r3, 800363a <_vfiprintf_r+0x1d6>
 80035f2:	9b03      	ldr	r3, [sp, #12]
 80035f4:	3307      	adds	r3, #7
 80035f6:	f023 0307 	bic.w	r3, r3, #7
 80035fa:	3308      	adds	r3, #8
 80035fc:	9303      	str	r3, [sp, #12]
 80035fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003600:	443b      	add	r3, r7
 8003602:	9309      	str	r3, [sp, #36]	@ 0x24
 8003604:	e76a      	b.n	80034dc <_vfiprintf_r+0x78>
 8003606:	fb0c 3202 	mla	r2, ip, r2, r3
 800360a:	460c      	mov	r4, r1
 800360c:	2001      	movs	r0, #1
 800360e:	e7a8      	b.n	8003562 <_vfiprintf_r+0xfe>
 8003610:	2300      	movs	r3, #0
 8003612:	3401      	adds	r4, #1
 8003614:	9305      	str	r3, [sp, #20]
 8003616:	4619      	mov	r1, r3
 8003618:	f04f 0c0a 	mov.w	ip, #10
 800361c:	4620      	mov	r0, r4
 800361e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003622:	3a30      	subs	r2, #48	@ 0x30
 8003624:	2a09      	cmp	r2, #9
 8003626:	d903      	bls.n	8003630 <_vfiprintf_r+0x1cc>
 8003628:	2b00      	cmp	r3, #0
 800362a:	d0c6      	beq.n	80035ba <_vfiprintf_r+0x156>
 800362c:	9105      	str	r1, [sp, #20]
 800362e:	e7c4      	b.n	80035ba <_vfiprintf_r+0x156>
 8003630:	fb0c 2101 	mla	r1, ip, r1, r2
 8003634:	4604      	mov	r4, r0
 8003636:	2301      	movs	r3, #1
 8003638:	e7f0      	b.n	800361c <_vfiprintf_r+0x1b8>
 800363a:	ab03      	add	r3, sp, #12
 800363c:	9300      	str	r3, [sp, #0]
 800363e:	462a      	mov	r2, r5
 8003640:	4b12      	ldr	r3, [pc, #72]	@ (800368c <_vfiprintf_r+0x228>)
 8003642:	a904      	add	r1, sp, #16
 8003644:	4630      	mov	r0, r6
 8003646:	f3af 8000 	nop.w
 800364a:	4607      	mov	r7, r0
 800364c:	1c78      	adds	r0, r7, #1
 800364e:	d1d6      	bne.n	80035fe <_vfiprintf_r+0x19a>
 8003650:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003652:	07d9      	lsls	r1, r3, #31
 8003654:	d405      	bmi.n	8003662 <_vfiprintf_r+0x1fe>
 8003656:	89ab      	ldrh	r3, [r5, #12]
 8003658:	059a      	lsls	r2, r3, #22
 800365a:	d402      	bmi.n	8003662 <_vfiprintf_r+0x1fe>
 800365c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800365e:	f7ff fddd 	bl	800321c <__retarget_lock_release_recursive>
 8003662:	89ab      	ldrh	r3, [r5, #12]
 8003664:	065b      	lsls	r3, r3, #25
 8003666:	f53f af1f 	bmi.w	80034a8 <_vfiprintf_r+0x44>
 800366a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800366c:	e71e      	b.n	80034ac <_vfiprintf_r+0x48>
 800366e:	ab03      	add	r3, sp, #12
 8003670:	9300      	str	r3, [sp, #0]
 8003672:	462a      	mov	r2, r5
 8003674:	4b05      	ldr	r3, [pc, #20]	@ (800368c <_vfiprintf_r+0x228>)
 8003676:	a904      	add	r1, sp, #16
 8003678:	4630      	mov	r0, r6
 800367a:	f000 f879 	bl	8003770 <_printf_i>
 800367e:	e7e4      	b.n	800364a <_vfiprintf_r+0x1e6>
 8003680:	08003c90 	.word	0x08003c90
 8003684:	08003c9a 	.word	0x08003c9a
 8003688:	00000000 	.word	0x00000000
 800368c:	0800343f 	.word	0x0800343f
 8003690:	08003c96 	.word	0x08003c96

08003694 <_printf_common>:
 8003694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003698:	4616      	mov	r6, r2
 800369a:	4698      	mov	r8, r3
 800369c:	688a      	ldr	r2, [r1, #8]
 800369e:	690b      	ldr	r3, [r1, #16]
 80036a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80036a4:	4293      	cmp	r3, r2
 80036a6:	bfb8      	it	lt
 80036a8:	4613      	movlt	r3, r2
 80036aa:	6033      	str	r3, [r6, #0]
 80036ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80036b0:	4607      	mov	r7, r0
 80036b2:	460c      	mov	r4, r1
 80036b4:	b10a      	cbz	r2, 80036ba <_printf_common+0x26>
 80036b6:	3301      	adds	r3, #1
 80036b8:	6033      	str	r3, [r6, #0]
 80036ba:	6823      	ldr	r3, [r4, #0]
 80036bc:	0699      	lsls	r1, r3, #26
 80036be:	bf42      	ittt	mi
 80036c0:	6833      	ldrmi	r3, [r6, #0]
 80036c2:	3302      	addmi	r3, #2
 80036c4:	6033      	strmi	r3, [r6, #0]
 80036c6:	6825      	ldr	r5, [r4, #0]
 80036c8:	f015 0506 	ands.w	r5, r5, #6
 80036cc:	d106      	bne.n	80036dc <_printf_common+0x48>
 80036ce:	f104 0a19 	add.w	sl, r4, #25
 80036d2:	68e3      	ldr	r3, [r4, #12]
 80036d4:	6832      	ldr	r2, [r6, #0]
 80036d6:	1a9b      	subs	r3, r3, r2
 80036d8:	42ab      	cmp	r3, r5
 80036da:	dc26      	bgt.n	800372a <_printf_common+0x96>
 80036dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80036e0:	6822      	ldr	r2, [r4, #0]
 80036e2:	3b00      	subs	r3, #0
 80036e4:	bf18      	it	ne
 80036e6:	2301      	movne	r3, #1
 80036e8:	0692      	lsls	r2, r2, #26
 80036ea:	d42b      	bmi.n	8003744 <_printf_common+0xb0>
 80036ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80036f0:	4641      	mov	r1, r8
 80036f2:	4638      	mov	r0, r7
 80036f4:	47c8      	blx	r9
 80036f6:	3001      	adds	r0, #1
 80036f8:	d01e      	beq.n	8003738 <_printf_common+0xa4>
 80036fa:	6823      	ldr	r3, [r4, #0]
 80036fc:	6922      	ldr	r2, [r4, #16]
 80036fe:	f003 0306 	and.w	r3, r3, #6
 8003702:	2b04      	cmp	r3, #4
 8003704:	bf02      	ittt	eq
 8003706:	68e5      	ldreq	r5, [r4, #12]
 8003708:	6833      	ldreq	r3, [r6, #0]
 800370a:	1aed      	subeq	r5, r5, r3
 800370c:	68a3      	ldr	r3, [r4, #8]
 800370e:	bf0c      	ite	eq
 8003710:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003714:	2500      	movne	r5, #0
 8003716:	4293      	cmp	r3, r2
 8003718:	bfc4      	itt	gt
 800371a:	1a9b      	subgt	r3, r3, r2
 800371c:	18ed      	addgt	r5, r5, r3
 800371e:	2600      	movs	r6, #0
 8003720:	341a      	adds	r4, #26
 8003722:	42b5      	cmp	r5, r6
 8003724:	d11a      	bne.n	800375c <_printf_common+0xc8>
 8003726:	2000      	movs	r0, #0
 8003728:	e008      	b.n	800373c <_printf_common+0xa8>
 800372a:	2301      	movs	r3, #1
 800372c:	4652      	mov	r2, sl
 800372e:	4641      	mov	r1, r8
 8003730:	4638      	mov	r0, r7
 8003732:	47c8      	blx	r9
 8003734:	3001      	adds	r0, #1
 8003736:	d103      	bne.n	8003740 <_printf_common+0xac>
 8003738:	f04f 30ff 	mov.w	r0, #4294967295
 800373c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003740:	3501      	adds	r5, #1
 8003742:	e7c6      	b.n	80036d2 <_printf_common+0x3e>
 8003744:	18e1      	adds	r1, r4, r3
 8003746:	1c5a      	adds	r2, r3, #1
 8003748:	2030      	movs	r0, #48	@ 0x30
 800374a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800374e:	4422      	add	r2, r4
 8003750:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003754:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003758:	3302      	adds	r3, #2
 800375a:	e7c7      	b.n	80036ec <_printf_common+0x58>
 800375c:	2301      	movs	r3, #1
 800375e:	4622      	mov	r2, r4
 8003760:	4641      	mov	r1, r8
 8003762:	4638      	mov	r0, r7
 8003764:	47c8      	blx	r9
 8003766:	3001      	adds	r0, #1
 8003768:	d0e6      	beq.n	8003738 <_printf_common+0xa4>
 800376a:	3601      	adds	r6, #1
 800376c:	e7d9      	b.n	8003722 <_printf_common+0x8e>
	...

08003770 <_printf_i>:
 8003770:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003774:	7e0f      	ldrb	r7, [r1, #24]
 8003776:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003778:	2f78      	cmp	r7, #120	@ 0x78
 800377a:	4691      	mov	r9, r2
 800377c:	4680      	mov	r8, r0
 800377e:	460c      	mov	r4, r1
 8003780:	469a      	mov	sl, r3
 8003782:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003786:	d807      	bhi.n	8003798 <_printf_i+0x28>
 8003788:	2f62      	cmp	r7, #98	@ 0x62
 800378a:	d80a      	bhi.n	80037a2 <_printf_i+0x32>
 800378c:	2f00      	cmp	r7, #0
 800378e:	f000 80d1 	beq.w	8003934 <_printf_i+0x1c4>
 8003792:	2f58      	cmp	r7, #88	@ 0x58
 8003794:	f000 80b8 	beq.w	8003908 <_printf_i+0x198>
 8003798:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800379c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80037a0:	e03a      	b.n	8003818 <_printf_i+0xa8>
 80037a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80037a6:	2b15      	cmp	r3, #21
 80037a8:	d8f6      	bhi.n	8003798 <_printf_i+0x28>
 80037aa:	a101      	add	r1, pc, #4	@ (adr r1, 80037b0 <_printf_i+0x40>)
 80037ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80037b0:	08003809 	.word	0x08003809
 80037b4:	0800381d 	.word	0x0800381d
 80037b8:	08003799 	.word	0x08003799
 80037bc:	08003799 	.word	0x08003799
 80037c0:	08003799 	.word	0x08003799
 80037c4:	08003799 	.word	0x08003799
 80037c8:	0800381d 	.word	0x0800381d
 80037cc:	08003799 	.word	0x08003799
 80037d0:	08003799 	.word	0x08003799
 80037d4:	08003799 	.word	0x08003799
 80037d8:	08003799 	.word	0x08003799
 80037dc:	0800391b 	.word	0x0800391b
 80037e0:	08003847 	.word	0x08003847
 80037e4:	080038d5 	.word	0x080038d5
 80037e8:	08003799 	.word	0x08003799
 80037ec:	08003799 	.word	0x08003799
 80037f0:	0800393d 	.word	0x0800393d
 80037f4:	08003799 	.word	0x08003799
 80037f8:	08003847 	.word	0x08003847
 80037fc:	08003799 	.word	0x08003799
 8003800:	08003799 	.word	0x08003799
 8003804:	080038dd 	.word	0x080038dd
 8003808:	6833      	ldr	r3, [r6, #0]
 800380a:	1d1a      	adds	r2, r3, #4
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	6032      	str	r2, [r6, #0]
 8003810:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003814:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003818:	2301      	movs	r3, #1
 800381a:	e09c      	b.n	8003956 <_printf_i+0x1e6>
 800381c:	6833      	ldr	r3, [r6, #0]
 800381e:	6820      	ldr	r0, [r4, #0]
 8003820:	1d19      	adds	r1, r3, #4
 8003822:	6031      	str	r1, [r6, #0]
 8003824:	0606      	lsls	r6, r0, #24
 8003826:	d501      	bpl.n	800382c <_printf_i+0xbc>
 8003828:	681d      	ldr	r5, [r3, #0]
 800382a:	e003      	b.n	8003834 <_printf_i+0xc4>
 800382c:	0645      	lsls	r5, r0, #25
 800382e:	d5fb      	bpl.n	8003828 <_printf_i+0xb8>
 8003830:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003834:	2d00      	cmp	r5, #0
 8003836:	da03      	bge.n	8003840 <_printf_i+0xd0>
 8003838:	232d      	movs	r3, #45	@ 0x2d
 800383a:	426d      	negs	r5, r5
 800383c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003840:	4858      	ldr	r0, [pc, #352]	@ (80039a4 <_printf_i+0x234>)
 8003842:	230a      	movs	r3, #10
 8003844:	e011      	b.n	800386a <_printf_i+0xfa>
 8003846:	6821      	ldr	r1, [r4, #0]
 8003848:	6833      	ldr	r3, [r6, #0]
 800384a:	0608      	lsls	r0, r1, #24
 800384c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003850:	d402      	bmi.n	8003858 <_printf_i+0xe8>
 8003852:	0649      	lsls	r1, r1, #25
 8003854:	bf48      	it	mi
 8003856:	b2ad      	uxthmi	r5, r5
 8003858:	2f6f      	cmp	r7, #111	@ 0x6f
 800385a:	4852      	ldr	r0, [pc, #328]	@ (80039a4 <_printf_i+0x234>)
 800385c:	6033      	str	r3, [r6, #0]
 800385e:	bf14      	ite	ne
 8003860:	230a      	movne	r3, #10
 8003862:	2308      	moveq	r3, #8
 8003864:	2100      	movs	r1, #0
 8003866:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800386a:	6866      	ldr	r6, [r4, #4]
 800386c:	60a6      	str	r6, [r4, #8]
 800386e:	2e00      	cmp	r6, #0
 8003870:	db05      	blt.n	800387e <_printf_i+0x10e>
 8003872:	6821      	ldr	r1, [r4, #0]
 8003874:	432e      	orrs	r6, r5
 8003876:	f021 0104 	bic.w	r1, r1, #4
 800387a:	6021      	str	r1, [r4, #0]
 800387c:	d04b      	beq.n	8003916 <_printf_i+0x1a6>
 800387e:	4616      	mov	r6, r2
 8003880:	fbb5 f1f3 	udiv	r1, r5, r3
 8003884:	fb03 5711 	mls	r7, r3, r1, r5
 8003888:	5dc7      	ldrb	r7, [r0, r7]
 800388a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800388e:	462f      	mov	r7, r5
 8003890:	42bb      	cmp	r3, r7
 8003892:	460d      	mov	r5, r1
 8003894:	d9f4      	bls.n	8003880 <_printf_i+0x110>
 8003896:	2b08      	cmp	r3, #8
 8003898:	d10b      	bne.n	80038b2 <_printf_i+0x142>
 800389a:	6823      	ldr	r3, [r4, #0]
 800389c:	07df      	lsls	r7, r3, #31
 800389e:	d508      	bpl.n	80038b2 <_printf_i+0x142>
 80038a0:	6923      	ldr	r3, [r4, #16]
 80038a2:	6861      	ldr	r1, [r4, #4]
 80038a4:	4299      	cmp	r1, r3
 80038a6:	bfde      	ittt	le
 80038a8:	2330      	movle	r3, #48	@ 0x30
 80038aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80038ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80038b2:	1b92      	subs	r2, r2, r6
 80038b4:	6122      	str	r2, [r4, #16]
 80038b6:	f8cd a000 	str.w	sl, [sp]
 80038ba:	464b      	mov	r3, r9
 80038bc:	aa03      	add	r2, sp, #12
 80038be:	4621      	mov	r1, r4
 80038c0:	4640      	mov	r0, r8
 80038c2:	f7ff fee7 	bl	8003694 <_printf_common>
 80038c6:	3001      	adds	r0, #1
 80038c8:	d14a      	bne.n	8003960 <_printf_i+0x1f0>
 80038ca:	f04f 30ff 	mov.w	r0, #4294967295
 80038ce:	b004      	add	sp, #16
 80038d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038d4:	6823      	ldr	r3, [r4, #0]
 80038d6:	f043 0320 	orr.w	r3, r3, #32
 80038da:	6023      	str	r3, [r4, #0]
 80038dc:	4832      	ldr	r0, [pc, #200]	@ (80039a8 <_printf_i+0x238>)
 80038de:	2778      	movs	r7, #120	@ 0x78
 80038e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80038e4:	6823      	ldr	r3, [r4, #0]
 80038e6:	6831      	ldr	r1, [r6, #0]
 80038e8:	061f      	lsls	r7, r3, #24
 80038ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80038ee:	d402      	bmi.n	80038f6 <_printf_i+0x186>
 80038f0:	065f      	lsls	r7, r3, #25
 80038f2:	bf48      	it	mi
 80038f4:	b2ad      	uxthmi	r5, r5
 80038f6:	6031      	str	r1, [r6, #0]
 80038f8:	07d9      	lsls	r1, r3, #31
 80038fa:	bf44      	itt	mi
 80038fc:	f043 0320 	orrmi.w	r3, r3, #32
 8003900:	6023      	strmi	r3, [r4, #0]
 8003902:	b11d      	cbz	r5, 800390c <_printf_i+0x19c>
 8003904:	2310      	movs	r3, #16
 8003906:	e7ad      	b.n	8003864 <_printf_i+0xf4>
 8003908:	4826      	ldr	r0, [pc, #152]	@ (80039a4 <_printf_i+0x234>)
 800390a:	e7e9      	b.n	80038e0 <_printf_i+0x170>
 800390c:	6823      	ldr	r3, [r4, #0]
 800390e:	f023 0320 	bic.w	r3, r3, #32
 8003912:	6023      	str	r3, [r4, #0]
 8003914:	e7f6      	b.n	8003904 <_printf_i+0x194>
 8003916:	4616      	mov	r6, r2
 8003918:	e7bd      	b.n	8003896 <_printf_i+0x126>
 800391a:	6833      	ldr	r3, [r6, #0]
 800391c:	6825      	ldr	r5, [r4, #0]
 800391e:	6961      	ldr	r1, [r4, #20]
 8003920:	1d18      	adds	r0, r3, #4
 8003922:	6030      	str	r0, [r6, #0]
 8003924:	062e      	lsls	r6, r5, #24
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	d501      	bpl.n	800392e <_printf_i+0x1be>
 800392a:	6019      	str	r1, [r3, #0]
 800392c:	e002      	b.n	8003934 <_printf_i+0x1c4>
 800392e:	0668      	lsls	r0, r5, #25
 8003930:	d5fb      	bpl.n	800392a <_printf_i+0x1ba>
 8003932:	8019      	strh	r1, [r3, #0]
 8003934:	2300      	movs	r3, #0
 8003936:	6123      	str	r3, [r4, #16]
 8003938:	4616      	mov	r6, r2
 800393a:	e7bc      	b.n	80038b6 <_printf_i+0x146>
 800393c:	6833      	ldr	r3, [r6, #0]
 800393e:	1d1a      	adds	r2, r3, #4
 8003940:	6032      	str	r2, [r6, #0]
 8003942:	681e      	ldr	r6, [r3, #0]
 8003944:	6862      	ldr	r2, [r4, #4]
 8003946:	2100      	movs	r1, #0
 8003948:	4630      	mov	r0, r6
 800394a:	f7fc fc49 	bl	80001e0 <memchr>
 800394e:	b108      	cbz	r0, 8003954 <_printf_i+0x1e4>
 8003950:	1b80      	subs	r0, r0, r6
 8003952:	6060      	str	r0, [r4, #4]
 8003954:	6863      	ldr	r3, [r4, #4]
 8003956:	6123      	str	r3, [r4, #16]
 8003958:	2300      	movs	r3, #0
 800395a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800395e:	e7aa      	b.n	80038b6 <_printf_i+0x146>
 8003960:	6923      	ldr	r3, [r4, #16]
 8003962:	4632      	mov	r2, r6
 8003964:	4649      	mov	r1, r9
 8003966:	4640      	mov	r0, r8
 8003968:	47d0      	blx	sl
 800396a:	3001      	adds	r0, #1
 800396c:	d0ad      	beq.n	80038ca <_printf_i+0x15a>
 800396e:	6823      	ldr	r3, [r4, #0]
 8003970:	079b      	lsls	r3, r3, #30
 8003972:	d413      	bmi.n	800399c <_printf_i+0x22c>
 8003974:	68e0      	ldr	r0, [r4, #12]
 8003976:	9b03      	ldr	r3, [sp, #12]
 8003978:	4298      	cmp	r0, r3
 800397a:	bfb8      	it	lt
 800397c:	4618      	movlt	r0, r3
 800397e:	e7a6      	b.n	80038ce <_printf_i+0x15e>
 8003980:	2301      	movs	r3, #1
 8003982:	4632      	mov	r2, r6
 8003984:	4649      	mov	r1, r9
 8003986:	4640      	mov	r0, r8
 8003988:	47d0      	blx	sl
 800398a:	3001      	adds	r0, #1
 800398c:	d09d      	beq.n	80038ca <_printf_i+0x15a>
 800398e:	3501      	adds	r5, #1
 8003990:	68e3      	ldr	r3, [r4, #12]
 8003992:	9903      	ldr	r1, [sp, #12]
 8003994:	1a5b      	subs	r3, r3, r1
 8003996:	42ab      	cmp	r3, r5
 8003998:	dcf2      	bgt.n	8003980 <_printf_i+0x210>
 800399a:	e7eb      	b.n	8003974 <_printf_i+0x204>
 800399c:	2500      	movs	r5, #0
 800399e:	f104 0619 	add.w	r6, r4, #25
 80039a2:	e7f5      	b.n	8003990 <_printf_i+0x220>
 80039a4:	08003ca1 	.word	0x08003ca1
 80039a8:	08003cb2 	.word	0x08003cb2

080039ac <__sflush_r>:
 80039ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80039b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039b4:	0716      	lsls	r6, r2, #28
 80039b6:	4605      	mov	r5, r0
 80039b8:	460c      	mov	r4, r1
 80039ba:	d454      	bmi.n	8003a66 <__sflush_r+0xba>
 80039bc:	684b      	ldr	r3, [r1, #4]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	dc02      	bgt.n	80039c8 <__sflush_r+0x1c>
 80039c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	dd48      	ble.n	8003a5a <__sflush_r+0xae>
 80039c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80039ca:	2e00      	cmp	r6, #0
 80039cc:	d045      	beq.n	8003a5a <__sflush_r+0xae>
 80039ce:	2300      	movs	r3, #0
 80039d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80039d4:	682f      	ldr	r7, [r5, #0]
 80039d6:	6a21      	ldr	r1, [r4, #32]
 80039d8:	602b      	str	r3, [r5, #0]
 80039da:	d030      	beq.n	8003a3e <__sflush_r+0x92>
 80039dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80039de:	89a3      	ldrh	r3, [r4, #12]
 80039e0:	0759      	lsls	r1, r3, #29
 80039e2:	d505      	bpl.n	80039f0 <__sflush_r+0x44>
 80039e4:	6863      	ldr	r3, [r4, #4]
 80039e6:	1ad2      	subs	r2, r2, r3
 80039e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80039ea:	b10b      	cbz	r3, 80039f0 <__sflush_r+0x44>
 80039ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80039ee:	1ad2      	subs	r2, r2, r3
 80039f0:	2300      	movs	r3, #0
 80039f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80039f4:	6a21      	ldr	r1, [r4, #32]
 80039f6:	4628      	mov	r0, r5
 80039f8:	47b0      	blx	r6
 80039fa:	1c43      	adds	r3, r0, #1
 80039fc:	89a3      	ldrh	r3, [r4, #12]
 80039fe:	d106      	bne.n	8003a0e <__sflush_r+0x62>
 8003a00:	6829      	ldr	r1, [r5, #0]
 8003a02:	291d      	cmp	r1, #29
 8003a04:	d82b      	bhi.n	8003a5e <__sflush_r+0xb2>
 8003a06:	4a2a      	ldr	r2, [pc, #168]	@ (8003ab0 <__sflush_r+0x104>)
 8003a08:	40ca      	lsrs	r2, r1
 8003a0a:	07d6      	lsls	r6, r2, #31
 8003a0c:	d527      	bpl.n	8003a5e <__sflush_r+0xb2>
 8003a0e:	2200      	movs	r2, #0
 8003a10:	6062      	str	r2, [r4, #4]
 8003a12:	04d9      	lsls	r1, r3, #19
 8003a14:	6922      	ldr	r2, [r4, #16]
 8003a16:	6022      	str	r2, [r4, #0]
 8003a18:	d504      	bpl.n	8003a24 <__sflush_r+0x78>
 8003a1a:	1c42      	adds	r2, r0, #1
 8003a1c:	d101      	bne.n	8003a22 <__sflush_r+0x76>
 8003a1e:	682b      	ldr	r3, [r5, #0]
 8003a20:	b903      	cbnz	r3, 8003a24 <__sflush_r+0x78>
 8003a22:	6560      	str	r0, [r4, #84]	@ 0x54
 8003a24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003a26:	602f      	str	r7, [r5, #0]
 8003a28:	b1b9      	cbz	r1, 8003a5a <__sflush_r+0xae>
 8003a2a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003a2e:	4299      	cmp	r1, r3
 8003a30:	d002      	beq.n	8003a38 <__sflush_r+0x8c>
 8003a32:	4628      	mov	r0, r5
 8003a34:	f7ff fbf4 	bl	8003220 <_free_r>
 8003a38:	2300      	movs	r3, #0
 8003a3a:	6363      	str	r3, [r4, #52]	@ 0x34
 8003a3c:	e00d      	b.n	8003a5a <__sflush_r+0xae>
 8003a3e:	2301      	movs	r3, #1
 8003a40:	4628      	mov	r0, r5
 8003a42:	47b0      	blx	r6
 8003a44:	4602      	mov	r2, r0
 8003a46:	1c50      	adds	r0, r2, #1
 8003a48:	d1c9      	bne.n	80039de <__sflush_r+0x32>
 8003a4a:	682b      	ldr	r3, [r5, #0]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d0c6      	beq.n	80039de <__sflush_r+0x32>
 8003a50:	2b1d      	cmp	r3, #29
 8003a52:	d001      	beq.n	8003a58 <__sflush_r+0xac>
 8003a54:	2b16      	cmp	r3, #22
 8003a56:	d11e      	bne.n	8003a96 <__sflush_r+0xea>
 8003a58:	602f      	str	r7, [r5, #0]
 8003a5a:	2000      	movs	r0, #0
 8003a5c:	e022      	b.n	8003aa4 <__sflush_r+0xf8>
 8003a5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a62:	b21b      	sxth	r3, r3
 8003a64:	e01b      	b.n	8003a9e <__sflush_r+0xf2>
 8003a66:	690f      	ldr	r7, [r1, #16]
 8003a68:	2f00      	cmp	r7, #0
 8003a6a:	d0f6      	beq.n	8003a5a <__sflush_r+0xae>
 8003a6c:	0793      	lsls	r3, r2, #30
 8003a6e:	680e      	ldr	r6, [r1, #0]
 8003a70:	bf08      	it	eq
 8003a72:	694b      	ldreq	r3, [r1, #20]
 8003a74:	600f      	str	r7, [r1, #0]
 8003a76:	bf18      	it	ne
 8003a78:	2300      	movne	r3, #0
 8003a7a:	eba6 0807 	sub.w	r8, r6, r7
 8003a7e:	608b      	str	r3, [r1, #8]
 8003a80:	f1b8 0f00 	cmp.w	r8, #0
 8003a84:	dde9      	ble.n	8003a5a <__sflush_r+0xae>
 8003a86:	6a21      	ldr	r1, [r4, #32]
 8003a88:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003a8a:	4643      	mov	r3, r8
 8003a8c:	463a      	mov	r2, r7
 8003a8e:	4628      	mov	r0, r5
 8003a90:	47b0      	blx	r6
 8003a92:	2800      	cmp	r0, #0
 8003a94:	dc08      	bgt.n	8003aa8 <__sflush_r+0xfc>
 8003a96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a9e:	81a3      	strh	r3, [r4, #12]
 8003aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8003aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003aa8:	4407      	add	r7, r0
 8003aaa:	eba8 0800 	sub.w	r8, r8, r0
 8003aae:	e7e7      	b.n	8003a80 <__sflush_r+0xd4>
 8003ab0:	20400001 	.word	0x20400001

08003ab4 <_fflush_r>:
 8003ab4:	b538      	push	{r3, r4, r5, lr}
 8003ab6:	690b      	ldr	r3, [r1, #16]
 8003ab8:	4605      	mov	r5, r0
 8003aba:	460c      	mov	r4, r1
 8003abc:	b913      	cbnz	r3, 8003ac4 <_fflush_r+0x10>
 8003abe:	2500      	movs	r5, #0
 8003ac0:	4628      	mov	r0, r5
 8003ac2:	bd38      	pop	{r3, r4, r5, pc}
 8003ac4:	b118      	cbz	r0, 8003ace <_fflush_r+0x1a>
 8003ac6:	6a03      	ldr	r3, [r0, #32]
 8003ac8:	b90b      	cbnz	r3, 8003ace <_fflush_r+0x1a>
 8003aca:	f7ff f9af 	bl	8002e2c <__sinit>
 8003ace:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d0f3      	beq.n	8003abe <_fflush_r+0xa>
 8003ad6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003ad8:	07d0      	lsls	r0, r2, #31
 8003ada:	d404      	bmi.n	8003ae6 <_fflush_r+0x32>
 8003adc:	0599      	lsls	r1, r3, #22
 8003ade:	d402      	bmi.n	8003ae6 <_fflush_r+0x32>
 8003ae0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ae2:	f7ff fb9a 	bl	800321a <__retarget_lock_acquire_recursive>
 8003ae6:	4628      	mov	r0, r5
 8003ae8:	4621      	mov	r1, r4
 8003aea:	f7ff ff5f 	bl	80039ac <__sflush_r>
 8003aee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003af0:	07da      	lsls	r2, r3, #31
 8003af2:	4605      	mov	r5, r0
 8003af4:	d4e4      	bmi.n	8003ac0 <_fflush_r+0xc>
 8003af6:	89a3      	ldrh	r3, [r4, #12]
 8003af8:	059b      	lsls	r3, r3, #22
 8003afa:	d4e1      	bmi.n	8003ac0 <_fflush_r+0xc>
 8003afc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003afe:	f7ff fb8d 	bl	800321c <__retarget_lock_release_recursive>
 8003b02:	e7dd      	b.n	8003ac0 <_fflush_r+0xc>

08003b04 <__swhatbuf_r>:
 8003b04:	b570      	push	{r4, r5, r6, lr}
 8003b06:	460c      	mov	r4, r1
 8003b08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b0c:	2900      	cmp	r1, #0
 8003b0e:	b096      	sub	sp, #88	@ 0x58
 8003b10:	4615      	mov	r5, r2
 8003b12:	461e      	mov	r6, r3
 8003b14:	da0d      	bge.n	8003b32 <__swhatbuf_r+0x2e>
 8003b16:	89a3      	ldrh	r3, [r4, #12]
 8003b18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003b1c:	f04f 0100 	mov.w	r1, #0
 8003b20:	bf14      	ite	ne
 8003b22:	2340      	movne	r3, #64	@ 0x40
 8003b24:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003b28:	2000      	movs	r0, #0
 8003b2a:	6031      	str	r1, [r6, #0]
 8003b2c:	602b      	str	r3, [r5, #0]
 8003b2e:	b016      	add	sp, #88	@ 0x58
 8003b30:	bd70      	pop	{r4, r5, r6, pc}
 8003b32:	466a      	mov	r2, sp
 8003b34:	f000 f848 	bl	8003bc8 <_fstat_r>
 8003b38:	2800      	cmp	r0, #0
 8003b3a:	dbec      	blt.n	8003b16 <__swhatbuf_r+0x12>
 8003b3c:	9901      	ldr	r1, [sp, #4]
 8003b3e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003b42:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003b46:	4259      	negs	r1, r3
 8003b48:	4159      	adcs	r1, r3
 8003b4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b4e:	e7eb      	b.n	8003b28 <__swhatbuf_r+0x24>

08003b50 <__smakebuf_r>:
 8003b50:	898b      	ldrh	r3, [r1, #12]
 8003b52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b54:	079d      	lsls	r5, r3, #30
 8003b56:	4606      	mov	r6, r0
 8003b58:	460c      	mov	r4, r1
 8003b5a:	d507      	bpl.n	8003b6c <__smakebuf_r+0x1c>
 8003b5c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003b60:	6023      	str	r3, [r4, #0]
 8003b62:	6123      	str	r3, [r4, #16]
 8003b64:	2301      	movs	r3, #1
 8003b66:	6163      	str	r3, [r4, #20]
 8003b68:	b003      	add	sp, #12
 8003b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b6c:	ab01      	add	r3, sp, #4
 8003b6e:	466a      	mov	r2, sp
 8003b70:	f7ff ffc8 	bl	8003b04 <__swhatbuf_r>
 8003b74:	9f00      	ldr	r7, [sp, #0]
 8003b76:	4605      	mov	r5, r0
 8003b78:	4639      	mov	r1, r7
 8003b7a:	4630      	mov	r0, r6
 8003b7c:	f7ff fbbc 	bl	80032f8 <_malloc_r>
 8003b80:	b948      	cbnz	r0, 8003b96 <__smakebuf_r+0x46>
 8003b82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b86:	059a      	lsls	r2, r3, #22
 8003b88:	d4ee      	bmi.n	8003b68 <__smakebuf_r+0x18>
 8003b8a:	f023 0303 	bic.w	r3, r3, #3
 8003b8e:	f043 0302 	orr.w	r3, r3, #2
 8003b92:	81a3      	strh	r3, [r4, #12]
 8003b94:	e7e2      	b.n	8003b5c <__smakebuf_r+0xc>
 8003b96:	89a3      	ldrh	r3, [r4, #12]
 8003b98:	6020      	str	r0, [r4, #0]
 8003b9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b9e:	81a3      	strh	r3, [r4, #12]
 8003ba0:	9b01      	ldr	r3, [sp, #4]
 8003ba2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003ba6:	b15b      	cbz	r3, 8003bc0 <__smakebuf_r+0x70>
 8003ba8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003bac:	4630      	mov	r0, r6
 8003bae:	f000 f81d 	bl	8003bec <_isatty_r>
 8003bb2:	b128      	cbz	r0, 8003bc0 <__smakebuf_r+0x70>
 8003bb4:	89a3      	ldrh	r3, [r4, #12]
 8003bb6:	f023 0303 	bic.w	r3, r3, #3
 8003bba:	f043 0301 	orr.w	r3, r3, #1
 8003bbe:	81a3      	strh	r3, [r4, #12]
 8003bc0:	89a3      	ldrh	r3, [r4, #12]
 8003bc2:	431d      	orrs	r5, r3
 8003bc4:	81a5      	strh	r5, [r4, #12]
 8003bc6:	e7cf      	b.n	8003b68 <__smakebuf_r+0x18>

08003bc8 <_fstat_r>:
 8003bc8:	b538      	push	{r3, r4, r5, lr}
 8003bca:	4d07      	ldr	r5, [pc, #28]	@ (8003be8 <_fstat_r+0x20>)
 8003bcc:	2300      	movs	r3, #0
 8003bce:	4604      	mov	r4, r0
 8003bd0:	4608      	mov	r0, r1
 8003bd2:	4611      	mov	r1, r2
 8003bd4:	602b      	str	r3, [r5, #0]
 8003bd6:	f7fc ffee 	bl	8000bb6 <_fstat>
 8003bda:	1c43      	adds	r3, r0, #1
 8003bdc:	d102      	bne.n	8003be4 <_fstat_r+0x1c>
 8003bde:	682b      	ldr	r3, [r5, #0]
 8003be0:	b103      	cbz	r3, 8003be4 <_fstat_r+0x1c>
 8003be2:	6023      	str	r3, [r4, #0]
 8003be4:	bd38      	pop	{r3, r4, r5, pc}
 8003be6:	bf00      	nop
 8003be8:	20000264 	.word	0x20000264

08003bec <_isatty_r>:
 8003bec:	b538      	push	{r3, r4, r5, lr}
 8003bee:	4d06      	ldr	r5, [pc, #24]	@ (8003c08 <_isatty_r+0x1c>)
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	4604      	mov	r4, r0
 8003bf4:	4608      	mov	r0, r1
 8003bf6:	602b      	str	r3, [r5, #0]
 8003bf8:	f7fc ffed 	bl	8000bd6 <_isatty>
 8003bfc:	1c43      	adds	r3, r0, #1
 8003bfe:	d102      	bne.n	8003c06 <_isatty_r+0x1a>
 8003c00:	682b      	ldr	r3, [r5, #0]
 8003c02:	b103      	cbz	r3, 8003c06 <_isatty_r+0x1a>
 8003c04:	6023      	str	r3, [r4, #0]
 8003c06:	bd38      	pop	{r3, r4, r5, pc}
 8003c08:	20000264 	.word	0x20000264

08003c0c <_sbrk_r>:
 8003c0c:	b538      	push	{r3, r4, r5, lr}
 8003c0e:	4d06      	ldr	r5, [pc, #24]	@ (8003c28 <_sbrk_r+0x1c>)
 8003c10:	2300      	movs	r3, #0
 8003c12:	4604      	mov	r4, r0
 8003c14:	4608      	mov	r0, r1
 8003c16:	602b      	str	r3, [r5, #0]
 8003c18:	f7fc fff6 	bl	8000c08 <_sbrk>
 8003c1c:	1c43      	adds	r3, r0, #1
 8003c1e:	d102      	bne.n	8003c26 <_sbrk_r+0x1a>
 8003c20:	682b      	ldr	r3, [r5, #0]
 8003c22:	b103      	cbz	r3, 8003c26 <_sbrk_r+0x1a>
 8003c24:	6023      	str	r3, [r4, #0]
 8003c26:	bd38      	pop	{r3, r4, r5, pc}
 8003c28:	20000264 	.word	0x20000264

08003c2c <_init>:
 8003c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c2e:	bf00      	nop
 8003c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c32:	bc08      	pop	{r3}
 8003c34:	469e      	mov	lr, r3
 8003c36:	4770      	bx	lr

08003c38 <_fini>:
 8003c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c3a:	bf00      	nop
 8003c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c3e:	bc08      	pop	{r3}
 8003c40:	469e      	mov	lr, r3
 8003c42:	4770      	bx	lr
