{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1551742297976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1551742297978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  4 18:31:37 2019 " "Processing started: Mon Mar  4 18:31:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1551742297978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1551742297978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off experiment2 -c experiment2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off experiment2 -c experiment2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1551742297979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1551742298314 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "experiment2 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"experiment2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1551742298454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1551742298513 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1551742298513 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1551742298792 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1551742299428 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1551742299428 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1551742299428 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 7697 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1551742299442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 7698 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1551742299442 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 7699 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1551742299442 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1551742299442 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1551742299467 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1551742300041 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1551742300041 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1551742300041 ""}
{ "Info" "ISTA_SDC_FOUND" "experiment2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'experiment2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1551742300121 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_reset_controller.sdc 18 *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn pin " "Ignored filter at altera_reset_controller.sdc(18): *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn could not be matched with a pin" {  } { { "/home/ECE/chiangte/Desktop/experiment2/experiment2/synthesis/submodules/altera_reset_controller.sdc" "" { Text "/home/ECE/chiangte/Desktop/experiment2/experiment2/synthesis/submodules/altera_reset_controller.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1551742300125 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_reset_controller.sdc 18 Argument <to> is an empty collection " "Ignored set_false_path at altera_reset_controller.sdc(18): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn\] " "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn\]" {  } { { "/home/ECE/chiangte/Desktop/experiment2/experiment2/synthesis/submodules/altera_reset_controller.sdc" "" { Text "/home/ECE/chiangte/Desktop/experiment2/experiment2/synthesis/submodules/altera_reset_controller.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1551742300125 ""}  } { { "/home/ECE/chiangte/Desktop/experiment2/experiment2/synthesis/submodules/altera_reset_controller.sdc" "" { Text "/home/ECE/chiangte/Desktop/experiment2/experiment2/synthesis/submodules/altera_reset_controller.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1551742300125 ""}
{ "Info" "ISTA_SDC_FOUND" "experiment2/synthesis/submodules/experiment2_cpu_0.sdc " "Reading SDC File: 'experiment2/synthesis/submodules/experiment2_cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1551742300127 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50_i_clk_in_clk " "Node: clock_50_i_clk_in_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1551742300239 "|experiment2|clock_50_i_clk_in_clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1551742300309 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1551742300310 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1551742300310 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1551742300310 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1551742300310 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50_i_clk_in_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock_50_i_clk_in_clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1551742300573 ""}  } { { "/tools/altera/12.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/altera/12.0/quartus/linux/pin_planner.ppl" { clock_50_i_clk_in_clk } } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50_i_clk_in_clk" } } } } { "experiment2/synthesis/experiment2.v" "" { Text "/home/ECE/chiangte/Desktop/experiment2/experiment2/synthesis/experiment2.v" 12 0 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50_i_clk_in_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 258 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1551742300573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1551742300573 ""}  } { { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 3251 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1551742300573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1551742300573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_component_wrapper:my_component_0\|my_component_irq_done " "Destination node my_component_wrapper:my_component_0\|my_component_irq_done" {  } { { "experiment2/synthesis/submodules/my_component_wrapper.sv" "" { Text "/home/ECE/chiangte/Desktop/experiment2/experiment2/synthesis/submodules/my_component_wrapper.sv" 25 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { my_component_wrapper:my_component_0|my_component_irq_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 782 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1551742300573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "experiment2_cpu_0:cpu_0\|W_rf_wren " "Destination node experiment2_cpu_0:cpu_0\|W_rf_wren" {  } { { "experiment2/synthesis/submodules/experiment2_cpu_0.v" "" { Text "/home/ECE/chiangte/Desktop/experiment2/experiment2/synthesis/submodules/experiment2_cpu_0.v" 3677 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { experiment2_cpu_0:cpu_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 2859 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1551742300573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "experiment2_sram_0:sram_0\|is_write~0 " "Destination node experiment2_sram_0:sram_0\|is_write~0" {  } { { "experiment2/synthesis/submodules/experiment2_sram_0.v" "" { Text "/home/ECE/chiangte/Desktop/experiment2/experiment2/synthesis/submodules/experiment2_sram_0.v" 116 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { experiment2_sram_0:sram_0|is_write~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 4104 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1551742300573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "experiment2_sram_0:sram_0\|is_read~0 " "Destination node experiment2_sram_0:sram_0\|is_read~0" {  } { { "experiment2/synthesis/submodules/experiment2_sram_0.v" "" { Text "/home/ECE/chiangte/Desktop/experiment2/experiment2/synthesis/submodules/experiment2_sram_0.v" 115 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { experiment2_sram_0:sram_0|is_read~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 4229 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1551742300573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_component_wrapper:my_component_0\|my_component_irq " "Destination node my_component_wrapper:my_component_0\|my_component_irq" {  } { { "experiment2/synthesis/submodules/my_component_wrapper.sv" "" { Text "/home/ECE/chiangte/Desktop/experiment2/experiment2/synthesis/submodules/my_component_wrapper.sv" 16 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { my_component_wrapper:my_component_0|my_component_irq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 779 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1551742300573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "custom_counter_component:custom_counter_component_0\|counter_expire_irq " "Destination node custom_counter_component:custom_counter_component_0\|counter_expire_irq" {  } { { "experiment2/synthesis/submodules/custom_counter_component.sv" "" { Text "/home/ECE/chiangte/Desktop/experiment2/experiment2/synthesis/submodules/custom_counter_component.sv" 23 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { custom_counter_component:custom_counter_component_0|counter_expire_irq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 858 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1551742300573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "experiment2_cpu_0:cpu_0\|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci\|experiment2_cpu_0_nios2_oci_debug:the_experiment2_cpu_0_nios2_oci_debug\|jtag_break~1 " "Destination node experiment2_cpu_0:cpu_0\|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci\|experiment2_cpu_0_nios2_oci_debug:the_experiment2_cpu_0_nios2_oci_debug\|jtag_break~1" {  } { { "experiment2/synthesis/submodules/experiment2_cpu_0.v" "" { Text "/home/ECE/chiangte/Desktop/experiment2/experiment2/synthesis/submodules/experiment2_cpu_0.v" 196 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_debug:the_experiment2_cpu_0_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 4312 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1551742300573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_component_wrapper:my_component_0\|clear_irq " "Destination node my_component_wrapper:my_component_0\|clear_irq" {  } { { "experiment2/synthesis/submodules/my_component_wrapper.sv" "" { Text "/home/ECE/chiangte/Desktop/experiment2/experiment2/synthesis/submodules/my_component_wrapper.sv" 25 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { my_component_wrapper:my_component_0|clear_irq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 778 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1551742300573 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "experiment2_cpu_0:cpu_0\|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci\|experiment2_cpu_0_nios2_oci_debug:the_experiment2_cpu_0_nios2_oci_debug\|resetlatch~0 " "Destination node experiment2_cpu_0:cpu_0\|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci\|experiment2_cpu_0_nios2_oci_debug:the_experiment2_cpu_0_nios2_oci_debug\|resetlatch~0" {  } { { "experiment2/synthesis/submodules/experiment2_cpu_0.v" "" { Text "/home/ECE/chiangte/Desktop/experiment2/experiment2/synthesis/submodules/experiment2_cpu_0.v" 179 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { experiment2_cpu_0:cpu_0|experiment2_cpu_0_nios2_oci:the_experiment2_cpu_0_nios2_oci|experiment2_cpu_0_nios2_oci_debug:the_experiment2_cpu_0_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 5016 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1551742300573 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1551742300573 ""}  } { { "experiment2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ECE/chiangte/Desktop/experiment2/experiment2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 458 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1551742300573 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1551742300574 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 7688 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1551742300574 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1551742300574 ""}  } { { "sld_hub.vhd" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/tools/altera/12.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 7524 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1551742300574 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1551742300575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 7603 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1551742300575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 7604 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1551742300575 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 7689 7904 8816 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1551742300575 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1551742300575 ""}  } { { "sld_hub.vhd" "" { Text "/tools/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 7410 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1551742300575 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1551742300575 ""}  } { { "experiment2/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ECE/chiangte/Desktop/experiment2/experiment2/synthesis/submodules/altera_reset_controller.v" 61 -1 0 } } { "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/altera/12.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 0 { 0 ""} 0 3553 7904 8816 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1551742300575 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1551742301270 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1551742301278 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1551742301278 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1551742301287 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1551742301296 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1551742301303 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1551742301371 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1551742301379 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1551742301379 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1551742301504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1551742303356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1551742303638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1551742303670 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1551742305527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1551742305527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1551742306763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "/home/ECE/chiangte/Desktop/experiment2/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1551742309771 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1551742309771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1551742310769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1551742310773 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1551742310773 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1551742310773 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1551742310899 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "39 " "Found 39 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[0\] 0 " "Pin \"sram_0_external_interface_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[1\] 0 " "Pin \"sram_0_external_interface_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[2\] 0 " "Pin \"sram_0_external_interface_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[3\] 0 " "Pin \"sram_0_external_interface_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[4\] 0 " "Pin \"sram_0_external_interface_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[5\] 0 " "Pin \"sram_0_external_interface_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[6\] 0 " "Pin \"sram_0_external_interface_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[7\] 0 " "Pin \"sram_0_external_interface_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[8\] 0 " "Pin \"sram_0_external_interface_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[9\] 0 " "Pin \"sram_0_external_interface_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[10\] 0 " "Pin \"sram_0_external_interface_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[11\] 0 " "Pin \"sram_0_external_interface_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[12\] 0 " "Pin \"sram_0_external_interface_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[13\] 0 " "Pin \"sram_0_external_interface_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[14\] 0 " "Pin \"sram_0_external_interface_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_DQ\[15\] 0 " "Pin \"sram_0_external_interface_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[0\] 0 " "Pin \"sram_0_external_interface_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[1\] 0 " "Pin \"sram_0_external_interface_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[2\] 0 " "Pin \"sram_0_external_interface_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[3\] 0 " "Pin \"sram_0_external_interface_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[4\] 0 " "Pin \"sram_0_external_interface_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[5\] 0 " "Pin \"sram_0_external_interface_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[6\] 0 " "Pin \"sram_0_external_interface_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[7\] 0 " "Pin \"sram_0_external_interface_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[8\] 0 " "Pin \"sram_0_external_interface_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[9\] 0 " "Pin \"sram_0_external_interface_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[10\] 0 " "Pin \"sram_0_external_interface_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[11\] 0 " "Pin \"sram_0_external_interface_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[12\] 0 " "Pin \"sram_0_external_interface_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[13\] 0 " "Pin \"sram_0_external_interface_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[14\] 0 " "Pin \"sram_0_external_interface_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[15\] 0 " "Pin \"sram_0_external_interface_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[16\] 0 " "Pin \"sram_0_external_interface_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_ADDR\[17\] 0 " "Pin \"sram_0_external_interface_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_LB_N 0 " "Pin \"sram_0_external_interface_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_UB_N 0 " "Pin \"sram_0_external_interface_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_CE_N 0 " "Pin \"sram_0_external_interface_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_OE_N 0 " "Pin \"sram_0_external_interface_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_0_external_interface_WE_N 0 " "Pin \"sram_0_external_interface_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1551742311001 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1551742311001 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1551742311534 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1551742311870 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1551742312538 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1551742313349 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1551742313451 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ECE/chiangte/Desktop/experiment2/experiment2.fit.smsg " "Generated suppressed messages file /home/ECE/chiangte/Desktop/experiment2/experiment2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1551742313836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1551742314701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  4 18:31:54 2019 " "Processing ended: Mon Mar  4 18:31:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1551742314701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1551742314701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1551742314701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1551742314701 ""}
