-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\uz_mpc_delay_comp\delay_com_ip_dut.vhd
-- Created: 2022-08-16 17:01:54
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: delay_com_ip_dut
-- Source Path: delay_com_ip/delay_com_ip_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY delay_com_ip_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        id_pu                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        iq_pu                             :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
        ix_pu                             :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iy_pu                             :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        vd_pu_0                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_1                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_2                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_3                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_4                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_5                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_6                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_7                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_8                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_9                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_10                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_11                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_12                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_13                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_14                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_15                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_16                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_17                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_18                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_19                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_20                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_21                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_22                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_23                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_24                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_25                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_26                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_27                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_28                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_29                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_30                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_31                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_32                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_33                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_34                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_35                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_36                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_37                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_38                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_39                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_40                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_41                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_42                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_43                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_44                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_45                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_46                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_47                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_48                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_49                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_50                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_51                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_52                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_53                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_54                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_55                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_56                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_57                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_58                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_59                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_60                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_61                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_62                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vd_pu_63                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_0                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_1                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_2                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_3                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_4                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_5                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_6                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_7                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_8                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_9                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_10                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_11                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_12                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_13                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_14                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_15                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_16                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_17                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_18                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_19                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_20                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_21                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_22                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_23                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_24                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_25                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_26                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_27                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_28                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_29                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_30                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_31                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_32                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_33                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_34                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_35                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_36                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_37                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_38                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_39                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_40                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_41                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_42                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_43                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_44                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_45                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_46                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_47                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_48                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_49                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_50                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_51                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_52                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_53                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_54                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_55                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_56                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_57                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_58                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_59                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_60                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_61                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_62                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vq_pu_63                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_0                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_1                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_2                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_3                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_4                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_5                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_6                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_7                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_8                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_9                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_10                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_11                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_12                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_13                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_14                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_15                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_16                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_17                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_18                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_19                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_20                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_21                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_22                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_23                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_24                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_25                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_26                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_27                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_28                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_29                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_30                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_31                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_32                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_33                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_34                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_35                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_36                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_37                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_38                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_39                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_40                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_41                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_42                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_43                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_44                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_45                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_46                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_47                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_48                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_49                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_50                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_51                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_52                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_53                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_54                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_55                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_56                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_57                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_58                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_59                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_60                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_61                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_62                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vx_pu_63                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_0                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_1                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_2                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_3                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_4                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_5                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_6                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_7                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_8                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_9                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_10                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_11                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_12                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_13                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_14                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_15                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_16                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_17                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_18                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_19                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_20                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_21                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_22                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_23                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_24                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_25                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_26                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_27                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_28                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_29                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_30                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_31                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_32                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_33                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_34                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_35                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_36                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_37                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_38                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_39                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_40                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_41                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_42                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_43                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_44                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_45                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_46                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_47                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_48                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_49                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_50                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_51                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_52                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_53                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_54                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_55                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_56                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_57                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_58                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_59                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_60                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_61                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_62                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        vy_pu_63                          :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        omega_m_pu                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        Rs_over_ZB_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        Ts_times_ZB_over_Ld_AXI           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        Ts_times_ZB_over_Lq_AXI           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        Ts_times_ZB_over_Lx_AXI           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        Ts_times_ZB_over_Ly_AXI           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        Ld_over_LB_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        Lq_over_LB_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        psi_pm_over_psiB_AXI              :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        polepairs_AXI                     :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        index                             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        trigger                           :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        id_pred_pu                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        iq_pred_pu                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        ix_pred_pu                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        iy_pred_pu                        :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        id_pred_pu_AXI                    :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        iq_pred_pu_AXI                    :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        ix_pred_pu_AXI                    :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        iy_pred_pu_AXI                    :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
        calc_done                         :   OUT   std_logic  -- ufix1
        );
END delay_com_ip_dut;


ARCHITECTURE rtl OF delay_com_ip_dut IS

  -- Component Declarations
  COMPONENT delay_com_ip_src_delay_comp
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          id_pu                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          iq_pu                           :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En16
          ix_pu                           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_pu                           :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          vd_pu_0                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_1                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_2                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_3                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_4                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_5                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_6                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_7                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_8                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_9                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_10                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_11                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_12                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_13                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_14                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_15                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_16                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_17                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_18                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_19                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_20                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_21                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_22                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_23                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_24                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_25                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_26                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_27                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_28                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_29                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_30                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_31                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_32                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_33                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_34                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_35                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_36                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_37                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_38                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_39                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_40                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_41                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_42                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_43                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_44                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_45                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_46                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_47                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_48                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_49                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_50                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_51                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_52                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_53                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_54                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_55                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_56                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_57                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_58                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_59                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_60                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_61                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_62                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vd_pu_63                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_0                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_1                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_2                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_3                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_4                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_5                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_6                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_7                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_8                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_9                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_10                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_11                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_12                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_13                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_14                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_15                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_16                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_17                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_18                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_19                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_20                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_21                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_22                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_23                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_24                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_25                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_26                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_27                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_28                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_29                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_30                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_31                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_32                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_33                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_34                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_35                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_36                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_37                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_38                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_39                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_40                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_41                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_42                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_43                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_44                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_45                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_46                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_47                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_48                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_49                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_50                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_51                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_52                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_53                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_54                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_55                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_56                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_57                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_58                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_59                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_60                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_61                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_62                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vq_pu_63                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_0                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_1                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_2                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_3                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_4                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_5                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_6                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_7                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_8                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_9                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_10                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_11                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_12                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_13                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_14                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_15                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_16                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_17                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_18                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_19                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_20                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_21                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_22                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_23                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_24                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_25                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_26                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_27                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_28                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_29                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_30                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_31                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_32                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_33                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_34                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_35                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_36                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_37                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_38                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_39                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_40                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_41                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_42                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_43                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_44                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_45                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_46                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_47                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_48                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_49                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_50                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_51                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_52                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_53                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_54                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_55                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_56                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_57                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_58                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_59                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_60                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_61                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_62                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vx_pu_63                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_0                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_1                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_2                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_3                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_4                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_5                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_6                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_7                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_8                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_9                         :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_10                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_11                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_12                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_13                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_14                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_15                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_16                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_17                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_18                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_19                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_20                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_21                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_22                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_23                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_24                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_25                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_26                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_27                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_28                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_29                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_30                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_31                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_32                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_33                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_34                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_35                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_36                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_37                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_38                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_39                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_40                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_41                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_42                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_43                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_44                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_45                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_46                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_47                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_48                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_49                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_50                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_51                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_52                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_53                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_54                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_55                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_56                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_57                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_58                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_59                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_60                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_61                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_62                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          vy_pu_63                        :   IN    std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          omega_m_pu                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Rs_over_ZB_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Ts_times_ZB_over_Ld_AXI         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Ts_times_ZB_over_Lq_AXI         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Ts_times_ZB_over_Lx_AXI         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Ts_times_ZB_over_Ly_AXI         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Ld_over_LB_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          Lq_over_LB_AXI                  :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          psi_pm_over_psiB_AXI            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
          polepairs_AXI                   :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          index                           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          trigger                         :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          id_pred_pu                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          iq_pred_pu                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          ix_pred_pu                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          iy_pred_pu                      :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          id_pred_pu_AXI                  :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          iq_pred_pu_AXI                  :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          ix_pred_pu_AXI                  :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          iy_pred_pu_AXI                  :   OUT   std_logic_vector(26 DOWNTO 0);  -- sfix27_En24
          calc_done                       :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : delay_com_ip_src_delay_comp
    USE ENTITY work.delay_com_ip_src_delay_comp(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL trigger_sig                      : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL id_pred_pu_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL iq_pred_pu_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL ix_pred_pu_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL iy_pred_pu_sig                   : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL id_pred_pu_AXI_sig               : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL iq_pred_pu_AXI_sig               : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL ix_pred_pu_AXI_sig               : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL iy_pred_pu_AXI_sig               : std_logic_vector(26 DOWNTO 0);  -- ufix27
  SIGNAL calc_done_sig                    : std_logic;  -- ufix1

BEGIN
  u_delay_com_ip_src_delay_comp : delay_com_ip_src_delay_comp
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              id_pu => id_pu,  -- sfix27_En16
              iq_pu => iq_pu,  -- sfix27_En16
              ix_pu => ix_pu,  -- sfix18_En11
              iy_pu => iy_pu,  -- sfix18_En11
              vd_pu_0 => vd_pu_0,  -- sfix27_En24
              vd_pu_1 => vd_pu_1,  -- sfix27_En24
              vd_pu_2 => vd_pu_2,  -- sfix27_En24
              vd_pu_3 => vd_pu_3,  -- sfix27_En24
              vd_pu_4 => vd_pu_4,  -- sfix27_En24
              vd_pu_5 => vd_pu_5,  -- sfix27_En24
              vd_pu_6 => vd_pu_6,  -- sfix27_En24
              vd_pu_7 => vd_pu_7,  -- sfix27_En24
              vd_pu_8 => vd_pu_8,  -- sfix27_En24
              vd_pu_9 => vd_pu_9,  -- sfix27_En24
              vd_pu_10 => vd_pu_10,  -- sfix27_En24
              vd_pu_11 => vd_pu_11,  -- sfix27_En24
              vd_pu_12 => vd_pu_12,  -- sfix27_En24
              vd_pu_13 => vd_pu_13,  -- sfix27_En24
              vd_pu_14 => vd_pu_14,  -- sfix27_En24
              vd_pu_15 => vd_pu_15,  -- sfix27_En24
              vd_pu_16 => vd_pu_16,  -- sfix27_En24
              vd_pu_17 => vd_pu_17,  -- sfix27_En24
              vd_pu_18 => vd_pu_18,  -- sfix27_En24
              vd_pu_19 => vd_pu_19,  -- sfix27_En24
              vd_pu_20 => vd_pu_20,  -- sfix27_En24
              vd_pu_21 => vd_pu_21,  -- sfix27_En24
              vd_pu_22 => vd_pu_22,  -- sfix27_En24
              vd_pu_23 => vd_pu_23,  -- sfix27_En24
              vd_pu_24 => vd_pu_24,  -- sfix27_En24
              vd_pu_25 => vd_pu_25,  -- sfix27_En24
              vd_pu_26 => vd_pu_26,  -- sfix27_En24
              vd_pu_27 => vd_pu_27,  -- sfix27_En24
              vd_pu_28 => vd_pu_28,  -- sfix27_En24
              vd_pu_29 => vd_pu_29,  -- sfix27_En24
              vd_pu_30 => vd_pu_30,  -- sfix27_En24
              vd_pu_31 => vd_pu_31,  -- sfix27_En24
              vd_pu_32 => vd_pu_32,  -- sfix27_En24
              vd_pu_33 => vd_pu_33,  -- sfix27_En24
              vd_pu_34 => vd_pu_34,  -- sfix27_En24
              vd_pu_35 => vd_pu_35,  -- sfix27_En24
              vd_pu_36 => vd_pu_36,  -- sfix27_En24
              vd_pu_37 => vd_pu_37,  -- sfix27_En24
              vd_pu_38 => vd_pu_38,  -- sfix27_En24
              vd_pu_39 => vd_pu_39,  -- sfix27_En24
              vd_pu_40 => vd_pu_40,  -- sfix27_En24
              vd_pu_41 => vd_pu_41,  -- sfix27_En24
              vd_pu_42 => vd_pu_42,  -- sfix27_En24
              vd_pu_43 => vd_pu_43,  -- sfix27_En24
              vd_pu_44 => vd_pu_44,  -- sfix27_En24
              vd_pu_45 => vd_pu_45,  -- sfix27_En24
              vd_pu_46 => vd_pu_46,  -- sfix27_En24
              vd_pu_47 => vd_pu_47,  -- sfix27_En24
              vd_pu_48 => vd_pu_48,  -- sfix27_En24
              vd_pu_49 => vd_pu_49,  -- sfix27_En24
              vd_pu_50 => vd_pu_50,  -- sfix27_En24
              vd_pu_51 => vd_pu_51,  -- sfix27_En24
              vd_pu_52 => vd_pu_52,  -- sfix27_En24
              vd_pu_53 => vd_pu_53,  -- sfix27_En24
              vd_pu_54 => vd_pu_54,  -- sfix27_En24
              vd_pu_55 => vd_pu_55,  -- sfix27_En24
              vd_pu_56 => vd_pu_56,  -- sfix27_En24
              vd_pu_57 => vd_pu_57,  -- sfix27_En24
              vd_pu_58 => vd_pu_58,  -- sfix27_En24
              vd_pu_59 => vd_pu_59,  -- sfix27_En24
              vd_pu_60 => vd_pu_60,  -- sfix27_En24
              vd_pu_61 => vd_pu_61,  -- sfix27_En24
              vd_pu_62 => vd_pu_62,  -- sfix27_En24
              vd_pu_63 => vd_pu_63,  -- sfix27_En24
              vq_pu_0 => vq_pu_0,  -- sfix27_En24
              vq_pu_1 => vq_pu_1,  -- sfix27_En24
              vq_pu_2 => vq_pu_2,  -- sfix27_En24
              vq_pu_3 => vq_pu_3,  -- sfix27_En24
              vq_pu_4 => vq_pu_4,  -- sfix27_En24
              vq_pu_5 => vq_pu_5,  -- sfix27_En24
              vq_pu_6 => vq_pu_6,  -- sfix27_En24
              vq_pu_7 => vq_pu_7,  -- sfix27_En24
              vq_pu_8 => vq_pu_8,  -- sfix27_En24
              vq_pu_9 => vq_pu_9,  -- sfix27_En24
              vq_pu_10 => vq_pu_10,  -- sfix27_En24
              vq_pu_11 => vq_pu_11,  -- sfix27_En24
              vq_pu_12 => vq_pu_12,  -- sfix27_En24
              vq_pu_13 => vq_pu_13,  -- sfix27_En24
              vq_pu_14 => vq_pu_14,  -- sfix27_En24
              vq_pu_15 => vq_pu_15,  -- sfix27_En24
              vq_pu_16 => vq_pu_16,  -- sfix27_En24
              vq_pu_17 => vq_pu_17,  -- sfix27_En24
              vq_pu_18 => vq_pu_18,  -- sfix27_En24
              vq_pu_19 => vq_pu_19,  -- sfix27_En24
              vq_pu_20 => vq_pu_20,  -- sfix27_En24
              vq_pu_21 => vq_pu_21,  -- sfix27_En24
              vq_pu_22 => vq_pu_22,  -- sfix27_En24
              vq_pu_23 => vq_pu_23,  -- sfix27_En24
              vq_pu_24 => vq_pu_24,  -- sfix27_En24
              vq_pu_25 => vq_pu_25,  -- sfix27_En24
              vq_pu_26 => vq_pu_26,  -- sfix27_En24
              vq_pu_27 => vq_pu_27,  -- sfix27_En24
              vq_pu_28 => vq_pu_28,  -- sfix27_En24
              vq_pu_29 => vq_pu_29,  -- sfix27_En24
              vq_pu_30 => vq_pu_30,  -- sfix27_En24
              vq_pu_31 => vq_pu_31,  -- sfix27_En24
              vq_pu_32 => vq_pu_32,  -- sfix27_En24
              vq_pu_33 => vq_pu_33,  -- sfix27_En24
              vq_pu_34 => vq_pu_34,  -- sfix27_En24
              vq_pu_35 => vq_pu_35,  -- sfix27_En24
              vq_pu_36 => vq_pu_36,  -- sfix27_En24
              vq_pu_37 => vq_pu_37,  -- sfix27_En24
              vq_pu_38 => vq_pu_38,  -- sfix27_En24
              vq_pu_39 => vq_pu_39,  -- sfix27_En24
              vq_pu_40 => vq_pu_40,  -- sfix27_En24
              vq_pu_41 => vq_pu_41,  -- sfix27_En24
              vq_pu_42 => vq_pu_42,  -- sfix27_En24
              vq_pu_43 => vq_pu_43,  -- sfix27_En24
              vq_pu_44 => vq_pu_44,  -- sfix27_En24
              vq_pu_45 => vq_pu_45,  -- sfix27_En24
              vq_pu_46 => vq_pu_46,  -- sfix27_En24
              vq_pu_47 => vq_pu_47,  -- sfix27_En24
              vq_pu_48 => vq_pu_48,  -- sfix27_En24
              vq_pu_49 => vq_pu_49,  -- sfix27_En24
              vq_pu_50 => vq_pu_50,  -- sfix27_En24
              vq_pu_51 => vq_pu_51,  -- sfix27_En24
              vq_pu_52 => vq_pu_52,  -- sfix27_En24
              vq_pu_53 => vq_pu_53,  -- sfix27_En24
              vq_pu_54 => vq_pu_54,  -- sfix27_En24
              vq_pu_55 => vq_pu_55,  -- sfix27_En24
              vq_pu_56 => vq_pu_56,  -- sfix27_En24
              vq_pu_57 => vq_pu_57,  -- sfix27_En24
              vq_pu_58 => vq_pu_58,  -- sfix27_En24
              vq_pu_59 => vq_pu_59,  -- sfix27_En24
              vq_pu_60 => vq_pu_60,  -- sfix27_En24
              vq_pu_61 => vq_pu_61,  -- sfix27_En24
              vq_pu_62 => vq_pu_62,  -- sfix27_En24
              vq_pu_63 => vq_pu_63,  -- sfix27_En24
              vx_pu_0 => vx_pu_0,  -- sfix27_En24
              vx_pu_1 => vx_pu_1,  -- sfix27_En24
              vx_pu_2 => vx_pu_2,  -- sfix27_En24
              vx_pu_3 => vx_pu_3,  -- sfix27_En24
              vx_pu_4 => vx_pu_4,  -- sfix27_En24
              vx_pu_5 => vx_pu_5,  -- sfix27_En24
              vx_pu_6 => vx_pu_6,  -- sfix27_En24
              vx_pu_7 => vx_pu_7,  -- sfix27_En24
              vx_pu_8 => vx_pu_8,  -- sfix27_En24
              vx_pu_9 => vx_pu_9,  -- sfix27_En24
              vx_pu_10 => vx_pu_10,  -- sfix27_En24
              vx_pu_11 => vx_pu_11,  -- sfix27_En24
              vx_pu_12 => vx_pu_12,  -- sfix27_En24
              vx_pu_13 => vx_pu_13,  -- sfix27_En24
              vx_pu_14 => vx_pu_14,  -- sfix27_En24
              vx_pu_15 => vx_pu_15,  -- sfix27_En24
              vx_pu_16 => vx_pu_16,  -- sfix27_En24
              vx_pu_17 => vx_pu_17,  -- sfix27_En24
              vx_pu_18 => vx_pu_18,  -- sfix27_En24
              vx_pu_19 => vx_pu_19,  -- sfix27_En24
              vx_pu_20 => vx_pu_20,  -- sfix27_En24
              vx_pu_21 => vx_pu_21,  -- sfix27_En24
              vx_pu_22 => vx_pu_22,  -- sfix27_En24
              vx_pu_23 => vx_pu_23,  -- sfix27_En24
              vx_pu_24 => vx_pu_24,  -- sfix27_En24
              vx_pu_25 => vx_pu_25,  -- sfix27_En24
              vx_pu_26 => vx_pu_26,  -- sfix27_En24
              vx_pu_27 => vx_pu_27,  -- sfix27_En24
              vx_pu_28 => vx_pu_28,  -- sfix27_En24
              vx_pu_29 => vx_pu_29,  -- sfix27_En24
              vx_pu_30 => vx_pu_30,  -- sfix27_En24
              vx_pu_31 => vx_pu_31,  -- sfix27_En24
              vx_pu_32 => vx_pu_32,  -- sfix27_En24
              vx_pu_33 => vx_pu_33,  -- sfix27_En24
              vx_pu_34 => vx_pu_34,  -- sfix27_En24
              vx_pu_35 => vx_pu_35,  -- sfix27_En24
              vx_pu_36 => vx_pu_36,  -- sfix27_En24
              vx_pu_37 => vx_pu_37,  -- sfix27_En24
              vx_pu_38 => vx_pu_38,  -- sfix27_En24
              vx_pu_39 => vx_pu_39,  -- sfix27_En24
              vx_pu_40 => vx_pu_40,  -- sfix27_En24
              vx_pu_41 => vx_pu_41,  -- sfix27_En24
              vx_pu_42 => vx_pu_42,  -- sfix27_En24
              vx_pu_43 => vx_pu_43,  -- sfix27_En24
              vx_pu_44 => vx_pu_44,  -- sfix27_En24
              vx_pu_45 => vx_pu_45,  -- sfix27_En24
              vx_pu_46 => vx_pu_46,  -- sfix27_En24
              vx_pu_47 => vx_pu_47,  -- sfix27_En24
              vx_pu_48 => vx_pu_48,  -- sfix27_En24
              vx_pu_49 => vx_pu_49,  -- sfix27_En24
              vx_pu_50 => vx_pu_50,  -- sfix27_En24
              vx_pu_51 => vx_pu_51,  -- sfix27_En24
              vx_pu_52 => vx_pu_52,  -- sfix27_En24
              vx_pu_53 => vx_pu_53,  -- sfix27_En24
              vx_pu_54 => vx_pu_54,  -- sfix27_En24
              vx_pu_55 => vx_pu_55,  -- sfix27_En24
              vx_pu_56 => vx_pu_56,  -- sfix27_En24
              vx_pu_57 => vx_pu_57,  -- sfix27_En24
              vx_pu_58 => vx_pu_58,  -- sfix27_En24
              vx_pu_59 => vx_pu_59,  -- sfix27_En24
              vx_pu_60 => vx_pu_60,  -- sfix27_En24
              vx_pu_61 => vx_pu_61,  -- sfix27_En24
              vx_pu_62 => vx_pu_62,  -- sfix27_En24
              vx_pu_63 => vx_pu_63,  -- sfix27_En24
              vy_pu_0 => vy_pu_0,  -- sfix27_En24
              vy_pu_1 => vy_pu_1,  -- sfix27_En24
              vy_pu_2 => vy_pu_2,  -- sfix27_En24
              vy_pu_3 => vy_pu_3,  -- sfix27_En24
              vy_pu_4 => vy_pu_4,  -- sfix27_En24
              vy_pu_5 => vy_pu_5,  -- sfix27_En24
              vy_pu_6 => vy_pu_6,  -- sfix27_En24
              vy_pu_7 => vy_pu_7,  -- sfix27_En24
              vy_pu_8 => vy_pu_8,  -- sfix27_En24
              vy_pu_9 => vy_pu_9,  -- sfix27_En24
              vy_pu_10 => vy_pu_10,  -- sfix27_En24
              vy_pu_11 => vy_pu_11,  -- sfix27_En24
              vy_pu_12 => vy_pu_12,  -- sfix27_En24
              vy_pu_13 => vy_pu_13,  -- sfix27_En24
              vy_pu_14 => vy_pu_14,  -- sfix27_En24
              vy_pu_15 => vy_pu_15,  -- sfix27_En24
              vy_pu_16 => vy_pu_16,  -- sfix27_En24
              vy_pu_17 => vy_pu_17,  -- sfix27_En24
              vy_pu_18 => vy_pu_18,  -- sfix27_En24
              vy_pu_19 => vy_pu_19,  -- sfix27_En24
              vy_pu_20 => vy_pu_20,  -- sfix27_En24
              vy_pu_21 => vy_pu_21,  -- sfix27_En24
              vy_pu_22 => vy_pu_22,  -- sfix27_En24
              vy_pu_23 => vy_pu_23,  -- sfix27_En24
              vy_pu_24 => vy_pu_24,  -- sfix27_En24
              vy_pu_25 => vy_pu_25,  -- sfix27_En24
              vy_pu_26 => vy_pu_26,  -- sfix27_En24
              vy_pu_27 => vy_pu_27,  -- sfix27_En24
              vy_pu_28 => vy_pu_28,  -- sfix27_En24
              vy_pu_29 => vy_pu_29,  -- sfix27_En24
              vy_pu_30 => vy_pu_30,  -- sfix27_En24
              vy_pu_31 => vy_pu_31,  -- sfix27_En24
              vy_pu_32 => vy_pu_32,  -- sfix27_En24
              vy_pu_33 => vy_pu_33,  -- sfix27_En24
              vy_pu_34 => vy_pu_34,  -- sfix27_En24
              vy_pu_35 => vy_pu_35,  -- sfix27_En24
              vy_pu_36 => vy_pu_36,  -- sfix27_En24
              vy_pu_37 => vy_pu_37,  -- sfix27_En24
              vy_pu_38 => vy_pu_38,  -- sfix27_En24
              vy_pu_39 => vy_pu_39,  -- sfix27_En24
              vy_pu_40 => vy_pu_40,  -- sfix27_En24
              vy_pu_41 => vy_pu_41,  -- sfix27_En24
              vy_pu_42 => vy_pu_42,  -- sfix27_En24
              vy_pu_43 => vy_pu_43,  -- sfix27_En24
              vy_pu_44 => vy_pu_44,  -- sfix27_En24
              vy_pu_45 => vy_pu_45,  -- sfix27_En24
              vy_pu_46 => vy_pu_46,  -- sfix27_En24
              vy_pu_47 => vy_pu_47,  -- sfix27_En24
              vy_pu_48 => vy_pu_48,  -- sfix27_En24
              vy_pu_49 => vy_pu_49,  -- sfix27_En24
              vy_pu_50 => vy_pu_50,  -- sfix27_En24
              vy_pu_51 => vy_pu_51,  -- sfix27_En24
              vy_pu_52 => vy_pu_52,  -- sfix27_En24
              vy_pu_53 => vy_pu_53,  -- sfix27_En24
              vy_pu_54 => vy_pu_54,  -- sfix27_En24
              vy_pu_55 => vy_pu_55,  -- sfix27_En24
              vy_pu_56 => vy_pu_56,  -- sfix27_En24
              vy_pu_57 => vy_pu_57,  -- sfix27_En24
              vy_pu_58 => vy_pu_58,  -- sfix27_En24
              vy_pu_59 => vy_pu_59,  -- sfix27_En24
              vy_pu_60 => vy_pu_60,  -- sfix27_En24
              vy_pu_61 => vy_pu_61,  -- sfix27_En24
              vy_pu_62 => vy_pu_62,  -- sfix27_En24
              vy_pu_63 => vy_pu_63,  -- sfix27_En24
              omega_m_pu => omega_m_pu,  -- sfix18_En15
              Rs_over_ZB_AXI => Rs_over_ZB_AXI,  -- sfix18_En15
              Ts_times_ZB_over_Ld_AXI => Ts_times_ZB_over_Ld_AXI,  -- sfix18_En15
              Ts_times_ZB_over_Lq_AXI => Ts_times_ZB_over_Lq_AXI,  -- sfix18_En15
              Ts_times_ZB_over_Lx_AXI => Ts_times_ZB_over_Lx_AXI,  -- sfix18_En15
              Ts_times_ZB_over_Ly_AXI => Ts_times_ZB_over_Ly_AXI,  -- sfix18_En15
              Ld_over_LB_AXI => Ld_over_LB_AXI,  -- sfix18_En15
              Lq_over_LB_AXI => Lq_over_LB_AXI,  -- sfix18_En15
              psi_pm_over_psiB_AXI => psi_pm_over_psiB_AXI,  -- sfix18_En15
              polepairs_AXI => polepairs_AXI,  -- ufix32
              index => index,  -- ufix32
              trigger => trigger_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              id_pred_pu => id_pred_pu_sig,  -- sfix27_En24
              iq_pred_pu => iq_pred_pu_sig,  -- sfix27_En24
              ix_pred_pu => ix_pred_pu_sig,  -- sfix27_En24
              iy_pred_pu => iy_pred_pu_sig,  -- sfix27_En24
              id_pred_pu_AXI => id_pred_pu_AXI_sig,  -- sfix27_En24
              iq_pred_pu_AXI => iq_pred_pu_AXI_sig,  -- sfix27_En24
              ix_pred_pu_AXI => ix_pred_pu_AXI_sig,  -- sfix27_En24
              iy_pred_pu_AXI => iy_pred_pu_AXI_sig,  -- sfix27_En24
              calc_done => calc_done_sig  -- ufix1
              );

  trigger_sig <= trigger;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  id_pred_pu <= id_pred_pu_sig;

  iq_pred_pu <= iq_pred_pu_sig;

  ix_pred_pu <= ix_pred_pu_sig;

  iy_pred_pu <= iy_pred_pu_sig;

  id_pred_pu_AXI <= id_pred_pu_AXI_sig;

  iq_pred_pu_AXI <= iq_pred_pu_AXI_sig;

  ix_pred_pu_AXI <= ix_pred_pu_AXI_sig;

  iy_pred_pu_AXI <= iy_pred_pu_AXI_sig;

  calc_done <= calc_done_sig;

END rtl;

