/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [16:0] _02_;
  wire [13:0] _03_;
  reg [5:0] _04_;
  reg [15:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_18z;
  wire [20:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [15:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [26:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire [27:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [25:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = !(celloutsig_1_2z[0] ? celloutsig_1_8z[1] : celloutsig_1_0z);
  assign celloutsig_0_10z = !(celloutsig_0_3z ? celloutsig_0_6z[5] : celloutsig_0_8z);
  assign celloutsig_0_2z = !(in_data[1] ? in_data[57] : celloutsig_0_1z[2]);
  assign celloutsig_0_13z = ~celloutsig_0_11z[1];
  assign celloutsig_1_5z = ~((celloutsig_1_1z[12] | in_data[100]) & (in_data[185] | celloutsig_1_1z[1]));
  assign celloutsig_0_0z = in_data[1] | ~(in_data[45]);
  assign celloutsig_1_3z = celloutsig_1_0z | ~(in_data[182]);
  assign celloutsig_0_3z = celloutsig_0_2z | ~(celloutsig_0_2z);
  assign celloutsig_0_9z = celloutsig_0_3z | ~(celloutsig_0_2z);
  assign celloutsig_0_20z = _00_ | ~(celloutsig_0_10z);
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 17'h00000;
    else _02_ <= { in_data[57:43], celloutsig_0_0z, celloutsig_0_3z };
  reg [13:0] _17_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 14'h0000;
    else _17_ <= { celloutsig_0_6z[8:0], celloutsig_0_14z };
  assign { _01_, _03_[12:11], _00_, _03_[9:0] } = _17_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 6'h00;
    else _04_ <= celloutsig_0_15z[5:0];
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 16'h0000;
    else _05_ <= { _03_[12:11], celloutsig_0_12z, celloutsig_0_8z, _04_, _04_ };
  assign celloutsig_1_18z = { celloutsig_1_12z[5:3], celloutsig_1_0z, celloutsig_1_15z } / { 1'h1, celloutsig_1_2z, celloutsig_1_15z[4:1], in_data[96] };
  assign celloutsig_0_29z = { celloutsig_0_28z, celloutsig_0_18z } <= { celloutsig_0_15z[1], celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[132:130] <= in_data[127:125];
  assign celloutsig_1_6z = { celloutsig_1_4z[2], celloutsig_1_2z } && celloutsig_1_4z[5:2];
  assign celloutsig_1_13z = { celloutsig_1_7z[8], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_7z } % { 1'h1, celloutsig_1_10z };
  assign celloutsig_1_14z = celloutsig_1_7z[11:7] % { 1'h1, celloutsig_1_13z[8:7], celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_13z[25:23], celloutsig_1_2z } % { 1'h1, in_data[121:117] };
  assign celloutsig_0_6z = in_data[47:37] % { 1'h1, in_data[44:36], celloutsig_0_3z };
  assign celloutsig_0_7z = celloutsig_0_4z[12:1] % { 1'h1, celloutsig_0_1z[10:0] };
  assign celloutsig_1_15z = celloutsig_1_14z % { 1'h1, celloutsig_1_12z[3:0] };
  assign celloutsig_0_11z = celloutsig_0_1z[14:9] % { 1'h1, _02_[4:0] };
  assign celloutsig_0_18z = celloutsig_0_15z[6:2] % { 1'h1, celloutsig_0_14z[3:1], celloutsig_0_2z };
  assign celloutsig_1_4z = celloutsig_1_3z ? { in_data[152:148], 1'h1 } : in_data[176:171];
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z } !== { celloutsig_0_6z[10:9], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_12z = ^ { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_1_2z = in_data[110:108] << { in_data[143:142], celloutsig_1_0z };
  assign celloutsig_0_15z = celloutsig_0_4z[14:7] << { _02_[13:10], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_4z[14:12], celloutsig_0_8z, celloutsig_0_8z } >>> celloutsig_0_4z[11:7];
  assign celloutsig_1_1z = { in_data[132:114], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } - { in_data[129:105], celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_1z[24:12] - { celloutsig_1_4z[5:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_7z[7:5], celloutsig_1_2z } - { celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_1z[18:6], celloutsig_1_3z, celloutsig_1_7z } - { celloutsig_1_1z[10:2], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_12z = celloutsig_1_10z[26:19] - in_data[160:153];
  assign celloutsig_0_4z = celloutsig_0_1z[20:5] - { celloutsig_0_1z[17:4], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_1z = { in_data[28:9], celloutsig_0_0z } - in_data[84:64];
  assign celloutsig_0_28z = { _03_[12:11], _00_, _03_[9:6] } - _05_[6:0];
  assign { _03_[13], _03_[10] } = { _01_, _00_ };
  assign { out_data[136:128], out_data[101:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
