# ERROR: No extended dataflow license exists
# do example_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying /usr/commercial_amd64/altera/16.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/users/zicew/git/ece327/new/lab4/RegD.vhd}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:34:51 on Nov 08,2019
# vcom -reportprogress 300 -93 -work work /users/zicew/git/ece327/new/lab4/RegD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity regD
# -- Compiling architecture mixed of regD
# End time: 16:34:51 on Nov 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/users/zicew/git/ece327/new/lab4/simulation/modelsim/regD.vht}
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:34:51 on Nov 08,2019
# vcom -reportprogress 300 -93 -work work /users/zicew/git/ece327/new/lab4/simulation/modelsim/regD.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regD_vhd_tst
# -- Compiling architecture regD_arch of regD_vhd_tst
# ** Warning: /users/zicew/git/ece327/new/lab4/simulation/modelsim/regD.vht(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/git/ece327/new/lab4/simulation/modelsim/regD.vht(73): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/git/ece327/new/lab4/simulation/modelsim/regD.vht(77): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/git/ece327/new/lab4/simulation/modelsim/regD.vht(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/git/ece327/new/lab4/simulation/modelsim/regD.vht(80): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/git/ece327/new/lab4/simulation/modelsim/regD.vht(81): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/git/ece327/new/lab4/simulation/modelsim/regD.vht(83): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/git/ece327/new/lab4/simulation/modelsim/regD.vht(84): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/git/ece327/new/lab4/simulation/modelsim/regD.vht(86): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/git/ece327/new/lab4/simulation/modelsim/regD.vht(87): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/git/ece327/new/lab4/simulation/modelsim/regD.vht(88): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: /users/zicew/git/ece327/new/lab4/simulation/modelsim/regD.vht(89): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:34:51 on Nov 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 12
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  regD_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" regD_vhd_tst 
# Start time: 16:34:51 on Nov 08,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.regd_vhd_tst(regd_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.regd(mixed)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint  \
sim:/regd_vhd_tst/i1/count_val
restart -f
run -all
# End time: 16:36:25 on Nov 08,2019, Elapsed time: 0:01:34
# Errors: 0, Warnings: 0
