$date
	Mon Sep 22 23:58:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_DLatch $end
$var wire 1 ! q $end
$var reg 1 " d $end
$var reg 1 # en $end
$scope module uut $end
$var wire 1 " d $end
$var wire 1 # en $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
x!
$end
#10
1"
#20
0"
#30
1!
1"
1#
#40
0!
0"
#50
1"
0#
#60
0"
1#
#70
1!
1"
#90
