Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb  5 22:13:21 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #1                                                                   |                                                         WorstPath from Dst                                                        |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |                                                                                                                            12.500 |
| Path Delay                |                0.951 |                                                                                                                                      11.061 |                                                                                                                             9.353 |
| Logic Delay               | 0.096(11%)           | 3.058(28%)                                                                                                                                  | 2.643(29%)                                                                                                                        |
| Net Delay                 | 0.855(89%)           | 8.003(72%)                                                                                                                                  | 6.710(71%)                                                                                                                        |
| Clock Skew                |               -0.123 |                                                                                                                                      -0.088 |                                                                                                                            -0.084 |
| Slack                     |               11.417 |                                                                                                                                       1.343 |                                                                                                                             3.055 |
| Timing Exception          |                      |                                                                                                                                             |                                                                                                                                   |
| Bounding Box Size         | 0% x 1%              | 4% x 4%                                                                                                                                     | 7% x 3%                                                                                                                           |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                      | (0, 1)                                                                                                                            |
| Cumulative Fanout         |                    1 |                                                                                                                                         243 |                                                                                                                               208 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed                                                                                                                      |
| Logic Levels              |                    0 |                                                                                                                                          26 |                                                                                                                                24 |
| Routes                    |                    1 |                                                                                                                                          26 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                                                                                                                               |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                                                                                                                               |
| DSP Block                 | None                 | None                                                                                                                                        | None                                                                                                                              |
| BRAM                      | None                 | None                                                                                                                                        | None                                                                                                                              |
| IO Crossings              |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| High Fanout               |                    1 |                                                                                                                                          38 |                                                                                                                                37 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_15[164]/C    | muon_cand_10.pt[0]/C                                                                                                                        | sr_p.sr_1_15.sector_ret_2871/C                                                                                                    |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_p.sr_1_15.sector_ret_2871/D                                                                                                              | sr_p.sr_1[240]/D                                                                                                                  |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #2                                                                   |                                                 WorstPath from Dst                                                 |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |                                                                                                             12.500 |
| Path Delay                |                0.951 |                                                                                                                                      11.026 |                                                                                                              9.451 |
| Logic Delay               | 0.096(11%)           | 3.029(28%)                                                                                                                                  | 2.527(27%)                                                                                                         |
| Net Delay                 | 0.855(89%)           | 7.997(72%)                                                                                                                                  | 6.924(73%)                                                                                                         |
| Clock Skew                |               -0.123 |                                                                                                                                      -0.088 |                                                                                                             -0.084 |
| Slack                     |               11.417 |                                                                                                                                       1.378 |                                                                                                              2.957 |
| Timing Exception          |                      |                                                                                                                                             |                                                                                                                    |
| Bounding Box Size         | 0% x 1%              | 4% x 4%                                                                                                                                     | 7% x 4%                                                                                                            |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                      | (0, 1)                                                                                                             |
| Cumulative Fanout         |                    1 |                                                                                                                                         243 |                                                                                                                199 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed                                                                                                       |
| Logic Levels              |                    0 |                                                                                                                                          26 |                                                                                                                 21 |
| Routes                    |                    1 |                                                                                                                                          26 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                                                                                                                |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                                                                                                                |
| DSP Block                 | None                 | None                                                                                                                                        | None                                                                                                               |
| BRAM                      | None                 | None                                                                                                                                        | None                                                                                                               |
| IO Crossings              |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| High Fanout               |                    1 |                                                                                                                                          38 |                                                                                                                 45 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[164]/C    | muon_cand_10.pt[0]/C                                                                                                                        | sr_p.sr_1_15.sector_ret_2754/C                                                                                     |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_p.sr_1_15.sector_ret_2754/D                                                                                                              | sr_p.sr_1[240]/D                                                                                                   |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #3                                                                   |                                                         WorstPath from Dst                                                        |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |                                                                                                                            12.500 |
| Path Delay                |                0.951 |                                                                                                                                      11.013 |                                                                                                                             9.793 |
| Logic Delay               | 0.096(11%)           | 3.026(28%)                                                                                                                                  | 2.872(30%)                                                                                                                        |
| Net Delay                 | 0.855(89%)           | 7.987(72%)                                                                                                                                  | 6.921(70%)                                                                                                                        |
| Clock Skew                |               -0.123 |                                                                                                                                      -0.088 |                                                                                                                            -0.084 |
| Slack                     |               11.417 |                                                                                                                                       1.391 |                                                                                                                             2.615 |
| Timing Exception          |                      |                                                                                                                                             |                                                                                                                                   |
| Bounding Box Size         | 0% x 1%              | 4% x 4%                                                                                                                                     | 7% x 3%                                                                                                                           |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                      | (0, 1)                                                                                                                            |
| Cumulative Fanout         |                    1 |                                                                                                                                         243 |                                                                                                                               208 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed                                                                                                                      |
| Logic Levels              |                    0 |                                                                                                                                          26 |                                                                                                                                24 |
| Routes                    |                    1 |                                                                                                                                          26 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 FDRE | FDRE LUT6 LUT2 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                                                                                                                               |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                                                                                                                               |
| DSP Block                 | None                 | None                                                                                                                                        | None                                                                                                                              |
| BRAM                      | None                 | None                                                                                                                                        | None                                                                                                                              |
| IO Crossings              |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| High Fanout               |                    1 |                                                                                                                                          38 |                                                                                                                                37 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_15[164]/C    | muon_cand_10.pt[0]/C                                                                                                                        | sr_p.sr_1_13.sector_ret_1787/C                                                                                                    |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_p.sr_1_13.sector_ret_1787/D                                                                                                              | sr_p.sr_1[240]/D                                                                                                                  |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #4                                                                   |                                                      WorstPath from Dst                                                      |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |                                                                                                                       12.500 |
| Path Delay                |                0.951 |                                                                                                                                      10.896 |                                                                                                                        9.699 |
| Logic Delay               | 0.096(11%)           | 2.794(26%)                                                                                                                                  | 2.675(28%)                                                                                                                   |
| Net Delay                 | 0.855(89%)           | 8.102(74%)                                                                                                                                  | 7.024(72%)                                                                                                                   |
| Clock Skew                |               -0.123 |                                                                                                                                      -0.076 |                                                                                                                       -0.095 |
| Slack                     |               11.417 |                                                                                                                                       1.520 |                                                                                                                        2.698 |
| Timing Exception          |                      |                                                                                                                                             |                                                                                                                              |
| Bounding Box Size         | 0% x 1%              | 4% x 4%                                                                                                                                     | 7% x 4%                                                                                                                      |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                      | (0, 1)                                                                                                                       |
| Cumulative Fanout         |                    1 |                                                                                                                                         237 |                                                                                                                          209 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed                                                                                                                 |
| Logic Levels              |                    0 |                                                                                                                                          26 |                                                                                                                           23 |
| Routes                    |                    1 |                                                                                                                                          26 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT4 FDRE | FDRE LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                                                                                                                          |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                                                                                                                          |
| DSP Block                 | None                 | None                                                                                                                                        | None                                                                                                                         |
| BRAM                      | None                 | None                                                                                                                                        | None                                                                                                                         |
| IO Crossings              |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| High Fanout               |                    1 |                                                                                                                                          38 |                                                                                                                           45 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[164]/C    | muon_cand_10.pt[0]/C                                                                                                                        | sr_p.sr_1_13.sector_ret_1862/C                                                                                               |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_p.sr_1_13.sector_ret_1862/D                                                                                                              | sr_p.sr_1[240]/D                                                                                                             |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #5                                                                   |                                                      WorstPath from Dst                                                      |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |                                                                                                                       12.500 |
| Path Delay                |                0.951 |                                                                                                                                      10.906 |                                                                                                                        9.735 |
| Logic Delay               | 0.096(11%)           | 2.984(28%)                                                                                                                                  | 2.817(29%)                                                                                                                   |
| Net Delay                 | 0.855(89%)           | 7.922(72%)                                                                                                                                  | 6.918(71%)                                                                                                                   |
| Clock Skew                |               -0.123 |                                                                                                                                      -0.047 |                                                                                                                       -0.139 |
| Slack                     |               11.417 |                                                                                                                                       1.538 |                                                                                                                        2.618 |
| Timing Exception          |                      |                                                                                                                                             |                                                                                                                              |
| Bounding Box Size         | 0% x 1%              | 4% x 4%                                                                                                                                     | 7% x 3%                                                                                                                      |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                      | (0, 1)                                                                                                                       |
| Cumulative Fanout         |                    1 |                                                                                                                                         240 |                                                                                                                          207 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed                                                                                                                 |
| Logic Levels              |                    0 |                                                                                                                                          26 |                                                                                                                           23 |
| Routes                    |                    1 |                                                                                                                                          26 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                                                                                                                          |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                                                                                                                          |
| DSP Block                 | None                 | None                                                                                                                                        | None                                                                                                                         |
| BRAM                      | None                 | None                                                                                                                                        | None                                                                                                                         |
| IO Crossings              |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| High Fanout               |                    1 |                                                                                                                                          38 |                                                                                                                           37 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[164]/C    | muon_cand_10.pt[0]/C                                                                                                                        | sr_p.sr_1_15.sector_ret_2742/C                                                                                               |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_p.sr_1_15.sector_ret_2742/D                                                                                                              | sr_p.sr_1[240]/D                                                                                                             |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #6                                                                   |                                                    WorstPath from Dst                                                   |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |                                                                                                                  12.500 |
| Path Delay                |                0.951 |                                                                                                                                      10.896 |                                                                                                                   9.162 |
| Logic Delay               | 0.096(11%)           | 2.985(28%)                                                                                                                                  | 2.527(28%)                                                                                                              |
| Net Delay                 | 0.855(89%)           | 7.911(72%)                                                                                                                                  | 6.635(72%)                                                                                                              |
| Clock Skew                |               -0.123 |                                                                                                                                      -0.056 |                                                                                                                  -0.127 |
| Slack                     |               11.417 |                                                                                                                                       1.539 |                                                                                                                   3.203 |
| Timing Exception          |                      |                                                                                                                                             |                                                                                                                         |
| Bounding Box Size         | 0% x 1%              | 4% x 4%                                                                                                                                     | 7% x 4%                                                                                                                 |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                      | (0, 1)                                                                                                                  |
| Cumulative Fanout         |                    1 |                                                                                                                                         240 |                                                                                                                     200 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                                                                                                                       0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                                                                                                                       0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                                                                                                                       0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed                                                                                                            |
| Logic Levels              |                    0 |                                                                                                                                          26 |                                                                                                                      22 |
| Routes                    |                    1 |                                                                                                                                          26 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                                                                                                                     |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                                                                                                                     |
| DSP Block                 | None                 | None                                                                                                                                        | None                                                                                                                    |
| BRAM                      | None                 | None                                                                                                                                        | None                                                                                                                    |
| IO Crossings              |                    0 |                                                                                                                                           0 |                                                                                                                       0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                                                                                                                       0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                                                                                                                       0 |
| High Fanout               |                    1 |                                                                                                                                          38 |                                                                                                                      45 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                                                                                                                       0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[164]/C    | muon_cand_10.pt[0]/C                                                                                                                        | sr_p.sr_1_12.sector_ret_770/C                                                                                           |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_p.sr_1_12.sector_ret_770/D                                                                                                               | sr_p.sr_1[240]/D                                                                                                        |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #7                                                                   |                                                 WorstPath from Dst                                                 |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |                                                                                                             12.500 |
| Path Delay                |                0.951 |                                                                                                                                      10.883 |                                                                                                              9.575 |
| Logic Delay               | 0.096(11%)           | 2.935(27%)                                                                                                                                  | 2.561(27%)                                                                                                         |
| Net Delay                 | 0.855(89%)           | 7.948(73%)                                                                                                                                  | 7.014(73%)                                                                                                         |
| Clock Skew                |               -0.123 |                                                                                                                                      -0.047 |                                                                                                             -0.139 |
| Slack                     |               11.417 |                                                                                                                                       1.561 |                                                                                                              2.778 |
| Timing Exception          |                      |                                                                                                                                             |                                                                                                                    |
| Bounding Box Size         | 0% x 1%              | 4% x 4%                                                                                                                                     | 7% x 4%                                                                                                            |
| Clock Region Distance     | (0, 0)               | (0, 0)                                                                                                                                      | (0, 1)                                                                                                             |
| Cumulative Fanout         |                    1 |                                                                                                                                         242 |                                                                                                                191 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed                                                                                                       |
| Logic Levels              |                    0 |                                                                                                                                          26 |                                                                                                                 21 |
| Routes                    |                    1 |                                                                                                                                          26 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT5 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                                                                                                                |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                                                                                                                |
| DSP Block                 | None                 | None                                                                                                                                        | None                                                                                                               |
| BRAM                      | None                 | None                                                                                                                                        | None                                                                                                               |
| IO Crossings              |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| High Fanout               |                    1 |                                                                                                                                          38 |                                                                                                                 45 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[164]/C    | muon_cand_10.pt[0]/C                                                                                                                        | sr_p.sr_1_15.sector_ret_2766/C                                                                                     |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_p.sr_1_15.sector_ret_2766/D                                                                                                              | sr_p.sr_1[240]/D                                                                                                   |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #8                                                                   |                                                      WorstPath from Dst                                                      |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |                                                                                                                       12.500 |
| Path Delay                |                0.951 |                                                                                                                                      10.824 |                                                                                                                        9.633 |
| Logic Delay               | 0.096(11%)           | 2.913(27%)                                                                                                                                  | 2.833(30%)                                                                                                                   |
| Net Delay                 | 0.855(89%)           | 7.911(73%)                                                                                                                                  | 6.800(70%)                                                                                                                   |
| Clock Skew                |               -0.123 |                                                                                                                                      -0.104 |                                                                                                                       -0.060 |
| Slack                     |               11.417 |                                                                                                                                       1.564 |                                                                                                                        2.798 |
| Timing Exception          |                      |                                                                                                                                             |                                                                                                                              |
| Bounding Box Size         | 0% x 1%              | 4% x 4%                                                                                                                                     | 7% x 3%                                                                                                                      |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                      | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                    1 |                                                                                                                                         242 |                                                                                                                          207 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed                                                                                                                 |
| Logic Levels              |                    0 |                                                                                                                                          26 |                                                                                                                           23 |
| Routes                    |                    1 |                                                                                                                                          26 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                                                                                                                          |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                                                                                                                          |
| DSP Block                 | None                 | None                                                                                                                                        | None                                                                                                                         |
| BRAM                      | None                 | None                                                                                                                                        | None                                                                                                                         |
| IO Crossings              |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| High Fanout               |                    1 |                                                                                                                                          38 |                                                                                                                           37 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[164]/C    | muon_cand_10.pt[0]/C                                                                                                                        | sr_p.sr_1_15.sector_ret_2743/C                                                                                               |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_p.sr_1_15.sector_ret_2743/D                                                                                                              | sr_p.sr_1[240]/D                                                                                                             |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                   Path #9                                                                   |                                                    WorstPath from Dst                                                   |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               12.500 |                                                                                                                                      12.500 |                                                                                                                  12.500 |
| Path Delay                |                0.951 |                                                                                                                                      10.820 |                                                                                                                   9.230 |
| Logic Delay               | 0.096(11%)           | 2.911(27%)                                                                                                                                  | 2.844(31%)                                                                                                              |
| Net Delay                 | 0.855(89%)           | 7.909(73%)                                                                                                                                  | 6.386(69%)                                                                                                              |
| Clock Skew                |               -0.123 |                                                                                                                                      -0.104 |                                                                                                                  -0.060 |
| Slack                     |               11.417 |                                                                                                                                       1.568 |                                                                                                                   3.201 |
| Timing Exception          |                      |                                                                                                                                             |                                                                                                                         |
| Bounding Box Size         | 0% x 1%              | 4% x 4%                                                                                                                                     | 7% x 3%                                                                                                                 |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                      | (0, 0)                                                                                                                  |
| Cumulative Fanout         |                    1 |                                                                                                                                         242 |                                                                                                                     199 |
| Fixed Loc                 |                    0 |                                                                                                                                           0 |                                                                                                                       0 |
| Fixed Route               |                    0 |                                                                                                                                           0 |                                                                                                                       0 |
| Hold Fix Detour           |                    0 |                                                                                                                                           0 |                                                                                                                       0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                           0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                | Safely Timed                                                                                                            |
| Logic Levels              |                    0 |                                                                                                                                          26 |                                                                                                                      22 |
| Routes                    |                    1 |                                                                                                                                          26 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                         | clk                                                                                                                     |
| End Point Clock           | clk                  | clk                                                                                                                                         | clk                                                                                                                     |
| DSP Block                 | None                 | None                                                                                                                                        | None                                                                                                                    |
| BRAM                      | None                 | None                                                                                                                                        | None                                                                                                                    |
| IO Crossings              |                    0 |                                                                                                                                           0 |                                                                                                                       0 |
| SLR Crossings             |                    0 |                                                                                                                                           0 |                                                                                                                       0 |
| PBlocks                   |                    0 |                                                                                                                                           0 |                                                                                                                       0 |
| High Fanout               |                    1 |                                                                                                                                          38 |                                                                                                                      37 |
| Dont Touch                |                    0 |                                                                                                                                           0 |                                                                                                                       0 |
| Mark Debug                |                    0 |                                                                                                                                           0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[164]/C    | muon_cand_10.pt[0]/C                                                                                                                        | sr_p.sr_1_15.sector_ret_2789/C                                                                                          |
| End Point Pin             | muon_cand_10.pt[0]/D | sr_p.sr_1_15.sector_ret_2789/D                                                                                                              | sr_p.sr_1[240]/D                                                                                                        |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                            WorstPath to Src                                                            |                                                                   Path #10                                                                  | WorstPath from Dst |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                 12.500 |                                                                                                                                      12.500 |             12.500 |
| Path Delay                |                                                                                                                                 10.580 |                                                                                                                                      10.804 |              1.162 |
| Logic Delay               | 2.828(27%)                                                                                                                             | 3.028(29%)                                                                                                                                  | 0.096(9%)          |
| Net Delay                 | 7.752(73%)                                                                                                                             | 7.776(71%)                                                                                                                                  | 1.066(91%)         |
| Clock Skew                |                                                                                                                                 -0.063 |                                                                                                                                      -0.111 |             -0.034 |
| Slack                     |                                                                                                                                  1.849 |                                                                                                                                       1.577 |             11.296 |
| Timing Exception          |                                                                                                                                        |                                                                                                                                             |                    |
| Bounding Box Size         | 4% x 4%                                                                                                                                | 7% x 3%                                                                                                                                     | 0% x 0%            |
| Clock Region Distance     | (0, 0)                                                                                                                                 | (0, 1)                                                                                                                                      | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                    238 |                                                                                                                                         246 |                  1 |
| Fixed Loc                 |                                                                                                                                      0 |                                                                                                                                           0 |                  0 |
| Fixed Route               |                                                                                                                                      0 |                                                                                                                                           0 |                  0 |
| Hold Fix Detour           |                                                                                                                                      0 |                                                                                                                                           0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                      0 |                                                                                                                                           0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                           | Safely Timed                                                                                                                                | Safely Timed       |
| Logic Levels              |                                                                                                                                     25 |                                                                                                                                          26 |                  0 |
| Routes                    |                                                                                                                                     25 |                                                                                                                                          26 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                    | clk                                                                                                                                         | clk                |
| End Point Clock           | clk                                                                                                                                    | clk                                                                                                                                         | clk                |
| DSP Block                 | None                                                                                                                                   | None                                                                                                                                        | None               |
| BRAM                      | None                                                                                                                                   | None                                                                                                                                        | None               |
| IO Crossings              |                                                                                                                                      0 |                                                                                                                                           0 |                  3 |
| SLR Crossings             |                                                                                                                                      0 |                                                                                                                                           0 |                  0 |
| PBlocks                   |                                                                                                                                      0 |                                                                                                                                           0 |                  0 |
| High Fanout               |                                                                                                                                     38 |                                                                                                                                          37 |                  1 |
| Dont Touch                |                                                                                                                                      0 |                                                                                                                                           0 |                  0 |
| Mark Debug                |                                                                                                                                      0 |                                                                                                                                           0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                                      | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                                      | FDRE/D             |
| Start Point Pin           | muon_cand_10.pt[0]/C                                                                                                                   | sr_p.sr_1_13.sector_ret_1839/C                                                                                                              | sr_p.sr_1[240]/C   |
| End Point Pin             | sr_p.sr_1_13.sector_ret_1839/D                                                                                                         | sr_p.sr_1[240]/D                                                                                                                            | sr_p.sr_2[240]/D   |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 3 |  4 | 5 |  6 | 7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 |
+-----------------+-------------+-----+---+----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 511 | 2 | 14 | 5 | 18 | 9 | 13 | 10 | 11 |  7 |  7 | 17 |  7 |  9 | 19 | 10 | 18 |  6 |  7 |  9 | 22 | 46 | 98 | 59 | 51 | 15 |
+-----------------+-------------+-----+---+----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                       Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                            wrapper | 0.52 |           2.63 |           14547 | 0(0.0%) | 100(1.8%) | 167(3.1%) | 556(10.3%) | 1366(25.2%) | 3233(59.6%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D001-freq80retfan10000_rev_1 | 0.61 |           4.42 |            5924 | 0(0.0%) |  99(1.9%) | 167(3.1%) |  471(8.8%) | 1366(25.6%) | 3233(60.6%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                              shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |       105% | (CLEL_R_X67Y468,CLEL_R_X67Y468) | wrapper(100%) |            0% |          3.75 | 62%          | NA         |  68% |   0% | NA   | NA   | NA  |    0% |  NA |
| East      |                1 |       101% | (CLEL_R_X65Y516,CLEM_X66Y517)   | wrapper(100%) |            0% |       5.46875 | 100%         | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       102% | (CLEM_X63Y503,CLEL_R_X66Y510)   | wrapper(100%) |            0% |       4.50446 | 80%          | 0%         |  37% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      |                0 |       101% | (CLEM_X65Y510,CLEM_X65Y510)     | wrapper(100%) |            0% |         4.625 | 87%          | 0%         |  37% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.066% | (CLEM_X65Y511,CLEM_X67Y521)   | wrapper(100%) |            0% |       5.07955 | 95%          | 0%         |  11% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                1 |           0.002% | (CLEM_X65Y517,CLEM_X66Y517)   | wrapper(100%) |            0% |       5.70833 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Global |                1 |           0.004% | (CLEM_X64Y508,CLEM_X66Y510)   | wrapper(100%) |            0% |       5.03125 | 91%          | 0%         |  15% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.002% | (CLEM_X67Y478,CLEM_X67Y479)   | wrapper(100%) |            0% |           1.5 | 25%          | 0%         |  18% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.266% | (CLEL_R_X62Y470,CLEM_X67Y525) | wrapper(100%) |            0% |        4.1942 | 74%          | 0%         |  29% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Short  |                2 |           0.023% | (CLEM_X65Y459,CLEM_X67Y468)   | wrapper(100%) |            0% |         4.205 | 72%          | 0%         |  44% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Short  |                3 |           0.110% | (CLEM_X64Y512,CLEM_X67Y519)   | wrapper(100%) |            0% |       5.16146 | 95%          | 0%         |  10% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Short  |                3 |           0.078% | (CLEM_X64Y504,CLEM_X67Y511)   | wrapper(100%) |            0% |        4.1875 | 76%          | 0%         |  48% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X67Y496   | 393             | 418          | 46%                  | wrapper(100%) | N                   |
| CLEM_X67Y495   | 393             | 419          | 46%                  | wrapper(100%) | N                   |
| CLEM_X64Y471   | 380             | 444          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X64Y470   | 380             | 445          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X67Y512 | 395             | 401          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X64Y467   | 380             | 448          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y467 | 379             | 448          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X64Y468   | 380             | 447          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X64Y472   | 380             | 443          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y472 | 379             | 443          | 44%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X65Y512   | 384             | 401          | 26%                  | wrapper(100%) | Y                   |
| CLEM_X65Y508   | 384             | 406          | 25%                  | wrapper(100%) | Y                   |
| CLEM_X65Y507   | 384             | 407          | 25%                  | wrapper(100%) | Y                   |
| CLEM_X65Y468   | 384             | 447          | 25%                  | wrapper(100%) | Y                   |
| CLEM_X64Y468   | 380             | 447          | 24%                  | wrapper(100%) | Y                   |
| CLEM_X64Y484   | 380             | 430          | 24%                  | wrapper(100%) | N                   |
| CLEM_X65Y459   | 384             | 456          | 24%                  | wrapper(100%) | N                   |
| CLEL_R_X63Y466 | 379             | 449          | 24%                  | wrapper(100%) | Y                   |
| CLEM_X65Y511   | 384             | 402          | 24%                  | wrapper(100%) | Y                   |
| CLEM_X64Y512   | 380             | 401          | 24%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


