<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Video\NBvideo\src\gowin_sp\gowin_spRAM.vhd<br>
G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Video\NBvideo\src\vga.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.06</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 28 18:47:01 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>vga_controller</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.265s, Elapsed time = 0h 0m 0.27s, Peak memory usage = 142.563MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.041s, Peak memory usage = 142.563MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 142.563MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.05s, Peak memory usage = 142.563MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 142.563MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 142.563MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 142.563MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 142.563MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.074s, Peak memory usage = 142.563MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 142.563MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 142.563MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 8s, Elapsed time = 0h 0m 9s, Peak memory usage = 142.563MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.077s, Peak memory usage = 142.563MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.043s, Peak memory usage = 142.563MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 8s, Elapsed time = 0h 0m 9s, Peak memory usage = 142.563MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>33</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>258</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>177</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>42</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>905</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>112</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>200</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>593</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>51</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>51</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>4</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>963(912 LUTs, 51 ALUs) / 1152</td>
<td>84%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>258 / 945</td>
<td>27%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 945</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>258 / 945</td>
<td>27%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>4 / 4</td>
<td>100%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>pixel_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>pixel_clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pixel_clk</td>
<td>50.0(MHz)</td>
<td>35.8(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>262</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>h_count_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n75_s3/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n75_s3/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n75_s2/I1</td>
</tr>
<tr>
<td>4.961</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>n75_s2/F</td>
</tr>
<tr>
<td>5.441</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>6.540</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>n281_s6/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110617_DOUT_6_s12/I1</td>
</tr>
<tr>
<td>8.119</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n110617_DOUT_6_s12/F</td>
</tr>
<tr>
<td>8.599</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110617_DOUT_6_s7/I1</td>
</tr>
<tr>
<td>9.698</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n110617_DOUT_6_s7/F</td>
</tr>
<tr>
<td>10.178</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110617_DOUT_6_s5/I1</td>
</tr>
<tr>
<td>11.277</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n110617_DOUT_6_s5/F</td>
</tr>
<tr>
<td>11.757</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2962_s12/I1</td>
</tr>
<tr>
<td>12.856</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n2962_s12/F</td>
</tr>
<tr>
<td>13.336</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110615_DOUT_6_s8/I1</td>
</tr>
<tr>
<td>14.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n110615_DOUT_6_s8/F</td>
</tr>
<tr>
<td>14.915</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2960_s13/I0</td>
</tr>
<tr>
<td>15.947</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n2960_s13/F</td>
</tr>
<tr>
<td>16.427</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1106_s20/I0</td>
</tr>
<tr>
<td>17.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1106_s20/F</td>
</tr>
<tr>
<td>17.939</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110615_DOUT_6_s4/I1</td>
</tr>
<tr>
<td>19.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n110615_DOUT_6_s4/F</td>
</tr>
<tr>
<td>19.518</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1133_s/I1</td>
</tr>
<tr>
<td>20.563</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1133_s/COUT</td>
</tr>
<tr>
<td>20.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1132_s/CIN</td>
</tr>
<tr>
<td>21.126</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1132_s/SUM</td>
</tr>
<tr>
<td>21.606</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2662_s5/I1</td>
</tr>
<tr>
<td>22.705</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n2662_s5/F</td>
</tr>
<tr>
<td>23.185</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2905_s12/I0</td>
</tr>
<tr>
<td>24.217</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n2905_s12/F</td>
</tr>
<tr>
<td>24.697</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2905_s8/I1</td>
</tr>
<tr>
<td>25.796</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n2905_s8/F</td>
</tr>
<tr>
<td>26.276</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2905_s6/I0</td>
</tr>
<tr>
<td>27.308</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n2905_s6/F</td>
</tr>
<tr>
<td>27.788</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2905_s2/I3</td>
</tr>
<tr>
<td>28.414</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n2905_s2/F</td>
</tr>
<tr>
<td>28.894</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>memaddr_8_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>262</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>memaddr_8_s1/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>memaddr_8_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 18.451, 66.974%; route: 8.640, 31.362%; tC2Q: 0.458, 1.664%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.900</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.845</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>262</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>h_count_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n75_s3/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n75_s3/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n75_s2/I1</td>
</tr>
<tr>
<td>4.961</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>n75_s2/F</td>
</tr>
<tr>
<td>5.441</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>6.540</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>n281_s6/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110617_DOUT_6_s12/I1</td>
</tr>
<tr>
<td>8.119</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n110617_DOUT_6_s12/F</td>
</tr>
<tr>
<td>8.599</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110617_DOUT_6_s7/I1</td>
</tr>
<tr>
<td>9.698</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n110617_DOUT_6_s7/F</td>
</tr>
<tr>
<td>10.178</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110617_DOUT_6_s5/I1</td>
</tr>
<tr>
<td>11.277</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n110617_DOUT_6_s5/F</td>
</tr>
<tr>
<td>11.757</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2962_s12/I1</td>
</tr>
<tr>
<td>12.856</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n2962_s12/F</td>
</tr>
<tr>
<td>13.336</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110615_DOUT_6_s8/I1</td>
</tr>
<tr>
<td>14.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n110615_DOUT_6_s8/F</td>
</tr>
<tr>
<td>14.915</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2960_s13/I0</td>
</tr>
<tr>
<td>15.947</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n2960_s13/F</td>
</tr>
<tr>
<td>16.427</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1106_s20/I0</td>
</tr>
<tr>
<td>17.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1106_s20/F</td>
</tr>
<tr>
<td>17.939</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110615_DOUT_6_s4/I1</td>
</tr>
<tr>
<td>19.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n110615_DOUT_6_s4/F</td>
</tr>
<tr>
<td>19.518</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1133_s/I1</td>
</tr>
<tr>
<td>20.563</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1133_s/COUT</td>
</tr>
<tr>
<td>20.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1132_s/CIN</td>
</tr>
<tr>
<td>20.620</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1132_s/COUT</td>
</tr>
<tr>
<td>20.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1131_s/CIN</td>
</tr>
<tr>
<td>21.183</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1131_s/SUM</td>
</tr>
<tr>
<td>21.663</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2661_s5/I1</td>
</tr>
<tr>
<td>22.762</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n2661_s5/F</td>
</tr>
<tr>
<td>23.242</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2904_s8/I0</td>
</tr>
<tr>
<td>24.274</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n2904_s8/F</td>
</tr>
<tr>
<td>24.754</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2904_s3/I1</td>
</tr>
<tr>
<td>25.853</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n2904_s3/F</td>
</tr>
<tr>
<td>26.333</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2904_s2/I0</td>
</tr>
<tr>
<td>27.365</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n2904_s2/F</td>
</tr>
<tr>
<td>27.845</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>memaddr_9_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>262</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>memaddr_9_s1/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>memaddr_9_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 17.882, 67.478%; route: 8.160, 30.792%; tC2Q: 0.458, 1.730%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>262</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>h_count_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n75_s3/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n75_s3/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n75_s2/I1</td>
</tr>
<tr>
<td>4.961</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>n75_s2/F</td>
</tr>
<tr>
<td>5.441</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>6.540</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>n281_s6/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110617_DOUT_6_s12/I1</td>
</tr>
<tr>
<td>8.119</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n110617_DOUT_6_s12/F</td>
</tr>
<tr>
<td>8.599</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110617_DOUT_6_s7/I1</td>
</tr>
<tr>
<td>9.698</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n110617_DOUT_6_s7/F</td>
</tr>
<tr>
<td>10.178</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110617_DOUT_6_s5/I1</td>
</tr>
<tr>
<td>11.277</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n110617_DOUT_6_s5/F</td>
</tr>
<tr>
<td>11.757</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2962_s12/I1</td>
</tr>
<tr>
<td>12.856</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n2962_s12/F</td>
</tr>
<tr>
<td>13.336</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110615_DOUT_6_s8/I1</td>
</tr>
<tr>
<td>14.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n110615_DOUT_6_s8/F</td>
</tr>
<tr>
<td>14.915</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2960_s13/I0</td>
</tr>
<tr>
<td>15.947</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n2960_s13/F</td>
</tr>
<tr>
<td>16.427</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1106_s20/I0</td>
</tr>
<tr>
<td>17.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1106_s20/F</td>
</tr>
<tr>
<td>17.939</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110615_DOUT_6_s4/I1</td>
</tr>
<tr>
<td>19.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n110615_DOUT_6_s4/F</td>
</tr>
<tr>
<td>19.518</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1133_s/I1</td>
</tr>
<tr>
<td>20.563</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1133_s/COUT</td>
</tr>
<tr>
<td>20.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1132_s/CIN</td>
</tr>
<tr>
<td>20.620</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1132_s/COUT</td>
</tr>
<tr>
<td>20.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1131_s/CIN</td>
</tr>
<tr>
<td>20.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1131_s/COUT</td>
</tr>
<tr>
<td>20.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1130_s/CIN</td>
</tr>
<tr>
<td>20.734</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1130_s/COUT</td>
</tr>
<tr>
<td>20.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1129_s/CIN</td>
</tr>
<tr>
<td>20.791</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1129_s/COUT</td>
</tr>
<tr>
<td>20.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1128_s/CIN</td>
</tr>
<tr>
<td>21.354</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1128_s/SUM</td>
</tr>
<tr>
<td>21.834</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2658_s6/I1</td>
</tr>
<tr>
<td>22.933</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n2658_s6/F</td>
</tr>
<tr>
<td>23.413</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2901_s7/I0</td>
</tr>
<tr>
<td>24.445</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n2901_s7/F</td>
</tr>
<tr>
<td>24.925</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2901_s3/I2</td>
</tr>
<tr>
<td>25.747</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n2901_s3/F</td>
</tr>
<tr>
<td>26.227</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2901_s2/I0</td>
</tr>
<tr>
<td>27.259</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n2901_s2/F</td>
</tr>
<tr>
<td>27.739</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>memaddr_12_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>262</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>memaddr_12_s1/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>memaddr_12_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 17.776, 67.348%; route: 8.160, 30.916%; tC2Q: 0.458, 1.736%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>262</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>h_count_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n75_s3/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n75_s3/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n75_s2/I1</td>
</tr>
<tr>
<td>4.961</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>n75_s2/F</td>
</tr>
<tr>
<td>5.441</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>6.540</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>n281_s6/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110617_DOUT_6_s12/I1</td>
</tr>
<tr>
<td>8.119</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n110617_DOUT_6_s12/F</td>
</tr>
<tr>
<td>8.599</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110617_DOUT_6_s7/I1</td>
</tr>
<tr>
<td>9.698</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n110617_DOUT_6_s7/F</td>
</tr>
<tr>
<td>10.178</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110617_DOUT_6_s5/I1</td>
</tr>
<tr>
<td>11.277</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n110617_DOUT_6_s5/F</td>
</tr>
<tr>
<td>11.757</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2962_s12/I1</td>
</tr>
<tr>
<td>12.856</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n2962_s12/F</td>
</tr>
<tr>
<td>13.336</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110615_DOUT_6_s8/I1</td>
</tr>
<tr>
<td>14.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n110615_DOUT_6_s8/F</td>
</tr>
<tr>
<td>14.915</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2960_s13/I0</td>
</tr>
<tr>
<td>15.947</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n2960_s13/F</td>
</tr>
<tr>
<td>16.427</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1106_s20/I0</td>
</tr>
<tr>
<td>17.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1106_s20/F</td>
</tr>
<tr>
<td>17.939</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110615_DOUT_6_s4/I1</td>
</tr>
<tr>
<td>19.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n110615_DOUT_6_s4/F</td>
</tr>
<tr>
<td>19.518</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1133_s/I1</td>
</tr>
<tr>
<td>20.563</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1133_s/COUT</td>
</tr>
<tr>
<td>20.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1132_s/CIN</td>
</tr>
<tr>
<td>20.620</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1132_s/COUT</td>
</tr>
<tr>
<td>20.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1131_s/CIN</td>
</tr>
<tr>
<td>20.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1131_s/COUT</td>
</tr>
<tr>
<td>20.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1130_s/CIN</td>
</tr>
<tr>
<td>20.734</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1130_s/COUT</td>
</tr>
<tr>
<td>20.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1129_s/CIN</td>
</tr>
<tr>
<td>21.297</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1129_s/SUM</td>
</tr>
<tr>
<td>21.777</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2659_s21/I1</td>
</tr>
<tr>
<td>22.876</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n2659_s21/F</td>
</tr>
<tr>
<td>23.356</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2902_s9/I0</td>
</tr>
<tr>
<td>24.388</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n2902_s9/F</td>
</tr>
<tr>
<td>24.868</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2902_s5/I3</td>
</tr>
<tr>
<td>25.494</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n2902_s5/F</td>
</tr>
<tr>
<td>25.974</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2902_s2/I2</td>
</tr>
<tr>
<td>26.796</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n2902_s2/F</td>
</tr>
<tr>
<td>27.276</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>memaddr_11_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>262</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>memaddr_11_s1/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>memaddr_11_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 17.313, 66.765%; route: 8.160, 31.468%; tC2Q: 0.458, 1.767%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>262</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>1.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>h_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.803</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>h_count_0_s0/Q</td>
</tr>
<tr>
<td>2.283</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n75_s3/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n75_s3/F</td>
</tr>
<tr>
<td>3.862</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n75_s2/I1</td>
</tr>
<tr>
<td>4.961</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>n75_s2/F</td>
</tr>
<tr>
<td>5.441</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>6.540</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>n281_s6/F</td>
</tr>
<tr>
<td>7.020</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110617_DOUT_6_s12/I1</td>
</tr>
<tr>
<td>8.119</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n110617_DOUT_6_s12/F</td>
</tr>
<tr>
<td>8.599</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110617_DOUT_6_s7/I1</td>
</tr>
<tr>
<td>9.698</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n110617_DOUT_6_s7/F</td>
</tr>
<tr>
<td>10.178</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110617_DOUT_6_s5/I1</td>
</tr>
<tr>
<td>11.277</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n110617_DOUT_6_s5/F</td>
</tr>
<tr>
<td>11.757</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2962_s12/I1</td>
</tr>
<tr>
<td>12.856</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n2962_s12/F</td>
</tr>
<tr>
<td>13.336</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110615_DOUT_6_s8/I1</td>
</tr>
<tr>
<td>14.435</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n110615_DOUT_6_s8/F</td>
</tr>
<tr>
<td>14.915</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2960_s13/I0</td>
</tr>
<tr>
<td>15.947</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n2960_s13/F</td>
</tr>
<tr>
<td>16.427</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1106_s20/I0</td>
</tr>
<tr>
<td>17.459</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1106_s20/F</td>
</tr>
<tr>
<td>17.939</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n110615_DOUT_6_s4/I1</td>
</tr>
<tr>
<td>19.038</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n110615_DOUT_6_s4/F</td>
</tr>
<tr>
<td>19.518</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1133_s/I1</td>
</tr>
<tr>
<td>20.563</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1133_s/COUT</td>
</tr>
<tr>
<td>20.563</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1132_s/CIN</td>
</tr>
<tr>
<td>20.620</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1132_s/COUT</td>
</tr>
<tr>
<td>20.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1131_s/CIN</td>
</tr>
<tr>
<td>20.677</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1131_s/COUT</td>
</tr>
<tr>
<td>20.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1130_s/CIN</td>
</tr>
<tr>
<td>21.240</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1130_s/SUM</td>
</tr>
<tr>
<td>21.720</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2660_s6/I1</td>
</tr>
<tr>
<td>22.819</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n2660_s6/F</td>
</tr>
<tr>
<td>23.299</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2903_s7/I0</td>
</tr>
<tr>
<td>24.331</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n2903_s7/F</td>
</tr>
<tr>
<td>24.811</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2903_s4/I3</td>
</tr>
<tr>
<td>25.437</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n2903_s4/F</td>
</tr>
<tr>
<td>25.917</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2903_s2/I2</td>
</tr>
<tr>
<td>26.739</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n2903_s2/F</td>
</tr>
<tr>
<td>27.219</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>memaddr_10_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>262</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>21.345</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>memaddr_10_s1/CLK</td>
</tr>
<tr>
<td>20.945</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>memaddr_10_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 17.256, 66.692%; route: 8.160, 31.537%; tC2Q: 0.458, 1.771%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.982, 73.009%; route: 0.363, 26.991%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
