Source Block: hdl/library/axi_ad7616/axi_ad7616_pif.v@223:236@HdlStmProcess

  // FSM output logic

  assign db_o = wr_data;

  always @(posedge clk) begin
    data_out_a <= (rd_db_valid) ? db_i : data_out_a;
    data_out_b <= (rd_db_valid) ? data_out_a : data_out_b;
  end

  assign rd_data = data_out_a;
  assign rd_dvalid = rd_db_valid;

  assign cs_n = (transfer_state == IDLE) ? 1'b1 : 1'b0;

Diff Content:
+ 230     rd_valid <= rd_db_valid;

Clone Blocks:
