/*
 * ComponentClass.h
 *
 *  Created on: 01-Jun-2021
 *      Author: madhur
 */

#ifndef COMPONENTCLASS_H_
#define COMPONENTCLASS_H_

#pragma once

#include "entity_names.h"

//Input/Output Connections have the name as follows:
//<name>_data
//<name>_valid
//<name>_ready
struct InputConnection{
	int vectorLength;
	std::string data;
	std::string valid;
	std::string ready;
};

struct OutputConnection{
	int vectorLength;
	std::string data;
	std::string valid;
	std::string ready;
};


//Stores all the information about a component
//If the component does not support any parameter,
//it is assigned the default value
class Component{
public:
	//Index is new and has to be added to all subclass constructors
	int index;
	int ID;
	std::string moduleName;
	std::string instanceName;
	std::string name;
	std::string type;
	int bbID;
	IN_T in;
	OUT_T out;
	float delay;
	int latency;
	int II;
	int slots;
	bool transparent;
	std::string op;
	uint64_t value;

	std::string nonStandardAttribute;

	/**Confirm this assumption*/ //=========>>> Assumption wrong for StoreComponent.
	//Assuming that two different blocks have only one unique connection between them
	//Then connection is vector containing all the connections that component has with other components
	//The vector contains pairs. The first element of that pair is the name of the component that is connected to this component
	//The second element of the pair is the input-output mapping of this component and the connected component
	std::vector<std::pair<Component*, std::pair<int, int>>> io;

//Node0 -> Node1 from out1 to in2

//[<Node1, <1, 2>>]

//Node1:
//

	//Every entity of top module has clk and rst signal for synchronization
	std::string clk, rst;
	//Stores the module port input and output connections, using which
	//modules are connected to outside world
	std::string inputPortBus;
	std::map<int, InputConnection> inputConnections;
	std::string outputPortBus;
	std::map<int, OutputConnection> outputConnections;



	Component();
	virtual ~Component(){}
	void printComponent();
	std::string generateVector(int from, int to);
	Component* castToSubClass(Component* component);
	//Creates the port connections for individual modules like fork, join, merge...
	virtual std::string getModulePortDeclarations(std::string tabs);
	//Instantiates the Component and generates a verilog code to instantiate this component
	virtual std::string getModuleInstantiation(std::string tabs);

	virtual std::string getInputOutputConnections();

	virtual std::string getModuleIODeclaration(std::string tabs);
protected:
	//Fills the inputConnections and outputConnections vectors with input and output ports
	virtual void setInputPortBus();//Connects Component Wires with component module inputs. This is called inside getModuleInstantiation
	virtual void setInputConnections();
	virtual void setOutputPortBus();//Connects Component Wires with component module outputs. This is called inside getModuleInstantiation
	virtual void setOutputConnections();

	//This will create verilog code connecting outConn to inConn
	virtual std::string connectInputOutput(InputConnection inConn, OutputConnection outConn);

	virtual std::string getVerilogParameters();
private:
};


//Type Component Classes (To be moved to their respective class files)
class StartComponent : public Component{
public:
	std::string port_din;
	std::string port_valid;
	std::string port_ready;

	StartComponent(Component& c);
	virtual ~StartComponent(){};
	std::string getModuleIODeclaration(std::string tabs);
	//Instantiates the Component and generates a verilog code to instantiate this component

	//Returns a string containing verilog code for connecting all the outputs of this components to the inputs
	//Of the components it is connected to
	std::string getInputOutputConnections();
};




//An Abstract class for all Floating Point Components
class FloatingArithmeticComponent : public Component{
public:
	std::string dsp48_uage;
	std::string add_sub;
	std::string compare_operation;
	std::string operation_type;
	int max_latency;
	FloatingArithmeticComponent(Component& c);
	virtual ~FloatingArithmeticComponent(){};

	//This method is necessary for all FLoating Point Components to have
	//So this is an abstract method
//	virtual std::string getVivadoTCLScript(std::string version, std::string operation_type, std::string add_sub, std::string compare_operation);
	virtual std::string getVivadoTCLScript();
	virtual std::string generateVivadoTCLScript(){
		return "";
	};

	//Generating verilog wrapper file for floating point units
	virtual std::string getVerilogWrapper();
	virtual std::string generateVerilogWrapper(){
		return "";
	};
protected:
	//This is to be overwritten because all Floating point units have Latency as an additional parameter.
	//Latency for IP and wrapper will be the latency provided by dot file
	std::string getVerilogParameters();
};


class FaddComponent : public FloatingArithmeticComponent{
public:
	FaddComponent(Component& c);
	virtual ~FaddComponent(){};
	virtual std::string generateVivadoTCLScript();
	virtual std::string generateVerilogWrapper();
private:
};

class FsubComponent : public FloatingArithmeticComponent{
public:
	FsubComponent(Component& c);
	virtual ~FsubComponent(){};
	virtual std::string generateVivadoTCLScript();
	virtual std::string generateVerilogWrapper();
private:
};

class FmulComponent : public FloatingArithmeticComponent{
public:
	FmulComponent(Component& c);
	virtual ~FmulComponent(){};
	virtual std::string generateVivadoTCLScript();
	virtual std::string generateVerilogWrapper();
private:
};

class FdivComponent : public FloatingArithmeticComponent{
public:
	FdivComponent(Component& c);
	virtual ~FdivComponent(){};
	virtual std::string generateVivadoTCLScript();
	virtual std::string generateVerilogWrapper();
private:
};

class FoeqComponent : public FloatingArithmeticComponent{
public:
	FoeqComponent(Component& c);
	virtual ~FoeqComponent(){};
	virtual std::string generateVivadoTCLScript();
	virtual std::string generateVerilogWrapper();
private:
};

class FoneComponent : public FloatingArithmeticComponent{
public:
	FoneComponent(Component& c);
	virtual ~FoneComponent(){};
	virtual std::string generateVivadoTCLScript();
	virtual std::string generateVerilogWrapper();
private:
};

class FogtComponent : public FloatingArithmeticComponent{
public:
	FogtComponent(Component& c);
	virtual ~FogtComponent(){};
	virtual std::string generateVivadoTCLScript();
	virtual std::string generateVerilogWrapper();
private:
};

class FogeComponent : public FloatingArithmeticComponent{
public:
	FogeComponent(Component& c);
	virtual ~FogeComponent(){};
	virtual std::string generateVivadoTCLScript();
	virtual std::string generateVerilogWrapper();
private:
};

class FoltComponent : public FloatingArithmeticComponent{
public:
	FoltComponent(Component& c);
	virtual ~FoltComponent(){};
	virtual std::string generateVivadoTCLScript();
	virtual std::string generateVerilogWrapper();
private:
};

class FoleComponent : public FloatingArithmeticComponent{
public:
	FoleComponent(Component& c);
	virtual ~FoleComponent(){};
	virtual std::string generateVivadoTCLScript();
	virtual std::string generateVerilogWrapper();
private:
};

class FexpComponent : public FloatingArithmeticComponent{
public:
	FexpComponent(Component& c);
	virtual ~FexpComponent(){};
	virtual std::string generateVivadoTCLScript();
	virtual std::string generateVerilogWrapper();
private:
};

class FlogComponent : public FloatingArithmeticComponent{
public:
	FlogComponent(Component& c);
	virtual ~FlogComponent(){};
	virtual std::string generateVivadoTCLScript();
	virtual std::string generateVerilogWrapper();
private:
};

class FsqrtComponent : public FloatingArithmeticComponent{
public:
	FsqrtComponent(Component& c);
	virtual ~FsqrtComponent(){};
	virtual std::string generateVivadoTCLScript();
	virtual std::string generateVerilogWrapper();
private:
};



class EndComponent : public Component{
public:
	std::string port_dout;
	std::string port_valid;
	std::string port_ready;

	EndComponent(Component& c);
	virtual ~EndComponent(){}
	std::string getModuleIODeclaration(std::string tabs);
	//Instantiates the Component and generates a verilog code to instantiate this component
	std::string getModuleInstantiation(std::string tabs);

	//Returns a string containing verilog code for connecting all the outputs of this components to the inputs
	//Of the components it is connected to
	std::string getInputOutputConnections();
	void setInputPortBus();

private:
	std::string getVerilogParameters();
};



//Type Component Classes (To be moved to their respective class files)
class SourceComponent : public Component{
public:
	SourceComponent(Component& c);
	virtual ~SourceComponent(){};
	//Instantiates the Component and generates a verilog code to instantiate this component
	std::string getModuleInstantiation(std::string tabs);


private:
	//Overriding setInputPortBus functions as
	//Source only has Output port and no input ports
	std::string getVerilogParameters();
};

//Type Component Classes (To be moved to their respective class files)
class SinkComponent : public Component{
public:
	SinkComponent(Component& c);
	virtual ~SinkComponent(){};
	//Instantiates the Component and generates a verilog code to instantiate this component
	std::string getModuleInstantiation(std::string tabs);

	//Since this has no outputs hence no getInputOutputConnections() function for this Class
	//However, to maintain uniformity of code, we will connect the clk and rst in this sink
	//,although they are of no use.
	std::string getInputOutputConnections();

private:
	std::string getVerilogParameters();
};


//Type Component Classes (To be moved to their respective class files)
class ConstantComponent : public Component{
public:
	ConstantComponent(Component& c);
	virtual ~ConstantComponent(){};

private:
	void setInputPortBus();
};


//Type Component Classes (To be moved to their respective class files)
class ForkComponent : public Component{
public:
	ForkComponent(Component& c);
	virtual ~ForkComponent(){};
private:
};


//Type Component Classes (To be moved to their respective class files)
class MuxComponent : public Component{
public:
	MuxComponent(Component& c);
	virtual ~MuxComponent(){};
	void setInputPortBus();

private:
	std::string getVerilogParameters();
};


//Type Component Classes (To be moved to their respective class files)
class BranchComponent : public Component{
public:
	BranchComponent(Component& c);
	virtual ~BranchComponent(){};
	//Returns a string containing verilog code for connecting all the outputs of this components to the inputs
	//Of the components it is connected to
	void setInputPortBus();

private:
};

//Type Component Classes (To be moved to their respective class files)
class MergeComponent : public Component{
public:
	MergeComponent(Component& c);
	virtual ~MergeComponent(){};
};


//Type Component Classes (To be moved to their respective class files)
class ControlMergeComponent : public Component{
public:
	ControlMergeComponent(Component& c);
	virtual ~ControlMergeComponent(){};
};


//Type Component Classes (To be moved to their respective class files)
class BufferComponent : public Component{
public:
	BufferComponent(Component& c);
	virtual ~BufferComponent(){};
};

//Type Component Classes (To be moved to their respective class files)
class AddComponent : public Component{
public:
	AddComponent(Component& c);
	virtual ~AddComponent(){};
};


//Type Component Classes (To be moved to their respective class files)
class SubComponent : public Component{
public:
	SubComponent(Component& c);
	virtual ~SubComponent(){};
};


//Type Component Classes (To be moved to their respective class files)
class MulComponent : public Component{
public:
	MulComponent(Component& c);
	virtual ~MulComponent(){};
};


//Type Component Classes (To be moved to their respective class files)
class SdivComponent : public Component{
public:
	SdivComponent(Component& c);
	virtual ~SdivComponent(){};
};


//Type Component Classes (To be moved to their respective class files)
class RemComponent : public Component{
public:
	RemComponent(Component& c);
	virtual ~RemComponent(){};
};



//Type Component Classes (To be moved to their respective class files)
class AndComponent : public Component{
public:
	AndComponent(Component& c);
	virtual ~AndComponent(){};
};

//Type Component Classes (To be moved to their respective class files)
class OrComponent : public Component{
public:
	OrComponent(Component& c);
	virtual ~OrComponent(){};
};


//Type Component Classes (To be moved to their respective class files)
class XorComponent : public Component{
public:
	XorComponent(Component& c);
	virtual ~XorComponent(){};
};



//Type Component Classes (To be moved to their respective class files)
class ShlComponent : public Component{
public:
	ShlComponent(Component& c);
	virtual ~ShlComponent(){};
};



//Type Component Classes (To be moved to their respective class files)
class LshrComponent : public Component{
public:
	LshrComponent(Component& c);
	virtual ~LshrComponent(){};
};


//Type Component Classes (To be moved to their respective class files)
class AshrComponent : public Component{
public:
	AshrComponent(Component& c);
	virtual ~AshrComponent(){};
};



//Type Component Classes (To be moved to their respective class files)
class EqComponent : public Component{
public:
	EqComponent(Component& c);
	virtual ~EqComponent(){};
};


//Type Component Classes (To be moved to their respective class files)
class NeComponent : public Component{
public:
	NeComponent(Component& c);
	virtual ~NeComponent(){};
};


//Type Component Classes (To be moved to their respective class files)
class UgtComponent : public Component{
public:
	UgtComponent(Component& c);
	virtual ~UgtComponent(){};
};


//Type Component Classes (To be moved to their respective class files)
class UgeComponent : public Component{
public:
	UgeComponent(Component& c);
	virtual ~UgeComponent(){};
};


//Type Component Classes (To be moved to their respective class files)
class SgtComponent : public Component{
public:
	SgtComponent(Component& c);
	virtual ~SgtComponent(){};
};


//Type Component Classes (To be moved to their respective class files)
class SgeComponent : public Component{
public:
	SgeComponent(Component& c);
	virtual ~SgeComponent(){};
};



//Type Component Classes (To be moved to their respective class files)
class UltComponent : public Component{
public:
	UltComponent(Component& c);
	virtual ~UltComponent(){};
};


//Type Component Classes (To be moved to their respective class files)
class UleComponent : public Component{
public:
	UleComponent(Component& c);
	virtual ~UleComponent(){};
};


//Type Component Classes (To be moved to their respective class files)
class SltComponent : public Component{
public:
	SltComponent(Component& c);
	virtual ~SltComponent(){};
};


//Type Component Classes (To be moved to their respective class files)
class SleComponent : public Component{
public:
	SleComponent(Component& c);
	virtual ~SleComponent(){};
};


//Type Component Classes (To be moved to their respective class files)
class SelectComponent : public Component{
public:
	SelectComponent(Component& c);
	virtual ~SelectComponent(){};
private:
	void setInputPortBus();
	std::string getVerilogParameters();
};

//Type Component Classes (To be moved to their respective class files)
class SZextComponent : public Component{
public:
	SZextComponent(Component& c);
	virtual ~SZextComponent(){};
};

//Type Component Classes (To be moved to their respective class files)
class GetPtrComponent : public Component{
public:
	GetPtrComponent(Component& c);
	virtual ~GetPtrComponent(){};
private:
	std::string getVerilogParameters();
};


//Type Component Classes (To be moved to their respective class files)
class RetComponent : public Component{
public:
	RetComponent(Component& c);
	virtual ~RetComponent(){};
};


class SelectorComponent : public Component{
public:
	SelectorComponent(Component& c);
	virtual ~SelectorComponent(){};

private:
	std::string getVerilogParameters();
	void setInputPortBus();
};

class DistributorComponent : public Component{
public:
	DistributorComponent(Component& c);
	virtual ~DistributorComponent(){};

private:
	std::string getVerilogParameters();
};


//This interfaces with a BRAM
//The Configuration is supposedly Dual Port BRAM.
//One port is used for Loading the data(Read):->Port 1
//Other port is used for solely storing the data(Write):->Port 0
//Every Port has: address, ce, we, dout, din
//in1 gives the address port length
//out1 gives the data port length
//out2 is connected to end
class MemoryContentComponent : public Component{
public:
	//For Store operation
	std::string port_address_0;
	std::string port_ce_0;
	std::string port_we_0;
	std::string port_dout_0;
	std::string port_din_0;

	//For Load Operation
	std::string port_address_1;
	std::string port_ce_1;
	std::string port_we_1;
	std::string port_dout_1;
	std::string port_din_1;

	MemoryContentComponent(Component& c);
	virtual ~MemoryContentComponent(){};
	std::string getModuleIODeclaration(std::string tabs);

	//Instantiates the Component and generates a verilog code to instantiate this component
	std::string getModuleInstantiation(std::string tabs);

	//Returns a string containing verilog code for connecting all the outputs of this components to the inputs
	//Of the components it is connected to
	std::string getInputOutputConnections();

private:
	std::string getVerilogParameters();
};



class LSQComponent : public Component{
public:
	//For Store operation
	std::string port_address_0;
	std::string port_ce_0;
	std::string port_we_0;
	std::string port_dout_0;
	std::string port_din_0;

	//For Load Operation
	std::string port_address_1;
	std::string port_ce_1;
	std::string port_we_1;
	std::string port_dout_1;
	std::string port_din_1;

	bool isNextMC;//If true, this means that one of the next components
	//LSQ is connected to is a MemCont.

	LSQComponent(Component& c);
	virtual ~LSQComponent(){};
	std::string getModuleIODeclaration(std::string tabs);

	//Instantiates the Component and generates a verilog code to instantiate this component
	std::string getModuleInstantiation(std::string tabs);

	//Returns a string containing verilog code for connecting all the outputs of this components to the inputs
	//Of the components it is connected to
	std::string getInputOutputConnections();

private:
	bool isNextMCF();
};



//Type Component Classes (To be moved to their respective class files)
class LoadComponent : public Component{
public:
	LoadComponent(Component& c);
	virtual ~LoadComponent(){};

private:
	void setInputPortBus();
	void setOutputPortBus();
	std::string getVerilogParameters();
};


//Type Component Classes (To be moved to their respective class files)
class StoreComponent : public Component{
public:
	StoreComponent(Component& c);
	virtual ~StoreComponent(){};

private:
	void setInputPortBus();
	void setOutputPortBus();
	std::string getVerilogParameters();
};


//Type Component Classes (To be moved to their respective class files)
class LSQControllerComponent : public Component{
public:
	LSQControllerComponent(Component& c);
	virtual ~LSQControllerComponent(){};

private:
	std::string getVerilogParameters();
};


//Type Component Classes (To be moved to their respective class files)
class FIFOComponent : public Component{
public:
	FIFOComponent(Component& c);
	virtual ~FIFOComponent(){};
private:
	std::string getVerilogParameters();
};


//NoC Support:
class RouterComponent : public Component{
public:
	std::string port_data_in;
	std::string port_valid_in;
	std::string port_ready_in;

	std::string port_data_out;
	std::string port_valid_out;
	std::string port_ready_out;

	RouterComponent(Component& c);
	virtual ~RouterComponent(){};
	std::string getModuleIODeclaration(std::string tabs);
	//Instantiates the Component and generates a verilog code to instantiate this component

	//Returns a string containing verilog code for connecting all the outputs of this components to the inputs
	//Of the components it is connected to
	std::string getInputOutputConnections();
private:

	struct RouterNSA
	{
		/* data */
		int typeWidth;
		int flitPerPacket;
		int HFBDepth;
		int fifoDepth;
		int VC;
		int *flowControl;	// TODO: Currently, there is no support for parsing VC Flow control
							// It is still not clear what format to be used to encode this data
							// So parsing it will be left to future work when the format is decided

	} routerNSA;

	void parseRouterNSA();

	std::string getVerilogParameters();
	int getClusterSize();//This function finds the size of NoC cluster.
	//This is to support Clustered NoC where different NoC clusters connected together have different Topology
};


//Template for new Component addition
//class <Name>Component : public Component{
//public:
//	<Name>Component(Component& c);
//	virtual ~<Name>Component(){};
//};

//Template for new Floating point component
//class <Name>Component : public FloatingArithmeticComponent{
//public:
//	<Name>Component(Component& c);
//	virtual ~<Name>Component(){};
//	virtual std::string generateVivadoTCLScript();
//	virtual std::string generateVerilogWrapper();
//private:
//};




#endif /* COMPONENTCLASS_H_ */
