xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Apr 04, 2025 at 00:13:59 +07
xrun
	-sv
	-f add_subtract_tb.list
		../1.5_src/add_subtract.sv
		../2.5_tb/add_subtract_tb.sv
Recompiling... reason: file '../1.5_src/add_subtract.sv' is newer than expected.
	expected: Fri Apr  4 00:12:57 2025
	actual:   Fri Apr  4 00:13:56 2025
file: ../1.5_src/add_subtract.sv
	module worklib.add_subtract:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		add_subtract_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xmelab: *W,CUVMPW (/home/gin/RISC/code/full_adder/2.5_tb/add_subtract_tb.sv,16|8): port sizes differ in port connection(32/8) for the instance(add_subtract_tb) .
xmelab: *W,CUVMPW (/home/gin/RISC/code/full_adder/2.5_tb/add_subtract_tb.sv,17|8): port sizes differ in port connection(32/8) for the instance(add_subtract_tb) .
xmelab: *W,CUVMPW (/home/gin/RISC/code/full_adder/2.5_tb/add_subtract_tb.sv,19|18): port sizes differ in port connection(32/8) for the instance(add_subtract_tb) .
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.add_subtract_tb:sv <0x2329b987>
			streams:   6, words:  8340
		worklib.add_subtract:sv <0x533f180d>
			streams:   2, words:   613
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:             10       3
		Registers:           11      11
		Scalar wires:        27       -
		Expanded wires:      16       2
		Vectored wires:       1       -
		Initial blocks:       1       1
		Cont. assignments:    9       4
		Pseudo assignments:   5       5
	Writing initial simulation snapshot: worklib.add_subtract_tb:sv
Loading snapshot worklib.add_subtract_tb:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/installs/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
Testcase # 1 PASSED:| a =          1| b =          1| c_in = 0| result_expected =          2| result_got =          2| cout_expected = 0| cout_got = 0
Testcase # 2 FAILED:| a =      12345| b =       6789| c_in = 0| result_expected =      19134| result_got =        190| cout_expected = 0| cout_got = 0
Testcase # 3 PASSED:| a = 4294967295| b =          1| c_in = 0| result_expected =          0| result_got =          0| cout_expected = 1| cout_got = 1
Testcase # 4 PASSED:| a =         10| b =          9| c_in = 1| result_expected =          1| result_got =          1| cout_expected = 0| cout_got = 0
Testcase # 5 FAILED:| a =     192837| b =     987654| c_in = 1| result_expected = 4294172479| result_got =         63| cout_expected = 1| cout_got = 0
Testcase # 6 PASSED:| a =          1| b =          1| c_in = 1| result_expected =          0| result_got =          0| cout_expected = 0| cout_got = 0
Testcase # 7 FAILED:| a =          1| b =          1| c_in = 1| result_expected =          0| result_got =          0| cout_expected = 1| cout_got = 0
Simulation complete via $finish(1) at time 70 NS + 0
/home/gin/RISC/code/full_adder/2.5_tb/add_subtract_tb.sv:66 
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Apr 04, 2025 at 00:14:00 +07  (total: 00:00:01)
