|russian_core
clk50mhz => clk50mhz.IN1
rstn => rstn.IN2
debug_addressinput[0] => ~NO_FANOUT~
debug_addressinput[1] => ~NO_FANOUT~
debug_addressinput[2] => ~NO_FANOUT~
debug_addressinput[3] => ~NO_FANOUT~
debug_addressinput[4] => ~NO_FANOUT~
debug_addressinput[5] => ~NO_FANOUT~
debug_addressinput[6] => ~NO_FANOUT~
debug_addressinput[7] => ~NO_FANOUT~
debug_addressinput[8] => ~NO_FANOUT~
debug_addressinput[9] => ~NO_FANOUT~
debug_addressinput[10] => ~NO_FANOUT~
debug_addressinput[11] => ~NO_FANOUT~
debug_addressinput[12] => ~NO_FANOUT~
debug_addressinput[13] => ~NO_FANOUT~
debug_addressinput[14] => ~NO_FANOUT~
debug_addressinput[15] => ~NO_FANOUT~
debug_datainput[0] => ~NO_FANOUT~
debug_datainput[1] => ~NO_FANOUT~
debug_datainput[2] => ~NO_FANOUT~
debug_datainput[3] => ~NO_FANOUT~
debug_datainput[4] => ~NO_FANOUT~
debug_datainput[5] => ~NO_FANOUT~
debug_datainput[6] => ~NO_FANOUT~
debug_datainput[7] => ~NO_FANOUT~
debug_addresselect[0] => ~NO_FANOUT~
debug_addresselect[1] => ~NO_FANOUT~
debug_stopclock => comb.IN1
debug_manualclock => comb.IN1
debug_addressoutput[0] <= memorycontroller_addressout[0].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[1] <= memorycontroller_addressout[1].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[2] <= memorycontroller_addressout[2].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[3] <= memorycontroller_addressout[3].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[4] <= memorycontroller_addressout[4].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[5] <= memorycontroller_addressout[5].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[6] <= memorycontroller_addressout[6].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[7] <= memorycontroller_addressout[7].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[8] <= memorycontroller_addressout[8].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[9] <= memorycontroller_addressout[9].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[10] <= memorycontroller_addressout[10].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[11] <= memorycontroller_addressout[11].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[12] <= memorycontroller_addressout[12].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[13] <= memorycontroller_addressout[13].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[14] <= memorycontroller_addressout[14].DB_MAX_OUTPUT_PORT_TYPE
debug_addressoutput[15] <= memorycontroller_addressout[15].DB_MAX_OUTPUT_PORT_TYPE
debug_dataoutput[0] <= cpu_databus[0].DB_MAX_OUTPUT_PORT_TYPE
debug_dataoutput[1] <= cpu_databus[1].DB_MAX_OUTPUT_PORT_TYPE
debug_dataoutput[2] <= cpu_databus[2].DB_MAX_OUTPUT_PORT_TYPE
debug_dataoutput[3] <= cpu_databus[3].DB_MAX_OUTPUT_PORT_TYPE
debug_dataoutput[4] <= cpu_databus[4].DB_MAX_OUTPUT_PORT_TYPE
debug_dataoutput[5] <= cpu_databus[5].DB_MAX_OUTPUT_PORT_TYPE
debug_dataoutput[6] <= cpu_databus[6].DB_MAX_OUTPUT_PORT_TYPE
debug_dataoutput[7] <= cpu_databus[7].DB_MAX_OUTPUT_PORT_TYPE
debug_clk <= clock_divider:clkdivider.out


|russian_core|clkpll_0002:nesclk
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|russian_core|clkpll_0002:nesclk|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|russian_core|clock_divider:clkdivider
clk => out~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
rstn => out~reg0.ACLR
rstn => counter[0].ACLR
rstn => counter[1].ACLR
rstn => counter[2].ACLR
rstn => counter[3].ACLR
rstn => counter[4].ACLR
rstn => counter[5].ACLR
rstn => counter[6].ACLR
rstn => counter[7].ACLR
rstn => counter[8].ACLR
rstn => counter[9].ACLR
rstn => counter[10].ACLR
rstn => counter[11].ACLR
rstn => counter[12].ACLR
rstn => counter[13].ACLR
rstn => counter[14].ACLR
rstn => counter[15].ACLR
rstn => counter[16].ACLR
rstn => counter[17].ACLR
rstn => counter[18].ACLR
rstn => counter[19].ACLR
rstn => counter[20].ACLR
rstn => counter[21].ACLR
rstn => counter[22].ACLR
rstn => counter[23].ACLR
rstn => counter[24].ACLR
rstn => counter[25].ACLR
rstn => counter[26].ACLR
rstn => counter[27].ACLR
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu
Clk => Clk.IN14
PAL => PAL.IN4
nNMI => nNMI.IN1
nIRQ_EXT => comb.IN1
nRES => nRES.IN1
DB[0] <> MOS6502_WBCD:MOD_MOS6502_WBCD.port11
DB[0] <> LFO:MOD_LFO.port4
DB[0] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port6
DB[0] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port6
DB[0] <> TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port4
DB[0] <> NOISE_CHANNEL:MOD_NOISE_CHANNEL.port5
DB[0] <> DPCM_CHANNEL:MOD_DPCM_CHANNEL.port11
DB[0] <> SPRITE_DMA:MOD_SPRITE_DMA.port8
DB[0] <> LENGTH_COUNTER:LENGTH_COUNTER_SQA.port8
DB[1] <> MOS6502_WBCD:MOD_MOS6502_WBCD.port11
DB[1] <> LFO:MOD_LFO.port4
DB[1] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port6
DB[1] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port6
DB[1] <> TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port4
DB[1] <> NOISE_CHANNEL:MOD_NOISE_CHANNEL.port5
DB[1] <> DPCM_CHANNEL:MOD_DPCM_CHANNEL.port11
DB[1] <> SPRITE_DMA:MOD_SPRITE_DMA.port8
DB[1] <> LENGTH_COUNTER:LENGTH_COUNTER_SQB.port8
DB[2] <> MOS6502_WBCD:MOD_MOS6502_WBCD.port11
DB[2] <> LFO:MOD_LFO.port4
DB[2] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port6
DB[2] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port6
DB[2] <> TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port4
DB[2] <> NOISE_CHANNEL:MOD_NOISE_CHANNEL.port5
DB[2] <> DPCM_CHANNEL:MOD_DPCM_CHANNEL.port11
DB[2] <> SPRITE_DMA:MOD_SPRITE_DMA.port8
DB[2] <> LENGTH_COUNTER:LENGTH_COUNTER_TRI.port8
DB[3] <> MOS6502_WBCD:MOD_MOS6502_WBCD.port11
DB[3] <> LFO:MOD_LFO.port4
DB[3] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port6
DB[3] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port6
DB[3] <> TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port4
DB[3] <> NOISE_CHANNEL:MOD_NOISE_CHANNEL.port5
DB[3] <> DPCM_CHANNEL:MOD_DPCM_CHANNEL.port11
DB[3] <> SPRITE_DMA:MOD_SPRITE_DMA.port8
DB[3] <> LENGTH_TABLE:MOD_LENGTH_TABLE.port0
DB[3] <> LENGTH_COUNTER:LENGTH_COUNTER_RND.port8
DB[4] <> MOS6502_WBCD:MOD_MOS6502_WBCD.port11
DB[4] <> LFO:MOD_LFO.port4
DB[4] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port6
DB[4] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port6
DB[4] <> TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port4
DB[4] <> NOISE_CHANNEL:MOD_NOISE_CHANNEL.port5
DB[4] <> DPCM_CHANNEL:MOD_DPCM_CHANNEL.port11
DB[4] <> SPRITE_DMA:MOD_SPRITE_DMA.port8
DB[4] <> LENGTH_TABLE:MOD_LENGTH_TABLE.port0
DB[5] <> MOS6502_WBCD:MOD_MOS6502_WBCD.port11
DB[5] <> LFO:MOD_LFO.port4
DB[5] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port6
DB[5] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port6
DB[5] <> TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port4
DB[5] <> NOISE_CHANNEL:MOD_NOISE_CHANNEL.port5
DB[5] <> DPCM_CHANNEL:MOD_DPCM_CHANNEL.port11
DB[5] <> SPRITE_DMA:MOD_SPRITE_DMA.port8
DB[5] <> LENGTH_TABLE:MOD_LENGTH_TABLE.port0
DB[6] <> MOS6502_WBCD:MOD_MOS6502_WBCD.port11
DB[6] <> LFO:MOD_LFO.port4
DB[6] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port6
DB[6] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port6
DB[6] <> TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port4
DB[6] <> NOISE_CHANNEL:MOD_NOISE_CHANNEL.port5
DB[6] <> DPCM_CHANNEL:MOD_DPCM_CHANNEL.port11
DB[6] <> SPRITE_DMA:MOD_SPRITE_DMA.port8
DB[6] <> LENGTH_TABLE:MOD_LENGTH_TABLE.port0
DB[7] <> MOS6502_WBCD:MOD_MOS6502_WBCD.port11
DB[7] <> LFO:MOD_LFO.port4
DB[7] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port6
DB[7] <> SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port6
DB[7] <> TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port4
DB[7] <> NOISE_CHANNEL:MOD_NOISE_CHANNEL.port5
DB[7] <> DPCM_CHANNEL:MOD_DPCM_CHANNEL.port11
DB[7] <> SPRITE_DMA:MOD_SPRITE_DMA.port8
DB[7] <> LENGTH_TABLE:MOD_LENGTH_TABLE.port0
ADDR_BUS[0] <= ADDR_BUS[0].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[1] <= ADDR_BUS[1].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[2] <= ADDR_BUS[2].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[3] <= ADDR_BUS[3].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[4] <= ADDR_BUS[4].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[5] <= ADDR_BUS[5].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[6] <= ADDR_BUS[6].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[7] <= ADDR_BUS[7].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[8] <= ADDR_BUS[8].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[9] <= ADDR_BUS[9].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[10] <= ADDR_BUS[10].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[11] <= ADDR_BUS[11].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[12] <= ADDR_BUS[12].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[13] <= ADDR_BUS[13].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[14] <= ADDR_BUS[14].DB_MAX_OUTPUT_PORT_TYPE
ADDR_BUS[15] <= ADDR_BUS[15].DB_MAX_OUTPUT_PORT_TYPE
RnW <= SPRITE_DMA:MOD_SPRITE_DMA.port16
M2_out <= M2_out.DB_MAX_OUTPUT_PORT_TYPE
SQA[0] <= SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port14
SQA[1] <= SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port14
SQA[2] <= SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port14
SQA[3] <= SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A.port14
SQB[0] <= SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port14
SQB[1] <= SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port14
SQB[2] <= SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port14
SQB[3] <= SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B.port14
RND[0] <= NOISE_CHANNEL:MOD_NOISE_CHANNEL.port12
RND[1] <= NOISE_CHANNEL:MOD_NOISE_CHANNEL.port12
RND[2] <= NOISE_CHANNEL:MOD_NOISE_CHANNEL.port12
RND[3] <= NOISE_CHANNEL:MOD_NOISE_CHANNEL.port12
TRIA[0] <= TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port10
TRIA[1] <= TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port10
TRIA[2] <= TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port10
TRIA[3] <= TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL.port10
DMC[0] <= DPCM_CHANNEL:MOD_DPCM_CHANNEL.port13
DMC[1] <= DPCM_CHANNEL:MOD_DPCM_CHANNEL.port13
DMC[2] <= DPCM_CHANNEL:MOD_DPCM_CHANNEL.port13
DMC[3] <= DPCM_CHANNEL:MOD_DPCM_CHANNEL.port13
DMC[4] <= DPCM_CHANNEL:MOD_DPCM_CHANNEL.port13
DMC[5] <= DPCM_CHANNEL:MOD_DPCM_CHANNEL.port13
DMC[6] <= DPCM_CHANNEL:MOD_DPCM_CHANNEL.port13
SOUT[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
SOUT[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
SOUT[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
SOUT[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
SOUT[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
SOUT[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
OUT[0] <= OUT[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT[2].DB_MAX_OUTPUT_PORT_TYPE
nIN[0] <= nIN[0].DB_MAX_OUTPUT_PORT_TYPE
nIN[1] <= nIN[1].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|CDIV:MOD_CDIV
Clk => DIVACLK2.CLK
Clk => DIVACLK1.CLK
Clk => DIV7.CLK
Clk => DIV6.CLK
Clk => DIV5.CLK
Clk => DIV4.CLK
Clk => DIV3.CLK
Clk => DIV2.CLK
Clk => DIV1.CLK
Clk => DIV0.CLK
Clk => DIVM2.CLK
Reset => nACLK2.IN1
PAL => DIV7.IN1
PAL => DIV5.IN1
PHI2 => ACLK1.IN1
PHI2 => nACLK2.IN1
PHI2 => M2.IN1
PHI2 => DIVACLK2.ENA
PHI2 => DIVACLK1.ENA
ACLK1 <= ACLK1.DB_MAX_OUTPUT_PORT_TYPE
nACLK2 <= nACLK2.DB_MAX_OUTPUT_PORT_TYPE
PHI0 <= DIV0.DB_MAX_OUTPUT_PORT_TYPE
M2 <= M2.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD
Clk => Clk.IN5
PHI0 => PHI2.IN4
SO => SO.IN1
nNMI => nNMIP.DATAB
nIRQ => nIRQPR1.DATAIN
nRES => RESPR1.DATAIN
RDY => RDY.IN1
DIN[0] => DL_LATCH.DATAB
DIN[1] => DL_LATCH.DATAB
DIN[2] => DL_LATCH.DATAB
DIN[3] => DL_LATCH.DATAB
DIN[4] => DL_LATCH.DATAB
DIN[5] => DL_LATCH.DATAB
DIN[6] => DL_LATCH.DATAB
DIN[7] => DL_LATCH.DATAB
PHI1 <= PHI1.DB_MAX_OUTPUT_PORT_TYPE
PHI2 <= PHI2.DB_MAX_OUTPUT_PORT_TYPE
RW <= RANDOM_LOGIC:MOD_RANDOM_LOGIC.port39
DOUT[0] <= DOUT[0].DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= DOUT[1].DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= DOUT[2].DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= DOUT[3].DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= DOUT[4].DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= DOUT[5].DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= DOUT[6].DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= DOUT[7].DB_MAX_OUTPUT_PORT_TYPE
A[0] <= ABL_LATCH[0].DB_MAX_OUTPUT_PORT_TYPE
A[1] <= ABL_LATCH[1].DB_MAX_OUTPUT_PORT_TYPE
A[2] <= ABL_LATCH[2].DB_MAX_OUTPUT_PORT_TYPE
A[3] <= ABL_LATCH[3].DB_MAX_OUTPUT_PORT_TYPE
A[4] <= ABL_LATCH[4].DB_MAX_OUTPUT_PORT_TYPE
A[5] <= ABL_LATCH[5].DB_MAX_OUTPUT_PORT_TYPE
A[6] <= ABL_LATCH[6].DB_MAX_OUTPUT_PORT_TYPE
A[7] <= ABL_LATCH[7].DB_MAX_OUTPUT_PORT_TYPE
A[8] <= ABH_LATCH[0].DB_MAX_OUTPUT_PORT_TYPE
A[9] <= ABH_LATCH[1].DB_MAX_OUTPUT_PORT_TYPE
A[10] <= ABH_LATCH[2].DB_MAX_OUTPUT_PORT_TYPE
A[11] <= ABH_LATCH[3].DB_MAX_OUTPUT_PORT_TYPE
A[12] <= ABH_LATCH[4].DB_MAX_OUTPUT_PORT_TYPE
A[13] <= ABH_LATCH[5].DB_MAX_OUTPUT_PORT_TYPE
A[14] <= ABH_LATCH[6].DB_MAX_OUTPUT_PORT_TYPE
A[15] <= ABH_LATCH[7].DB_MAX_OUTPUT_PORT_TYPE
SYNC <= T1.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|PREDECODE_IR:MOD_PREDECODE_IR
Clk => IR[0]~reg0.CLK
Clk => IR[1]~reg0.CLK
Clk => IR[2]~reg0.CLK
Clk => IR[3]~reg0.CLK
Clk => IR[4]~reg0.CLK
Clk => IR[5]~reg0.CLK
Clk => IR[6]~reg0.CLK
Clk => IR[7]~reg0.CLK
PHI1 => always0.IN0
Z_IR => PD[0].IN0
Z_IR => PD[1].IN0
Z_IR => PD[2].IN0
Z_IR => PD[3].IN0
Z_IR => PD[4].IN0
Z_IR => PD[5].IN0
Z_IR => PD[6].IN0
Z_IR => PD[7].IN0
DL_LATCH[0] => PD[0].IN1
DL_LATCH[1] => PD[1].IN1
DL_LATCH[2] => PD[2].IN1
DL_LATCH[3] => PD[3].IN1
DL_LATCH[4] => PD[4].IN1
DL_LATCH[5] => PD[5].IN1
DL_LATCH[6] => PD[6].IN1
DL_LATCH[7] => PD[7].IN1
FETCH => always0.IN1
IMPLIED <= IMPLIED.DB_MAX_OUTPUT_PORT_TYPE
nTWOCYCLE <= nTWOCYCLE.DB_MAX_OUTPUT_PORT_TYPE
IR[0] <= IR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IR[1] <= IR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IR[2] <= IR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IR[3] <= IR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IR[4] <= IR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IR[5] <= IR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IR[6] <= IR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IR[7] <= IR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|EXTRA_COUNTER:MOD_EXTRA_COUNTER
Clk => LATCH2[0].CLK
Clk => LATCH2[1].CLK
Clk => LATCH2[2].CLK
Clk => LATCH2[3].CLK
Clk => T1_LATCH.CLK
Clk => LATCH1[0].CLK
Clk => LATCH1[1].CLK
Clk => LATCH1[2].CLK
Clk => LATCH1[3].CLK
PHI1 => LATCH1[0].ENA
PHI1 => LATCH1[1].ENA
PHI1 => LATCH1[2].ENA
PHI1 => LATCH1[3].ENA
PHI2 => LATCH2[0].ENA
PHI2 => LATCH2[1].ENA
PHI2 => LATCH2[2].ENA
PHI2 => LATCH2[3].ENA
PHI2 => T1_LATCH.ENA
T1 => T1_LATCH.DATAIN
nREADY => LATCH1.IN1
nREADY => LATCH1.IN1
nREADY => LATCH1.IN1
nREADY => LATCH1.IN1
nREADY => LATCH1.IN1
nREADY => LATCH1.IN1
nREADY => LATCH1.IN1
nREADY => LATCH1.IN1
TRES2 => nT2.IN1
TRES2 => nT3.IN1
TRES2 => nT4.IN1
TRES2 => nT5.IN1
nT2 <= nT2.DB_MAX_OUTPUT_PORT_TYPE
nT3 <= nT3.DB_MAX_OUTPUT_PORT_TYPE
nT4 <= nT4.DB_MAX_OUTPUT_PORT_TYPE
nT5 <= nT5.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|DECODER:MOD_DECODER
nT0 => X.IN0
nT0 => X.IN0
nT0 => X.IN0
nT0 => X.IN0
nT0 => X.IN0
nT0 => X[34].DATAIN
nT1X => X.IN0
nT1X => X.IN0
nT1X => X.IN0
nT2 => X.IN0
nT2 => X.IN0
nT2 => X.IN0
nT2 => X.IN0
nT2 => X.IN0
nT2 => X[28].DATAIN
nT3 => X.IN0
nT3 => X.IN0
nT3 => X.IN0
nT3 => X.IN0
nT3 => X[86].DATAIN
nT4 => X.IN0
nT4 => X.IN0
nT4 => X.IN0
nT4 => X[85].DATAIN
nT5 => X.IN0
nT5 => X.IN0
nT5 => X.IN0
nT5 => X.IN0
nPRDY => X.IN1
IR[0] => IR01.IN0
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[0] => X.IN1
IR[1] => IR01.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN0
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[1] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN0
IR[2] => PUSHP.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[2] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => PUSHP.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[3] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => PUSHP.IN0
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[4] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN0
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN0
IR[5] => X.IN1
IR[5] => X.IN1
IR[5] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN0
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN0
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN0
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN0
IR[6] => X.IN1
IR[6] => X.IN1
IR[6] => X.IN0
IR[6] => X[121].DATAIN
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => PUSHP.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X.IN1
IR[7] => X[126].DATAIN
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[16] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[17] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[18] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[19] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[20] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[21] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[22] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[23] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[24] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[25] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[26] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[27] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[28] <= nT2.DB_MAX_OUTPUT_PORT_TYPE
X[29] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[30] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[31] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[32] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[33] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[34] <= nT0.DB_MAX_OUTPUT_PORT_TYPE
X[35] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[36] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[37] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[38] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[39] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[40] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[41] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[42] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[43] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[44] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[45] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[46] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[47] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[48] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[49] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[50] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[51] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[52] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[53] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[54] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[55] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[56] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[57] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[58] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[59] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[60] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[61] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[62] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[63] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[64] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[65] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[66] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[67] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[68] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[69] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[70] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[71] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[72] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[73] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[74] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[75] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[76] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[77] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[78] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[79] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[80] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[81] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[82] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[83] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[84] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[85] <= nT4.DB_MAX_OUTPUT_PORT_TYPE
X[86] <= nT3.DB_MAX_OUTPUT_PORT_TYPE
X[87] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[88] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[89] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[90] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[91] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[92] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[93] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[94] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[95] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[96] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[97] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[98] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[99] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[100] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[101] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[102] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[103] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[104] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[105] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[106] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[107] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[108] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[109] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[110] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[111] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[112] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[113] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[114] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[115] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[116] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[117] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[118] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[119] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[120] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[121] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
X[122] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[123] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[124] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[125] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[126] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
X[127] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[128] <= X.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC
Clk => Clk.IN7
PHI1 => PHI1.IN5
PHI2 => PHI2.IN7
X[0] => X[0].IN7
X[1] => X[1].IN7
X[2] => X[2].IN7
X[3] => X[3].IN7
X[4] => X[4].IN7
X[5] => X[5].IN7
X[6] => X[6].IN7
X[7] => X[7].IN7
X[8] => X[8].IN7
X[9] => X[9].IN7
X[10] => X[10].IN7
X[11] => X[11].IN7
X[12] => X[12].IN7
X[13] => X[13].IN7
X[14] => X[14].IN7
X[15] => X[15].IN7
X[16] => X[16].IN7
X[17] => X[17].IN7
X[18] => X[18].IN7
X[19] => X[19].IN7
X[20] => X[20].IN7
X[21] => X[21].IN7
X[22] => X[22].IN7
X[23] => X[23].IN7
X[24] => X[24].IN7
X[25] => X[25].IN7
X[26] => X[26].IN7
X[27] => X[27].IN7
X[28] => X[28].IN7
X[29] => X[29].IN7
X[30] => X[30].IN7
X[31] => X[31].IN7
X[32] => X[32].IN7
X[33] => X[33].IN7
X[34] => X[34].IN7
X[35] => X[35].IN7
X[36] => X[36].IN7
X[37] => X[37].IN7
X[38] => X[38].IN7
X[39] => X[39].IN7
X[40] => X[40].IN7
X[41] => X[41].IN7
X[42] => X[42].IN7
X[43] => X[43].IN7
X[44] => X[44].IN7
X[45] => X[45].IN7
X[46] => X[46].IN7
X[47] => X[47].IN7
X[48] => X[48].IN7
X[49] => X[49].IN7
X[50] => X[50].IN7
X[51] => X[51].IN7
X[52] => X[52].IN7
X[53] => X[53].IN7
X[54] => X[54].IN7
X[55] => X[55].IN7
X[56] => X[56].IN7
X[57] => X[57].IN7
X[58] => X[58].IN7
X[59] => X[59].IN7
X[60] => X[60].IN7
X[61] => X[61].IN7
X[62] => X[62].IN7
X[63] => X[63].IN7
X[64] => X[64].IN7
X[65] => X[65].IN7
X[66] => X[66].IN7
X[67] => X[67].IN7
X[68] => X[68].IN7
X[69] => X[69].IN7
X[70] => X[70].IN7
X[71] => X[71].IN7
X[72] => X[72].IN7
X[73] => X[73].IN7
X[74] => X[74].IN7
X[75] => X[75].IN7
X[76] => X[76].IN7
X[77] => X[77].IN7
X[78] => X[78].IN7
X[79] => X[79].IN7
X[80] => X[80].IN7
X[81] => X[81].IN7
X[82] => X[82].IN7
X[83] => X[83].IN7
X[84] => X[84].IN7
X[85] => X[85].IN7
X[86] => X[86].IN7
X[87] => X[87].IN7
X[88] => X[88].IN7
X[89] => X[89].IN7
X[90] => X[90].IN7
X[91] => X[91].IN7
X[92] => X[92].IN7
X[93] => X[93].IN7
X[94] => X[94].IN7
X[95] => X[95].IN7
X[96] => X[96].IN7
X[97] => X[97].IN7
X[98] => X[98].IN7
X[99] => X[99].IN7
X[100] => X[100].IN7
X[101] => X[101].IN7
X[102] => X[102].IN7
X[103] => X[103].IN7
X[104] => X[104].IN7
X[105] => X[105].IN7
X[106] => X[106].IN7
X[107] => X[107].IN7
X[108] => X[108].IN7
X[109] => X[109].IN7
X[110] => X[110].IN7
X[111] => X[111].IN7
X[112] => X[112].IN7
X[113] => X[113].IN7
X[114] => X[114].IN7
X[115] => X[115].IN7
X[116] => X[116].IN7
X[117] => X[117].IN7
X[118] => X[118].IN7
X[119] => X[119].IN7
X[120] => X[120].IN7
X[121] => X[121].IN7
X[122] => X[122].IN7
X[123] => X[123].IN7
X[124] => X[124].IN7
X[125] => X[125].IN7
X[126] => X[126].IN7
X[127] => X[127].IN7
X[128] => X[128].IN7
DB[0] => DB[0].IN1
DB[1] => DB[1].IN1
DB[2] => DB[2].IN1
DB[3] => DB[3].IN1
DB[4] => DB[4].IN1
DB[5] => DB[5].IN1
DB[6] => DB[6].IN1
DB[7] => DB[7].IN1
SO => SO.IN1
nIRQP => nIRQP.IN1
nNMIP => nNMIP.IN1
RESP => RESP.IN2
AVR => AVR.IN1
ACR => ACR.IN2
IR5 => IR5.IN1
RDY => RDY.IN1
nTWOCYCLE => nTWOCYCLE.IN1
IMPLIED => IMPLIED.IN1
FLAG[0] <= FLAGS:MOD_FLAGS.port15
FLAG[1] <= FLAGS:MOD_FLAGS.port15
FLAG[2] <= FLAGS:MOD_FLAGS.port15
FLAG[3] <= FLAGS:MOD_FLAGS.port15
FLAG[4] <= FLAGS:MOD_FLAGS.port15
FLAG[5] <= FLAGS:MOD_FLAGS.port15
FLAG[6] <= FLAGS:MOD_FLAGS.port15
FLAG[7] <= FLAGS:MOD_FLAGS.port15
Z_ADH0 <= BUS_CONTROL:MOD_BUS_CONTROL.port19
Z_ADH17 <= BUS_CONTROL:MOD_BUS_CONTROL.port21
SB_AC <= BUS_CONTROL:MOD_BUS_CONTROL.port22
ADL_ABL <= BUS_CONTROL:MOD_BUS_CONTROL.port24
AC_SB <= BUS_CONTROL:MOD_BUS_CONTROL.port25
SB_DB <= BUS_CONTROL:MOD_BUS_CONTROL.port26
AC_DB <= BUS_CONTROL:MOD_BUS_CONTROL.port27
SB_ADH <= BUS_CONTROL:MOD_BUS_CONTROL.port29
DL_ADH <= BUS_CONTROL:MOD_BUS_CONTROL.port30
DL_ADL <= BUS_CONTROL:MOD_BUS_CONTROL.port20
ADH_ABH <= BUS_CONTROL:MOD_BUS_CONTROL.port31
DL_DB <= BUS_CONTROL:MOD_BUS_CONTROL.port32
Y_SB <= REGS_CONTROL:MOD_REGS_CONTROL.port6
X_SB <= REGS_CONTROL:MOD_REGS_CONTROL.port8
S_SB <= REGS_CONTROL:MOD_REGS_CONTROL.port9
SB_Y <= REGS_CONTROL:MOD_REGS_CONTROL.port12
SB_X <= REGS_CONTROL:MOD_REGS_CONTROL.port10
SB_S <= REGS_CONTROL:MOD_REGS_CONTROL.port15
S_S <= REGS_CONTROL:MOD_REGS_CONTROL.port16
S_ADL <= REGS_CONTROL:MOD_REGS_CONTROL.port14
Z_ADL0 <= Z_ADL0.DB_MAX_OUTPUT_PORT_TYPE
Z_ADL1 <= INT_RESET_CONTROL:MOD_INT_RESET_CONTROL.port12
Z_ADL2 <= INT_RESET_CONTROL:MOD_INT_RESET_CONTROL.port13
WRPHI1 <= DISPATCH:MOD_DISPATCH.port25
nT0 <= DISPATCH:MOD_DISPATCH.port27
T1 <= T1.DB_MAX_OUTPUT_PORT_TYPE
nT1X <= DISPATCH:MOD_DISPATCH.port29
TRES2 <= DISPATCH:MOD_DISPATCH.port20
nREADY <= nREADY.DB_MAX_OUTPUT_PORT_TYPE
Z_IR <= DISPATCH:MOD_DISPATCH.port22
FETCH <= DISPATCH:MOD_DISPATCH.port21
P_DB <= FLAGS:MOD_FLAGS.port16
PCL_DB <= PC_SETUP:MOD_PC_SETUP.port8
PCH_DB <= PC_SETUP:MOD_PC_SETUP.port10
PCL_ADL <= PC_SETUP:MOD_PC_SETUP.port11
PCH_ADH <= PC_SETUP:MOD_PC_SETUP.port12
PCL_PCL <= PC_SETUP:MOD_PC_SETUP.port13
ADL_PCL <= PC_SETUP:MOD_PC_SETUP.port14
ADH_PCH <= PC_SETUP:MOD_PC_SETUP.port17
PCH_PCH <= PC_SETUP:MOD_PC_SETUP.port18
NDB_ADD <= ALU_SETUP:MOD_ALU_SETUP.port18
DB_ADD <= ALU_SETUP:MOD_ALU_SETUP.port19
Z_ADD <= ALU_SETUP:MOD_ALU_SETUP.port16
SB_ADD <= ALU_SETUP:MOD_ALU_SETUP.port17
ADL_ADD <= ALU_SETUP:MOD_ALU_SETUP.port20
ANDS <= ALU_SETUP:MOD_ALU_SETUP.port22
EORS <= ALU_SETUP:MOD_ALU_SETUP.port27
ORS <= ALU_SETUP:MOD_ALU_SETUP.port23
nACIN <= ALU_SETUP:MOD_ALU_SETUP.port24
SRS <= ALU_SETUP:MOD_ALU_SETUP.port25
SUMS <= ALU_SETUP:MOD_ALU_SETUP.port26
nDAA <= ALU_SETUP:MOD_ALU_SETUP.port32
ADD_SB7 <= ALU_SETUP:MOD_ALU_SETUP.port29
ADD_SB06 <= ALU_SETUP:MOD_ALU_SETUP.port28
ADD_ADL <= ALU_SETUP:MOD_ALU_SETUP.port30
nDSA <= ALU_SETUP:MOD_ALU_SETUP.port31
n1_PC <= DISPATCH:MOD_DISPATCH.port30


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|FLAGS:MOD_FLAGS
Clk => BRFW2.CLK
Clk => BR2_LATCH.CLK
Clk => VSET.CLK
Clk => SO_LATCH2.CLK
Clk => AVR_LATCH.CLK
Clk => N_LATCH2.CLK
Clk => V_LATCH2.CLK
Clk => D_LATCH2.CLK
Clk => I_LATCH2.CLK
Clk => Z_LATCH2.CLK
Clk => C_LATCH2.CLK
Clk => DB_VR2.CLK
Clk => DB_VR.CLK
Clk => DB_CR.CLK
Clk => DB_NR.CLK
Clk => DBZ_ZR.CLK
Clk => ARC_CR.CLK
Clk => Z_V.CLK
Clk => IR5_D.CLK
Clk => IR5_C.CLK
Clk => IR5_I.CLK
Clk => P_DBR.CLK
Clk => BRFW~reg0.CLK
Clk => SO_LATCH3.CLK
Clk => SO_LATCH1.CLK
Clk => nN_OUT.CLK
Clk => nV_OUT.CLK
Clk => nD_OUT~reg0.CLK
Clk => I_LATCH1.CLK
Clk => nZ_OUT.CLK
Clk => nC_OUT~reg0.CLK
PHI1 => BRFW~reg0.ENA
PHI1 => SO_LATCH3.ENA
PHI1 => SO_LATCH1.ENA
PHI1 => nN_OUT.ENA
PHI1 => nV_OUT.ENA
PHI1 => nD_OUT~reg0.ENA
PHI1 => I_LATCH1.ENA
PHI1 => nZ_OUT.ENA
PHI1 => nC_OUT~reg0.ENA
PHI2 => BRFW2.ENA
PHI2 => BR2_LATCH.ENA
PHI2 => VSET.ENA
PHI2 => SO_LATCH2.ENA
PHI2 => AVR_LATCH.ENA
PHI2 => N_LATCH2.ENA
PHI2 => V_LATCH2.ENA
PHI2 => D_LATCH2.ENA
PHI2 => I_LATCH2.ENA
PHI2 => Z_LATCH2.ENA
PHI2 => C_LATCH2.ENA
PHI2 => DB_VR2.ENA
PHI2 => DB_VR.ENA
PHI2 => DB_CR.ENA
PHI2 => DB_NR.ENA
PHI2 => DBZ_ZR.ENA
PHI2 => ARC_CR.ENA
PHI2 => Z_V.ENA
PHI2 => IR5_D.ENA
PHI2 => IR5_C.ENA
PHI2 => IR5_I.ENA
PHI2 => P_DBR.ENA
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => ~NO_FANOUT~
X[4] => ~NO_FANOUT~
X[5] => ~NO_FANOUT~
X[6] => ~NO_FANOUT~
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => ~NO_FANOUT~
X[13] => ~NO_FANOUT~
X[14] => ~NO_FANOUT~
X[15] => ~NO_FANOUT~
X[16] => ~NO_FANOUT~
X[17] => ~NO_FANOUT~
X[18] => ~NO_FANOUT~
X[19] => ~NO_FANOUT~
X[20] => ~NO_FANOUT~
X[21] => ~NO_FANOUT~
X[22] => ~NO_FANOUT~
X[23] => ~NO_FANOUT~
X[24] => ~NO_FANOUT~
X[25] => ~NO_FANOUT~
X[26] => ~NO_FANOUT~
X[27] => ~NO_FANOUT~
X[28] => ~NO_FANOUT~
X[29] => ~NO_FANOUT~
X[30] => ~NO_FANOUT~
X[31] => ~NO_FANOUT~
X[32] => ~NO_FANOUT~
X[33] => ~NO_FANOUT~
X[34] => ~NO_FANOUT~
X[35] => ~NO_FANOUT~
X[36] => ~NO_FANOUT~
X[37] => ~NO_FANOUT~
X[38] => ~NO_FANOUT~
X[39] => ~NO_FANOUT~
X[40] => ~NO_FANOUT~
X[41] => ~NO_FANOUT~
X[42] => ~NO_FANOUT~
X[43] => ~NO_FANOUT~
X[44] => ~NO_FANOUT~
X[45] => ~NO_FANOUT~
X[46] => ~NO_FANOUT~
X[47] => ~NO_FANOUT~
X[48] => ~NO_FANOUT~
X[49] => ~NO_FANOUT~
X[50] => ~NO_FANOUT~
X[51] => ~NO_FANOUT~
X[52] => ~NO_FANOUT~
X[53] => ~NO_FANOUT~
X[54] => ~NO_FANOUT~
X[55] => ~NO_FANOUT~
X[56] => ~NO_FANOUT~
X[57] => ~NO_FANOUT~
X[58] => ~NO_FANOUT~
X[59] => ~NO_FANOUT~
X[60] => ~NO_FANOUT~
X[61] => ~NO_FANOUT~
X[62] => ~NO_FANOUT~
X[63] => ~NO_FANOUT~
X[64] => ~NO_FANOUT~
X[65] => ~NO_FANOUT~
X[66] => ~NO_FANOUT~
X[67] => ~NO_FANOUT~
X[68] => ~NO_FANOUT~
X[69] => ~NO_FANOUT~
X[70] => ~NO_FANOUT~
X[71] => ~NO_FANOUT~
X[72] => ~NO_FANOUT~
X[73] => ~NO_FANOUT~
X[74] => ~NO_FANOUT~
X[75] => ~NO_FANOUT~
X[76] => ~NO_FANOUT~
X[77] => ~NO_FANOUT~
X[78] => ~NO_FANOUT~
X[79] => ~NO_FANOUT~
X[80] => BR2_LATCH.DATAIN
X[81] => ~NO_FANOUT~
X[82] => ~NO_FANOUT~
X[83] => ~NO_FANOUT~
X[84] => ~NO_FANOUT~
X[85] => ~NO_FANOUT~
X[86] => ~NO_FANOUT~
X[87] => ~NO_FANOUT~
X[88] => ~NO_FANOUT~
X[89] => ~NO_FANOUT~
X[90] => ~NO_FANOUT~
X[91] => ~NO_FANOUT~
X[92] => ~NO_FANOUT~
X[93] => ~NO_FANOUT~
X[94] => ~NO_FANOUT~
X[95] => ~NO_FANOUT~
X[96] => ~NO_FANOUT~
X[97] => ~NO_FANOUT~
X[98] => P_DBR.IN0
X[99] => P_DBR.IN1
X[100] => ~NO_FANOUT~
X[101] => ~NO_FANOUT~
X[102] => ~NO_FANOUT~
X[103] => ~NO_FANOUT~
X[104] => ~NO_FANOUT~
X[105] => ~NO_FANOUT~
X[106] => ~NO_FANOUT~
X[107] => ARC_CR.IN0
X[108] => IR5_I.DATAIN
X[109] => DBZ_ZR.IN1
X[109] => DB_NR.DATAIN
X[110] => IR5_C.DATAIN
X[111] => ~NO_FANOUT~
X[112] => ARC_CR.IN0
X[112] => AVR_LATCH.DATAIN
X[113] => DB_VR2.DATAIN
X[114] => DB_VR.IN0
X[115] => DB_VR.IN1
X[116] => ARC_CR.IN1
X[117] => ARC_CR.IN1
X[118] => ARC_CR.IN1
X[119] => ARC_CR.IN1
X[120] => IR5_D.DATAIN
X[121] => FLAG_MUX.IN1
X[121] => FLAG_MUX.IN1
X[121] => FLAG_MUX.IN1
X[121] => FLAG_MUX.IN1
X[122] => ~NO_FANOUT~
X[123] => ~NO_FANOUT~
X[124] => ~NO_FANOUT~
X[125] => ~NO_FANOUT~
X[126] => FLAG_MUX.IN1
X[126] => FLAG_MUX.IN1
X[126] => FLAG_MUX.IN1
X[126] => FLAG_MUX.IN1
X[127] => Z_V.DATAIN
X[128] => ~NO_FANOUT~
DB[0] => nDBZ.IN1
DB[0] => nC_OUT.IN1
DB[1] => nDBZ.IN1
DB[1] => nZ_OUT.IN1
DB[2] => nDBZ.IN1
DB[2] => I_LATCH1.IN1
DB[3] => nDBZ.IN1
DB[3] => nD_OUT.IN1
DB[4] => nDBZ.IN1
DB[5] => nDBZ.IN1
DB[6] => nDBZ.IN0
DB[6] => nV_OUT.IN1
DB[7] => nDBZ.IN1
DB[7] => BRFW.IN1
DB[7] => nN_OUT.IN1
IR5 => nD_OUT.IN1
IR5 => nC_OUT.IN1
IR5 => nBRTAKEN.IN1
IR5 => I_LATCH1.IN1
nREADY => DB_P.IN1
T7 => ARC_CR.IN1
SR => DB_CR.IN1
ZTST => DBZ_ZR.IN1
B_OUT => FLAG[4].DATAIN
ACR => nC_OUT.IN1
BRK6E => nI_OUT.IN1
AVR => nV_OUT.IN1
SO => SO_LATCH1.DATAIN
FLAG[0] <= nC_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
FLAG[1] <= nZ_OUT.DB_MAX_OUTPUT_PORT_TYPE
FLAG[2] <= nI_OUT.DB_MAX_OUTPUT_PORT_TYPE
FLAG[3] <= nD_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
FLAG[4] <= B_OUT.DB_MAX_OUTPUT_PORT_TYPE
FLAG[5] <= <VCC>
FLAG[6] <= nV_OUT.DB_MAX_OUTPUT_PORT_TYPE
FLAG[7] <= nN_OUT.DB_MAX_OUTPUT_PORT_TYPE
P_DB <= P_DBR.DB_MAX_OUTPUT_PORT_TYPE
nD_OUT <= nD_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
nI_OUT <= nI_OUT.DB_MAX_OUTPUT_PORT_TYPE
nC_OUT <= nC_OUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
nBRTAKEN <= nBRTAKEN.DB_MAX_OUTPUT_PORT_TYPE
BRFW <= BRFW~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|BUS_CONTROL:MOD_BUS_CONTROL
Clk => DL_DBR.CLK
Clk => ADH_ABHR.CLK
Clk => DL_ADHR.CLK
Clk => SB_ADHR.CLK
Clk => AC_DBR.CLK
Clk => SB_DBR.CLK
Clk => AC_SBR.CLK
Clk => ADL_ABLR.CLK
Clk => SB_ACR.CLK
Clk => Z_ADH17R.CLK
Clk => Z_ADH0R.CLK
PHI2 => SB_AC.IN1
PHI2 => AC_SB.IN1
PHI2 => AC_DB.IN1
PHI2 => DL_DBR.ENA
PHI2 => ADH_ABHR.ENA
PHI2 => DL_ADHR.ENA
PHI2 => SB_ADHR.ENA
PHI2 => AC_DBR.ENA
PHI2 => SB_DBR.ENA
PHI2 => AC_SBR.ENA
PHI2 => ADL_ABLR.ENA
PHI2 => SB_ACR.ENA
PHI2 => Z_ADH17R.ENA
PHI2 => Z_ADH0R.ENA
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => ~NO_FANOUT~
X[4] => ~NO_FANOUT~
X[5] => ~NO_FANOUT~
X[6] => ~NO_FANOUT~
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => ~NO_FANOUT~
X[13] => ~NO_FANOUT~
X[14] => ~NO_FANOUT~
X[15] => ~NO_FANOUT~
X[16] => ~NO_FANOUT~
X[17] => ~NO_FANOUT~
X[18] => ~NO_FANOUT~
X[19] => ~NO_FANOUT~
X[20] => ~NO_FANOUT~
X[21] => ~NO_FANOUT~
X[22] => ~NO_FANOUT~
X[23] => ~NO_FANOUT~
X[24] => ~NO_FANOUT~
X[25] => ~NO_FANOUT~
X[26] => ~NO_FANOUT~
X[27] => ~NO_FANOUT~
X[28] => a.IN1
X[29] => ~NO_FANOUT~
X[30] => ~NO_FANOUT~
X[31] => ~NO_FANOUT~
X[32] => ~NO_FANOUT~
X[33] => ~NO_FANOUT~
X[34] => ~NO_FANOUT~
X[35] => ~NO_FANOUT~
X[36] => ~NO_FANOUT~
X[37] => ~NO_FANOUT~
X[38] => ~NO_FANOUT~
X[39] => ~NO_FANOUT~
X[40] => ~NO_FANOUT~
X[41] => ~NO_FANOUT~
X[42] => ~NO_FANOUT~
X[43] => ~NO_FANOUT~
X[44] => ~NO_FANOUT~
X[45] => b.IN0
X[46] => b.IN1
X[47] => b.IN1
X[48] => b.IN1
X[48] => SB_DBR.IN0
X[49] => ~NO_FANOUT~
X[50] => ~NO_FANOUT~
X[51] => ~NO_FANOUT~
X[52] => ~NO_FANOUT~
X[53] => ~NO_FANOUT~
X[54] => ~NO_FANOUT~
X[55] => SB_DBR.IN0
X[56] => a.IN1
X[57] => Z_ADH17R.IN1
X[58] => nSB_AC.IN0
X[59] => nSB_AC.IN1
X[60] => nSB_AC.IN1
X[61] => nSB_AC.IN1
X[62] => nSB_AC.IN1
X[63] => nSB_AC.IN1
X[64] => nSB_AC.IN1
X[64] => AC_SBR.IN0
X[65] => AC_SBR.IN1
X[66] => AC_SBR.IN0
X[67] => AC_SBR.IN1
X[67] => SB_DBR.IN1
X[68] => AC_SBR.IN1
X[69] => ~NO_FANOUT~
X[70] => ~NO_FANOUT~
X[71] => PGX.IN0
X[72] => PGX.IN1
X[73] => PGX.IN1
X[74] => AC_DBR.IN1
X[75] => ~NO_FANOUT~
X[76] => ~NO_FANOUT~
X[77] => ~NO_FANOUT~
X[78] => ~NO_FANOUT~
X[79] => AC_DBR.IN0
X[80] => SB_DBR.IN0
X[80] => DL_DBR.IN1
X[81] => Z_ADH17R.IN0
X[82] => Z_ADH17R.IN1
X[83] => DL_DBR.IN0
X[84] => IND.IN1
X[85] => ~NO_FANOUT~
X[86] => ~NO_FANOUT~
X[87] => ~NO_FANOUT~
X[88] => ~NO_FANOUT~
X[89] => IND.IN0
X[90] => IND.IN1
X[91] => IND.IN1
X[92] => ~NO_FANOUT~
X[93] => SBA.IN1
X[93] => ADH_ABHR.IN1
X[94] => ~NO_FANOUT~
X[95] => ~NO_FANOUT~
X[96] => ~NO_FANOUT~
X[97] => ~NO_FANOUT~
X[98] => ~NO_FANOUT~
X[99] => ~NO_FANOUT~
X[100] => ~NO_FANOUT~
X[101] => DL_DBR.IN1
X[102] => ~NO_FANOUT~
X[103] => ~NO_FANOUT~
X[104] => ~NO_FANOUT~
X[105] => ~NO_FANOUT~
X[106] => ~NO_FANOUT~
X[107] => ~NO_FANOUT~
X[108] => ~NO_FANOUT~
X[109] => ~NO_FANOUT~
X[110] => ~NO_FANOUT~
X[111] => ~NO_FANOUT~
X[112] => ~NO_FANOUT~
X[113] => ~NO_FANOUT~
X[114] => ~NO_FANOUT~
X[115] => ~NO_FANOUT~
X[116] => ~NO_FANOUT~
X[117] => ~NO_FANOUT~
X[118] => ~NO_FANOUT~
X[119] => ~NO_FANOUT~
X[120] => ~NO_FANOUT~
X[121] => ~NO_FANOUT~
X[122] => ~NO_FANOUT~
X[123] => ~NO_FANOUT~
X[124] => ~NO_FANOUT~
X[125] => ~NO_FANOUT~
X[126] => ~NO_FANOUT~
X[127] => ~NO_FANOUT~
X[128] => DL_DBR.IN1
T0 => DL_DBR.IN1
T1 => SB_DBR.IN1
T6 => ADL_ABLR.IN0
T6 => SB_DBR.IN1
T6 => DL_DBR.IN1
T7 => ZTST.IN0
T7 => ADL_ABLR.IN1
nSBXY => ZTST.IN1
AND => ZTST.IN1
AND => AC_SBR.IN1
AND => SB_DBR.IN1
STXY => SB_DBR.IN1
STOR => AC_DBR.IN1
DL_PCH => DL_ADHR.IN1
Z_ADL0 => ADH_ABHR.IN1
nPCH_PCH => a.IN1
ACRL2 => SBA.IN0
nREADY => a.IN1
nREADY => ADL_ABLR.IN1
nREADYR => SBA.IN1
BRK6E => b.IN1
INC_SB => b.IN1
Z_ADH0 <= Z_ADH0R.DB_MAX_OUTPUT_PORT_TYPE
DL_ADL <= Z_ADH0R.DB_MAX_OUTPUT_PORT_TYPE
Z_ADH17 <= Z_ADH17R.DB_MAX_OUTPUT_PORT_TYPE
SB_AC <= SB_AC.DB_MAX_OUTPUT_PORT_TYPE
ZTST <= ZTST.DB_MAX_OUTPUT_PORT_TYPE
ADL_ABL <= ADL_ABLR.DB_MAX_OUTPUT_PORT_TYPE
AC_SB <= AC_SB.DB_MAX_OUTPUT_PORT_TYPE
SB_DB <= SB_DBR.DB_MAX_OUTPUT_PORT_TYPE
AC_DB <= AC_DB.DB_MAX_OUTPUT_PORT_TYPE
PGX <= PGX.DB_MAX_OUTPUT_PORT_TYPE
SB_ADH <= SB_ADHR.DB_MAX_OUTPUT_PORT_TYPE
DL_ADH <= DL_ADHR.DB_MAX_OUTPUT_PORT_TYPE
ADH_ABH <= ADH_ABHR.DB_MAX_OUTPUT_PORT_TYPE
DL_DB <= DL_DBR.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|INT_RESET_CONTROL:MOD_INT_RESET_CONTROL
Clk => Z_ADL2~reg0.CLK
Clk => Z_ADL1~reg0.CLK
Clk => BLATCH2.CLK
Clk => FF1LATCH.CLK
Clk => FF2LATCH.CLK
Clk => BRK7LATCH.CLK
Clk => RESLATCH1.CLK
Clk => BRK6LATCH2.CLK
Clk => BRK5LATCH.CLK
Clk => BLATCH1.CLK
Clk => BRK6ELATCH.CLK
Clk => DONMILATCH.CLK
Clk => DELAYLATCH2.CLK
Clk => NMIPLATCH.CLK
Clk => RESLATCH2.CLK
Clk => BRK6LATCH1.CLK
PHI1 => BLATCH1.ENA
PHI1 => BRK6ELATCH.ENA
PHI1 => DONMILATCH.ENA
PHI1 => DELAYLATCH2.ENA
PHI1 => NMIPLATCH.ENA
PHI1 => RESLATCH2.ENA
PHI1 => BRK6LATCH1.ENA
PHI2 => Z_ADL2~reg0.ENA
PHI2 => Z_ADL1~reg0.ENA
PHI2 => BLATCH2.ENA
PHI2 => FF1LATCH.ENA
PHI2 => FF2LATCH.ENA
PHI2 => BRK7LATCH.ENA
PHI2 => RESLATCH1.ENA
PHI2 => BRK6LATCH2.ENA
PHI2 => BRK5LATCH.ENA
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => ~NO_FANOUT~
X[4] => ~NO_FANOUT~
X[5] => ~NO_FANOUT~
X[6] => ~NO_FANOUT~
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => ~NO_FANOUT~
X[13] => ~NO_FANOUT~
X[14] => ~NO_FANOUT~
X[15] => ~NO_FANOUT~
X[16] => ~NO_FANOUT~
X[17] => ~NO_FANOUT~
X[18] => ~NO_FANOUT~
X[19] => ~NO_FANOUT~
X[20] => ~NO_FANOUT~
X[21] => ~NO_FANOUT~
X[22] => BRK5LATCH.IN0
X[23] => ~NO_FANOUT~
X[24] => ~NO_FANOUT~
X[25] => ~NO_FANOUT~
X[26] => ~NO_FANOUT~
X[27] => ~NO_FANOUT~
X[28] => ~NO_FANOUT~
X[29] => ~NO_FANOUT~
X[30] => ~NO_FANOUT~
X[31] => ~NO_FANOUT~
X[32] => ~NO_FANOUT~
X[33] => ~NO_FANOUT~
X[34] => ~NO_FANOUT~
X[35] => ~NO_FANOUT~
X[36] => ~NO_FANOUT~
X[37] => ~NO_FANOUT~
X[38] => ~NO_FANOUT~
X[39] => ~NO_FANOUT~
X[40] => ~NO_FANOUT~
X[41] => ~NO_FANOUT~
X[42] => ~NO_FANOUT~
X[43] => ~NO_FANOUT~
X[44] => ~NO_FANOUT~
X[45] => ~NO_FANOUT~
X[46] => ~NO_FANOUT~
X[47] => ~NO_FANOUT~
X[48] => ~NO_FANOUT~
X[49] => ~NO_FANOUT~
X[50] => ~NO_FANOUT~
X[51] => ~NO_FANOUT~
X[52] => ~NO_FANOUT~
X[53] => ~NO_FANOUT~
X[54] => ~NO_FANOUT~
X[55] => ~NO_FANOUT~
X[56] => ~NO_FANOUT~
X[57] => ~NO_FANOUT~
X[58] => ~NO_FANOUT~
X[59] => ~NO_FANOUT~
X[60] => ~NO_FANOUT~
X[61] => ~NO_FANOUT~
X[62] => ~NO_FANOUT~
X[63] => ~NO_FANOUT~
X[64] => ~NO_FANOUT~
X[65] => ~NO_FANOUT~
X[66] => ~NO_FANOUT~
X[67] => ~NO_FANOUT~
X[68] => ~NO_FANOUT~
X[69] => ~NO_FANOUT~
X[70] => ~NO_FANOUT~
X[71] => ~NO_FANOUT~
X[72] => ~NO_FANOUT~
X[73] => ~NO_FANOUT~
X[74] => ~NO_FANOUT~
X[75] => ~NO_FANOUT~
X[76] => ~NO_FANOUT~
X[77] => ~NO_FANOUT~
X[78] => ~NO_FANOUT~
X[79] => ~NO_FANOUT~
X[80] => b.IN0
X[81] => ~NO_FANOUT~
X[82] => ~NO_FANOUT~
X[83] => ~NO_FANOUT~
X[84] => ~NO_FANOUT~
X[85] => ~NO_FANOUT~
X[86] => ~NO_FANOUT~
X[87] => ~NO_FANOUT~
X[88] => ~NO_FANOUT~
X[89] => ~NO_FANOUT~
X[90] => ~NO_FANOUT~
X[91] => ~NO_FANOUT~
X[92] => ~NO_FANOUT~
X[93] => ~NO_FANOUT~
X[94] => ~NO_FANOUT~
X[95] => ~NO_FANOUT~
X[96] => ~NO_FANOUT~
X[97] => ~NO_FANOUT~
X[98] => ~NO_FANOUT~
X[99] => ~NO_FANOUT~
X[100] => ~NO_FANOUT~
X[101] => ~NO_FANOUT~
X[102] => ~NO_FANOUT~
X[103] => ~NO_FANOUT~
X[104] => ~NO_FANOUT~
X[105] => ~NO_FANOUT~
X[106] => ~NO_FANOUT~
X[107] => ~NO_FANOUT~
X[108] => ~NO_FANOUT~
X[109] => ~NO_FANOUT~
X[110] => ~NO_FANOUT~
X[111] => ~NO_FANOUT~
X[112] => ~NO_FANOUT~
X[113] => ~NO_FANOUT~
X[114] => ~NO_FANOUT~
X[115] => ~NO_FANOUT~
X[116] => ~NO_FANOUT~
X[117] => ~NO_FANOUT~
X[118] => ~NO_FANOUT~
X[119] => ~NO_FANOUT~
X[120] => ~NO_FANOUT~
X[121] => ~NO_FANOUT~
X[122] => ~NO_FANOUT~
X[123] => ~NO_FANOUT~
X[124] => ~NO_FANOUT~
X[125] => ~NO_FANOUT~
X[126] => ~NO_FANOUT~
X[127] => ~NO_FANOUT~
X[128] => ~NO_FANOUT~
nREADY => BRK6E.IN1
nREADY => BRK6LATCH1.IN1
nREADY => BRK5LATCH.IN1
RESP => RESLATCH1.DATAIN
nNMIP => DONMILATCH.IN1
nNMIP => NMIPLATCH.DATAIN
nI_OUT => b.IN0
nIRQP => b.IN1
T0 => b.IN1
BRK6E <= BRK6E.DB_MAX_OUTPUT_PORT_TYPE
Z_ADL0 <= BRK5LATCH.DB_MAX_OUTPUT_PORT_TYPE
Z_ADL1 <= Z_ADL1~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_ADL2 <= Z_ADL2~reg0.DB_MAX_OUTPUT_PORT_TYPE
DORES <= DORES.DB_MAX_OUTPUT_PORT_TYPE
B_OUT <= B_OUT.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|REGS_CONTROL:MOD_REGS_CONTROL
Clk => SB_SR.CLK
Clk => S_ADLR.CLK
Clk => SB_YR.CLK
Clk => SB_XR.CLK
Clk => S_SB~reg0.CLK
Clk => X_SBR.CLK
Clk => Y_SBR.CLK
PHI2 => Y_SB.IN1
PHI2 => X_SB.IN1
PHI2 => SB_X.IN1
PHI2 => SB_Y.IN1
PHI2 => SB_S.IN1
PHI2 => S_S.IN1
PHI2 => SB_SR.ENA
PHI2 => S_ADLR.ENA
PHI2 => SB_YR.ENA
PHI2 => SB_XR.ENA
PHI2 => S_SB~reg0.ENA
PHI2 => X_SBR.ENA
PHI2 => Y_SBR.ENA
X[0] => STXY.IN0
X[1] => Y_SBR.IN0
X[2] => Y_SBR.IN1
X[3] => Y_SBR.IN1
X[4] => Y_SBR.IN1
X[5] => Y_SBR.IN1
X[6] => Y_SBR.IN0
X[6] => X_SBR.IN0
X[7] => Y_SBR.IN1
X[7] => X_SBR.IN1
X[8] => X_SBR.IN0
X[9] => X_SBR.IN1
X[10] => X_SBR.IN1
X[11] => X_SBR.IN1
X[12] => STXY.IN0
X[13] => X_SBR.IN1
X[13] => SB_SR.IN1
X[14] => nSBXY.IN0
X[15] => nSBXY.IN1
X[16] => nSBXY.IN1
X[17] => S_SB~reg0.DATAIN
X[18] => nSBXY.IN0
X[19] => nSBXY.IN1
X[20] => nSBXY.IN1
X[21] => STKOP.IN0
X[21] => S_ADLR.IN0
X[22] => STKOP.IN1
X[23] => STKOP.IN1
X[24] => STKOP.IN1
X[25] => STKOP.IN1
X[26] => STKOP.IN1
X[27] => ~NO_FANOUT~
X[28] => ~NO_FANOUT~
X[29] => ~NO_FANOUT~
X[30] => ~NO_FANOUT~
X[31] => ~NO_FANOUT~
X[32] => ~NO_FANOUT~
X[33] => ~NO_FANOUT~
X[34] => ~NO_FANOUT~
X[35] => S_ADLR.IN1
X[36] => ~NO_FANOUT~
X[37] => ~NO_FANOUT~
X[38] => ~NO_FANOUT~
X[39] => ~NO_FANOUT~
X[40] => ~NO_FANOUT~
X[41] => ~NO_FANOUT~
X[42] => ~NO_FANOUT~
X[43] => ~NO_FANOUT~
X[44] => ~NO_FANOUT~
X[45] => ~NO_FANOUT~
X[46] => ~NO_FANOUT~
X[47] => ~NO_FANOUT~
X[48] => SB_SR.IN0
X[49] => ~NO_FANOUT~
X[50] => ~NO_FANOUT~
X[51] => ~NO_FANOUT~
X[52] => ~NO_FANOUT~
X[53] => ~NO_FANOUT~
X[54] => ~NO_FANOUT~
X[55] => ~NO_FANOUT~
X[56] => ~NO_FANOUT~
X[57] => ~NO_FANOUT~
X[58] => ~NO_FANOUT~
X[59] => ~NO_FANOUT~
X[60] => ~NO_FANOUT~
X[61] => ~NO_FANOUT~
X[62] => ~NO_FANOUT~
X[63] => ~NO_FANOUT~
X[64] => ~NO_FANOUT~
X[65] => ~NO_FANOUT~
X[66] => ~NO_FANOUT~
X[67] => ~NO_FANOUT~
X[68] => ~NO_FANOUT~
X[69] => ~NO_FANOUT~
X[70] => ~NO_FANOUT~
X[71] => ~NO_FANOUT~
X[72] => ~NO_FANOUT~
X[73] => ~NO_FANOUT~
X[74] => ~NO_FANOUT~
X[75] => ~NO_FANOUT~
X[76] => ~NO_FANOUT~
X[77] => ~NO_FANOUT~
X[78] => ~NO_FANOUT~
X[79] => ~NO_FANOUT~
X[80] => ~NO_FANOUT~
X[81] => ~NO_FANOUT~
X[82] => ~NO_FANOUT~
X[83] => ~NO_FANOUT~
X[84] => ~NO_FANOUT~
X[85] => ~NO_FANOUT~
X[86] => ~NO_FANOUT~
X[87] => ~NO_FANOUT~
X[88] => ~NO_FANOUT~
X[89] => ~NO_FANOUT~
X[90] => ~NO_FANOUT~
X[91] => ~NO_FANOUT~
X[92] => ~NO_FANOUT~
X[93] => ~NO_FANOUT~
X[94] => ~NO_FANOUT~
X[95] => ~NO_FANOUT~
X[96] => ~NO_FANOUT~
X[97] => ~NO_FANOUT~
X[98] => ~NO_FANOUT~
X[99] => ~NO_FANOUT~
X[100] => ~NO_FANOUT~
X[101] => ~NO_FANOUT~
X[102] => ~NO_FANOUT~
X[103] => ~NO_FANOUT~
X[104] => ~NO_FANOUT~
X[105] => ~NO_FANOUT~
X[106] => ~NO_FANOUT~
X[107] => ~NO_FANOUT~
X[108] => ~NO_FANOUT~
X[109] => ~NO_FANOUT~
X[110] => ~NO_FANOUT~
X[111] => ~NO_FANOUT~
X[112] => ~NO_FANOUT~
X[113] => ~NO_FANOUT~
X[114] => ~NO_FANOUT~
X[115] => ~NO_FANOUT~
X[116] => ~NO_FANOUT~
X[117] => ~NO_FANOUT~
X[118] => ~NO_FANOUT~
X[119] => ~NO_FANOUT~
X[120] => ~NO_FANOUT~
X[121] => ~NO_FANOUT~
X[122] => ~NO_FANOUT~
X[123] => ~NO_FANOUT~
X[124] => ~NO_FANOUT~
X[125] => ~NO_FANOUT~
X[126] => ~NO_FANOUT~
X[127] => ~NO_FANOUT~
X[128] => ~NO_FANOUT~
STOR => STXY.IN1
STOR => STXY.IN1
nREADY => SB_SR.IN1
nREADYR => STKOP.IN1
nREADYR => S_ADLR.IN1
Y_SB <= Y_SB.DB_MAX_OUTPUT_PORT_TYPE
STXY <= STXY.DB_MAX_OUTPUT_PORT_TYPE
X_SB <= X_SB.DB_MAX_OUTPUT_PORT_TYPE
S_SB <= S_SB~reg0.DB_MAX_OUTPUT_PORT_TYPE
SB_X <= SB_X.DB_MAX_OUTPUT_PORT_TYPE
nSBXY <= nSBXY.DB_MAX_OUTPUT_PORT_TYPE
SB_Y <= SB_Y.DB_MAX_OUTPUT_PORT_TYPE
STKOP <= STKOP.DB_MAX_OUTPUT_PORT_TYPE
S_ADL <= S_ADLR.DB_MAX_OUTPUT_PORT_TYPE
SB_S <= SB_S.DB_MAX_OUTPUT_PORT_TYPE
S_S <= S_S.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|PC_SETUP:MOD_PC_SETUP
Clk => ADH_PCHR.CLK
Clk => ADL_PCLR.CLK
Clk => PCH_ADHR.CLK
Clk => PCL_ADLR.CLK
Clk => PCH_DBR.CLK
Clk => PCL_DBR.CLK
Clk => PCL_DBR1.CLK
PHI1 => PCL_DBR1.ENA
PHI2 => PCL_PCL.IN1
PHI2 => ADL_PCL.IN1
PHI2 => PCH_PCH.IN1
PHI2 => ADH_PCH.IN1
PHI2 => ADH_PCHR.ENA
PHI2 => ADL_PCLR.ENA
PHI2 => PCH_ADHR.ENA
PHI2 => PCL_ADLR.ENA
PHI2 => PCH_DBR.ENA
PHI2 => PCL_DBR.ENA
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => ~NO_FANOUT~
X[4] => ~NO_FANOUT~
X[5] => ~NO_FANOUT~
X[6] => ~NO_FANOUT~
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => ~NO_FANOUT~
X[13] => ~NO_FANOUT~
X[14] => ~NO_FANOUT~
X[15] => ~NO_FANOUT~
X[16] => ~NO_FANOUT~
X[17] => ~NO_FANOUT~
X[18] => ~NO_FANOUT~
X[19] => ~NO_FANOUT~
X[20] => ~NO_FANOUT~
X[21] => ~NO_FANOUT~
X[22] => ~NO_FANOUT~
X[23] => ~NO_FANOUT~
X[24] => ~NO_FANOUT~
X[25] => ~NO_FANOUT~
X[26] => ~NO_FANOUT~
X[27] => ~NO_FANOUT~
X[28] => ~NO_FANOUT~
X[29] => ~NO_FANOUT~
X[30] => ~NO_FANOUT~
X[31] => ~NO_FANOUT~
X[32] => ~NO_FANOUT~
X[33] => ~NO_FANOUT~
X[34] => ~NO_FANOUT~
X[35] => ~NO_FANOUT~
X[36] => ~NO_FANOUT~
X[37] => ~NO_FANOUT~
X[38] => ~NO_FANOUT~
X[39] => ~NO_FANOUT~
X[40] => ~NO_FANOUT~
X[41] => ~NO_FANOUT~
X[42] => ~NO_FANOUT~
X[43] => ~NO_FANOUT~
X[44] => ~NO_FANOUT~
X[45] => ~NO_FANOUT~
X[46] => ~NO_FANOUT~
X[47] => ~NO_FANOUT~
X[48] => ~NO_FANOUT~
X[49] => ~NO_FANOUT~
X[50] => ~NO_FANOUT~
X[51] => ~NO_FANOUT~
X[52] => ~NO_FANOUT~
X[53] => ~NO_FANOUT~
X[54] => ~NO_FANOUT~
X[55] => ~NO_FANOUT~
X[56] => nPCL_ADL.IN1
X[57] => ~NO_FANOUT~
X[58] => ~NO_FANOUT~
X[59] => ~NO_FANOUT~
X[60] => ~NO_FANOUT~
X[61] => ~NO_FANOUT~
X[62] => ~NO_FANOUT~
X[63] => ~NO_FANOUT~
X[64] => ~NO_FANOUT~
X[65] => ~NO_FANOUT~
X[66] => ~NO_FANOUT~
X[67] => ~NO_FANOUT~
X[68] => ~NO_FANOUT~
X[69] => ~NO_FANOUT~
X[70] => ~NO_FANOUT~
X[71] => ~NO_FANOUT~
X[72] => ~NO_FANOUT~
X[73] => PCH_ADHR.IN1
X[74] => ~NO_FANOUT~
X[75] => ~NO_FANOUT~
X[76] => ~NO_FANOUT~
X[77] => PC_DB.IN0
X[78] => PC_DB.IN1
X[79] => ~NO_FANOUT~
X[80] => nPCL_ADL.IN0
X[80] => nPCH_PCH.IN1
X[81] => ~NO_FANOUT~
X[82] => ~NO_FANOUT~
X[83] => nPCL_ADL.IN1
X[83] => nPCH_PCH.IN1
X[84] => nADL_PCL.IN0
X[84] => nPCH_PCH.IN1
X[85] => ~NO_FANOUT~
X[86] => ~NO_FANOUT~
X[87] => ~NO_FANOUT~
X[88] => ~NO_FANOUT~
X[89] => ~NO_FANOUT~
X[90] => ~NO_FANOUT~
X[91] => ~NO_FANOUT~
X[92] => ~NO_FANOUT~
X[93] => nADL_PCL.IN0
X[93] => nPCH_PCH.IN1
X[93] => PCH_ADHR.IN1
X[94] => JB.IN0
X[95] => JB.IN1
X[96] => JB.IN1
X[97] => ~NO_FANOUT~
X[98] => ~NO_FANOUT~
X[99] => ~NO_FANOUT~
X[100] => ~NO_FANOUT~
X[101] => ~NO_FANOUT~
X[102] => ~NO_FANOUT~
X[103] => ~NO_FANOUT~
X[104] => ~NO_FANOUT~
X[105] => ~NO_FANOUT~
X[106] => ~NO_FANOUT~
X[107] => ~NO_FANOUT~
X[108] => ~NO_FANOUT~
X[109] => ~NO_FANOUT~
X[110] => ~NO_FANOUT~
X[111] => ~NO_FANOUT~
X[112] => ~NO_FANOUT~
X[113] => ~NO_FANOUT~
X[114] => ~NO_FANOUT~
X[115] => ~NO_FANOUT~
X[116] => ~NO_FANOUT~
X[117] => ~NO_FANOUT~
X[118] => ~NO_FANOUT~
X[119] => ~NO_FANOUT~
X[120] => ~NO_FANOUT~
X[121] => ~NO_FANOUT~
X[122] => ~NO_FANOUT~
X[123] => ~NO_FANOUT~
X[124] => ~NO_FANOUT~
X[125] => ~NO_FANOUT~
X[126] => ~NO_FANOUT~
X[127] => ~NO_FANOUT~
X[128] => ~NO_FANOUT~
T0 => nADL_PCL.IN1
T0 => nPCH_PCH.IN0
T0 => nPCL_ADL.IN1
T0 => DL_PCH.IN1
T1 => nPCL_ADL.IN1
T1 => nPCH_PCH.IN1
nREADY => PCL_DBR1.IN1
nREADYR => nPCL_ADL.IN1
nREADYR => nADL_PCL.IN1
PCL_DB <= PCL_DBR.DB_MAX_OUTPUT_PORT_TYPE
PC_DB <= PC_DB.DB_MAX_OUTPUT_PORT_TYPE
PCH_DB <= PCH_DBR.DB_MAX_OUTPUT_PORT_TYPE
PCL_ADL <= PCL_ADLR.DB_MAX_OUTPUT_PORT_TYPE
PCH_ADH <= PCH_ADHR.DB_MAX_OUTPUT_PORT_TYPE
PCL_PCL <= PCL_PCL.DB_MAX_OUTPUT_PORT_TYPE
ADL_PCL <= ADL_PCL.DB_MAX_OUTPUT_PORT_TYPE
nADL_PCL <= nADL_PCL.DB_MAX_OUTPUT_PORT_TYPE
DL_PCH <= DL_PCH.DB_MAX_OUTPUT_PORT_TYPE
ADH_PCH <= ADH_PCH.DB_MAX_OUTPUT_PORT_TYPE
PCH_PCH <= PCH_PCH.DB_MAX_OUTPUT_PORT_TYPE
nPCH_PCH <= nPCH_PCH.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|ALU_SETUP:MOD_ALU_SETUP
Clk => FFLATCH2.CLK
Clk => MUX_LATCH.CLK
Clk => COUT_LATCH.CLK
Clk => nDAA1.CLK
Clk => nDSA1.CLK
Clk => ADD_ADLR.CLK
Clk => ADD_SB7~reg0.CLK
Clk => ADD_SB06R.CLK
Clk => EORS1.CLK
Clk => SRS1.CLK
Clk => ORS1.CLK
Clk => SUMS1.CLK
Clk => ANDS1.CLK
Clk => ADL_ADDR.CLK
Clk => DB_ADDR.CLK
Clk => NDB_ADDR.CLK
Clk => Z_ADDR.CLK
Clk => ACIN4.CLK
Clk => ACIN3.CLK
Clk => ACIN2.CLK
Clk => ACIN1.CLK
Clk => nDAA~reg0.CLK
Clk => nDSA~reg0.CLK
Clk => EORS~reg0.CLK
Clk => SRS~reg0.CLK
Clk => ORS~reg0.CLK
Clk => SUMS~reg0.CLK
Clk => ANDS~reg0.CLK
Clk => FFLATCH1.CLK
Clk => nACIN~reg0.CLK
PHI1 => nDAA~reg0.ENA
PHI1 => nDSA~reg0.ENA
PHI1 => EORS~reg0.ENA
PHI1 => SRS~reg0.ENA
PHI1 => ORS~reg0.ENA
PHI1 => SUMS~reg0.ENA
PHI1 => ANDS~reg0.ENA
PHI1 => FFLATCH1.ENA
PHI1 => nACIN~reg0.ENA
PHI2 => Z_ADD.IN1
PHI2 => SB_ADD.IN1
PHI2 => NDB_ADD.IN1
PHI2 => DB_ADD.IN1
PHI2 => ADL_ADD.IN1
PHI2 => FFLATCH2.ENA
PHI2 => MUX_LATCH.ENA
PHI2 => COUT_LATCH.ENA
PHI2 => nDAA1.ENA
PHI2 => nDSA1.ENA
PHI2 => ADD_ADLR.ENA
PHI2 => ADD_SB7~reg0.ENA
PHI2 => ADD_SB06R.ENA
PHI2 => EORS1.ENA
PHI2 => SRS1.ENA
PHI2 => ORS1.ENA
PHI2 => SUMS1.ENA
PHI2 => ANDS1.ENA
PHI2 => ADL_ADDR.ENA
PHI2 => DB_ADDR.ENA
PHI2 => NDB_ADDR.ENA
PHI2 => Z_ADDR.ENA
PHI2 => ACIN4.ENA
PHI2 => ACIN3.ENA
PHI2 => ACIN2.ENA
PHI2 => ACIN1.ENA
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => ~NO_FANOUT~
X[4] => ~NO_FANOUT~
X[5] => ~NO_FANOUT~
X[6] => ~NO_FANOUT~
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => ~NO_FANOUT~
X[13] => ~NO_FANOUT~
X[14] => ~NO_FANOUT~
X[15] => ~NO_FANOUT~
X[16] => ~NO_FANOUT~
X[17] => ~NO_FANOUT~
X[18] => ~NO_FANOUT~
X[19] => ~NO_FANOUT~
X[20] => ~NO_FANOUT~
X[21] => ~NO_FANOUT~
X[22] => ~NO_FANOUT~
X[23] => ~NO_FANOUT~
X[24] => ~NO_FANOUT~
X[25] => ~NO_FANOUT~
X[26] => ADD_ADLR.IN1
X[27] => ADD_SB7.IN1
X[28] => ~NO_FANOUT~
X[29] => SUMS1.IN1
X[29] => EORS1.DATAIN
X[30] => Z_ADDR.IN0
X[31] => Z_ADDR.IN1
X[32] => OR.IN0
X[33] => nADL_ADD.IN0
X[34] => nADL_ADD.IN1
X[35] => nADL_ADD.IN0
X[36] => nADL_ADD.IN1
X[37] => nADL_ADD.IN1
X[38] => nADL_ADD.IN1
X[39] => nADL_ADD.IN1
X[39] => INC_SB.IN0
X[40] => INC_SB.IN1
X[41] => INC_SB.IN1
X[42] => INC_SB.IN1
X[43] => INC_SB.IN1
X[44] => INC_SB.IN0
X[45] => Z_ADDR.IN1
X[46] => ~NO_FANOUT~
X[47] => Z_ADDR.IN1
X[47] => ACIN1.IN1
X[48] => Z_ADDR.IN1
X[49] => BRX.IN0
X[50] => BRX.IN1
X[51] => DB_ADDR.IN0
X[51] => nDSA1.IN0
X[51] => nDAA1.IN1
X[52] => ACIN4.IN0
X[52] => nDAA1.IN0
X[53] => ACIN4.IN1
X[54] => ACIN4.IN1
X[55] => ~NO_FANOUT~
X[56] => DB_ADDR.IN1
X[56] => ADD_SB7.IN1
X[57] => ~NO_FANOUT~
X[58] => ~NO_FANOUT~
X[59] => ~NO_FANOUT~
X[60] => ~NO_FANOUT~
X[61] => ~NO_FANOUT~
X[62] => ~NO_FANOUT~
X[63] => ~NO_FANOUT~
X[64] => ~NO_FANOUT~
X[65] => ~NO_FANOUT~
X[66] => ~NO_FANOUT~
X[67] => ~NO_FANOUT~
X[68] => ~NO_FANOUT~
X[69] => AND.IN0
X[70] => AND.IN1
X[71] => ~NO_FANOUT~
X[72] => ~NO_FANOUT~
X[73] => ~NO_FANOUT~
X[74] => ~NO_FANOUT~
X[75] => SR.IN1
X[76] => SR.IN0
X[77] => ~NO_FANOUT~
X[78] => ~NO_FANOUT~
X[79] => ~NO_FANOUT~
X[80] => ~NO_FANOUT~
X[81] => ~NO_FANOUT~
X[82] => ~NO_FANOUT~
X[83] => ~NO_FANOUT~
X[84] => ADD_ADLR.IN0
X[85] => ADD_ADLR.IN1
X[86] => ADD_ADLR.IN1
X[87] => ADD_ADLR.IN1
X[88] => ADD_ADLR.IN1
X[89] => ADD_ADLR.IN1
X[90] => ~NO_FANOUT~
X[91] => ~NO_FANOUT~
X[92] => ~NO_FANOUT~
X[93] => BRX.IN0
X[94] => ~NO_FANOUT~
X[95] => ~NO_FANOUT~
X[96] => ~NO_FANOUT~
X[97] => ~NO_FANOUT~
X[98] => ~NO_FANOUT~
X[99] => ~NO_FANOUT~
X[100] => ~NO_FANOUT~
X[101] => ~NO_FANOUT~
X[102] => ~NO_FANOUT~
X[103] => ~NO_FANOUT~
X[104] => ~NO_FANOUT~
X[105] => ~NO_FANOUT~
X[106] => ~NO_FANOUT~
X[107] => ~NO_FANOUT~
X[108] => ~NO_FANOUT~
X[109] => ~NO_FANOUT~
X[110] => ~NO_FANOUT~
X[111] => ~NO_FANOUT~
X[112] => ~NO_FANOUT~
X[113] => ~NO_FANOUT~
X[114] => ~NO_FANOUT~
X[115] => ~NO_FANOUT~
X[116] => ~NO_FANOUT~
X[117] => ~NO_FANOUT~
X[118] => ~NO_FANOUT~
X[119] => ~NO_FANOUT~
X[120] => ~NO_FANOUT~
X[121] => ~NO_FANOUT~
X[122] => ~NO_FANOUT~
X[123] => ~NO_FANOUT~
X[124] => ~NO_FANOUT~
X[125] => ~NO_FANOUT~
X[126] => ~NO_FANOUT~
X[127] => ~NO_FANOUT~
X[128] => ~NO_FANOUT~
nREADY => nADL_ADD.IN1
nREADY => OR.IN1
nREADY => Z_ADDR.IN1
nREADY => DB_ADDR.IN1
nREADYR => MUX_LATCH.IN1
PGX => ADD_SB7.IN1
PGX => ADD_ADLR.IN1
nD_OUT => nDAA1.IN1
nD_OUT => nDSA1.IN1
nC_OUT => ACIN4.IN1
nC_OUT => COUT_LATCH.DATAIN
T0 => ACIN4.IN0
T1 => ADD_SB7.IN0
T6 => SR.IN1
T6 => INC_SB.IN1
T6 => ACIN4.IN1
T7 => ADD_SB7.IN1
BRK6E => Z_ADDR.IN1
STKOP => Z_ADDR.IN1
STKOP => ADD_SB7.IN1
BRFW => BRX.IN1
Z_ADD <= Z_ADD.DB_MAX_OUTPUT_PORT_TYPE
SB_ADD <= SB_ADD.DB_MAX_OUTPUT_PORT_TYPE
NDB_ADD <= NDB_ADD.DB_MAX_OUTPUT_PORT_TYPE
DB_ADD <= DB_ADD.DB_MAX_OUTPUT_PORT_TYPE
ADL_ADD <= ADL_ADD.DB_MAX_OUTPUT_PORT_TYPE
AND <= AND.DB_MAX_OUTPUT_PORT_TYPE
ANDS <= ANDS~reg0.DB_MAX_OUTPUT_PORT_TYPE
ORS <= ORS~reg0.DB_MAX_OUTPUT_PORT_TYPE
nACIN <= nACIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRS <= SRS~reg0.DB_MAX_OUTPUT_PORT_TYPE
SUMS <= SUMS~reg0.DB_MAX_OUTPUT_PORT_TYPE
EORS <= EORS~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_SB06 <= ADD_SB06R.DB_MAX_OUTPUT_PORT_TYPE
ADD_SB7 <= ADD_SB7~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD_ADL <= ADD_ADLR.DB_MAX_OUTPUT_PORT_TYPE
nDSA <= nDSA~reg0.DB_MAX_OUTPUT_PORT_TYPE
nDAA <= nDAA~reg0.DB_MAX_OUTPUT_PORT_TYPE
INC_SB <= INC_SB.DB_MAX_OUTPUT_PORT_TYPE
SR <= SR.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|RANDOM_LOGIC:MOD_RANDOM_LOGIC|DISPATCH:MOD_DISPATCH
Clk => T0LATCH.CLK
Clk => BRLATCH2.CLK
Clk => BRLATCH1.CLK
Clk => STEPLATCH1.CLK
Clk => ENDS2LATCH.CLK
Clk => ENDS1LATCH.CLK
Clk => WRLATCH.CLK
Clk => nREADY~reg0.CLK
Clk => TRESXLATCH2.CLK
Clk => TRESXLATCH1.CLK
Clk => FETCHLATCH.CLK
Clk => T71.CLK
Clk => T62.CLK
Clk => T67.CLK
Clk => ACRL2~reg0.CLK
Clk => RDYDELAY2.CLK
Clk => IPC3.CLK
Clk => IPC2.CLK
Clk => IPC1.CLK
Clk => T1XLATCH.CLK
Clk => T1LATCH.CLK
Clk => COMPLATCH2.CLK
Clk => STEPLATCH2.CLK
Clk => nREADY2.CLK
Clk => TRES2LATCH.CLK
Clk => T7~reg0.CLK
Clk => T61.CLK
Clk => ACRL_LATCH1.CLK
Clk => RDYDELAY1.CLK
PHI1 => IPC3.ENA
PHI1 => IPC2.ENA
PHI1 => IPC1.ENA
PHI1 => T1XLATCH.ENA
PHI1 => T1LATCH.ENA
PHI1 => COMPLATCH2.ENA
PHI1 => STEPLATCH2.ENA
PHI1 => nREADY2.ENA
PHI1 => TRES2LATCH.ENA
PHI1 => T7~reg0.ENA
PHI1 => T61.ENA
PHI1 => ACRL_LATCH1.ENA
PHI1 => RDYDELAY1.ENA
PHI2 => T0LATCH.ENA
PHI2 => BRLATCH2.ENA
PHI2 => BRLATCH1.ENA
PHI2 => STEPLATCH1.ENA
PHI2 => ENDS2LATCH.ENA
PHI2 => ENDS1LATCH.ENA
PHI2 => WRLATCH.ENA
PHI2 => nREADY~reg0.ENA
PHI2 => TRESXLATCH2.ENA
PHI2 => TRESXLATCH1.ENA
PHI2 => FETCHLATCH.ENA
PHI2 => T71.ENA
PHI2 => T62.ENA
PHI2 => T67.ENA
PHI2 => ACRL2~reg0.ENA
PHI2 => RDYDELAY2.ENA
X[0] => ~NO_FANOUT~
X[1] => ~NO_FANOUT~
X[2] => ~NO_FANOUT~
X[3] => ~NO_FANOUT~
X[4] => ~NO_FANOUT~
X[5] => ~NO_FANOUT~
X[6] => ~NO_FANOUT~
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
X[10] => ~NO_FANOUT~
X[11] => ~NO_FANOUT~
X[12] => ~NO_FANOUT~
X[13] => ~NO_FANOUT~
X[14] => ~NO_FANOUT~
X[15] => ~NO_FANOUT~
X[16] => ~NO_FANOUT~
X[17] => ~NO_FANOUT~
X[18] => ~NO_FANOUT~
X[19] => ~NO_FANOUT~
X[20] => ~NO_FANOUT~
X[21] => ~NO_FANOUT~
X[22] => ~NO_FANOUT~
X[23] => ~NO_FANOUT~
X[24] => ~NO_FANOUT~
X[25] => ~NO_FANOUT~
X[26] => ~NO_FANOUT~
X[27] => ~NO_FANOUT~
X[28] => ~NO_FANOUT~
X[29] => ~NO_FANOUT~
X[30] => ~NO_FANOUT~
X[31] => ~NO_FANOUT~
X[32] => ~NO_FANOUT~
X[33] => ~NO_FANOUT~
X[34] => ~NO_FANOUT~
X[35] => ~NO_FANOUT~
X[36] => ~NO_FANOUT~
X[37] => ~NO_FANOUT~
X[38] => ~NO_FANOUT~
X[39] => ~NO_FANOUT~
X[40] => ~NO_FANOUT~
X[41] => ~NO_FANOUT~
X[42] => ~NO_FANOUT~
X[43] => ~NO_FANOUT~
X[44] => ~NO_FANOUT~
X[45] => ~NO_FANOUT~
X[46] => ~NO_FANOUT~
X[47] => ~NO_FANOUT~
X[48] => ~NO_FANOUT~
X[49] => ~NO_FANOUT~
X[50] => ~NO_FANOUT~
X[51] => ~NO_FANOUT~
X[52] => ~NO_FANOUT~
X[53] => ~NO_FANOUT~
X[54] => ~NO_FANOUT~
X[55] => ~NO_FANOUT~
X[56] => ~NO_FANOUT~
X[57] => ~NO_FANOUT~
X[58] => ~NO_FANOUT~
X[59] => ~NO_FANOUT~
X[60] => ~NO_FANOUT~
X[61] => ~NO_FANOUT~
X[62] => ~NO_FANOUT~
X[63] => ~NO_FANOUT~
X[64] => ~NO_FANOUT~
X[65] => ~NO_FANOUT~
X[66] => ~NO_FANOUT~
X[67] => ~NO_FANOUT~
X[68] => ~NO_FANOUT~
X[69] => ~NO_FANOUT~
X[70] => ~NO_FANOUT~
X[71] => ~NO_FANOUT~
X[72] => ~NO_FANOUT~
X[73] => ~NO_FANOUT~
X[74] => ~NO_FANOUT~
X[75] => ~NO_FANOUT~
X[76] => ~NO_FANOUT~
X[77] => ~NO_FANOUT~
X[78] => ~NO_FANOUT~
X[79] => ~NO_FANOUT~
X[80] => BRLATCH1.IN0
X[80] => BRLATCH1.IN0
X[81] => ~NO_FANOUT~
X[82] => ~NO_FANOUT~
X[83] => ~NO_FANOUT~
X[84] => ~NO_FANOUT~
X[85] => ~NO_FANOUT~
X[86] => ~NO_FANOUT~
X[87] => ~NO_FANOUT~
X[88] => ~NO_FANOUT~
X[89] => ~NO_FANOUT~
X[90] => ~NO_FANOUT~
X[91] => TRESXLATCH1.IN0
X[92] => TRESXLATCH1.IN1
X[93] => ENDX.IN1
X[93] => BRLATCH1.IN1
X[93] => BRLATCH2.IN1
X[94] => ~NO_FANOUT~
X[95] => ~NO_FANOUT~
X[96] => ENDX.IN1
X[97] => STOR.IN1
X[97] => REST.IN1
X[98] => WRLATCH.IN1
X[99] => ~NO_FANOUT~
X[100] => ENDX.IN0
X[100] => WRLATCH.IN1
X[101] => ENDX.IN1
X[102] => ENDX.IN1
X[103] => ENDX.IN1
X[104] => ENDX.IN1
X[105] => ENDX.IN1
X[106] => nSHIFT.IN0
X[107] => nSHIFT.IN1
X[108] => ~NO_FANOUT~
X[109] => ~NO_FANOUT~
X[110] => ~NO_FANOUT~
X[111] => nMEMOP.IN0
X[112] => ~NO_FANOUT~
X[113] => ~NO_FANOUT~
X[114] => ~NO_FANOUT~
X[115] => ~NO_FANOUT~
X[116] => ~NO_FANOUT~
X[117] => ~NO_FANOUT~
X[118] => ~NO_FANOUT~
X[119] => ~NO_FANOUT~
X[120] => ~NO_FANOUT~
X[121] => ~NO_FANOUT~
X[122] => nMEMOP.IN1
X[123] => nMEMOP.IN1
X[124] => nMEMOP.IN1
X[125] => nMEMOP.IN1
X[126] => ~NO_FANOUT~
X[127] => ~NO_FANOUT~
X[128] => ~NO_FANOUT~
ACR => ACRL1.IN1
ACR => i2.IN0
BRFW => i2.IN1
RDY => nREADY.IN1
BRK6E => nTRESX.IN1
RESP => TRESXLATCH2.IN1
RESP => STEPLATCH1.IN1
RESP => ENDS2LATCH.DATAIN
DORES => nREADY2.IN1
PC_DB => WRLATCH.IN1
nBRTAKEN => BRLATCH1.IN1
nTWOCYCLE => COMPLATCH2.DATAIN
nADL_PCL => BRLATCH1.IN1
IMPLIED => IPC3.IN1
B_OUT => Z_IR.IN1
B_OUT => IPC1.DATAIN
ACRL2 <= ACRL2~reg0.DB_MAX_OUTPUT_PORT_TYPE
T6 <= T61.DB_MAX_OUTPUT_PORT_TYPE
T7 <= T7~reg0.DB_MAX_OUTPUT_PORT_TYPE
STOR <= STOR.DB_MAX_OUTPUT_PORT_TYPE
TRES2 <= TRES2LATCH.DB_MAX_OUTPUT_PORT_TYPE
FETCH <= FETCH.DB_MAX_OUTPUT_PORT_TYPE
Z_IR <= Z_IR.DB_MAX_OUTPUT_PORT_TYPE
nREADY <= nREADY~reg0.DB_MAX_OUTPUT_PORT_TYPE
nREADYR <= RDYDELAY1.DB_MAX_OUTPUT_PORT_TYPE
WRPHI1 <= nREADY2.DB_MAX_OUTPUT_PORT_TYPE
T1 <= T1LATCH.DB_MAX_OUTPUT_PORT_TYPE
nT0 <= T0.DB_MAX_OUTPUT_PORT_TYPE
T0 <= T0.DB_MAX_OUTPUT_PORT_TYPE
nT1X <= T1XLATCH.DB_MAX_OUTPUT_PORT_TYPE
n1_PC <= n1_PC.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|ALU:MOD_ALU
Clk => AVR~reg0.CLK
Clk => LATCH_C7.CLK
Clk => ADD[0]~reg0.CLK
Clk => ADD[1]~reg0.CLK
Clk => ADD[2]~reg0.CLK
Clk => ADD[3]~reg0.CLK
Clk => ADD[4]~reg0.CLK
Clk => ADD[5]~reg0.CLK
Clk => ADD[6]~reg0.CLK
Clk => ADD[7]~reg0.CLK
Clk => ACC[0]~reg0.CLK
Clk => ACC[1]~reg0.CLK
Clk => ACC[2]~reg0.CLK
Clk => ACC[3]~reg0.CLK
Clk => ACC[4]~reg0.CLK
Clk => ACC[5]~reg0.CLK
Clk => ACC[6]~reg0.CLK
Clk => ACC[7]~reg0.CLK
Clk => BI[0].CLK
Clk => BI[1].CLK
Clk => BI[2].CLK
Clk => BI[3].CLK
Clk => BI[4].CLK
Clk => BI[5].CLK
Clk => BI[6].CLK
Clk => BI[7].CLK
Clk => AI[0].CLK
Clk => AI[1].CLK
Clk => AI[2].CLK
Clk => AI[3].CLK
Clk => AI[4].CLK
Clk => AI[5].CLK
Clk => AI[6].CLK
Clk => AI[7].CLK
PHI2 => AVR~reg0.ENA
PHI2 => LATCH_C7.ENA
PHI2 => ADD[0]~reg0.ENA
PHI2 => ADD[1]~reg0.ENA
PHI2 => ADD[2]~reg0.ENA
PHI2 => ADD[3]~reg0.ENA
PHI2 => ADD[4]~reg0.ENA
PHI2 => ADD[5]~reg0.ENA
PHI2 => ADD[6]~reg0.ENA
PHI2 => ADD[7]~reg0.ENA
Z_ADD => always0.IN0
Z_ADD => AI.OUTPUTSELECT
Z_ADD => AI.OUTPUTSELECT
Z_ADD => AI.OUTPUTSELECT
Z_ADD => AI.OUTPUTSELECT
Z_ADD => AI.OUTPUTSELECT
Z_ADD => AI.OUTPUTSELECT
Z_ADD => AI.OUTPUTSELECT
Z_ADD => AI.OUTPUTSELECT
SB[0] => AI.DATAA
SB[0] => ACC[0]~reg0.DATAIN
SB[1] => AI.DATAA
SB[1] => ACC[1]~reg0.DATAIN
SB[2] => AI.DATAA
SB[2] => ACC[2]~reg0.DATAIN
SB[3] => AI.DATAA
SB[3] => ACC[3]~reg0.DATAIN
SB[4] => AI.DATAA
SB[4] => ACC[4]~reg0.DATAIN
SB[5] => AI.DATAA
SB[5] => ACC[5]~reg0.DATAIN
SB[6] => AI.DATAA
SB[6] => ACC[6]~reg0.DATAIN
SB[7] => AI.DATAA
SB[7] => ACC[7]~reg0.DATAIN
SB_ADD => always0.IN1
DB[0] => BI.DATAA
DB[0] => BI.DATAB
DB[1] => BI.DATAA
DB[1] => BI.DATAB
DB[2] => BI.DATAA
DB[2] => BI.DATAB
DB[3] => BI.DATAA
DB[3] => BI.DATAB
DB[4] => BI.DATAA
DB[4] => BI.DATAB
DB[5] => BI.DATAA
DB[5] => BI.DATAB
DB[6] => BI.DATAA
DB[6] => BI.DATAB
DB[7] => BI.DATAA
DB[7] => BI.DATAB
NDB_ADD => always0.IN0
NDB_ADD => BI.OUTPUTSELECT
NDB_ADD => BI.OUTPUTSELECT
NDB_ADD => BI.OUTPUTSELECT
NDB_ADD => BI.OUTPUTSELECT
NDB_ADD => BI.OUTPUTSELECT
NDB_ADD => BI.OUTPUTSELECT
NDB_ADD => BI.OUTPUTSELECT
NDB_ADD => BI.OUTPUTSELECT
DB_ADD => always0.IN1
ADL[0] => BI.DATAB
ADL[1] => BI.DATAB
ADL[2] => BI.DATAB
ADL[3] => BI.DATAB
ADL[4] => BI.DATAB
ADL[5] => BI.DATAB
ADL[6] => BI.DATAB
ADL[7] => BI.DATAB
ADL_ADD => always0.IN1
ADL_ADD => BI.OUTPUTSELECT
ADL_ADD => BI.OUTPUTSELECT
ADL_ADD => BI.OUTPUTSELECT
ADL_ADD => BI.OUTPUTSELECT
ADL_ADD => BI.OUTPUTSELECT
ADL_ADD => BI.OUTPUTSELECT
ADL_ADD => BI.OUTPUTSELECT
ADL_ADD => BI.OUTPUTSELECT
nACIN => SUMo[0].IN1
nACIN => COUT.IN1
ANDS => RESULT.IN1
ANDS => RESULT.IN1
ANDS => RESULT.IN1
ANDS => RESULT.IN1
ANDS => RESULT.IN1
ANDS => RESULT.IN1
ANDS => RESULT.IN1
ANDS => RESULT.IN1
ORS => RESULT.IN1
ORS => RESULT.IN1
ORS => RESULT.IN1
ORS => RESULT.IN1
ORS => RESULT.IN1
ORS => RESULT.IN1
ORS => RESULT.IN1
ORS => RESULT.IN1
EORS => RESULT.IN1
EORS => RESULT.IN1
EORS => RESULT.IN1
EORS => RESULT.IN1
EORS => RESULT.IN1
EORS => RESULT.IN1
EORS => RESULT.IN1
EORS => RESULT.IN1
SRS => RESULT.IN1
SRS => RESULT.IN1
SRS => RESULT.IN1
SRS => RESULT.IN1
SRS => RESULT.IN1
SRS => RESULT.IN1
SRS => RESULT.IN1
SUMS => RESULT.IN1
SUMS => RESULT.IN1
SUMS => RESULT.IN1
SUMS => RESULT.IN1
SUMS => RESULT.IN1
SUMS => RESULT.IN1
SUMS => RESULT.IN1
SUMS => RESULT.IN1
SB_AC => ACC[0]~reg0.ENA
SB_AC => ACC[1]~reg0.ENA
SB_AC => ACC[2]~reg0.ENA
SB_AC => ACC[3]~reg0.ENA
SB_AC => ACC[4]~reg0.ENA
SB_AC => ACC[5]~reg0.ENA
SB_AC => ACC[6]~reg0.ENA
SB_AC => ACC[7]~reg0.ENA
nDAA => ~NO_FANOUT~
nDSA => ~NO_FANOUT~
ACC[0] <= ACC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACC[1] <= ACC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACC[2] <= ACC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACC[3] <= ACC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACC[4] <= ACC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACC[5] <= ACC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACC[6] <= ACC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACC[7] <= ACC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD[0] <= ADD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD[1] <= ADD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD[2] <= ADD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD[3] <= ADD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD[4] <= ADD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD[5] <= ADD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD[6] <= ADD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADD[7] <= ADD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACR <= LATCH_C7.DB_MAX_OUTPUT_PORT_TYPE
AVR <= AVR~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|BUS_MUX:MOD_BUS_MUX
Z_ADL0 => ADL.IN1
Z_ADL1 => ADL.IN1
Z_ADL2 => ADL.IN1
Z_ADH0 => ADHT[0].IN1
Z_ADH17 => ADHT[1].IN1
Z_ADH17 => ADHT[2].IN1
Z_ADH17 => ADHT[3].IN1
Z_ADH17 => ADHT[4].IN1
Z_ADH17 => ADHT[5].IN1
Z_ADH17 => ADHT[6].IN1
Z_ADH17 => ADHT[7].IN1
SB_DB => DB.OUTPUTSELECT
SB_DB => DB.OUTPUTSELECT
SB_DB => DB.OUTPUTSELECT
SB_DB => DB.OUTPUTSELECT
SB_DB => DB.OUTPUTSELECT
SB_DB => DB.OUTPUTSELECT
SB_DB => DB.OUTPUTSELECT
SB_DB => DB.OUTPUTSELECT
SB_DB => SB.OUTPUTSELECT
SB_DB => SB.OUTPUTSELECT
SB_DB => SB.OUTPUTSELECT
SB_DB => SB.OUTPUTSELECT
SB_DB => SB.OUTPUTSELECT
SB_DB => SB.OUTPUTSELECT
SB_DB => SB.OUTPUTSELECT
SB_DB => SB.OUTPUTSELECT
PCL_DB => DBT.IN0
PCL_DB => DBT.IN0
PCL_DB => DBT.IN0
PCL_DB => DBT.IN0
PCL_DB => DBT.IN0
PCL_DB => DBT.IN0
PCL_DB => DBT.IN0
PCL_DB => DBT.IN0
PCH_DB => DBT.IN0
PCH_DB => DBT.IN0
PCH_DB => DBT.IN0
PCH_DB => DBT.IN0
PCH_DB => DBT.IN0
PCH_DB => DBT.IN0
PCH_DB => DBT.IN0
PCH_DB => DBT.IN0
P_DB => DBT.IN0
P_DB => DBT.IN0
P_DB => DBT.IN0
P_DB => DBT.IN0
P_DB => DBT.IN0
P_DB => DBT.IN0
P_DB => DBT.IN0
P_DB => DBT.IN0
AC_DB => DBT.IN0
AC_DB => DBT.IN0
AC_DB => DBT.IN0
AC_DB => DBT.IN0
AC_DB => DBT.IN0
AC_DB => DBT.IN0
AC_DB => DBT.IN0
AC_DB => DBT.IN0
AC_SB => SBT.IN0
AC_SB => SBT.IN0
AC_SB => SBT.IN0
AC_SB => SBT.IN0
AC_SB => SBT.IN0
AC_SB => SBT.IN0
AC_SB => SBT.IN0
AC_SB => SBT.IN0
ADD_ADL => ADL.IN0
ADD_ADL => ADL.IN0
ADD_ADL => ADL.IN0
ADD_ADL => ADL.IN0
ADD_ADL => ADL.IN0
ADD_ADL => ADL.IN0
ADD_ADL => ADL.IN0
ADD_ADL => ADL.IN0
ADD_SB06 => SBT.IN0
ADD_SB06 => SBT.IN0
ADD_SB06 => SBT.IN0
ADD_SB06 => SBT.IN0
ADD_SB06 => SBT.IN0
ADD_SB06 => SBT.IN0
ADD_SB06 => SBT.IN0
ADD_SB7 => SBT.IN0
Y_SB => SBT.IN0
Y_SB => SBT.IN0
Y_SB => SBT.IN0
Y_SB => SBT.IN0
Y_SB => SBT.IN0
Y_SB => SBT.IN0
Y_SB => SBT.IN0
Y_SB => SBT.IN0
X_SB => SBT.IN0
X_SB => SBT.IN0
X_SB => SBT.IN0
X_SB => SBT.IN0
X_SB => SBT.IN0
X_SB => SBT.IN0
X_SB => SBT.IN0
X_SB => SBT.IN0
S_SB => SBT.IN0
S_SB => SBT.IN0
S_SB => SBT.IN0
S_SB => SBT.IN0
S_SB => SBT.IN0
S_SB => SBT.IN0
S_SB => SBT.IN0
S_SB => SBT.IN0
SB_ADH => SBH[7].OUTPUTSELECT
SB_ADH => SBH[6].OUTPUTSELECT
SB_ADH => SBH[5].OUTPUTSELECT
SB_ADH => SBH[4].OUTPUTSELECT
SB_ADH => SBH[3].OUTPUTSELECT
SB_ADH => SBH[2].OUTPUTSELECT
SB_ADH => SBH[1].OUTPUTSELECT
SB_ADH => SBH[0].OUTPUTSELECT
SB_ADH => ADH.OUTPUTSELECT
SB_ADH => ADH.OUTPUTSELECT
SB_ADH => ADH.OUTPUTSELECT
SB_ADH => ADH.OUTPUTSELECT
SB_ADH => ADH.OUTPUTSELECT
SB_ADH => ADH.OUTPUTSELECT
SB_ADH => ADH.OUTPUTSELECT
SB_ADH => ADH.OUTPUTSELECT
S_ADL => ADL.IN0
S_ADL => ADL.IN0
S_ADL => ADL.IN0
S_ADL => ADL.IN0
S_ADL => ADL.IN0
S_ADL => ADL.IN0
S_ADL => ADL.IN0
S_ADL => ADL.IN0
DL_ADL => ADL.IN0
DL_ADL => ADL.IN0
DL_ADL => ADL.IN0
DL_ADL => ADL.IN0
DL_ADL => ADL.IN0
DL_ADL => ADL.IN0
DL_ADL => ADL.IN0
DL_ADL => ADL.IN0
DL_ADH => ADHT.IN0
DL_ADH => ADHT.IN0
DL_ADH => ADHT.IN0
DL_ADH => ADHT.IN0
DL_ADH => ADHT.IN0
DL_ADH => ADHT.IN0
DL_ADH => ADHT.IN0
DL_ADH => ADHT.IN0
DL_DB => DBT.IN0
DL_DB => DBT.IN0
DL_DB => DBT.IN0
DL_DB => DBT.IN0
DL_DB => DBT.IN0
DL_DB => DBT.IN0
DL_DB => DBT.IN0
DL_DB => DBT.IN0
PCL_ADL => ADL.IN0
PCL_ADL => ADL.IN0
PCL_ADL => ADL.IN0
PCL_ADL => ADL.IN0
PCL_ADL => ADL.IN0
PCL_ADL => ADL.IN0
PCL_ADL => ADL.IN0
PCL_ADL => ADL.IN0
PCH_ADH => ADHT.IN0
PCH_ADH => ADHT.IN0
PCH_ADH => ADHT.IN0
PCH_ADH => ADHT.IN0
PCH_ADH => ADHT.IN0
PCH_ADH => ADHT.IN0
PCH_ADH => ADHT.IN0
PCH_ADH => ADHT.IN0
DL[0] => DBT.IN1
DL[0] => ADHT.IN1
DL[0] => ADL.IN1
DL[1] => DBT.IN1
DL[1] => ADHT.IN1
DL[1] => ADL.IN1
DL[2] => DBT.IN1
DL[2] => ADHT.IN1
DL[2] => ADL.IN1
DL[3] => DBT.IN1
DL[3] => ADHT.IN1
DL[3] => ADL.IN1
DL[4] => DBT.IN1
DL[4] => ADHT.IN1
DL[4] => ADL.IN1
DL[5] => DBT.IN1
DL[5] => ADHT.IN1
DL[5] => ADL.IN1
DL[6] => DBT.IN1
DL[6] => ADHT.IN1
DL[6] => ADL.IN1
DL[7] => DBT.IN1
DL[7] => ADHT.IN1
DL[7] => ADL.IN1
PCL[0] => DBT.IN1
PCL[0] => ADL.IN1
PCL[1] => DBT.IN1
PCL[1] => ADL.IN1
PCL[2] => DBT.IN1
PCL[2] => ADL.IN1
PCL[3] => DBT.IN1
PCL[3] => ADL.IN1
PCL[4] => DBT.IN1
PCL[4] => ADL.IN1
PCL[5] => DBT.IN1
PCL[5] => ADL.IN1
PCL[6] => DBT.IN1
PCL[6] => ADL.IN1
PCL[7] => DBT.IN1
PCL[7] => ADL.IN1
PCH[0] => DBT.IN1
PCH[0] => ADHT.IN1
PCH[1] => DBT.IN1
PCH[1] => ADHT.IN1
PCH[2] => DBT.IN1
PCH[2] => ADHT.IN1
PCH[3] => DBT.IN1
PCH[3] => ADHT.IN1
PCH[4] => DBT.IN1
PCH[4] => ADHT.IN1
PCH[5] => DBT.IN1
PCH[5] => ADHT.IN1
PCH[6] => DBT.IN1
PCH[6] => ADHT.IN1
PCH[7] => DBT.IN1
PCH[7] => ADHT.IN1
FLAG[0] => DBT.IN1
FLAG[1] => DBT.IN1
FLAG[2] => DBT.IN1
FLAG[3] => DBT.IN1
FLAG[4] => DBT.IN1
FLAG[5] => DBT.IN1
FLAG[6] => DBT.IN1
FLAG[7] => DBT.IN1
ADD[0] => SBT.IN1
ADD[0] => ADL.IN1
ADD[1] => SBT.IN1
ADD[1] => ADL.IN1
ADD[2] => SBT.IN1
ADD[2] => ADL.IN1
ADD[3] => SBT.IN1
ADD[3] => ADL.IN1
ADD[4] => SBT.IN1
ADD[4] => ADL.IN1
ADD[5] => SBT.IN1
ADD[5] => ADL.IN1
ADD[6] => SBT.IN1
ADD[6] => ADL.IN1
ADD[7] => SBT.IN1
ADD[7] => ADL.IN1
ACC[0] => DBT.IN1
ACC[0] => SBT.IN1
ACC[1] => DBT.IN1
ACC[1] => SBT.IN1
ACC[2] => DBT.IN1
ACC[2] => SBT.IN1
ACC[3] => DBT.IN1
ACC[3] => SBT.IN1
ACC[4] => DBT.IN1
ACC[4] => SBT.IN1
ACC[5] => DBT.IN1
ACC[5] => SBT.IN1
ACC[6] => DBT.IN1
ACC[6] => SBT.IN1
ACC[7] => DBT.IN1
ACC[7] => SBT.IN1
Y_REG[0] => SBT.IN1
Y_REG[1] => SBT.IN1
Y_REG[2] => SBT.IN1
Y_REG[3] => SBT.IN1
Y_REG[4] => SBT.IN1
Y_REG[5] => SBT.IN1
Y_REG[6] => SBT.IN1
Y_REG[7] => SBT.IN1
X_REG[0] => SBT.IN1
X_REG[1] => SBT.IN1
X_REG[2] => SBT.IN1
X_REG[3] => SBT.IN1
X_REG[4] => SBT.IN1
X_REG[5] => SBT.IN1
X_REG[6] => SBT.IN1
X_REG[7] => SBT.IN1
S_REG[0] => SBT.IN1
S_REG[0] => ADL.IN1
S_REG[1] => SBT.IN1
S_REG[1] => ADL.IN1
S_REG[2] => SBT.IN1
S_REG[2] => ADL.IN1
S_REG[3] => SBT.IN1
S_REG[3] => ADL.IN1
S_REG[4] => SBT.IN1
S_REG[4] => ADL.IN1
S_REG[5] => SBT.IN1
S_REG[5] => ADL.IN1
S_REG[6] => SBT.IN1
S_REG[6] => ADL.IN1
S_REG[7] => SBT.IN1
S_REG[7] => ADL.IN1
DB[0] <= DB.DB_MAX_OUTPUT_PORT_TYPE
DB[1] <= DB.DB_MAX_OUTPUT_PORT_TYPE
DB[2] <= DB.DB_MAX_OUTPUT_PORT_TYPE
DB[3] <= DB.DB_MAX_OUTPUT_PORT_TYPE
DB[4] <= DB.DB_MAX_OUTPUT_PORT_TYPE
DB[5] <= DB.DB_MAX_OUTPUT_PORT_TYPE
DB[6] <= DB.DB_MAX_OUTPUT_PORT_TYPE
DB[7] <= DB.DB_MAX_OUTPUT_PORT_TYPE
SB[0] <= SB.DB_MAX_OUTPUT_PORT_TYPE
SB[1] <= SB.DB_MAX_OUTPUT_PORT_TYPE
SB[2] <= SB.DB_MAX_OUTPUT_PORT_TYPE
SB[3] <= SB.DB_MAX_OUTPUT_PORT_TYPE
SB[4] <= SB.DB_MAX_OUTPUT_PORT_TYPE
SB[5] <= SB.DB_MAX_OUTPUT_PORT_TYPE
SB[6] <= SB.DB_MAX_OUTPUT_PORT_TYPE
SB[7] <= SB.DB_MAX_OUTPUT_PORT_TYPE
ADL[0] <= ADL.DB_MAX_OUTPUT_PORT_TYPE
ADL[1] <= ADL.DB_MAX_OUTPUT_PORT_TYPE
ADL[2] <= ADL.DB_MAX_OUTPUT_PORT_TYPE
ADL[3] <= ADL.DB_MAX_OUTPUT_PORT_TYPE
ADL[4] <= ADL.DB_MAX_OUTPUT_PORT_TYPE
ADL[5] <= ADL.DB_MAX_OUTPUT_PORT_TYPE
ADL[6] <= ADL.DB_MAX_OUTPUT_PORT_TYPE
ADL[7] <= ADL.DB_MAX_OUTPUT_PORT_TYPE
ADH[0] <= ADH.DB_MAX_OUTPUT_PORT_TYPE
ADH[1] <= ADH.DB_MAX_OUTPUT_PORT_TYPE
ADH[2] <= ADH.DB_MAX_OUTPUT_PORT_TYPE
ADH[3] <= ADH.DB_MAX_OUTPUT_PORT_TYPE
ADH[4] <= ADH.DB_MAX_OUTPUT_PORT_TYPE
ADH[5] <= ADH.DB_MAX_OUTPUT_PORT_TYPE
ADH[6] <= ADH.DB_MAX_OUTPUT_PORT_TYPE
ADH[7] <= ADH.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|MOS6502_WBCD:MOD_MOS6502_WBCD|PC:MOD_PC
Clk => PCH[0]~reg0.CLK
Clk => PCH[1]~reg0.CLK
Clk => PCH[2]~reg0.CLK
Clk => PCH[3]~reg0.CLK
Clk => PCH[4]~reg0.CLK
Clk => PCH[5]~reg0.CLK
Clk => PCH[6]~reg0.CLK
Clk => PCH[7]~reg0.CLK
Clk => PCL[0]~reg0.CLK
Clk => PCL[1]~reg0.CLK
Clk => PCL[2]~reg0.CLK
Clk => PCL[3]~reg0.CLK
Clk => PCL[4]~reg0.CLK
Clk => PCL[5]~reg0.CLK
Clk => PCL[6]~reg0.CLK
Clk => PCL[7]~reg0.CLK
Clk => PCHS[0].CLK
Clk => PCHS[1].CLK
Clk => PCHS[2].CLK
Clk => PCHS[3].CLK
Clk => PCHS[4].CLK
Clk => PCHS[5].CLK
Clk => PCHS[6].CLK
Clk => PCHS[7].CLK
Clk => PCLS[0].CLK
Clk => PCLS[1].CLK
Clk => PCLS[2].CLK
Clk => PCLS[3].CLK
Clk => PCLS[4].CLK
Clk => PCLS[5].CLK
Clk => PCLS[6].CLK
Clk => PCLS[7].CLK
PHI2 => PCH[0]~reg0.ENA
PHI2 => PCH[1]~reg0.ENA
PHI2 => PCH[2]~reg0.ENA
PHI2 => PCH[3]~reg0.ENA
PHI2 => PCH[4]~reg0.ENA
PHI2 => PCH[5]~reg0.ENA
PHI2 => PCH[6]~reg0.ENA
PHI2 => PCH[7]~reg0.ENA
PHI2 => PCL[0]~reg0.ENA
PHI2 => PCL[1]~reg0.ENA
PHI2 => PCL[2]~reg0.ENA
PHI2 => PCL[3]~reg0.ENA
PHI2 => PCL[4]~reg0.ENA
PHI2 => PCL[5]~reg0.ENA
PHI2 => PCL[6]~reg0.ENA
PHI2 => PCL[7]~reg0.ENA
n1_PC => ADL_COUT[0].IN1
n1_PC => PCL.IN1
n1_PC => PCH_IN.IN1
n1_PC => PCH_03.IN1
PCL_PCL => always0.IN0
PCL_PCL => PCLS.IN1
PCL_PCL => PCLS.IN1
PCL_PCL => PCLS.IN1
PCL_PCL => PCLS.IN1
PCL_PCL => PCLS.IN1
PCL_PCL => PCLS.IN1
PCL_PCL => PCLS.IN1
PCL_PCL => PCLS.IN1
ADL_PCL => always0.IN1
ADL_PCL => PCLS.IN0
ADL_PCL => PCLS.IN0
ADL_PCL => PCLS.IN0
ADL_PCL => PCLS.IN0
ADL_PCL => PCLS.IN0
ADL_PCL => PCLS.IN0
ADL_PCL => PCLS.IN0
ADL_PCL => PCLS.IN0
ADL[0] => PCLS.IN1
ADL[1] => PCLS.IN1
ADL[2] => PCLS.IN1
ADL[3] => PCLS.IN1
ADL[4] => PCLS.IN1
ADL[5] => PCLS.IN1
ADL[6] => PCLS.IN1
ADL[7] => PCLS.IN1
PCH_PCH => always0.IN0
PCH_PCH => PCHS.IN1
PCH_PCH => PCHS.IN1
PCH_PCH => PCHS.IN1
PCH_PCH => PCHS.IN1
PCH_PCH => PCHS.IN1
PCH_PCH => PCHS.IN1
PCH_PCH => PCHS.IN1
PCH_PCH => PCHS.IN1
ADH_PCH => always0.IN1
ADH_PCH => PCHS.IN0
ADH_PCH => PCHS.IN0
ADH_PCH => PCHS.IN0
ADH_PCH => PCHS.IN0
ADH_PCH => PCHS.IN0
ADH_PCH => PCHS.IN0
ADH_PCH => PCHS.IN0
ADH_PCH => PCHS.IN0
ADH[0] => PCHS.IN1
ADH[1] => PCHS.IN1
ADH[2] => PCHS.IN1
ADH[3] => PCHS.IN1
ADH[4] => PCHS.IN1
ADH[5] => PCHS.IN1
ADH[6] => PCHS.IN1
ADH[7] => PCHS.IN1
PCL[0] <= PCL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCL[1] <= PCL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCL[2] <= PCL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCL[3] <= PCL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCL[4] <= PCL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCL[5] <= PCL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCL[6] <= PCL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCL[7] <= PCL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCH[0] <= PCH[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCH[1] <= PCH[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCH[2] <= PCH[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCH[3] <= PCH[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCH[4] <= PCH[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCH[5] <= PCH[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCH[6] <= PCH[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCH[7] <= PCH[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|REG_SEL:MOD_REG_SEL
PHI1 => W4000.IN1
PHI1 => W4001.IN1
PHI1 => W4002.IN1
PHI1 => W4003.IN1
PHI1 => W4004.IN1
PHI1 => W4005.IN1
PHI1 => W4006.IN1
PHI1 => W4007.IN1
PHI1 => W4008.IN1
PHI1 => W400A.IN1
PHI1 => W400B.IN1
PHI1 => W400C.IN1
PHI1 => W400E.IN1
PHI1 => W400F.IN1
PHI1 => W4010.IN1
PHI1 => W4011.IN1
PHI1 => W4012.IN1
PHI1 => W4013.IN1
PHI1 => W4014.IN1
PHI1 => W4015.IN1
PHI1 => W4016.IN1
PHI1 => W4017.IN1
RW => REGWR.IN0
RW => REGRD.IN0
ADR[0] => W4000.IN1
ADR[0] => nR4016.IN1
ADR[0] => W4001.IN1
ADR[0] => nR4015.IN1
ADR[1] => W4000.IN1
ADR[1] => W4001.IN1
ADR[1] => nR4015.IN1
ADR[1] => W4002.IN1
ADR[1] => W4003.IN1
ADR[1] => nR4016.IN1
ADR[1] => nR4017.IN1
ADR[2] => W4000.IN1
ADR[2] => W4001.IN1
ADR[2] => W4002.IN1
ADR[2] => W4003.IN1
ADR[2] => W4004.IN1
ADR[2] => W4005.IN1
ADR[2] => W4006.IN1
ADR[2] => W4007.IN1
ADR[2] => nR4015.IN1
ADR[2] => nR4016.IN1
ADR[2] => nR4017.IN1
ADR[3] => W4000.IN1
ADR[3] => W4001.IN1
ADR[3] => W4002.IN1
ADR[3] => W4003.IN1
ADR[3] => W4004.IN1
ADR[3] => W4005.IN1
ADR[3] => W4006.IN1
ADR[3] => W4007.IN1
ADR[3] => nR4015.IN1
ADR[3] => nR4016.IN1
ADR[3] => nR4017.IN1
ADR[3] => W4008.IN1
ADR[3] => W400A.IN1
ADR[3] => W400B.IN1
ADR[3] => W400C.IN1
ADR[3] => W400E.IN1
ADR[3] => W400F.IN1
ADR[4] => W4000.IN1
ADR[4] => W4001.IN1
ADR[4] => W4002.IN1
ADR[4] => W4003.IN1
ADR[4] => W4004.IN1
ADR[4] => W4005.IN1
ADR[4] => W4006.IN1
ADR[4] => W4007.IN1
ADR[4] => W4008.IN1
ADR[4] => W400A.IN1
ADR[4] => W400B.IN1
ADR[4] => W400C.IN1
ADR[4] => W400E.IN1
ADR[4] => W400F.IN1
ADR[4] => W4010.IN1
ADR[4] => W4011.IN1
ADR[4] => W4012.IN1
ADR[4] => W4013.IN1
ADR[4] => W4014.IN1
ADR[4] => W4015.IN1
ADR[4] => W4016.IN1
ADR[4] => W4017.IN1
ADR[4] => nR4015.IN1
ADR[4] => nR4016.IN1
ADR[4] => nR4017.IN1
CPU_A[5] => REGRD.IN1
CPU_A[5] => REGWR.IN1
CPU_A[6] => REGRD.IN1
CPU_A[6] => REGWR.IN1
CPU_A[7] => REGRD.IN1
CPU_A[7] => REGWR.IN1
CPU_A[8] => REGRD.IN1
CPU_A[8] => REGWR.IN1
CPU_A[9] => REGRD.IN1
CPU_A[9] => REGWR.IN1
CPU_A[10] => REGRD.IN1
CPU_A[10] => REGWR.IN1
CPU_A[11] => REGRD.IN1
CPU_A[11] => REGWR.IN1
CPU_A[12] => REGRD.IN1
CPU_A[12] => REGWR.IN1
CPU_A[13] => REGRD.IN1
CPU_A[13] => REGWR.IN1
CPU_A[14] => REGWR.IN1
CPU_A[14] => REGRD.IN1
CPU_A[15] => REGRD.IN1
CPU_A[15] => REGWR.IN1
W4000 <= W4000.DB_MAX_OUTPUT_PORT_TYPE
W4001 <= W4001.DB_MAX_OUTPUT_PORT_TYPE
W4002 <= W4002.DB_MAX_OUTPUT_PORT_TYPE
W4003 <= W4003.DB_MAX_OUTPUT_PORT_TYPE
W4004 <= W4004.DB_MAX_OUTPUT_PORT_TYPE
W4005 <= W4005.DB_MAX_OUTPUT_PORT_TYPE
W4006 <= W4006.DB_MAX_OUTPUT_PORT_TYPE
W4007 <= W4007.DB_MAX_OUTPUT_PORT_TYPE
W4008 <= W4008.DB_MAX_OUTPUT_PORT_TYPE
W400A <= W400A.DB_MAX_OUTPUT_PORT_TYPE
W400B <= W400B.DB_MAX_OUTPUT_PORT_TYPE
W400C <= W400C.DB_MAX_OUTPUT_PORT_TYPE
W400E <= W400E.DB_MAX_OUTPUT_PORT_TYPE
W400F <= W400F.DB_MAX_OUTPUT_PORT_TYPE
W4010 <= W4010.DB_MAX_OUTPUT_PORT_TYPE
W4011 <= W4011.DB_MAX_OUTPUT_PORT_TYPE
W4012 <= W4012.DB_MAX_OUTPUT_PORT_TYPE
W4013 <= W4013.DB_MAX_OUTPUT_PORT_TYPE
W4014 <= W4014.DB_MAX_OUTPUT_PORT_TYPE
W4015 <= W4015.DB_MAX_OUTPUT_PORT_TYPE
W4016 <= W4016.DB_MAX_OUTPUT_PORT_TYPE
W4017 <= W4017.DB_MAX_OUTPUT_PORT_TYPE
nR4015 <= nR4015.DB_MAX_OUTPUT_PORT_TYPE
nR4016 <= nR4016.DB_MAX_OUTPUT_PORT_TYPE
nR4017 <= nR4017.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|LFO:MOD_LFO
Clk => INT_LATCH.CLK
Clk => MODE_LATCH.CLK
Clk => CLEAR_LATCH.CLK
Clk => SOUT[0].CLK
Clk => SOUT[1].CLK
Clk => SOUT[2].CLK
Clk => SOUT[3].CLK
Clk => SOUT[4].CLK
Clk => SOUT[5].CLK
Clk => SOUT[6].CLK
Clk => SOUT[7].CLK
Clk => SOUT[8].CLK
Clk => SOUT[9].CLK
Clk => SOUT[10].CLK
Clk => SOUT[11].CLK
Clk => SOUT[12].CLK
Clk => SOUT[13].CLK
Clk => SOUT[14].CLK
Clk => IRQDIS.CLK
Clk => MODE5.CLK
Clk => LFSR1[0].CLK
Clk => LFSR1[1].CLK
Clk => LFSR1[2].CLK
Clk => LFSR1[3].CLK
Clk => LFSR1[4].CLK
Clk => LFSR1[5].CLK
Clk => LFSR1[6].CLK
Clk => LFSR1[7].CLK
Clk => LFSR1[8].CLK
Clk => LFSR1[9].CLK
Clk => LFSR1[10].CLK
Clk => LFSR1[11].CLK
Clk => LFSR1[12].CLK
Clk => LFSR1[13].CLK
Clk => LFSR1[14].CLK
Clk => INT_FLAG_FF.CLK
Clk => CLEAR_FF.CLK
PHI1 => always0.IN0
ACLK1 => INT_LATCH.ENA
ACLK1 => MODE_LATCH.ENA
ACLK1 => CLEAR_LATCH.ENA
ACLK1 => SOUT[0].ENA
ACLK1 => SOUT[1].ENA
ACLK1 => SOUT[2].ENA
ACLK1 => SOUT[3].ENA
ACLK1 => SOUT[4].ENA
ACLK1 => SOUT[5].ENA
ACLK1 => SOUT[6].ENA
ACLK1 => SOUT[7].ENA
ACLK1 => SOUT[8].ENA
ACLK1 => SOUT[9].ENA
ACLK1 => SOUT[10].ENA
ACLK1 => SOUT[11].ENA
ACLK1 => SOUT[12].ENA
ACLK1 => SOUT[13].ENA
ACLK1 => SOUT[14].ENA
nACLK2 => LFSTEP.IN1
nACLK2 => LFRELOAD.IN1
nACLK2 => nLFO1.IN1
nACLK2 => nLFO2.IN1
nACLK2 => always0.IN1
DB[0] => ~NO_FANOUT~
DB[1] => ~NO_FANOUT~
DB[2] => ~NO_FANOUT~
DB[3] => ~NO_FANOUT~
DB[4] => ~NO_FANOUT~
DB[5] => ~NO_FANOUT~
DB[6] => IRQDIS.DATAIN
DB[7] => MODE5.DATAIN
W4017 => always0.IN0
W4017 => IRQDIS.ENA
W4017 => MODE5.ENA
Reset => always0.IN1
Reset => always0.IN1
nR4015 => always0.IN1
DMC_INT => INT.IN1
PAL => PLA[4].OUTPUTSELECT
PAL => PLA[3].OUTPUTSELECT
PAL => PLA[2].OUTPUTSELECT
PAL => PLA[1].OUTPUTSELECT
PAL => PLA[0].OUTPUTSELECT
nLFO1 <= nLFO1.DB_MAX_OUTPUT_PORT_TYPE
nLFO2 <= nLFO2.DB_MAX_OUTPUT_PORT_TYPE
INT <= INT.DB_MAX_OUTPUT_PORT_TYPE
DB_OUT <= INT_LATCH.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A
Clk => Clk.IN1
ACLK1 => ACLK1.IN1
nACLK2 => FQSTEP.IN1
nACLK2 => FQLOAD.IN1
Reset => Reset.IN1
nLFO1 => nLFO1.IN1
nLFO2 => DO_SWEEP.IN1
nLFO2 => SWSTEP.IN1
nLFO2 => SWLOAD.IN1
nLFO2 => always0.IN1
DB[0] => DB[0].IN1
DB[1] => DB[1].IN1
DB[2] => DB[2].IN1
DB[3] => DB[3].IN1
DB[4] => DB[4].IN1
DB[5] => DB[5].IN1
DB[6] => DB[6].IN1
DB[7] => DB[7].IN1
W4002_6 => always0.IN1
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4003_7 => W4003_7.IN1
W4001_5 => SWRELOAD_FF.OUTPUTSELECT
W4001_5 => SR[0].ENA
W4001_5 => SR[1].ENA
W4001_5 => SR[2].ENA
W4001_5 => DEC.ENA
W4001_5 => P[0].ENA
W4001_5 => P[1].ENA
W4001_5 => P[2].ENA
W4001_5 => SWDIS.ENA
NOSQx => DO_SWEEP.IN1
NOSQx => SQR.IN1
W4000_4 => W4000_4.IN1
MODE => ADD_CINP.OUTPUTSELECT
SQ_n_LC <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port8
SQ_OUT[0] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9
SQ_OUT[1] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9
SQ_OUT[2] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9
SQ_OUT[3] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9


|russian_core|RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_A|ENVELOPE_GEN:MOD_ENVELOPE_GEN
Clk => ENV[0].CLK
Clk => ENV[1].CLK
Clk => ENV[2].CLK
Clk => ENV[3].CLK
Clk => DDCNT[0].CLK
Clk => DDCNT[1].CLK
Clk => DDCNT[2].CLK
Clk => DDCNT[3].CLK
Clk => VOL[0].CLK
Clk => VOL[1].CLK
Clk => VOL[2].CLK
Clk => VOL[3].CLK
Clk => ENVDIS.CLK
Clk => CH_LC.CLK
Clk => ENV2[0].CLK
Clk => ENV2[1].CLK
Clk => ENV2[2].CLK
Clk => ENV2[3].CLK
Clk => DDCNT2[0].CLK
Clk => DDCNT2[1].CLK
Clk => DDCNT2[2].CLK
Clk => DDCNT2[3].CLK
Clk => RCO_LATCH.CLK
Clk => RELOAD_LATCH.CLK
Clk => ECO_LATCH.CLK
Clk => ENV_RELOAD_FF.CLK
ACLK1 => ENV2[0].ENA
ACLK1 => ENV2[1].ENA
ACLK1 => ENV2[2].ENA
ACLK1 => ENV2[3].ENA
ACLK1 => DDCNT2[0].ENA
ACLK1 => DDCNT2[1].ENA
ACLK1 => DDCNT2[2].ENA
ACLK1 => DDCNT2[3].ENA
ACLK1 => RCO_LATCH.ENA
ACLK1 => RELOAD_LATCH.ENA
ACLK1 => ECO_LATCH.ENA
Reset => always0.IN1
Reset => DDCNT.OUTPUTSELECT
Reset => DDCNT.OUTPUTSELECT
Reset => DDCNT.OUTPUTSELECT
Reset => DDCNT.OUTPUTSELECT
Reset => always0.IN1
Reset => ENV.OUTPUTSELECT
Reset => ENV.OUTPUTSELECT
Reset => ENV.OUTPUTSELECT
Reset => ENV.OUTPUTSELECT
DB[0] => VOL[0].DATAIN
DB[1] => VOL[1].DATAIN
DB[2] => VOL[2].DATAIN
DB[3] => VOL[3].DATAIN
DB[4] => ENVDIS.DATAIN
DB[5] => CH_LC.DATAIN
DB[6] => ~NO_FANOUT~
DB[7] => ~NO_FANOUT~
W400x => VOL[0].ENA
W400x => VOL[1].ENA
W400x => VOL[2].ENA
W400x => VOL[3].ENA
W400x => ENVDIS.ENA
W400x => CH_LC.ENA
CH_IN => V.IN1
CH_IN => V.IN1
CH_IN => V.IN1
CH_IN => V.IN1
W400xx => ENV_RELOAD_FF.OUTPUTSELECT
nLFO1 => RLOAD.IN1
nLFO1 => RSTEP.IN1
nLFO1 => always0.IN1
CH_n_LC <= CH_LC.DB_MAX_OUTPUT_PORT_TYPE
V[0] <= V.DB_MAX_OUTPUT_PORT_TYPE
V[1] <= V.DB_MAX_OUTPUT_PORT_TYPE
V[2] <= V.DB_MAX_OUTPUT_PORT_TYPE
V[3] <= V.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B
Clk => Clk.IN1
ACLK1 => ACLK1.IN1
nACLK2 => FQSTEP.IN1
nACLK2 => FQLOAD.IN1
Reset => Reset.IN1
nLFO1 => nLFO1.IN1
nLFO2 => DO_SWEEP.IN1
nLFO2 => SWSTEP.IN1
nLFO2 => SWLOAD.IN1
nLFO2 => always0.IN1
DB[0] => DB[0].IN1
DB[1] => DB[1].IN1
DB[2] => DB[2].IN1
DB[3] => DB[3].IN1
DB[4] => DB[4].IN1
DB[5] => DB[5].IN1
DB[6] => DB[6].IN1
DB[7] => DB[7].IN1
W4002_6 => always0.IN1
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4002_6 => F.IN0
W4003_7 => W4003_7.IN1
W4001_5 => SWRELOAD_FF.OUTPUTSELECT
W4001_5 => SR[0].ENA
W4001_5 => SR[1].ENA
W4001_5 => SR[2].ENA
W4001_5 => DEC.ENA
W4001_5 => P[0].ENA
W4001_5 => P[1].ENA
W4001_5 => P[2].ENA
W4001_5 => SWDIS.ENA
NOSQx => DO_SWEEP.IN1
NOSQx => SQR.IN1
W4000_4 => W4000_4.IN1
MODE => ADD_CINP.OUTPUTSELECT
SQ_n_LC <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port8
SQ_OUT[0] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9
SQ_OUT[1] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9
SQ_OUT[2] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9
SQ_OUT[3] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9


|russian_core|RP2A03:apu|SQUARE_CHANNEL:MOD_SQUARE_CHANNEL_B|ENVELOPE_GEN:MOD_ENVELOPE_GEN
Clk => ENV[0].CLK
Clk => ENV[1].CLK
Clk => ENV[2].CLK
Clk => ENV[3].CLK
Clk => DDCNT[0].CLK
Clk => DDCNT[1].CLK
Clk => DDCNT[2].CLK
Clk => DDCNT[3].CLK
Clk => VOL[0].CLK
Clk => VOL[1].CLK
Clk => VOL[2].CLK
Clk => VOL[3].CLK
Clk => ENVDIS.CLK
Clk => CH_LC.CLK
Clk => ENV2[0].CLK
Clk => ENV2[1].CLK
Clk => ENV2[2].CLK
Clk => ENV2[3].CLK
Clk => DDCNT2[0].CLK
Clk => DDCNT2[1].CLK
Clk => DDCNT2[2].CLK
Clk => DDCNT2[3].CLK
Clk => RCO_LATCH.CLK
Clk => RELOAD_LATCH.CLK
Clk => ECO_LATCH.CLK
Clk => ENV_RELOAD_FF.CLK
ACLK1 => ENV2[0].ENA
ACLK1 => ENV2[1].ENA
ACLK1 => ENV2[2].ENA
ACLK1 => ENV2[3].ENA
ACLK1 => DDCNT2[0].ENA
ACLK1 => DDCNT2[1].ENA
ACLK1 => DDCNT2[2].ENA
ACLK1 => DDCNT2[3].ENA
ACLK1 => RCO_LATCH.ENA
ACLK1 => RELOAD_LATCH.ENA
ACLK1 => ECO_LATCH.ENA
Reset => always0.IN1
Reset => DDCNT.OUTPUTSELECT
Reset => DDCNT.OUTPUTSELECT
Reset => DDCNT.OUTPUTSELECT
Reset => DDCNT.OUTPUTSELECT
Reset => always0.IN1
Reset => ENV.OUTPUTSELECT
Reset => ENV.OUTPUTSELECT
Reset => ENV.OUTPUTSELECT
Reset => ENV.OUTPUTSELECT
DB[0] => VOL[0].DATAIN
DB[1] => VOL[1].DATAIN
DB[2] => VOL[2].DATAIN
DB[3] => VOL[3].DATAIN
DB[4] => ENVDIS.DATAIN
DB[5] => CH_LC.DATAIN
DB[6] => ~NO_FANOUT~
DB[7] => ~NO_FANOUT~
W400x => VOL[0].ENA
W400x => VOL[1].ENA
W400x => VOL[2].ENA
W400x => VOL[3].ENA
W400x => ENVDIS.ENA
W400x => CH_LC.ENA
CH_IN => V.IN1
CH_IN => V.IN1
CH_IN => V.IN1
CH_IN => V.IN1
W400xx => ENV_RELOAD_FF.OUTPUTSELECT
nLFO1 => RLOAD.IN1
nLFO1 => RSTEP.IN1
nLFO1 => always0.IN1
CH_n_LC <= CH_LC.DB_MAX_OUTPUT_PORT_TYPE
V[0] <= V.DB_MAX_OUTPUT_PORT_TYPE
V[1] <= V.DB_MAX_OUTPUT_PORT_TYPE
V[2] <= V.DB_MAX_OUTPUT_PORT_TYPE
V[3] <= V.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|TRIANGLE_CHANNEL:MOD_TRIANGLE_CHANNEL
Clk => TLCNT2[0].CLK
Clk => TLCNT2[1].CLK
Clk => TLCNT2[2].CLK
Clk => TLCNT2[3].CLK
Clk => TLCNT2[4].CLK
Clk => TLCNT2[5].CLK
Clk => TLCNT2[6].CLK
Clk => RELOAD.CLK
Clk => TCOLATCH.CLK
Clk => TTCNT[0].CLK
Clk => TTCNT[1].CLK
Clk => TTCNT[2].CLK
Clk => TTCNT[3].CLK
Clk => TTCNT[4].CLK
Clk => TLCNT[0].CLK
Clk => TLCNT[1].CLK
Clk => TLCNT[2].CLK
Clk => TLCNT[3].CLK
Clk => TLCNT[4].CLK
Clk => TLCNT[5].CLK
Clk => TLCNT[6].CLK
Clk => TFCNT[0].CLK
Clk => TFCNT[1].CLK
Clk => TFCNT[2].CLK
Clk => TFCNT[3].CLK
Clk => TFCNT[4].CLK
Clk => TFCNT[5].CLK
Clk => TFCNT[6].CLK
Clk => TFCNT[7].CLK
Clk => TFCNT[8].CLK
Clk => TFCNT[9].CLK
Clk => TFCNT[10].CLK
Clk => LIN[0].CLK
Clk => LIN[1].CLK
Clk => LIN[2].CLK
Clk => LIN[3].CLK
Clk => LIN[4].CLK
Clk => LIN[5].CLK
Clk => LIN[6].CLK
Clk => TRILC.CLK
Clk => FR[0].CLK
Clk => FR[1].CLK
Clk => FR[2].CLK
Clk => FR[3].CLK
Clk => FR[4].CLK
Clk => FR[5].CLK
Clk => FR[6].CLK
Clk => FR[7].CLK
Clk => FR[8].CLK
Clk => FR[9].CLK
Clk => FR[10].CLK
Clk => TTCNT2[0].CLK
Clk => TTCNT2[1].CLK
Clk => TTCNT2[2].CLK
Clk => TTCNT2[3].CLK
Clk => TTCNT2[4].CLK
Clk => TFCNT2[0].CLK
Clk => TFCNT2[1].CLK
Clk => TFCNT2[2].CLK
Clk => TFCNT2[3].CLK
Clk => TFCNT2[4].CLK
Clk => TFCNT2[5].CLK
Clk => TFCNT2[6].CLK
Clk => TFCNT2[7].CLK
Clk => TFCNT2[8].CLK
Clk => TFCNT2[9].CLK
Clk => TFCNT2[10].CLK
Clk => FCOLATCH.CLK
Clk => RELOAD_FF.CLK
PHI1 => TFSTEP.IN1
PHI1 => TFLOAD.IN1
PHI1 => TTSTEP.IN1
PHI1 => TTCNT2[0].ENA
PHI1 => TTCNT2[1].ENA
PHI1 => TTCNT2[2].ENA
PHI1 => TTCNT2[3].ENA
PHI1 => TTCNT2[4].ENA
PHI1 => TFCNT2[0].ENA
PHI1 => TFCNT2[1].ENA
PHI1 => TFCNT2[2].ENA
PHI1 => TFCNT2[3].ENA
PHI1 => TFCNT2[4].ENA
PHI1 => TFCNT2[5].ENA
PHI1 => TFCNT2[6].ENA
PHI1 => TFCNT2[7].ENA
PHI1 => TFCNT2[8].ENA
PHI1 => TFCNT2[9].ENA
PHI1 => TFCNT2[10].ENA
PHI1 => FCOLATCH.ENA
ACLK1 => TLCNT2[0].ENA
ACLK1 => TLCNT2[1].ENA
ACLK1 => TLCNT2[2].ENA
ACLK1 => TLCNT2[3].ENA
ACLK1 => TLCNT2[4].ENA
ACLK1 => TLCNT2[5].ENA
ACLK1 => TLCNT2[6].ENA
ACLK1 => RELOAD.ENA
ACLK1 => TCOLATCH.ENA
Reset => always0.IN1
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => TFCNT.OUTPUTSELECT
Reset => always0.IN1
Reset => TLCNT.OUTPUTSELECT
Reset => TLCNT.OUTPUTSELECT
Reset => TLCNT.OUTPUTSELECT
Reset => TLCNT.OUTPUTSELECT
Reset => TLCNT.OUTPUTSELECT
Reset => TLCNT.OUTPUTSELECT
Reset => TLCNT.OUTPUTSELECT
Reset => always0.IN1
Reset => TTCNT.OUTPUTSELECT
Reset => TTCNT.OUTPUTSELECT
Reset => TTCNT.OUTPUTSELECT
Reset => TTCNT.OUTPUTSELECT
Reset => TTCNT.OUTPUTSELECT
DB[0] => LIN[0].DATAIN
DB[0] => FR[0].DATAIN
DB[0] => FR[8].DATAIN
DB[1] => LIN[1].DATAIN
DB[1] => FR[1].DATAIN
DB[1] => FR[9].DATAIN
DB[2] => LIN[2].DATAIN
DB[2] => FR[2].DATAIN
DB[2] => FR[10].DATAIN
DB[3] => LIN[3].DATAIN
DB[3] => FR[3].DATAIN
DB[4] => LIN[4].DATAIN
DB[4] => FR[4].DATAIN
DB[5] => LIN[5].DATAIN
DB[5] => FR[5].DATAIN
DB[6] => LIN[6].DATAIN
DB[6] => FR[6].DATAIN
DB[7] => TRILC.DATAIN
DB[7] => FR[7].DATAIN
W400A => FR[0].ENA
W400A => FR[1].ENA
W400A => FR[2].ENA
W400A => FR[3].ENA
W400A => FR[4].ENA
W400A => FR[5].ENA
W400A => FR[6].ENA
W400A => FR[7].ENA
W400B => RELOAD_FF.OUTPUTSELECT
W400B => FR[8].ENA
W400B => FR[9].ENA
W400B => FR[10].ENA
W4008 => LIN[0].ENA
W4008 => LIN[1].ENA
W4008 => LIN[2].ENA
W4008 => LIN[3].ENA
W4008 => LIN[4].ENA
W4008 => LIN[5].ENA
W4008 => LIN[6].ENA
W4008 => TRILC.ENA
nLFO1 => TLSTEP.IN1
nLFO1 => TLLOAD.IN1
nLFO1 => always0.IN1
NOTRI => TTSTEP.IN1
TRIA[0] <= TRIA.DB_MAX_OUTPUT_PORT_TYPE
TRIA[1] <= TRIA.DB_MAX_OUTPUT_PORT_TYPE
TRIA[2] <= TRIA.DB_MAX_OUTPUT_PORT_TYPE
TRIA[3] <= TRIA.DB_MAX_OUTPUT_PORT_TYPE
TRI_n_LC <= TRILC.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL
Clk => Clk.IN2
ACLK1 => ACLK1.IN1
nACLK2 => NFSTEP.IN1
nACLK2 => NFLOAD.IN1
PAL => PAL.IN1
Reset => Reset.IN1
DB[0] => DB[0].IN1
DB[1] => DB[1].IN1
DB[2] => DB[2].IN1
DB[3] => DB[3].IN1
DB[4] => DB[4].IN1
DB[5] => DB[5].IN1
DB[6] => DB[6].IN1
DB[7] => DB[7].IN1
W400C => W400C.IN1
W400E => RMODE.OUTPUTSELECT
W400E => F.OUTPUTSELECT
W400E => F.OUTPUTSELECT
W400E => F.OUTPUTSELECT
W400E => F.OUTPUTSELECT
W400F => W400F.IN1
NORND => comb.IN1
nLFO1 => nLFO1.IN1
RND_n_LC <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port8
RND[0] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9
RND[1] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9
RND[2] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9
RND[3] <= ENVELOPE_GEN:MOD_ENVELOPE_GEN.port9


|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a


|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cud1:auto_generated.address_a[0]
address_a[1] => altsyncram_cud1:auto_generated.address_a[1]
address_a[2] => altsyncram_cud1:auto_generated.address_a[2]
address_a[3] => altsyncram_cud1:auto_generated.address_a[3]
address_a[4] => altsyncram_cud1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cud1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cud1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cud1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cud1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cud1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cud1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cud1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cud1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cud1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cud1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cud1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cud1:auto_generated.q_a[10]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|NOISE_TABLE:MOD_NOISE_TABLE|altsyncram:altsyncram_component|altsyncram_cud1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT


|russian_core|RP2A03:apu|NOISE_CHANNEL:MOD_NOISE_CHANNEL|ENVELOPE_GEN:MOD_ENVELOPE_GEN
Clk => ENV[0].CLK
Clk => ENV[1].CLK
Clk => ENV[2].CLK
Clk => ENV[3].CLK
Clk => DDCNT[0].CLK
Clk => DDCNT[1].CLK
Clk => DDCNT[2].CLK
Clk => DDCNT[3].CLK
Clk => VOL[0].CLK
Clk => VOL[1].CLK
Clk => VOL[2].CLK
Clk => VOL[3].CLK
Clk => ENVDIS.CLK
Clk => CH_LC.CLK
Clk => ENV2[0].CLK
Clk => ENV2[1].CLK
Clk => ENV2[2].CLK
Clk => ENV2[3].CLK
Clk => DDCNT2[0].CLK
Clk => DDCNT2[1].CLK
Clk => DDCNT2[2].CLK
Clk => DDCNT2[3].CLK
Clk => RCO_LATCH.CLK
Clk => RELOAD_LATCH.CLK
Clk => ECO_LATCH.CLK
Clk => ENV_RELOAD_FF.CLK
ACLK1 => ENV2[0].ENA
ACLK1 => ENV2[1].ENA
ACLK1 => ENV2[2].ENA
ACLK1 => ENV2[3].ENA
ACLK1 => DDCNT2[0].ENA
ACLK1 => DDCNT2[1].ENA
ACLK1 => DDCNT2[2].ENA
ACLK1 => DDCNT2[3].ENA
ACLK1 => RCO_LATCH.ENA
ACLK1 => RELOAD_LATCH.ENA
ACLK1 => ECO_LATCH.ENA
Reset => always0.IN1
Reset => DDCNT.OUTPUTSELECT
Reset => DDCNT.OUTPUTSELECT
Reset => DDCNT.OUTPUTSELECT
Reset => DDCNT.OUTPUTSELECT
Reset => always0.IN1
Reset => ENV.OUTPUTSELECT
Reset => ENV.OUTPUTSELECT
Reset => ENV.OUTPUTSELECT
Reset => ENV.OUTPUTSELECT
DB[0] => VOL[0].DATAIN
DB[1] => VOL[1].DATAIN
DB[2] => VOL[2].DATAIN
DB[3] => VOL[3].DATAIN
DB[4] => ENVDIS.DATAIN
DB[5] => CH_LC.DATAIN
DB[6] => ~NO_FANOUT~
DB[7] => ~NO_FANOUT~
W400x => VOL[0].ENA
W400x => VOL[1].ENA
W400x => VOL[2].ENA
W400x => VOL[3].ENA
W400x => ENVDIS.ENA
W400x => CH_LC.ENA
CH_IN => V.IN1
CH_IN => V.IN1
CH_IN => V.IN1
CH_IN => V.IN1
W400xx => ENV_RELOAD_FF.OUTPUTSELECT
nLFO1 => RLOAD.IN1
nLFO1 => RSTEP.IN1
nLFO1 => always0.IN1
CH_n_LC <= CH_LC.DB_MAX_OUTPUT_PORT_TYPE
V[0] <= V.DB_MAX_OUTPUT_PORT_TYPE
V[1] <= V.DB_MAX_OUTPUT_PORT_TYPE
V[2] <= V.DB_MAX_OUTPUT_PORT_TYPE
V[3] <= V.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL
Clk => Clk.IN1
PHI1 => PCM.IN1
PHI1 => always0.IN0
ACLK1 => always0.IN1
ACLK1 => SHIFT_REG1[0].ENA
ACLK1 => SHIFT_REG1[1].ENA
ACLK1 => SHIFT_REG1[2].ENA
ACLK1 => SHIFT_REG1[3].ENA
ACLK1 => SHIFT_REG1[4].ENA
ACLK1 => SHIFT_REG1[5].ENA
ACLK1 => SHIFT_REG1[6].ENA
ACLK1 => DOUT_LATCH.ENA
ACLK1 => DMC_OUT1[0].ENA
ACLK1 => DMC_OUT1[1].ENA
ACLK1 => DMC_OUT1[2].ENA
ACLK1 => DMC_OUT1[3].ENA
ACLK1 => DMC_OUT1[4].ENA
ACLK1 => DMC_OUT1[5].ENA
ACLK1 => DMC_A1[0].ENA
ACLK1 => DMC_A1[1].ENA
ACLK1 => DMC_A1[2].ENA
ACLK1 => DMC_A1[3].ENA
ACLK1 => DMC_A1[4].ENA
ACLK1 => DMC_A1[5].ENA
ACLK1 => DMC_A1[6].ENA
ACLK1 => DMC_A1[7].ENA
ACLK1 => DMC_A1[8].ENA
ACLK1 => DMC_A1[9].ENA
ACLK1 => DMC_A1[10].ENA
ACLK1 => DMC_A1[11].ENA
ACLK1 => DMC_A1[12].ENA
ACLK1 => DMC_A1[13].ENA
ACLK1 => DMC_A1[14].ENA
ACLK1 => SOUT_LATCH.ENA
ACLK1 => DMCSLCNT1[0].ENA
ACLK1 => DMCSLCNT1[1].ENA
ACLK1 => DMCSLCNT1[2].ENA
ACLK1 => DMCSLCNT1[3].ENA
ACLK1 => DMCSLCNT1[4].ENA
ACLK1 => DMCSLCNT1[5].ENA
ACLK1 => DMCSLCNT1[6].ENA
ACLK1 => DMCSLCNT1[7].ENA
ACLK1 => DMCSLCNT1[8].ENA
ACLK1 => DMCSLCNT1[9].ENA
ACLK1 => DMCSLCNT1[10].ENA
ACLK1 => DMCSLCNT1[11].ENA
ACLK1 => NOUT_LATCH.ENA
ACLK1 => DMCSBCNT1[0].ENA
ACLK1 => DMCSBCNT1[1].ENA
ACLK1 => DMCSBCNT1[2].ENA
ACLK1 => DLFSROUT[0].ENA
ACLK1 => DLFSROUT[1].ENA
ACLK1 => DLFSROUT[2].ENA
ACLK1 => DLFSROUT[3].ENA
ACLK1 => DLFSROUT[4].ENA
ACLK1 => DLFSROUT[5].ENA
ACLK1 => DLFSROUT[6].ENA
ACLK1 => DLFSROUT[7].ENA
ACLK1 => DLFSROUT[8].ENA
ACLK1 => RUNDMC~reg0.ENA
ACLK1 => DMC_DSTEP_LATCH.ENA
ACLK1 => DMC_STOP_LATCH.ENA
ACLK1 => DMC_PCM_LATCH.ENA
ACLK1 => EN_LATCH3.ENA
ACLK1 => EN_LATCH1.ENA
nACLK2 => PCMDONE.IN1
nACLK2 => DFSTEP.IN1
nACLK2 => DFLOAD.IN1
nACLK2 => DMCDELAY.IN1
nACLK2 => nDMC_AB.OUTPUTSELECT
nACLK2 => RUN_LATCH.ENA
nACLK2 => EN_LATCH2.ENA
Reset => DLFSR_IN.IN1
Reset => DFLOAD.IN1
Reset => always0.IN1
Reset => always0.IN1
Reset => always0.IN1
Reset => always0.IN1
Reset => always0.IN1
Reset => always0.IN1
Reset => always0.IN1
Reset => DMCSBCNT.OUTPUTSELECT
Reset => DMCSBCNT.OUTPUTSELECT
Reset => DMCSBCNT.OUTPUTSELECT
Reset => always0.IN1
Reset => DMC_OUT.OUTPUTSELECT
Reset => DMC_OUT.OUTPUTSELECT
Reset => DMC_OUT.OUTPUTSELECT
Reset => DMC_OUT.OUTPUTSELECT
Reset => DMC_OUT.OUTPUTSELECT
Reset => DMC_OUT.OUTPUTSELECT
Reset => always0.IN1
Reset => SHIFT_REG.OUTPUTSELECT
Reset => SHIFT_REG.OUTPUTSELECT
Reset => SHIFT_REG.OUTPUTSELECT
Reset => SHIFT_REG.OUTPUTSELECT
Reset => SHIFT_REG.OUTPUTSELECT
Reset => SHIFT_REG.OUTPUTSELECT
Reset => SHIFT_REG.OUTPUTSELECT
Reset => SHIFT_REG.OUTPUTSELECT
Reset => always0.IN1
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMCSLCNT.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
Reset => DMC_A.OUTPUTSELECT
PAL => PAL.IN1
W4010 => FS.OUTPUTSELECT
W4010 => FS.OUTPUTSELECT
W4010 => FS.OUTPUTSELECT
W4010 => FS.OUTPUTSELECT
W4010 => LOOP.ENA
W4010 => ENIRQ.ENA
W4011 => always0.IN1
W4011 => DMC_OUT.OUTPUTSELECT
W4011 => DMC_OUT.OUTPUTSELECT
W4011 => DMC_OUT.OUTPUTSELECT
W4011 => DMC_OUT.OUTPUTSELECT
W4011 => DMC_OUT.OUTPUTSELECT
W4011 => DMC_OUT.OUTPUTSELECT
W4011 => DMC_0.ENA
W4012 => DMC_ADR[0].ENA
W4012 => DMC_ADR[1].ENA
W4012 => DMC_ADR[2].ENA
W4012 => DMC_ADR[3].ENA
W4012 => DMC_ADR[4].ENA
W4012 => DMC_ADR[5].ENA
W4012 => DMC_ADR[6].ENA
W4012 => DMC_ADR[7].ENA
W4013 => DMC_LEN[0].ENA
W4013 => DMC_LEN[1].ENA
W4013 => DMC_LEN[2].ENA
W4013 => DMC_LEN[3].ENA
W4013 => DMC_LEN[4].ENA
W4013 => DMC_LEN[5].ENA
W4013 => DMC_LEN[6].ENA
W4013 => DMC_LEN[7].ENA
W4015 => always0.IN1
W4015 => DMC_EN.OUTPUTSELECT
DB[0] => FS.DATAB
DB[0] => SAMPLE[0].DATAIN
DB[0] => DMC_LEN[0].DATAIN
DB[0] => DMC_ADR[0].DATAIN
DB[0] => DMC_0.DATAIN
DB[1] => FS.DATAB
DB[1] => DMC_OUT.DATAB
DB[1] => SAMPLE[1].DATAIN
DB[1] => DMC_LEN[1].DATAIN
DB[1] => DMC_ADR[1].DATAIN
DB[2] => FS.DATAB
DB[2] => DMC_OUT.DATAB
DB[2] => SAMPLE[2].DATAIN
DB[2] => DMC_LEN[2].DATAIN
DB[2] => DMC_ADR[2].DATAIN
DB[3] => FS.DATAB
DB[3] => DMC_OUT.DATAB
DB[3] => SAMPLE[3].DATAIN
DB[3] => DMC_LEN[3].DATAIN
DB[3] => DMC_ADR[3].DATAIN
DB[4] => DMC_EN.DATAB
DB[4] => DMC_OUT.DATAB
DB[4] => SAMPLE[4].DATAIN
DB[4] => DMC_LEN[4].DATAIN
DB[4] => DMC_ADR[4].DATAIN
DB[5] => DMC_OUT.DATAB
DB[5] => SAMPLE[5].DATAIN
DB[5] => DMC_LEN[5].DATAIN
DB[5] => DMC_ADR[5].DATAIN
DB[6] => DMC_OUT.DATAB
DB[6] => SAMPLE[6].DATAIN
DB[6] => DMC_LEN[6].DATAIN
DB[6] => DMC_ADR[6].DATAIN
DB[6] => LOOP.DATAIN
DB[7] => SAMPLE[7].DATAIN
DB[7] => DMC_LEN[7].DATAIN
DB[7] => DMC_ADR[7].DATAIN
DB[7] => ENIRQ.DATAIN
RW => always0.IN1
DMC[0] <= DMC_0.DB_MAX_OUTPUT_PORT_TYPE
DMC[1] <= DMC_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
DMC[2] <= DMC_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
DMC[3] <= DMC_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
DMC[4] <= DMC_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
DMC[5] <= DMC_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
DMC[6] <= DMC_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
DMC_INT <= DMC_INT.DB_MAX_OUTPUT_PORT_TYPE
nDMC_AB <= nDMC_AB~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMCRDY <= DMCRDY.DB_MAX_OUTPUT_PORT_TYPE
RUNDMC <= RUNDMC~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT_4015DB4 <= DMC_EN.DB_MAX_OUTPUT_PORT_TYPE
OUT_4015DB7 <= DMC_INT_FF.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[0] <= DMC_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[1] <= DMC_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[2] <= DMC_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[3] <= DMC_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[4] <= DMC_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[5] <= DMC_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[6] <= DMC_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[7] <= DMC_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[8] <= DMC_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[9] <= DMC_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[10] <= DMC_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[11] <= DMC_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[12] <= DMC_A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[13] <= DMC_A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DMC_A[14] <= DMC_A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a


|russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9pd1:auto_generated.address_a[0]
address_a[1] => altsyncram_9pd1:auto_generated.address_a[1]
address_a[2] => altsyncram_9pd1:auto_generated.address_a[2]
address_a[3] => altsyncram_9pd1:auto_generated.address_a[3]
address_a[4] => altsyncram_9pd1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9pd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9pd1:auto_generated.q_a[0]
q_a[1] <= altsyncram_9pd1:auto_generated.q_a[1]
q_a[2] <= altsyncram_9pd1:auto_generated.q_a[2]
q_a[3] <= altsyncram_9pd1:auto_generated.q_a[3]
q_a[4] <= altsyncram_9pd1:auto_generated.q_a[4]
q_a[5] <= altsyncram_9pd1:auto_generated.q_a[5]
q_a[6] <= altsyncram_9pd1:auto_generated.q_a[6]
q_a[7] <= altsyncram_9pd1:auto_generated.q_a[7]
q_a[8] <= altsyncram_9pd1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|russian_core|RP2A03:apu|DPCM_CHANNEL:MOD_DPCM_CHANNEL|DPCM_TABLE:MOD_DPCM_TABLE|altsyncram:altsyncram_component|altsyncram_9pd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|russian_core|RP2A03:apu|SPRITE_DMA:MOD_SPRITE_DMA
Clk => SPRA1[0].CLK
Clk => SPRA1[1].CLK
Clk => SPRA1[2].CLK
Clk => SPRA1[3].CLK
Clk => SPRA1[4].CLK
Clk => SPRA1[5].CLK
Clk => SPRA1[6].CLK
Clk => SPRA1[7].CLK
Clk => NO_SPR.CLK
Clk => SPRE.CLK
Clk => SPRA[0].CLK
Clk => SPRA[1].CLK
Clk => SPRA[2].CLK
Clk => SPRA[3].CLK
Clk => SPRA[4].CLK
Clk => SPRA[5].CLK
Clk => SPRA[6].CLK
Clk => SPRA[7].CLK
Clk => SPR_AD[0].CLK
Clk => SPR_AD[1].CLK
Clk => SPR_AD[2].CLK
Clk => SPR_AD[3].CLK
Clk => SPR_AD[4].CLK
Clk => SPR_AD[5].CLK
Clk => SPR_AD[6].CLK
Clk => SPR_AD[7].CLK
Clk => SPRBUF[0].CLK
Clk => SPRBUF[1].CLK
Clk => SPRBUF[2].CLK
Clk => SPRBUF[3].CLK
Clk => SPRBUF[4].CLK
Clk => SPRBUF[5].CLK
Clk => SPRBUF[6].CLK
Clk => SPRBUF[7].CLK
Clk => DO_SPR.CLK
Clk => START_DMA_FF.CLK
Clk => STOP_DMA_FF.CLK
Clk => DIR_TOGGLE_FF.CLK
PHI1 => always0.IN0
PHI2 => SPRBUF[0].ENA
PHI2 => SPRBUF[1].ENA
PHI2 => SPRBUF[2].ENA
PHI2 => SPRBUF[3].ENA
PHI2 => SPRBUF[4].ENA
PHI2 => SPRBUF[5].ENA
PHI2 => SPRBUF[6].ENA
PHI2 => SPRBUF[7].ENA
ACLK1 => DIR_TOGGLE_FF.OUTPUTSELECT
ACLK1 => SPRA1[0].ENA
ACLK1 => SPRA1[1].ENA
ACLK1 => SPRA1[2].ENA
ACLK1 => SPRA1[3].ENA
ACLK1 => SPRA1[4].ENA
ACLK1 => SPRA1[5].ENA
ACLK1 => SPRA1[6].ENA
ACLK1 => SPRA1[7].ENA
ACLK1 => NO_SPR.ENA
ACLK1 => SPRE.ENA
nACLK2 => SPRS.IN0
nACLK2 => DIR_TOGGLE_FF.OUTPUTSELECT
nACLK2 => DO_SPR.ENA
Reset => always0.IN1
Reset => always0.IN1
Reset => always0.IN1
Reset => SPRA.OUTPUTSELECT
Reset => SPRA.OUTPUTSELECT
Reset => SPRA.OUTPUTSELECT
Reset => SPRA.OUTPUTSELECT
Reset => SPRA.OUTPUTSELECT
Reset => SPRA.OUTPUTSELECT
Reset => SPRA.OUTPUTSELECT
Reset => SPRA.OUTPUTSELECT
W4014 => START_DMA_FF.OUTPUTSELECT
W4014 => SPR_AD[0].ENA
W4014 => SPR_AD[1].ENA
W4014 => SPR_AD[2].ENA
W4014 => SPR_AD[3].ENA
W4014 => SPR_AD[4].ENA
W4014 => SPR_AD[5].ENA
W4014 => SPR_AD[6].ENA
W4014 => SPR_AD[7].ENA
RW => always0.IN1
RW => RnW.IN1
DB[0] <> DB[0]
DB[1] <> DB[1]
DB[2] <> DB[2]
DB[3] <> DB[3]
DB[4] <> DB[4]
DB[5] <> DB[5]
DB[6] <> DB[6]
DB[7] <> DB[7]
DMCRDY => RDY.IN1
RUNDMC => SPRS.IN1
RUNDMC => SPR_CPU.IN1
RUNDMC => SPR_PPU.IN1
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
nDMC_AB => ADR.OUTPUTSELECT
CPU_A[0] => ADR.DATAA
CPU_A[1] => ADR.DATAA
CPU_A[2] => ADR.DATAA
CPU_A[3] => ADR.DATAA
CPU_A[4] => ADR.DATAA
CPU_A[5] => ADR.DATAA
CPU_A[6] => ADR.DATAA
CPU_A[7] => ADR.DATAA
CPU_A[8] => ADR.DATAA
CPU_A[9] => ADR.DATAA
CPU_A[10] => ADR.DATAA
CPU_A[11] => ADR.DATAA
CPU_A[12] => ADR.DATAA
CPU_A[13] => ADR.DATAA
CPU_A[14] => ADR.DATAA
CPU_A[15] => ADR.DATAA
DMC_A[0] => ADR.DATAB
DMC_A[1] => ADR.DATAB
DMC_A[2] => ADR.DATAB
DMC_A[3] => ADR.DATAB
DMC_A[4] => ADR.DATAB
DMC_A[5] => ADR.DATAB
DMC_A[6] => ADR.DATAB
DMC_A[7] => ADR.DATAB
DMC_A[8] => ADR.DATAB
DMC_A[9] => ADR.DATAB
DMC_A[10] => ADR.DATAB
DMC_A[11] => ADR.DATAB
DMC_A[12] => ADR.DATAB
DMC_A[13] => ADR.DATAB
DMC_A[14] => ADR.DATAB
RDY <= RDY.DB_MAX_OUTPUT_PORT_TYPE
ADR[0] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[1] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[2] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[3] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[4] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[5] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[6] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[7] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[8] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[9] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[10] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[11] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[12] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[13] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[14] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
ADR[15] <= ADR.DB_MAX_OUTPUT_PORT_TYPE
RnW <= RnW.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|russian_core|RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_60e1:auto_generated.address_a[0]
address_a[1] => altsyncram_60e1:auto_generated.address_a[1]
address_a[2] => altsyncram_60e1:auto_generated.address_a[2]
address_a[3] => altsyncram_60e1:auto_generated.address_a[3]
address_a[4] => altsyncram_60e1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_60e1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_60e1:auto_generated.q_a[0]
q_a[1] <= altsyncram_60e1:auto_generated.q_a[1]
q_a[2] <= altsyncram_60e1:auto_generated.q_a[2]
q_a[3] <= altsyncram_60e1:auto_generated.q_a[3]
q_a[4] <= altsyncram_60e1:auto_generated.q_a[4]
q_a[5] <= altsyncram_60e1:auto_generated.q_a[5]
q_a[6] <= altsyncram_60e1:auto_generated.q_a[6]
q_a[7] <= altsyncram_60e1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|russian_core|RP2A03:apu|LENGTH_TABLE:MOD_LENGTH_TABLE|altsyncram:altsyncram_component|altsyncram_60e1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_SQA
Clk => LCNT1[0].CLK
Clk => LCNT1[1].CLK
Clk => LCNT1[2].CLK
Clk => LCNT1[3].CLK
Clk => LCNT1[4].CLK
Clk => LCNT1[5].CLK
Clk => LCNT1[6].CLK
Clk => LCNT1[7].CLK
Clk => ENABLE_REG1.CLK
Clk => LCNT2[0].CLK
Clk => LCNT2[1].CLK
Clk => LCNT2[2].CLK
Clk => LCNT2[3].CLK
Clk => LCNT2[4].CLK
Clk => LCNT2[5].CLK
Clk => LCNT2[6].CLK
Clk => LCNT2[7].CLK
Clk => STEP_LATCH.CLK
Clk => CARRY_LATCH.CLK
Clk => ENABLE_REG2.CLK
Clk => ENABLE_FF.CLK
ACLK1 => LCNT2[0].ENA
ACLK1 => LCNT2[1].ENA
ACLK1 => LCNT2[2].ENA
ACLK1 => LCNT2[3].ENA
ACLK1 => LCNT2[4].ENA
ACLK1 => LCNT2[5].ENA
ACLK1 => LCNT2[6].ENA
ACLK1 => LCNT2[7].ENA
ACLK1 => STEP_LATCH.ENA
ACLK1 => CARRY_LATCH.ENA
ACLK1 => ENABLE_REG2.ENA
nACLK2 => always0.IN1
HALT => LCCout[0].IN1
HALT => LCNT2.IN1
nLFO2 => LCSTEP.IN1
Reset => always0.IN1
Reset => always0.IN0
Reset => ENABLE_REG1.OUTPUTSELECT
Reset => always0.IN1
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
LC[0] => LCNT1.DATAB
LC[1] => LCNT1.DATAB
LC[2] => LCNT1.DATAB
LC[3] => LCNT1.DATAB
LC[4] => LCNT1.DATAB
LC[5] => LCNT1.DATAB
LC[6] => LCNT1.DATAB
LC[7] => LCNT1.DATAB
W400x => ENABLE_FF.OUTPUTSELECT
W400x => always0.IN1
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
DB_IN => ENABLE_REG1.DATAA
W4015 => always0.IN1
NOxxx <= ENABLE_FF.DB_MAX_OUTPUT_PORT_TYPE
DB_OUT <= ENABLE_FF.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_SQB
Clk => LCNT1[0].CLK
Clk => LCNT1[1].CLK
Clk => LCNT1[2].CLK
Clk => LCNT1[3].CLK
Clk => LCNT1[4].CLK
Clk => LCNT1[5].CLK
Clk => LCNT1[6].CLK
Clk => LCNT1[7].CLK
Clk => ENABLE_REG1.CLK
Clk => LCNT2[0].CLK
Clk => LCNT2[1].CLK
Clk => LCNT2[2].CLK
Clk => LCNT2[3].CLK
Clk => LCNT2[4].CLK
Clk => LCNT2[5].CLK
Clk => LCNT2[6].CLK
Clk => LCNT2[7].CLK
Clk => STEP_LATCH.CLK
Clk => CARRY_LATCH.CLK
Clk => ENABLE_REG2.CLK
Clk => ENABLE_FF.CLK
ACLK1 => LCNT2[0].ENA
ACLK1 => LCNT2[1].ENA
ACLK1 => LCNT2[2].ENA
ACLK1 => LCNT2[3].ENA
ACLK1 => LCNT2[4].ENA
ACLK1 => LCNT2[5].ENA
ACLK1 => LCNT2[6].ENA
ACLK1 => LCNT2[7].ENA
ACLK1 => STEP_LATCH.ENA
ACLK1 => CARRY_LATCH.ENA
ACLK1 => ENABLE_REG2.ENA
nACLK2 => always0.IN1
HALT => LCCout[0].IN1
HALT => LCNT2.IN1
nLFO2 => LCSTEP.IN1
Reset => always0.IN1
Reset => always0.IN0
Reset => ENABLE_REG1.OUTPUTSELECT
Reset => always0.IN1
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
LC[0] => LCNT1.DATAB
LC[1] => LCNT1.DATAB
LC[2] => LCNT1.DATAB
LC[3] => LCNT1.DATAB
LC[4] => LCNT1.DATAB
LC[5] => LCNT1.DATAB
LC[6] => LCNT1.DATAB
LC[7] => LCNT1.DATAB
W400x => ENABLE_FF.OUTPUTSELECT
W400x => always0.IN1
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
DB_IN => ENABLE_REG1.DATAA
W4015 => always0.IN1
NOxxx <= ENABLE_FF.DB_MAX_OUTPUT_PORT_TYPE
DB_OUT <= ENABLE_FF.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_TRI
Clk => LCNT1[0].CLK
Clk => LCNT1[1].CLK
Clk => LCNT1[2].CLK
Clk => LCNT1[3].CLK
Clk => LCNT1[4].CLK
Clk => LCNT1[5].CLK
Clk => LCNT1[6].CLK
Clk => LCNT1[7].CLK
Clk => ENABLE_REG1.CLK
Clk => LCNT2[0].CLK
Clk => LCNT2[1].CLK
Clk => LCNT2[2].CLK
Clk => LCNT2[3].CLK
Clk => LCNT2[4].CLK
Clk => LCNT2[5].CLK
Clk => LCNT2[6].CLK
Clk => LCNT2[7].CLK
Clk => STEP_LATCH.CLK
Clk => CARRY_LATCH.CLK
Clk => ENABLE_REG2.CLK
Clk => ENABLE_FF.CLK
ACLK1 => LCNT2[0].ENA
ACLK1 => LCNT2[1].ENA
ACLK1 => LCNT2[2].ENA
ACLK1 => LCNT2[3].ENA
ACLK1 => LCNT2[4].ENA
ACLK1 => LCNT2[5].ENA
ACLK1 => LCNT2[6].ENA
ACLK1 => LCNT2[7].ENA
ACLK1 => STEP_LATCH.ENA
ACLK1 => CARRY_LATCH.ENA
ACLK1 => ENABLE_REG2.ENA
nACLK2 => always0.IN1
HALT => LCCout[0].IN1
HALT => LCNT2.IN1
nLFO2 => LCSTEP.IN1
Reset => always0.IN1
Reset => always0.IN0
Reset => ENABLE_REG1.OUTPUTSELECT
Reset => always0.IN1
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
LC[0] => LCNT1.DATAB
LC[1] => LCNT1.DATAB
LC[2] => LCNT1.DATAB
LC[3] => LCNT1.DATAB
LC[4] => LCNT1.DATAB
LC[5] => LCNT1.DATAB
LC[6] => LCNT1.DATAB
LC[7] => LCNT1.DATAB
W400x => ENABLE_FF.OUTPUTSELECT
W400x => always0.IN1
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
DB_IN => ENABLE_REG1.DATAA
W4015 => always0.IN1
NOxxx <= ENABLE_FF.DB_MAX_OUTPUT_PORT_TYPE
DB_OUT <= ENABLE_FF.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|RP2A03:apu|LENGTH_COUNTER:LENGTH_COUNTER_RND
Clk => LCNT1[0].CLK
Clk => LCNT1[1].CLK
Clk => LCNT1[2].CLK
Clk => LCNT1[3].CLK
Clk => LCNT1[4].CLK
Clk => LCNT1[5].CLK
Clk => LCNT1[6].CLK
Clk => LCNT1[7].CLK
Clk => ENABLE_REG1.CLK
Clk => LCNT2[0].CLK
Clk => LCNT2[1].CLK
Clk => LCNT2[2].CLK
Clk => LCNT2[3].CLK
Clk => LCNT2[4].CLK
Clk => LCNT2[5].CLK
Clk => LCNT2[6].CLK
Clk => LCNT2[7].CLK
Clk => STEP_LATCH.CLK
Clk => CARRY_LATCH.CLK
Clk => ENABLE_REG2.CLK
Clk => ENABLE_FF.CLK
ACLK1 => LCNT2[0].ENA
ACLK1 => LCNT2[1].ENA
ACLK1 => LCNT2[2].ENA
ACLK1 => LCNT2[3].ENA
ACLK1 => LCNT2[4].ENA
ACLK1 => LCNT2[5].ENA
ACLK1 => LCNT2[6].ENA
ACLK1 => LCNT2[7].ENA
ACLK1 => STEP_LATCH.ENA
ACLK1 => CARRY_LATCH.ENA
ACLK1 => ENABLE_REG2.ENA
nACLK2 => always0.IN1
HALT => LCCout[0].IN1
HALT => LCNT2.IN1
nLFO2 => LCSTEP.IN1
Reset => always0.IN1
Reset => always0.IN0
Reset => ENABLE_REG1.OUTPUTSELECT
Reset => always0.IN1
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
Reset => LCNT1.OUTPUTSELECT
LC[0] => LCNT1.DATAB
LC[1] => LCNT1.DATAB
LC[2] => LCNT1.DATAB
LC[3] => LCNT1.DATAB
LC[4] => LCNT1.DATAB
LC[5] => LCNT1.DATAB
LC[6] => LCNT1.DATAB
LC[7] => LCNT1.DATAB
W400x => ENABLE_FF.OUTPUTSELECT
W400x => always0.IN1
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
W400x => LCNT1.OUTPUTSELECT
DB_IN => ENABLE_REG1.DATAA
W4015 => always0.IN1
NOxxx <= ENABLE_FF.DB_MAX_OUTPUT_PORT_TYPE
DB_OUT <= ENABLE_FF.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|MemController:memory_controller
address_in[0] => LessThan0.IN32
address_in[0] => address_out.DATAB
address_in[1] => LessThan0.IN31
address_in[1] => address_out.DATAB
address_in[2] => LessThan0.IN30
address_in[2] => address_out.DATAB
address_in[3] => LessThan0.IN29
address_in[3] => address_out.DATAB
address_in[4] => LessThan0.IN28
address_in[4] => address_out.DATAB
address_in[5] => LessThan0.IN27
address_in[5] => address_out.DATAB
address_in[6] => LessThan0.IN26
address_in[6] => address_out.DATAB
address_in[7] => LessThan0.IN25
address_in[7] => address_out.DATAB
address_in[8] => LessThan0.IN24
address_in[8] => address_out.DATAB
address_in[9] => LessThan0.IN23
address_in[9] => address_out.DATAB
address_in[10] => LessThan0.IN22
address_in[10] => address_out.DATAB
address_in[11] => LessThan0.IN21
address_in[11] => address_out.DATAB
address_in[12] => LessThan0.IN20
address_in[12] => address_out.DATAB
address_in[13] => LessThan0.IN19
address_in[13] => address_out.DATAB
address_in[14] => LessThan0.IN18
address_in[14] => address_out.DATAB
address_in[15] => LessThan0.IN17
address_in[15] => Add0.IN2
rw_enable => r_en.DATAB
rw_enable => w_en.DATAB
r_en <= r_en.DB_MAX_OUTPUT_PORT_TYPE
w_en <= w_en.DB_MAX_OUTPUT_PORT_TYPE
address_out[0] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[1] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[8] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[9] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[10] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[11] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[12] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[13] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[14] <= address_out.DB_MAX_OUTPUT_PORT_TYPE
address_out[15] <= address_out.DB_MAX_OUTPUT_PORT_TYPE


|russian_core|game_ram:cartridge
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|russian_core|game_ram:cartridge|altsyncram:altsyncram_component
wren_a => altsyncram_dir1:auto_generated.wren_a
rden_a => altsyncram_dir1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dir1:auto_generated.data_a[0]
data_a[1] => altsyncram_dir1:auto_generated.data_a[1]
data_a[2] => altsyncram_dir1:auto_generated.data_a[2]
data_a[3] => altsyncram_dir1:auto_generated.data_a[3]
data_a[4] => altsyncram_dir1:auto_generated.data_a[4]
data_a[5] => altsyncram_dir1:auto_generated.data_a[5]
data_a[6] => altsyncram_dir1:auto_generated.data_a[6]
data_a[7] => altsyncram_dir1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dir1:auto_generated.address_a[0]
address_a[1] => altsyncram_dir1:auto_generated.address_a[1]
address_a[2] => altsyncram_dir1:auto_generated.address_a[2]
address_a[3] => altsyncram_dir1:auto_generated.address_a[3]
address_a[4] => altsyncram_dir1:auto_generated.address_a[4]
address_a[5] => altsyncram_dir1:auto_generated.address_a[5]
address_a[6] => altsyncram_dir1:auto_generated.address_a[6]
address_a[7] => altsyncram_dir1:auto_generated.address_a[7]
address_a[8] => altsyncram_dir1:auto_generated.address_a[8]
address_a[9] => altsyncram_dir1:auto_generated.address_a[9]
address_a[10] => altsyncram_dir1:auto_generated.address_a[10]
address_a[11] => altsyncram_dir1:auto_generated.address_a[11]
address_a[12] => altsyncram_dir1:auto_generated.address_a[12]
address_a[13] => altsyncram_dir1:auto_generated.address_a[13]
address_a[14] => altsyncram_dir1:auto_generated.address_a[14]
address_a[15] => altsyncram_dir1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dir1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dir1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dir1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dir1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dir1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dir1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dir1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dir1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dir1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated
address_a[0] => altsyncram_cth2:altsyncram1.address_a[0]
address_a[1] => altsyncram_cth2:altsyncram1.address_a[1]
address_a[2] => altsyncram_cth2:altsyncram1.address_a[2]
address_a[3] => altsyncram_cth2:altsyncram1.address_a[3]
address_a[4] => altsyncram_cth2:altsyncram1.address_a[4]
address_a[5] => altsyncram_cth2:altsyncram1.address_a[5]
address_a[6] => altsyncram_cth2:altsyncram1.address_a[6]
address_a[7] => altsyncram_cth2:altsyncram1.address_a[7]
address_a[8] => altsyncram_cth2:altsyncram1.address_a[8]
address_a[9] => altsyncram_cth2:altsyncram1.address_a[9]
address_a[10] => altsyncram_cth2:altsyncram1.address_a[10]
address_a[11] => altsyncram_cth2:altsyncram1.address_a[11]
address_a[12] => altsyncram_cth2:altsyncram1.address_a[12]
address_a[13] => altsyncram_cth2:altsyncram1.address_a[13]
address_a[14] => altsyncram_cth2:altsyncram1.address_a[14]
address_a[15] => altsyncram_cth2:altsyncram1.address_a[15]
clock0 => altsyncram_cth2:altsyncram1.clock0
data_a[0] => altsyncram_cth2:altsyncram1.data_a[0]
data_a[1] => altsyncram_cth2:altsyncram1.data_a[1]
data_a[2] => altsyncram_cth2:altsyncram1.data_a[2]
data_a[3] => altsyncram_cth2:altsyncram1.data_a[3]
data_a[4] => altsyncram_cth2:altsyncram1.data_a[4]
data_a[5] => altsyncram_cth2:altsyncram1.data_a[5]
data_a[6] => altsyncram_cth2:altsyncram1.data_a[6]
data_a[7] => altsyncram_cth2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_cth2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_cth2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_cth2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_cth2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_cth2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_cth2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_cth2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_cth2:altsyncram1.q_a[7]
rden_a => altsyncram_cth2:altsyncram1.rden_a
wren_a => altsyncram_cth2:altsyncram1.wren_a


|russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[0] => ram_block3a48.PORTAADDR
address_a[0] => ram_block3a49.PORTAADDR
address_a[0] => ram_block3a50.PORTAADDR
address_a[0] => ram_block3a51.PORTAADDR
address_a[0] => ram_block3a52.PORTAADDR
address_a[0] => ram_block3a53.PORTAADDR
address_a[0] => ram_block3a54.PORTAADDR
address_a[0] => ram_block3a55.PORTAADDR
address_a[0] => ram_block3a56.PORTAADDR
address_a[0] => ram_block3a57.PORTAADDR
address_a[0] => ram_block3a58.PORTAADDR
address_a[0] => ram_block3a59.PORTAADDR
address_a[0] => ram_block3a60.PORTAADDR
address_a[0] => ram_block3a61.PORTAADDR
address_a[0] => ram_block3a62.PORTAADDR
address_a[0] => ram_block3a63.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[1] => ram_block3a48.PORTAADDR1
address_a[1] => ram_block3a49.PORTAADDR1
address_a[1] => ram_block3a50.PORTAADDR1
address_a[1] => ram_block3a51.PORTAADDR1
address_a[1] => ram_block3a52.PORTAADDR1
address_a[1] => ram_block3a53.PORTAADDR1
address_a[1] => ram_block3a54.PORTAADDR1
address_a[1] => ram_block3a55.PORTAADDR1
address_a[1] => ram_block3a56.PORTAADDR1
address_a[1] => ram_block3a57.PORTAADDR1
address_a[1] => ram_block3a58.PORTAADDR1
address_a[1] => ram_block3a59.PORTAADDR1
address_a[1] => ram_block3a60.PORTAADDR1
address_a[1] => ram_block3a61.PORTAADDR1
address_a[1] => ram_block3a62.PORTAADDR1
address_a[1] => ram_block3a63.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[2] => ram_block3a48.PORTAADDR2
address_a[2] => ram_block3a49.PORTAADDR2
address_a[2] => ram_block3a50.PORTAADDR2
address_a[2] => ram_block3a51.PORTAADDR2
address_a[2] => ram_block3a52.PORTAADDR2
address_a[2] => ram_block3a53.PORTAADDR2
address_a[2] => ram_block3a54.PORTAADDR2
address_a[2] => ram_block3a55.PORTAADDR2
address_a[2] => ram_block3a56.PORTAADDR2
address_a[2] => ram_block3a57.PORTAADDR2
address_a[2] => ram_block3a58.PORTAADDR2
address_a[2] => ram_block3a59.PORTAADDR2
address_a[2] => ram_block3a60.PORTAADDR2
address_a[2] => ram_block3a61.PORTAADDR2
address_a[2] => ram_block3a62.PORTAADDR2
address_a[2] => ram_block3a63.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[3] => ram_block3a48.PORTAADDR3
address_a[3] => ram_block3a49.PORTAADDR3
address_a[3] => ram_block3a50.PORTAADDR3
address_a[3] => ram_block3a51.PORTAADDR3
address_a[3] => ram_block3a52.PORTAADDR3
address_a[3] => ram_block3a53.PORTAADDR3
address_a[3] => ram_block3a54.PORTAADDR3
address_a[3] => ram_block3a55.PORTAADDR3
address_a[3] => ram_block3a56.PORTAADDR3
address_a[3] => ram_block3a57.PORTAADDR3
address_a[3] => ram_block3a58.PORTAADDR3
address_a[3] => ram_block3a59.PORTAADDR3
address_a[3] => ram_block3a60.PORTAADDR3
address_a[3] => ram_block3a61.PORTAADDR3
address_a[3] => ram_block3a62.PORTAADDR3
address_a[3] => ram_block3a63.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[4] => ram_block3a48.PORTAADDR4
address_a[4] => ram_block3a49.PORTAADDR4
address_a[4] => ram_block3a50.PORTAADDR4
address_a[4] => ram_block3a51.PORTAADDR4
address_a[4] => ram_block3a52.PORTAADDR4
address_a[4] => ram_block3a53.PORTAADDR4
address_a[4] => ram_block3a54.PORTAADDR4
address_a[4] => ram_block3a55.PORTAADDR4
address_a[4] => ram_block3a56.PORTAADDR4
address_a[4] => ram_block3a57.PORTAADDR4
address_a[4] => ram_block3a58.PORTAADDR4
address_a[4] => ram_block3a59.PORTAADDR4
address_a[4] => ram_block3a60.PORTAADDR4
address_a[4] => ram_block3a61.PORTAADDR4
address_a[4] => ram_block3a62.PORTAADDR4
address_a[4] => ram_block3a63.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[5] => ram_block3a36.PORTAADDR5
address_a[5] => ram_block3a37.PORTAADDR5
address_a[5] => ram_block3a38.PORTAADDR5
address_a[5] => ram_block3a39.PORTAADDR5
address_a[5] => ram_block3a40.PORTAADDR5
address_a[5] => ram_block3a41.PORTAADDR5
address_a[5] => ram_block3a42.PORTAADDR5
address_a[5] => ram_block3a43.PORTAADDR5
address_a[5] => ram_block3a44.PORTAADDR5
address_a[5] => ram_block3a45.PORTAADDR5
address_a[5] => ram_block3a46.PORTAADDR5
address_a[5] => ram_block3a47.PORTAADDR5
address_a[5] => ram_block3a48.PORTAADDR5
address_a[5] => ram_block3a49.PORTAADDR5
address_a[5] => ram_block3a50.PORTAADDR5
address_a[5] => ram_block3a51.PORTAADDR5
address_a[5] => ram_block3a52.PORTAADDR5
address_a[5] => ram_block3a53.PORTAADDR5
address_a[5] => ram_block3a54.PORTAADDR5
address_a[5] => ram_block3a55.PORTAADDR5
address_a[5] => ram_block3a56.PORTAADDR5
address_a[5] => ram_block3a57.PORTAADDR5
address_a[5] => ram_block3a58.PORTAADDR5
address_a[5] => ram_block3a59.PORTAADDR5
address_a[5] => ram_block3a60.PORTAADDR5
address_a[5] => ram_block3a61.PORTAADDR5
address_a[5] => ram_block3a62.PORTAADDR5
address_a[5] => ram_block3a63.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[6] => ram_block3a36.PORTAADDR6
address_a[6] => ram_block3a37.PORTAADDR6
address_a[6] => ram_block3a38.PORTAADDR6
address_a[6] => ram_block3a39.PORTAADDR6
address_a[6] => ram_block3a40.PORTAADDR6
address_a[6] => ram_block3a41.PORTAADDR6
address_a[6] => ram_block3a42.PORTAADDR6
address_a[6] => ram_block3a43.PORTAADDR6
address_a[6] => ram_block3a44.PORTAADDR6
address_a[6] => ram_block3a45.PORTAADDR6
address_a[6] => ram_block3a46.PORTAADDR6
address_a[6] => ram_block3a47.PORTAADDR6
address_a[6] => ram_block3a48.PORTAADDR6
address_a[6] => ram_block3a49.PORTAADDR6
address_a[6] => ram_block3a50.PORTAADDR6
address_a[6] => ram_block3a51.PORTAADDR6
address_a[6] => ram_block3a52.PORTAADDR6
address_a[6] => ram_block3a53.PORTAADDR6
address_a[6] => ram_block3a54.PORTAADDR6
address_a[6] => ram_block3a55.PORTAADDR6
address_a[6] => ram_block3a56.PORTAADDR6
address_a[6] => ram_block3a57.PORTAADDR6
address_a[6] => ram_block3a58.PORTAADDR6
address_a[6] => ram_block3a59.PORTAADDR6
address_a[6] => ram_block3a60.PORTAADDR6
address_a[6] => ram_block3a61.PORTAADDR6
address_a[6] => ram_block3a62.PORTAADDR6
address_a[6] => ram_block3a63.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[7] => ram_block3a36.PORTAADDR7
address_a[7] => ram_block3a37.PORTAADDR7
address_a[7] => ram_block3a38.PORTAADDR7
address_a[7] => ram_block3a39.PORTAADDR7
address_a[7] => ram_block3a40.PORTAADDR7
address_a[7] => ram_block3a41.PORTAADDR7
address_a[7] => ram_block3a42.PORTAADDR7
address_a[7] => ram_block3a43.PORTAADDR7
address_a[7] => ram_block3a44.PORTAADDR7
address_a[7] => ram_block3a45.PORTAADDR7
address_a[7] => ram_block3a46.PORTAADDR7
address_a[7] => ram_block3a47.PORTAADDR7
address_a[7] => ram_block3a48.PORTAADDR7
address_a[7] => ram_block3a49.PORTAADDR7
address_a[7] => ram_block3a50.PORTAADDR7
address_a[7] => ram_block3a51.PORTAADDR7
address_a[7] => ram_block3a52.PORTAADDR7
address_a[7] => ram_block3a53.PORTAADDR7
address_a[7] => ram_block3a54.PORTAADDR7
address_a[7] => ram_block3a55.PORTAADDR7
address_a[7] => ram_block3a56.PORTAADDR7
address_a[7] => ram_block3a57.PORTAADDR7
address_a[7] => ram_block3a58.PORTAADDR7
address_a[7] => ram_block3a59.PORTAADDR7
address_a[7] => ram_block3a60.PORTAADDR7
address_a[7] => ram_block3a61.PORTAADDR7
address_a[7] => ram_block3a62.PORTAADDR7
address_a[7] => ram_block3a63.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[8] => ram_block3a36.PORTAADDR8
address_a[8] => ram_block3a37.PORTAADDR8
address_a[8] => ram_block3a38.PORTAADDR8
address_a[8] => ram_block3a39.PORTAADDR8
address_a[8] => ram_block3a40.PORTAADDR8
address_a[8] => ram_block3a41.PORTAADDR8
address_a[8] => ram_block3a42.PORTAADDR8
address_a[8] => ram_block3a43.PORTAADDR8
address_a[8] => ram_block3a44.PORTAADDR8
address_a[8] => ram_block3a45.PORTAADDR8
address_a[8] => ram_block3a46.PORTAADDR8
address_a[8] => ram_block3a47.PORTAADDR8
address_a[8] => ram_block3a48.PORTAADDR8
address_a[8] => ram_block3a49.PORTAADDR8
address_a[8] => ram_block3a50.PORTAADDR8
address_a[8] => ram_block3a51.PORTAADDR8
address_a[8] => ram_block3a52.PORTAADDR8
address_a[8] => ram_block3a53.PORTAADDR8
address_a[8] => ram_block3a54.PORTAADDR8
address_a[8] => ram_block3a55.PORTAADDR8
address_a[8] => ram_block3a56.PORTAADDR8
address_a[8] => ram_block3a57.PORTAADDR8
address_a[8] => ram_block3a58.PORTAADDR8
address_a[8] => ram_block3a59.PORTAADDR8
address_a[8] => ram_block3a60.PORTAADDR8
address_a[8] => ram_block3a61.PORTAADDR8
address_a[8] => ram_block3a62.PORTAADDR8
address_a[8] => ram_block3a63.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_a[9] => ram_block3a36.PORTAADDR9
address_a[9] => ram_block3a37.PORTAADDR9
address_a[9] => ram_block3a38.PORTAADDR9
address_a[9] => ram_block3a39.PORTAADDR9
address_a[9] => ram_block3a40.PORTAADDR9
address_a[9] => ram_block3a41.PORTAADDR9
address_a[9] => ram_block3a42.PORTAADDR9
address_a[9] => ram_block3a43.PORTAADDR9
address_a[9] => ram_block3a44.PORTAADDR9
address_a[9] => ram_block3a45.PORTAADDR9
address_a[9] => ram_block3a46.PORTAADDR9
address_a[9] => ram_block3a47.PORTAADDR9
address_a[9] => ram_block3a48.PORTAADDR9
address_a[9] => ram_block3a49.PORTAADDR9
address_a[9] => ram_block3a50.PORTAADDR9
address_a[9] => ram_block3a51.PORTAADDR9
address_a[9] => ram_block3a52.PORTAADDR9
address_a[9] => ram_block3a53.PORTAADDR9
address_a[9] => ram_block3a54.PORTAADDR9
address_a[9] => ram_block3a55.PORTAADDR9
address_a[9] => ram_block3a56.PORTAADDR9
address_a[9] => ram_block3a57.PORTAADDR9
address_a[9] => ram_block3a58.PORTAADDR9
address_a[9] => ram_block3a59.PORTAADDR9
address_a[9] => ram_block3a60.PORTAADDR9
address_a[9] => ram_block3a61.PORTAADDR9
address_a[9] => ram_block3a62.PORTAADDR9
address_a[9] => ram_block3a63.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[10] => ram_block3a32.PORTAADDR10
address_a[10] => ram_block3a33.PORTAADDR10
address_a[10] => ram_block3a34.PORTAADDR10
address_a[10] => ram_block3a35.PORTAADDR10
address_a[10] => ram_block3a36.PORTAADDR10
address_a[10] => ram_block3a37.PORTAADDR10
address_a[10] => ram_block3a38.PORTAADDR10
address_a[10] => ram_block3a39.PORTAADDR10
address_a[10] => ram_block3a40.PORTAADDR10
address_a[10] => ram_block3a41.PORTAADDR10
address_a[10] => ram_block3a42.PORTAADDR10
address_a[10] => ram_block3a43.PORTAADDR10
address_a[10] => ram_block3a44.PORTAADDR10
address_a[10] => ram_block3a45.PORTAADDR10
address_a[10] => ram_block3a46.PORTAADDR10
address_a[10] => ram_block3a47.PORTAADDR10
address_a[10] => ram_block3a48.PORTAADDR10
address_a[10] => ram_block3a49.PORTAADDR10
address_a[10] => ram_block3a50.PORTAADDR10
address_a[10] => ram_block3a51.PORTAADDR10
address_a[10] => ram_block3a52.PORTAADDR10
address_a[10] => ram_block3a53.PORTAADDR10
address_a[10] => ram_block3a54.PORTAADDR10
address_a[10] => ram_block3a55.PORTAADDR10
address_a[10] => ram_block3a56.PORTAADDR10
address_a[10] => ram_block3a57.PORTAADDR10
address_a[10] => ram_block3a58.PORTAADDR10
address_a[10] => ram_block3a59.PORTAADDR10
address_a[10] => ram_block3a60.PORTAADDR10
address_a[10] => ram_block3a61.PORTAADDR10
address_a[10] => ram_block3a62.PORTAADDR10
address_a[10] => ram_block3a63.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[11] => ram_block3a32.PORTAADDR11
address_a[11] => ram_block3a33.PORTAADDR11
address_a[11] => ram_block3a34.PORTAADDR11
address_a[11] => ram_block3a35.PORTAADDR11
address_a[11] => ram_block3a36.PORTAADDR11
address_a[11] => ram_block3a37.PORTAADDR11
address_a[11] => ram_block3a38.PORTAADDR11
address_a[11] => ram_block3a39.PORTAADDR11
address_a[11] => ram_block3a40.PORTAADDR11
address_a[11] => ram_block3a41.PORTAADDR11
address_a[11] => ram_block3a42.PORTAADDR11
address_a[11] => ram_block3a43.PORTAADDR11
address_a[11] => ram_block3a44.PORTAADDR11
address_a[11] => ram_block3a45.PORTAADDR11
address_a[11] => ram_block3a46.PORTAADDR11
address_a[11] => ram_block3a47.PORTAADDR11
address_a[11] => ram_block3a48.PORTAADDR11
address_a[11] => ram_block3a49.PORTAADDR11
address_a[11] => ram_block3a50.PORTAADDR11
address_a[11] => ram_block3a51.PORTAADDR11
address_a[11] => ram_block3a52.PORTAADDR11
address_a[11] => ram_block3a53.PORTAADDR11
address_a[11] => ram_block3a54.PORTAADDR11
address_a[11] => ram_block3a55.PORTAADDR11
address_a[11] => ram_block3a56.PORTAADDR11
address_a[11] => ram_block3a57.PORTAADDR11
address_a[11] => ram_block3a58.PORTAADDR11
address_a[11] => ram_block3a59.PORTAADDR11
address_a[11] => ram_block3a60.PORTAADDR11
address_a[11] => ram_block3a61.PORTAADDR11
address_a[11] => ram_block3a62.PORTAADDR11
address_a[11] => ram_block3a63.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_a[12] => ram_block3a16.PORTAADDR12
address_a[12] => ram_block3a17.PORTAADDR12
address_a[12] => ram_block3a18.PORTAADDR12
address_a[12] => ram_block3a19.PORTAADDR12
address_a[12] => ram_block3a20.PORTAADDR12
address_a[12] => ram_block3a21.PORTAADDR12
address_a[12] => ram_block3a22.PORTAADDR12
address_a[12] => ram_block3a23.PORTAADDR12
address_a[12] => ram_block3a24.PORTAADDR12
address_a[12] => ram_block3a25.PORTAADDR12
address_a[12] => ram_block3a26.PORTAADDR12
address_a[12] => ram_block3a27.PORTAADDR12
address_a[12] => ram_block3a28.PORTAADDR12
address_a[12] => ram_block3a29.PORTAADDR12
address_a[12] => ram_block3a30.PORTAADDR12
address_a[12] => ram_block3a31.PORTAADDR12
address_a[12] => ram_block3a32.PORTAADDR12
address_a[12] => ram_block3a33.PORTAADDR12
address_a[12] => ram_block3a34.PORTAADDR12
address_a[12] => ram_block3a35.PORTAADDR12
address_a[12] => ram_block3a36.PORTAADDR12
address_a[12] => ram_block3a37.PORTAADDR12
address_a[12] => ram_block3a38.PORTAADDR12
address_a[12] => ram_block3a39.PORTAADDR12
address_a[12] => ram_block3a40.PORTAADDR12
address_a[12] => ram_block3a41.PORTAADDR12
address_a[12] => ram_block3a42.PORTAADDR12
address_a[12] => ram_block3a43.PORTAADDR12
address_a[12] => ram_block3a44.PORTAADDR12
address_a[12] => ram_block3a45.PORTAADDR12
address_a[12] => ram_block3a46.PORTAADDR12
address_a[12] => ram_block3a47.PORTAADDR12
address_a[12] => ram_block3a48.PORTAADDR12
address_a[12] => ram_block3a49.PORTAADDR12
address_a[12] => ram_block3a50.PORTAADDR12
address_a[12] => ram_block3a51.PORTAADDR12
address_a[12] => ram_block3a52.PORTAADDR12
address_a[12] => ram_block3a53.PORTAADDR12
address_a[12] => ram_block3a54.PORTAADDR12
address_a[12] => ram_block3a55.PORTAADDR12
address_a[12] => ram_block3a56.PORTAADDR12
address_a[12] => ram_block3a57.PORTAADDR12
address_a[12] => ram_block3a58.PORTAADDR12
address_a[12] => ram_block3a59.PORTAADDR12
address_a[12] => ram_block3a60.PORTAADDR12
address_a[12] => ram_block3a61.PORTAADDR12
address_a[12] => ram_block3a62.PORTAADDR12
address_a[12] => ram_block3a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_dla:decode4.data[0]
address_a[13] => decode_dla:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_dla:decode4.data[1]
address_a[14] => decode_dla:rden_decode_a.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_dla:decode4.data[2]
address_a[15] => decode_dla:rden_decode_a.data[2]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[0] => ram_block3a48.PORTBADDR
address_b[0] => ram_block3a49.PORTBADDR
address_b[0] => ram_block3a50.PORTBADDR
address_b[0] => ram_block3a51.PORTBADDR
address_b[0] => ram_block3a52.PORTBADDR
address_b[0] => ram_block3a53.PORTBADDR
address_b[0] => ram_block3a54.PORTBADDR
address_b[0] => ram_block3a55.PORTBADDR
address_b[0] => ram_block3a56.PORTBADDR
address_b[0] => ram_block3a57.PORTBADDR
address_b[0] => ram_block3a58.PORTBADDR
address_b[0] => ram_block3a59.PORTBADDR
address_b[0] => ram_block3a60.PORTBADDR
address_b[0] => ram_block3a61.PORTBADDR
address_b[0] => ram_block3a62.PORTBADDR
address_b[0] => ram_block3a63.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[1] => ram_block3a48.PORTBADDR1
address_b[1] => ram_block3a49.PORTBADDR1
address_b[1] => ram_block3a50.PORTBADDR1
address_b[1] => ram_block3a51.PORTBADDR1
address_b[1] => ram_block3a52.PORTBADDR1
address_b[1] => ram_block3a53.PORTBADDR1
address_b[1] => ram_block3a54.PORTBADDR1
address_b[1] => ram_block3a55.PORTBADDR1
address_b[1] => ram_block3a56.PORTBADDR1
address_b[1] => ram_block3a57.PORTBADDR1
address_b[1] => ram_block3a58.PORTBADDR1
address_b[1] => ram_block3a59.PORTBADDR1
address_b[1] => ram_block3a60.PORTBADDR1
address_b[1] => ram_block3a61.PORTBADDR1
address_b[1] => ram_block3a62.PORTBADDR1
address_b[1] => ram_block3a63.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[2] => ram_block3a48.PORTBADDR2
address_b[2] => ram_block3a49.PORTBADDR2
address_b[2] => ram_block3a50.PORTBADDR2
address_b[2] => ram_block3a51.PORTBADDR2
address_b[2] => ram_block3a52.PORTBADDR2
address_b[2] => ram_block3a53.PORTBADDR2
address_b[2] => ram_block3a54.PORTBADDR2
address_b[2] => ram_block3a55.PORTBADDR2
address_b[2] => ram_block3a56.PORTBADDR2
address_b[2] => ram_block3a57.PORTBADDR2
address_b[2] => ram_block3a58.PORTBADDR2
address_b[2] => ram_block3a59.PORTBADDR2
address_b[2] => ram_block3a60.PORTBADDR2
address_b[2] => ram_block3a61.PORTBADDR2
address_b[2] => ram_block3a62.PORTBADDR2
address_b[2] => ram_block3a63.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[3] => ram_block3a48.PORTBADDR3
address_b[3] => ram_block3a49.PORTBADDR3
address_b[3] => ram_block3a50.PORTBADDR3
address_b[3] => ram_block3a51.PORTBADDR3
address_b[3] => ram_block3a52.PORTBADDR3
address_b[3] => ram_block3a53.PORTBADDR3
address_b[3] => ram_block3a54.PORTBADDR3
address_b[3] => ram_block3a55.PORTBADDR3
address_b[3] => ram_block3a56.PORTBADDR3
address_b[3] => ram_block3a57.PORTBADDR3
address_b[3] => ram_block3a58.PORTBADDR3
address_b[3] => ram_block3a59.PORTBADDR3
address_b[3] => ram_block3a60.PORTBADDR3
address_b[3] => ram_block3a61.PORTBADDR3
address_b[3] => ram_block3a62.PORTBADDR3
address_b[3] => ram_block3a63.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[4] => ram_block3a48.PORTBADDR4
address_b[4] => ram_block3a49.PORTBADDR4
address_b[4] => ram_block3a50.PORTBADDR4
address_b[4] => ram_block3a51.PORTBADDR4
address_b[4] => ram_block3a52.PORTBADDR4
address_b[4] => ram_block3a53.PORTBADDR4
address_b[4] => ram_block3a54.PORTBADDR4
address_b[4] => ram_block3a55.PORTBADDR4
address_b[4] => ram_block3a56.PORTBADDR4
address_b[4] => ram_block3a57.PORTBADDR4
address_b[4] => ram_block3a58.PORTBADDR4
address_b[4] => ram_block3a59.PORTBADDR4
address_b[4] => ram_block3a60.PORTBADDR4
address_b[4] => ram_block3a61.PORTBADDR4
address_b[4] => ram_block3a62.PORTBADDR4
address_b[4] => ram_block3a63.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[5] => ram_block3a36.PORTBADDR5
address_b[5] => ram_block3a37.PORTBADDR5
address_b[5] => ram_block3a38.PORTBADDR5
address_b[5] => ram_block3a39.PORTBADDR5
address_b[5] => ram_block3a40.PORTBADDR5
address_b[5] => ram_block3a41.PORTBADDR5
address_b[5] => ram_block3a42.PORTBADDR5
address_b[5] => ram_block3a43.PORTBADDR5
address_b[5] => ram_block3a44.PORTBADDR5
address_b[5] => ram_block3a45.PORTBADDR5
address_b[5] => ram_block3a46.PORTBADDR5
address_b[5] => ram_block3a47.PORTBADDR5
address_b[5] => ram_block3a48.PORTBADDR5
address_b[5] => ram_block3a49.PORTBADDR5
address_b[5] => ram_block3a50.PORTBADDR5
address_b[5] => ram_block3a51.PORTBADDR5
address_b[5] => ram_block3a52.PORTBADDR5
address_b[5] => ram_block3a53.PORTBADDR5
address_b[5] => ram_block3a54.PORTBADDR5
address_b[5] => ram_block3a55.PORTBADDR5
address_b[5] => ram_block3a56.PORTBADDR5
address_b[5] => ram_block3a57.PORTBADDR5
address_b[5] => ram_block3a58.PORTBADDR5
address_b[5] => ram_block3a59.PORTBADDR5
address_b[5] => ram_block3a60.PORTBADDR5
address_b[5] => ram_block3a61.PORTBADDR5
address_b[5] => ram_block3a62.PORTBADDR5
address_b[5] => ram_block3a63.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[6] => ram_block3a36.PORTBADDR6
address_b[6] => ram_block3a37.PORTBADDR6
address_b[6] => ram_block3a38.PORTBADDR6
address_b[6] => ram_block3a39.PORTBADDR6
address_b[6] => ram_block3a40.PORTBADDR6
address_b[6] => ram_block3a41.PORTBADDR6
address_b[6] => ram_block3a42.PORTBADDR6
address_b[6] => ram_block3a43.PORTBADDR6
address_b[6] => ram_block3a44.PORTBADDR6
address_b[6] => ram_block3a45.PORTBADDR6
address_b[6] => ram_block3a46.PORTBADDR6
address_b[6] => ram_block3a47.PORTBADDR6
address_b[6] => ram_block3a48.PORTBADDR6
address_b[6] => ram_block3a49.PORTBADDR6
address_b[6] => ram_block3a50.PORTBADDR6
address_b[6] => ram_block3a51.PORTBADDR6
address_b[6] => ram_block3a52.PORTBADDR6
address_b[6] => ram_block3a53.PORTBADDR6
address_b[6] => ram_block3a54.PORTBADDR6
address_b[6] => ram_block3a55.PORTBADDR6
address_b[6] => ram_block3a56.PORTBADDR6
address_b[6] => ram_block3a57.PORTBADDR6
address_b[6] => ram_block3a58.PORTBADDR6
address_b[6] => ram_block3a59.PORTBADDR6
address_b[6] => ram_block3a60.PORTBADDR6
address_b[6] => ram_block3a61.PORTBADDR6
address_b[6] => ram_block3a62.PORTBADDR6
address_b[6] => ram_block3a63.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[7] => ram_block3a36.PORTBADDR7
address_b[7] => ram_block3a37.PORTBADDR7
address_b[7] => ram_block3a38.PORTBADDR7
address_b[7] => ram_block3a39.PORTBADDR7
address_b[7] => ram_block3a40.PORTBADDR7
address_b[7] => ram_block3a41.PORTBADDR7
address_b[7] => ram_block3a42.PORTBADDR7
address_b[7] => ram_block3a43.PORTBADDR7
address_b[7] => ram_block3a44.PORTBADDR7
address_b[7] => ram_block3a45.PORTBADDR7
address_b[7] => ram_block3a46.PORTBADDR7
address_b[7] => ram_block3a47.PORTBADDR7
address_b[7] => ram_block3a48.PORTBADDR7
address_b[7] => ram_block3a49.PORTBADDR7
address_b[7] => ram_block3a50.PORTBADDR7
address_b[7] => ram_block3a51.PORTBADDR7
address_b[7] => ram_block3a52.PORTBADDR7
address_b[7] => ram_block3a53.PORTBADDR7
address_b[7] => ram_block3a54.PORTBADDR7
address_b[7] => ram_block3a55.PORTBADDR7
address_b[7] => ram_block3a56.PORTBADDR7
address_b[7] => ram_block3a57.PORTBADDR7
address_b[7] => ram_block3a58.PORTBADDR7
address_b[7] => ram_block3a59.PORTBADDR7
address_b[7] => ram_block3a60.PORTBADDR7
address_b[7] => ram_block3a61.PORTBADDR7
address_b[7] => ram_block3a62.PORTBADDR7
address_b[7] => ram_block3a63.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[8] => ram_block3a36.PORTBADDR8
address_b[8] => ram_block3a37.PORTBADDR8
address_b[8] => ram_block3a38.PORTBADDR8
address_b[8] => ram_block3a39.PORTBADDR8
address_b[8] => ram_block3a40.PORTBADDR8
address_b[8] => ram_block3a41.PORTBADDR8
address_b[8] => ram_block3a42.PORTBADDR8
address_b[8] => ram_block3a43.PORTBADDR8
address_b[8] => ram_block3a44.PORTBADDR8
address_b[8] => ram_block3a45.PORTBADDR8
address_b[8] => ram_block3a46.PORTBADDR8
address_b[8] => ram_block3a47.PORTBADDR8
address_b[8] => ram_block3a48.PORTBADDR8
address_b[8] => ram_block3a49.PORTBADDR8
address_b[8] => ram_block3a50.PORTBADDR8
address_b[8] => ram_block3a51.PORTBADDR8
address_b[8] => ram_block3a52.PORTBADDR8
address_b[8] => ram_block3a53.PORTBADDR8
address_b[8] => ram_block3a54.PORTBADDR8
address_b[8] => ram_block3a55.PORTBADDR8
address_b[8] => ram_block3a56.PORTBADDR8
address_b[8] => ram_block3a57.PORTBADDR8
address_b[8] => ram_block3a58.PORTBADDR8
address_b[8] => ram_block3a59.PORTBADDR8
address_b[8] => ram_block3a60.PORTBADDR8
address_b[8] => ram_block3a61.PORTBADDR8
address_b[8] => ram_block3a62.PORTBADDR8
address_b[8] => ram_block3a63.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
address_b[9] => ram_block3a36.PORTBADDR9
address_b[9] => ram_block3a37.PORTBADDR9
address_b[9] => ram_block3a38.PORTBADDR9
address_b[9] => ram_block3a39.PORTBADDR9
address_b[9] => ram_block3a40.PORTBADDR9
address_b[9] => ram_block3a41.PORTBADDR9
address_b[9] => ram_block3a42.PORTBADDR9
address_b[9] => ram_block3a43.PORTBADDR9
address_b[9] => ram_block3a44.PORTBADDR9
address_b[9] => ram_block3a45.PORTBADDR9
address_b[9] => ram_block3a46.PORTBADDR9
address_b[9] => ram_block3a47.PORTBADDR9
address_b[9] => ram_block3a48.PORTBADDR9
address_b[9] => ram_block3a49.PORTBADDR9
address_b[9] => ram_block3a50.PORTBADDR9
address_b[9] => ram_block3a51.PORTBADDR9
address_b[9] => ram_block3a52.PORTBADDR9
address_b[9] => ram_block3a53.PORTBADDR9
address_b[9] => ram_block3a54.PORTBADDR9
address_b[9] => ram_block3a55.PORTBADDR9
address_b[9] => ram_block3a56.PORTBADDR9
address_b[9] => ram_block3a57.PORTBADDR9
address_b[9] => ram_block3a58.PORTBADDR9
address_b[9] => ram_block3a59.PORTBADDR9
address_b[9] => ram_block3a60.PORTBADDR9
address_b[9] => ram_block3a61.PORTBADDR9
address_b[9] => ram_block3a62.PORTBADDR9
address_b[9] => ram_block3a63.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[10] => ram_block3a32.PORTBADDR10
address_b[10] => ram_block3a33.PORTBADDR10
address_b[10] => ram_block3a34.PORTBADDR10
address_b[10] => ram_block3a35.PORTBADDR10
address_b[10] => ram_block3a36.PORTBADDR10
address_b[10] => ram_block3a37.PORTBADDR10
address_b[10] => ram_block3a38.PORTBADDR10
address_b[10] => ram_block3a39.PORTBADDR10
address_b[10] => ram_block3a40.PORTBADDR10
address_b[10] => ram_block3a41.PORTBADDR10
address_b[10] => ram_block3a42.PORTBADDR10
address_b[10] => ram_block3a43.PORTBADDR10
address_b[10] => ram_block3a44.PORTBADDR10
address_b[10] => ram_block3a45.PORTBADDR10
address_b[10] => ram_block3a46.PORTBADDR10
address_b[10] => ram_block3a47.PORTBADDR10
address_b[10] => ram_block3a48.PORTBADDR10
address_b[10] => ram_block3a49.PORTBADDR10
address_b[10] => ram_block3a50.PORTBADDR10
address_b[10] => ram_block3a51.PORTBADDR10
address_b[10] => ram_block3a52.PORTBADDR10
address_b[10] => ram_block3a53.PORTBADDR10
address_b[10] => ram_block3a54.PORTBADDR10
address_b[10] => ram_block3a55.PORTBADDR10
address_b[10] => ram_block3a56.PORTBADDR10
address_b[10] => ram_block3a57.PORTBADDR10
address_b[10] => ram_block3a58.PORTBADDR10
address_b[10] => ram_block3a59.PORTBADDR10
address_b[10] => ram_block3a60.PORTBADDR10
address_b[10] => ram_block3a61.PORTBADDR10
address_b[10] => ram_block3a62.PORTBADDR10
address_b[10] => ram_block3a63.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[11] => ram_block3a32.PORTBADDR11
address_b[11] => ram_block3a33.PORTBADDR11
address_b[11] => ram_block3a34.PORTBADDR11
address_b[11] => ram_block3a35.PORTBADDR11
address_b[11] => ram_block3a36.PORTBADDR11
address_b[11] => ram_block3a37.PORTBADDR11
address_b[11] => ram_block3a38.PORTBADDR11
address_b[11] => ram_block3a39.PORTBADDR11
address_b[11] => ram_block3a40.PORTBADDR11
address_b[11] => ram_block3a41.PORTBADDR11
address_b[11] => ram_block3a42.PORTBADDR11
address_b[11] => ram_block3a43.PORTBADDR11
address_b[11] => ram_block3a44.PORTBADDR11
address_b[11] => ram_block3a45.PORTBADDR11
address_b[11] => ram_block3a46.PORTBADDR11
address_b[11] => ram_block3a47.PORTBADDR11
address_b[11] => ram_block3a48.PORTBADDR11
address_b[11] => ram_block3a49.PORTBADDR11
address_b[11] => ram_block3a50.PORTBADDR11
address_b[11] => ram_block3a51.PORTBADDR11
address_b[11] => ram_block3a52.PORTBADDR11
address_b[11] => ram_block3a53.PORTBADDR11
address_b[11] => ram_block3a54.PORTBADDR11
address_b[11] => ram_block3a55.PORTBADDR11
address_b[11] => ram_block3a56.PORTBADDR11
address_b[11] => ram_block3a57.PORTBADDR11
address_b[11] => ram_block3a58.PORTBADDR11
address_b[11] => ram_block3a59.PORTBADDR11
address_b[11] => ram_block3a60.PORTBADDR11
address_b[11] => ram_block3a61.PORTBADDR11
address_b[11] => ram_block3a62.PORTBADDR11
address_b[11] => ram_block3a63.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
address_b[12] => ram_block3a16.PORTBADDR12
address_b[12] => ram_block3a17.PORTBADDR12
address_b[12] => ram_block3a18.PORTBADDR12
address_b[12] => ram_block3a19.PORTBADDR12
address_b[12] => ram_block3a20.PORTBADDR12
address_b[12] => ram_block3a21.PORTBADDR12
address_b[12] => ram_block3a22.PORTBADDR12
address_b[12] => ram_block3a23.PORTBADDR12
address_b[12] => ram_block3a24.PORTBADDR12
address_b[12] => ram_block3a25.PORTBADDR12
address_b[12] => ram_block3a26.PORTBADDR12
address_b[12] => ram_block3a27.PORTBADDR12
address_b[12] => ram_block3a28.PORTBADDR12
address_b[12] => ram_block3a29.PORTBADDR12
address_b[12] => ram_block3a30.PORTBADDR12
address_b[12] => ram_block3a31.PORTBADDR12
address_b[12] => ram_block3a32.PORTBADDR12
address_b[12] => ram_block3a33.PORTBADDR12
address_b[12] => ram_block3a34.PORTBADDR12
address_b[12] => ram_block3a35.PORTBADDR12
address_b[12] => ram_block3a36.PORTBADDR12
address_b[12] => ram_block3a37.PORTBADDR12
address_b[12] => ram_block3a38.PORTBADDR12
address_b[12] => ram_block3a39.PORTBADDR12
address_b[12] => ram_block3a40.PORTBADDR12
address_b[12] => ram_block3a41.PORTBADDR12
address_b[12] => ram_block3a42.PORTBADDR12
address_b[12] => ram_block3a43.PORTBADDR12
address_b[12] => ram_block3a44.PORTBADDR12
address_b[12] => ram_block3a45.PORTBADDR12
address_b[12] => ram_block3a46.PORTBADDR12
address_b[12] => ram_block3a47.PORTBADDR12
address_b[12] => ram_block3a48.PORTBADDR12
address_b[12] => ram_block3a49.PORTBADDR12
address_b[12] => ram_block3a50.PORTBADDR12
address_b[12] => ram_block3a51.PORTBADDR12
address_b[12] => ram_block3a52.PORTBADDR12
address_b[12] => ram_block3a53.PORTBADDR12
address_b[12] => ram_block3a54.PORTBADDR12
address_b[12] => ram_block3a55.PORTBADDR12
address_b[12] => ram_block3a56.PORTBADDR12
address_b[12] => ram_block3a57.PORTBADDR12
address_b[12] => ram_block3a58.PORTBADDR12
address_b[12] => ram_block3a59.PORTBADDR12
address_b[12] => ram_block3a60.PORTBADDR12
address_b[12] => ram_block3a61.PORTBADDR12
address_b[12] => ram_block3a62.PORTBADDR12
address_b[12] => ram_block3a63.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_dla:decode5.data[0]
address_b[13] => decode_61a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_dla:decode5.data[1]
address_b[14] => decode_61a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_dla:decode5.data[2]
address_b[15] => decode_61a:rden_decode_b.data[2]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clock0 => ram_block3a60.CLK0
clock0 => ram_block3a61.CLK0
clock0 => ram_block3a62.CLK0
clock0 => ram_block3a63.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
clock1 => ram_block3a48.CLK1
clock1 => ram_block3a49.CLK1
clock1 => ram_block3a50.CLK1
clock1 => ram_block3a51.CLK1
clock1 => ram_block3a52.CLK1
clock1 => ram_block3a53.CLK1
clock1 => ram_block3a54.CLK1
clock1 => ram_block3a55.CLK1
clock1 => ram_block3a56.CLK1
clock1 => ram_block3a57.CLK1
clock1 => ram_block3a58.CLK1
clock1 => ram_block3a59.CLK1
clock1 => ram_block3a60.CLK1
clock1 => ram_block3a61.CLK1
clock1 => ram_block3a62.CLK1
clock1 => ram_block3a63.CLK1
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block3a0.PORTADATAIN
data_a[0] => ram_block3a8.PORTADATAIN
data_a[0] => ram_block3a16.PORTADATAIN
data_a[0] => ram_block3a24.PORTADATAIN
data_a[0] => ram_block3a32.PORTADATAIN
data_a[0] => ram_block3a40.PORTADATAIN
data_a[0] => ram_block3a48.PORTADATAIN
data_a[0] => ram_block3a56.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[1] => ram_block3a9.PORTADATAIN
data_a[1] => ram_block3a17.PORTADATAIN
data_a[1] => ram_block3a25.PORTADATAIN
data_a[1] => ram_block3a33.PORTADATAIN
data_a[1] => ram_block3a41.PORTADATAIN
data_a[1] => ram_block3a49.PORTADATAIN
data_a[1] => ram_block3a57.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[2] => ram_block3a10.PORTADATAIN
data_a[2] => ram_block3a18.PORTADATAIN
data_a[2] => ram_block3a26.PORTADATAIN
data_a[2] => ram_block3a34.PORTADATAIN
data_a[2] => ram_block3a42.PORTADATAIN
data_a[2] => ram_block3a50.PORTADATAIN
data_a[2] => ram_block3a58.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[3] => ram_block3a11.PORTADATAIN
data_a[3] => ram_block3a19.PORTADATAIN
data_a[3] => ram_block3a27.PORTADATAIN
data_a[3] => ram_block3a35.PORTADATAIN
data_a[3] => ram_block3a43.PORTADATAIN
data_a[3] => ram_block3a51.PORTADATAIN
data_a[3] => ram_block3a59.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[4] => ram_block3a12.PORTADATAIN
data_a[4] => ram_block3a20.PORTADATAIN
data_a[4] => ram_block3a28.PORTADATAIN
data_a[4] => ram_block3a36.PORTADATAIN
data_a[4] => ram_block3a44.PORTADATAIN
data_a[4] => ram_block3a52.PORTADATAIN
data_a[4] => ram_block3a60.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[5] => ram_block3a13.PORTADATAIN
data_a[5] => ram_block3a21.PORTADATAIN
data_a[5] => ram_block3a29.PORTADATAIN
data_a[5] => ram_block3a37.PORTADATAIN
data_a[5] => ram_block3a45.PORTADATAIN
data_a[5] => ram_block3a53.PORTADATAIN
data_a[5] => ram_block3a61.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[6] => ram_block3a14.PORTADATAIN
data_a[6] => ram_block3a22.PORTADATAIN
data_a[6] => ram_block3a30.PORTADATAIN
data_a[6] => ram_block3a38.PORTADATAIN
data_a[6] => ram_block3a46.PORTADATAIN
data_a[6] => ram_block3a54.PORTADATAIN
data_a[6] => ram_block3a62.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[7] => ram_block3a15.PORTADATAIN
data_a[7] => ram_block3a23.PORTADATAIN
data_a[7] => ram_block3a31.PORTADATAIN
data_a[7] => ram_block3a39.PORTADATAIN
data_a[7] => ram_block3a47.PORTADATAIN
data_a[7] => ram_block3a55.PORTADATAIN
data_a[7] => ram_block3a63.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a8.PORTBDATAIN
data_b[0] => ram_block3a16.PORTBDATAIN
data_b[0] => ram_block3a24.PORTBDATAIN
data_b[0] => ram_block3a32.PORTBDATAIN
data_b[0] => ram_block3a40.PORTBDATAIN
data_b[0] => ram_block3a48.PORTBDATAIN
data_b[0] => ram_block3a56.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a9.PORTBDATAIN
data_b[1] => ram_block3a17.PORTBDATAIN
data_b[1] => ram_block3a25.PORTBDATAIN
data_b[1] => ram_block3a33.PORTBDATAIN
data_b[1] => ram_block3a41.PORTBDATAIN
data_b[1] => ram_block3a49.PORTBDATAIN
data_b[1] => ram_block3a57.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a10.PORTBDATAIN
data_b[2] => ram_block3a18.PORTBDATAIN
data_b[2] => ram_block3a26.PORTBDATAIN
data_b[2] => ram_block3a34.PORTBDATAIN
data_b[2] => ram_block3a42.PORTBDATAIN
data_b[2] => ram_block3a50.PORTBDATAIN
data_b[2] => ram_block3a58.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a11.PORTBDATAIN
data_b[3] => ram_block3a19.PORTBDATAIN
data_b[3] => ram_block3a27.PORTBDATAIN
data_b[3] => ram_block3a35.PORTBDATAIN
data_b[3] => ram_block3a43.PORTBDATAIN
data_b[3] => ram_block3a51.PORTBDATAIN
data_b[3] => ram_block3a59.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a12.PORTBDATAIN
data_b[4] => ram_block3a20.PORTBDATAIN
data_b[4] => ram_block3a28.PORTBDATAIN
data_b[4] => ram_block3a36.PORTBDATAIN
data_b[4] => ram_block3a44.PORTBDATAIN
data_b[4] => ram_block3a52.PORTBDATAIN
data_b[4] => ram_block3a60.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a13.PORTBDATAIN
data_b[5] => ram_block3a21.PORTBDATAIN
data_b[5] => ram_block3a29.PORTBDATAIN
data_b[5] => ram_block3a37.PORTBDATAIN
data_b[5] => ram_block3a45.PORTBDATAIN
data_b[5] => ram_block3a53.PORTBDATAIN
data_b[5] => ram_block3a61.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a14.PORTBDATAIN
data_b[6] => ram_block3a22.PORTBDATAIN
data_b[6] => ram_block3a30.PORTBDATAIN
data_b[6] => ram_block3a38.PORTBDATAIN
data_b[6] => ram_block3a46.PORTBDATAIN
data_b[6] => ram_block3a54.PORTBDATAIN
data_b[6] => ram_block3a62.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a15.PORTBDATAIN
data_b[7] => ram_block3a23.PORTBDATAIN
data_b[7] => ram_block3a31.PORTBDATAIN
data_b[7] => ram_block3a39.PORTBDATAIN
data_b[7] => ram_block3a47.PORTBDATAIN
data_b[7] => ram_block3a55.PORTBDATAIN
data_b[7] => ram_block3a63.PORTBDATAIN
q_a[0] <= mux_tfb:mux6.result[0]
q_a[1] <= mux_tfb:mux6.result[1]
q_a[2] <= mux_tfb:mux6.result[2]
q_a[3] <= mux_tfb:mux6.result[3]
q_a[4] <= mux_tfb:mux6.result[4]
q_a[5] <= mux_tfb:mux6.result[5]
q_a[6] <= mux_tfb:mux6.result[6]
q_a[7] <= mux_tfb:mux6.result[7]
q_b[0] <= mux_tfb:mux7.result[0]
q_b[1] <= mux_tfb:mux7.result[1]
q_b[2] <= mux_tfb:mux7.result[2]
q_b[3] <= mux_tfb:mux7.result[3]
q_b[4] <= mux_tfb:mux7.result[4]
q_b[5] <= mux_tfb:mux7.result[5]
q_b[6] <= mux_tfb:mux7.result[6]
q_b[7] <= mux_tfb:mux7.result[7]
rden_a => _.IN1
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
rden_a => ram_block3a16.PORTARE
rden_a => ram_block3a17.PORTARE
rden_a => ram_block3a18.PORTARE
rden_a => ram_block3a19.PORTARE
rden_a => ram_block3a20.PORTARE
rden_a => ram_block3a21.PORTARE
rden_a => ram_block3a22.PORTARE
rden_a => ram_block3a23.PORTARE
rden_a => ram_block3a24.PORTARE
rden_a => ram_block3a25.PORTARE
rden_a => ram_block3a26.PORTARE
rden_a => ram_block3a27.PORTARE
rden_a => ram_block3a28.PORTARE
rden_a => ram_block3a29.PORTARE
rden_a => ram_block3a30.PORTARE
rden_a => ram_block3a31.PORTARE
rden_a => ram_block3a32.PORTARE
rden_a => ram_block3a33.PORTARE
rden_a => ram_block3a34.PORTARE
rden_a => ram_block3a35.PORTARE
rden_a => ram_block3a36.PORTARE
rden_a => ram_block3a37.PORTARE
rden_a => ram_block3a38.PORTARE
rden_a => ram_block3a39.PORTARE
rden_a => ram_block3a40.PORTARE
rden_a => ram_block3a41.PORTARE
rden_a => ram_block3a42.PORTARE
rden_a => ram_block3a43.PORTARE
rden_a => ram_block3a44.PORTARE
rden_a => ram_block3a45.PORTARE
rden_a => ram_block3a46.PORTARE
rden_a => ram_block3a47.PORTARE
rden_a => ram_block3a48.PORTARE
rden_a => ram_block3a49.PORTARE
rden_a => ram_block3a50.PORTARE
rden_a => ram_block3a51.PORTARE
rden_a => ram_block3a52.PORTARE
rden_a => ram_block3a53.PORTARE
rden_a => ram_block3a54.PORTARE
rden_a => ram_block3a55.PORTARE
rden_a => ram_block3a56.PORTARE
rden_a => ram_block3a57.PORTARE
rden_a => ram_block3a58.PORTARE
rden_a => ram_block3a59.PORTARE
rden_a => ram_block3a60.PORTARE
rden_a => ram_block3a61.PORTARE
rden_a => ram_block3a62.PORTARE
rden_a => ram_block3a63.PORTARE
rden_a => address_reg_a[2].ENA
rden_a => address_reg_a[1].ENA
rden_a => address_reg_a[0].ENA
wren_a => decode_dla:decode4.enable
wren_a => _.IN0
wren_b => decode_dla:decode5.enable


|russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|decode_dla:decode4
data[0] => w_anode862w[1].IN0
data[0] => w_anode879w[1].IN1
data[0] => w_anode889w[1].IN0
data[0] => w_anode899w[1].IN1
data[0] => w_anode909w[1].IN0
data[0] => w_anode919w[1].IN1
data[0] => w_anode929w[1].IN0
data[0] => w_anode939w[1].IN1
data[1] => w_anode862w[2].IN0
data[1] => w_anode879w[2].IN0
data[1] => w_anode889w[2].IN1
data[1] => w_anode899w[2].IN1
data[1] => w_anode909w[2].IN0
data[1] => w_anode919w[2].IN0
data[1] => w_anode929w[2].IN1
data[1] => w_anode939w[2].IN1
data[2] => w_anode862w[3].IN0
data[2] => w_anode879w[3].IN0
data[2] => w_anode889w[3].IN0
data[2] => w_anode899w[3].IN0
data[2] => w_anode909w[3].IN1
data[2] => w_anode919w[3].IN1
data[2] => w_anode929w[3].IN1
data[2] => w_anode939w[3].IN1
enable => w_anode862w[1].IN0
enable => w_anode879w[1].IN0
enable => w_anode889w[1].IN0
enable => w_anode899w[1].IN0
enable => w_anode909w[1].IN0
enable => w_anode919w[1].IN0
enable => w_anode929w[1].IN0
enable => w_anode939w[1].IN0
eq[0] <= w_anode862w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode879w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode889w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode899w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode909w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode919w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode929w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode939w[3].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|decode_dla:decode5
data[0] => w_anode862w[1].IN0
data[0] => w_anode879w[1].IN1
data[0] => w_anode889w[1].IN0
data[0] => w_anode899w[1].IN1
data[0] => w_anode909w[1].IN0
data[0] => w_anode919w[1].IN1
data[0] => w_anode929w[1].IN0
data[0] => w_anode939w[1].IN1
data[1] => w_anode862w[2].IN0
data[1] => w_anode879w[2].IN0
data[1] => w_anode889w[2].IN1
data[1] => w_anode899w[2].IN1
data[1] => w_anode909w[2].IN0
data[1] => w_anode919w[2].IN0
data[1] => w_anode929w[2].IN1
data[1] => w_anode939w[2].IN1
data[2] => w_anode862w[3].IN0
data[2] => w_anode879w[3].IN0
data[2] => w_anode889w[3].IN0
data[2] => w_anode899w[3].IN0
data[2] => w_anode909w[3].IN1
data[2] => w_anode919w[3].IN1
data[2] => w_anode929w[3].IN1
data[2] => w_anode939w[3].IN1
enable => w_anode862w[1].IN0
enable => w_anode879w[1].IN0
enable => w_anode889w[1].IN0
enable => w_anode899w[1].IN0
enable => w_anode909w[1].IN0
enable => w_anode919w[1].IN0
enable => w_anode929w[1].IN0
enable => w_anode939w[1].IN0
eq[0] <= w_anode862w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode879w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode889w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode899w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode909w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode919w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode929w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode939w[3].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|decode_dla:rden_decode_a
data[0] => w_anode862w[1].IN0
data[0] => w_anode879w[1].IN1
data[0] => w_anode889w[1].IN0
data[0] => w_anode899w[1].IN1
data[0] => w_anode909w[1].IN0
data[0] => w_anode919w[1].IN1
data[0] => w_anode929w[1].IN0
data[0] => w_anode939w[1].IN1
data[1] => w_anode862w[2].IN0
data[1] => w_anode879w[2].IN0
data[1] => w_anode889w[2].IN1
data[1] => w_anode899w[2].IN1
data[1] => w_anode909w[2].IN0
data[1] => w_anode919w[2].IN0
data[1] => w_anode929w[2].IN1
data[1] => w_anode939w[2].IN1
data[2] => w_anode862w[3].IN0
data[2] => w_anode879w[3].IN0
data[2] => w_anode889w[3].IN0
data[2] => w_anode899w[3].IN0
data[2] => w_anode909w[3].IN1
data[2] => w_anode919w[3].IN1
data[2] => w_anode929w[3].IN1
data[2] => w_anode939w[3].IN1
enable => w_anode862w[1].IN0
enable => w_anode879w[1].IN0
enable => w_anode889w[1].IN0
enable => w_anode899w[1].IN0
enable => w_anode909w[1].IN0
enable => w_anode919w[1].IN0
enable => w_anode929w[1].IN0
enable => w_anode939w[1].IN0
eq[0] <= w_anode862w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode879w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode889w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode899w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode909w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode919w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode929w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode939w[3].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|decode_61a:rden_decode_b
data[0] => w_anode1001w[1].IN0
data[0] => w_anode1012w[1].IN1
data[0] => w_anode1023w[1].IN0
data[0] => w_anode1034w[1].IN1
data[0] => w_anode950w[1].IN0
data[0] => w_anode968w[1].IN1
data[0] => w_anode979w[1].IN0
data[0] => w_anode990w[1].IN1
data[1] => w_anode1001w[2].IN0
data[1] => w_anode1012w[2].IN0
data[1] => w_anode1023w[2].IN1
data[1] => w_anode1034w[2].IN1
data[1] => w_anode950w[2].IN0
data[1] => w_anode968w[2].IN0
data[1] => w_anode979w[2].IN1
data[1] => w_anode990w[2].IN1
data[2] => w_anode1001w[3].IN1
data[2] => w_anode1012w[3].IN1
data[2] => w_anode1023w[3].IN1
data[2] => w_anode1034w[3].IN1
data[2] => w_anode950w[3].IN0
data[2] => w_anode968w[3].IN0
data[2] => w_anode979w[3].IN0
data[2] => w_anode990w[3].IN0
eq[0] <= w_anode950w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode968w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode979w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode990w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1001w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1012w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1023w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1034w[3].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|mux_tfb:mux6
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w0_n2_mux_dataout.IN1
data[33] => l1_w1_n2_mux_dataout.IN1
data[34] => l1_w2_n2_mux_dataout.IN1
data[35] => l1_w3_n2_mux_dataout.IN1
data[36] => l1_w4_n2_mux_dataout.IN1
data[37] => l1_w5_n2_mux_dataout.IN1
data[38] => l1_w6_n2_mux_dataout.IN1
data[39] => l1_w7_n2_mux_dataout.IN1
data[40] => l1_w0_n2_mux_dataout.IN1
data[41] => l1_w1_n2_mux_dataout.IN1
data[42] => l1_w2_n2_mux_dataout.IN1
data[43] => l1_w3_n2_mux_dataout.IN1
data[44] => l1_w4_n2_mux_dataout.IN1
data[45] => l1_w5_n2_mux_dataout.IN1
data[46] => l1_w6_n2_mux_dataout.IN1
data[47] => l1_w7_n2_mux_dataout.IN1
data[48] => l1_w0_n3_mux_dataout.IN1
data[49] => l1_w1_n3_mux_dataout.IN1
data[50] => l1_w2_n3_mux_dataout.IN1
data[51] => l1_w3_n3_mux_dataout.IN1
data[52] => l1_w4_n3_mux_dataout.IN1
data[53] => l1_w5_n3_mux_dataout.IN1
data[54] => l1_w6_n3_mux_dataout.IN1
data[55] => l1_w7_n3_mux_dataout.IN1
data[56] => l1_w0_n3_mux_dataout.IN1
data[57] => l1_w1_n3_mux_dataout.IN1
data[58] => l1_w2_n3_mux_dataout.IN1
data[59] => l1_w3_n3_mux_dataout.IN1
data[60] => l1_w4_n3_mux_dataout.IN1
data[61] => l1_w5_n3_mux_dataout.IN1
data[62] => l1_w6_n3_mux_dataout.IN1
data[63] => l1_w7_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0


|russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|altsyncram_cth2:altsyncram1|mux_tfb:mux7
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w0_n0_mux_dataout.IN1
data[9] => l1_w1_n0_mux_dataout.IN1
data[10] => l1_w2_n0_mux_dataout.IN1
data[11] => l1_w3_n0_mux_dataout.IN1
data[12] => l1_w4_n0_mux_dataout.IN1
data[13] => l1_w5_n0_mux_dataout.IN1
data[14] => l1_w6_n0_mux_dataout.IN1
data[15] => l1_w7_n0_mux_dataout.IN1
data[16] => l1_w0_n1_mux_dataout.IN1
data[17] => l1_w1_n1_mux_dataout.IN1
data[18] => l1_w2_n1_mux_dataout.IN1
data[19] => l1_w3_n1_mux_dataout.IN1
data[20] => l1_w4_n1_mux_dataout.IN1
data[21] => l1_w5_n1_mux_dataout.IN1
data[22] => l1_w6_n1_mux_dataout.IN1
data[23] => l1_w7_n1_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w0_n2_mux_dataout.IN1
data[33] => l1_w1_n2_mux_dataout.IN1
data[34] => l1_w2_n2_mux_dataout.IN1
data[35] => l1_w3_n2_mux_dataout.IN1
data[36] => l1_w4_n2_mux_dataout.IN1
data[37] => l1_w5_n2_mux_dataout.IN1
data[38] => l1_w6_n2_mux_dataout.IN1
data[39] => l1_w7_n2_mux_dataout.IN1
data[40] => l1_w0_n2_mux_dataout.IN1
data[41] => l1_w1_n2_mux_dataout.IN1
data[42] => l1_w2_n2_mux_dataout.IN1
data[43] => l1_w3_n2_mux_dataout.IN1
data[44] => l1_w4_n2_mux_dataout.IN1
data[45] => l1_w5_n2_mux_dataout.IN1
data[46] => l1_w6_n2_mux_dataout.IN1
data[47] => l1_w7_n2_mux_dataout.IN1
data[48] => l1_w0_n3_mux_dataout.IN1
data[49] => l1_w1_n3_mux_dataout.IN1
data[50] => l1_w2_n3_mux_dataout.IN1
data[51] => l1_w3_n3_mux_dataout.IN1
data[52] => l1_w4_n3_mux_dataout.IN1
data[53] => l1_w5_n3_mux_dataout.IN1
data[54] => l1_w6_n3_mux_dataout.IN1
data[55] => l1_w7_n3_mux_dataout.IN1
data[56] => l1_w0_n3_mux_dataout.IN1
data[57] => l1_w1_n3_mux_dataout.IN1
data[58] => l1_w2_n3_mux_dataout.IN1
data[59] => l1_w3_n3_mux_dataout.IN1
data[60] => l1_w4_n3_mux_dataout.IN1
data[61] => l1_w5_n3_mux_dataout.IN1
data[62] => l1_w6_n3_mux_dataout.IN1
data[63] => l1_w7_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0


|russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
address[14] <= ram_rom_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
address[15] <= ram_rom_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|russian_core|game_ram:cartridge|altsyncram:altsyncram_component|altsyncram_dir1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|russian_core|datacontroller:datacontrol
address_in[0] => LessThan0.IN32
address_in[0] => LessThan1.IN32
address_in[0] => LessThan2.IN32
address_in[0] => LessThan3.IN32
address_in[0] => LessThan4.IN32
address_in[0] => LessThan5.IN32
address_in[0] => LessThan6.IN32
address_in[0] => LessThan7.IN32
address_in[0] => LessThan8.IN32
address_in[0] => LessThan9.IN32
address_in[0] => LessThan10.IN32
address_in[0] => LessThan11.IN32
address_in[0] => LessThan12.IN32
address_in[0] => LessThan13.IN32
address_in[0] => LessThan14.IN32
address_in[1] => LessThan0.IN31
address_in[1] => LessThan1.IN31
address_in[1] => LessThan2.IN31
address_in[1] => LessThan3.IN31
address_in[1] => LessThan4.IN31
address_in[1] => LessThan5.IN31
address_in[1] => LessThan6.IN31
address_in[1] => LessThan7.IN31
address_in[1] => LessThan8.IN31
address_in[1] => LessThan9.IN31
address_in[1] => LessThan10.IN31
address_in[1] => LessThan11.IN31
address_in[1] => LessThan12.IN31
address_in[1] => LessThan13.IN31
address_in[1] => LessThan14.IN31
address_in[2] => LessThan0.IN30
address_in[2] => LessThan1.IN30
address_in[2] => LessThan2.IN30
address_in[2] => LessThan3.IN30
address_in[2] => LessThan4.IN30
address_in[2] => LessThan5.IN30
address_in[2] => LessThan6.IN30
address_in[2] => LessThan7.IN30
address_in[2] => LessThan8.IN30
address_in[2] => LessThan9.IN30
address_in[2] => LessThan10.IN30
address_in[2] => LessThan11.IN30
address_in[2] => LessThan12.IN30
address_in[2] => LessThan13.IN30
address_in[2] => LessThan14.IN30
address_in[3] => LessThan0.IN29
address_in[3] => LessThan1.IN29
address_in[3] => LessThan2.IN29
address_in[3] => LessThan3.IN29
address_in[3] => LessThan4.IN29
address_in[3] => LessThan5.IN29
address_in[3] => LessThan6.IN29
address_in[3] => LessThan7.IN29
address_in[3] => LessThan8.IN29
address_in[3] => LessThan9.IN29
address_in[3] => LessThan10.IN29
address_in[3] => LessThan11.IN29
address_in[3] => LessThan12.IN29
address_in[3] => LessThan13.IN29
address_in[3] => LessThan14.IN29
address_in[4] => LessThan0.IN28
address_in[4] => LessThan1.IN28
address_in[4] => LessThan2.IN28
address_in[4] => LessThan3.IN28
address_in[4] => LessThan4.IN28
address_in[4] => LessThan5.IN28
address_in[4] => LessThan6.IN28
address_in[4] => LessThan7.IN28
address_in[4] => LessThan8.IN28
address_in[4] => LessThan9.IN28
address_in[4] => LessThan10.IN28
address_in[4] => LessThan11.IN28
address_in[4] => LessThan12.IN28
address_in[4] => LessThan13.IN28
address_in[4] => LessThan14.IN28
address_in[5] => LessThan0.IN27
address_in[5] => LessThan1.IN27
address_in[5] => LessThan2.IN27
address_in[5] => LessThan3.IN27
address_in[5] => LessThan4.IN27
address_in[5] => LessThan5.IN27
address_in[5] => LessThan6.IN27
address_in[5] => LessThan7.IN27
address_in[5] => LessThan8.IN27
address_in[5] => LessThan9.IN27
address_in[5] => LessThan10.IN27
address_in[5] => LessThan11.IN27
address_in[5] => LessThan12.IN27
address_in[5] => LessThan13.IN27
address_in[5] => LessThan14.IN27
address_in[6] => LessThan0.IN26
address_in[6] => LessThan1.IN26
address_in[6] => LessThan2.IN26
address_in[6] => LessThan3.IN26
address_in[6] => LessThan4.IN26
address_in[6] => LessThan5.IN26
address_in[6] => LessThan6.IN26
address_in[6] => LessThan7.IN26
address_in[6] => LessThan8.IN26
address_in[6] => LessThan9.IN26
address_in[6] => LessThan10.IN26
address_in[6] => LessThan11.IN26
address_in[6] => LessThan12.IN26
address_in[6] => LessThan13.IN26
address_in[6] => LessThan14.IN26
address_in[7] => LessThan0.IN25
address_in[7] => LessThan1.IN25
address_in[7] => LessThan2.IN25
address_in[7] => LessThan3.IN25
address_in[7] => LessThan4.IN25
address_in[7] => LessThan5.IN25
address_in[7] => LessThan6.IN25
address_in[7] => LessThan7.IN25
address_in[7] => LessThan8.IN25
address_in[7] => LessThan9.IN25
address_in[7] => LessThan10.IN25
address_in[7] => LessThan11.IN25
address_in[7] => LessThan12.IN25
address_in[7] => LessThan13.IN25
address_in[7] => LessThan14.IN25
address_in[8] => LessThan0.IN24
address_in[8] => LessThan1.IN24
address_in[8] => LessThan2.IN24
address_in[8] => LessThan3.IN24
address_in[8] => LessThan4.IN24
address_in[8] => LessThan5.IN24
address_in[8] => LessThan6.IN24
address_in[8] => LessThan7.IN24
address_in[8] => LessThan8.IN24
address_in[8] => LessThan9.IN24
address_in[8] => LessThan10.IN24
address_in[8] => LessThan11.IN24
address_in[8] => LessThan12.IN24
address_in[8] => LessThan13.IN24
address_in[8] => LessThan14.IN24
address_in[9] => LessThan0.IN23
address_in[9] => LessThan1.IN23
address_in[9] => LessThan2.IN23
address_in[9] => LessThan3.IN23
address_in[9] => LessThan4.IN23
address_in[9] => LessThan5.IN23
address_in[9] => LessThan6.IN23
address_in[9] => LessThan7.IN23
address_in[9] => LessThan8.IN23
address_in[9] => LessThan9.IN23
address_in[9] => LessThan10.IN23
address_in[9] => LessThan11.IN23
address_in[9] => LessThan12.IN23
address_in[9] => LessThan13.IN23
address_in[9] => LessThan14.IN23
address_in[10] => LessThan0.IN22
address_in[10] => LessThan1.IN22
address_in[10] => LessThan2.IN22
address_in[10] => LessThan3.IN22
address_in[10] => LessThan4.IN22
address_in[10] => LessThan5.IN22
address_in[10] => LessThan6.IN22
address_in[10] => LessThan7.IN22
address_in[10] => LessThan8.IN22
address_in[10] => LessThan9.IN22
address_in[10] => LessThan10.IN22
address_in[10] => LessThan11.IN22
address_in[10] => LessThan12.IN22
address_in[10] => LessThan13.IN22
address_in[10] => LessThan14.IN22
address_in[11] => LessThan0.IN21
address_in[11] => LessThan1.IN21
address_in[11] => LessThan2.IN21
address_in[11] => LessThan3.IN21
address_in[11] => LessThan4.IN21
address_in[11] => LessThan5.IN21
address_in[11] => LessThan6.IN21
address_in[11] => LessThan7.IN21
address_in[11] => LessThan8.IN21
address_in[11] => LessThan9.IN21
address_in[11] => LessThan10.IN21
address_in[11] => LessThan11.IN21
address_in[11] => LessThan12.IN21
address_in[11] => LessThan13.IN21
address_in[11] => LessThan14.IN21
address_in[12] => LessThan0.IN20
address_in[12] => LessThan1.IN20
address_in[12] => LessThan2.IN20
address_in[12] => LessThan3.IN20
address_in[12] => LessThan4.IN20
address_in[12] => LessThan5.IN20
address_in[12] => LessThan6.IN20
address_in[12] => LessThan7.IN20
address_in[12] => LessThan8.IN20
address_in[12] => LessThan9.IN20
address_in[12] => LessThan10.IN20
address_in[12] => LessThan11.IN20
address_in[12] => LessThan12.IN20
address_in[12] => LessThan13.IN20
address_in[12] => LessThan14.IN20
address_in[13] => LessThan0.IN19
address_in[13] => LessThan1.IN19
address_in[13] => LessThan2.IN19
address_in[13] => LessThan3.IN19
address_in[13] => LessThan4.IN19
address_in[13] => LessThan5.IN19
address_in[13] => LessThan6.IN19
address_in[13] => LessThan7.IN19
address_in[13] => LessThan8.IN19
address_in[13] => LessThan9.IN19
address_in[13] => LessThan10.IN19
address_in[13] => LessThan11.IN19
address_in[13] => LessThan12.IN19
address_in[13] => LessThan13.IN19
address_in[13] => LessThan14.IN19
address_in[14] => LessThan0.IN18
address_in[14] => LessThan1.IN18
address_in[14] => LessThan2.IN18
address_in[14] => LessThan3.IN18
address_in[14] => LessThan4.IN18
address_in[14] => LessThan5.IN18
address_in[14] => LessThan6.IN18
address_in[14] => LessThan7.IN18
address_in[14] => LessThan8.IN18
address_in[14] => LessThan9.IN18
address_in[14] => LessThan10.IN18
address_in[14] => LessThan11.IN18
address_in[14] => LessThan12.IN18
address_in[14] => LessThan13.IN18
address_in[14] => LessThan14.IN18
address_in[15] => LessThan0.IN17
address_in[15] => LessThan1.IN17
address_in[15] => LessThan2.IN17
address_in[15] => LessThan3.IN17
address_in[15] => LessThan4.IN17
address_in[15] => LessThan5.IN17
address_in[15] => LessThan6.IN17
address_in[15] => LessThan7.IN17
address_in[15] => LessThan8.IN17
address_in[15] => LessThan9.IN17
address_in[15] => LessThan10.IN17
address_in[15] => LessThan11.IN17
address_in[15] => LessThan12.IN17
address_in[15] => LessThan13.IN17
address_in[15] => LessThan14.IN17
data_from_cart[0] <> data_from_cart[0]
data_from_cart[1] <> data_from_cart[1]
data_from_cart[2] <> data_from_cart[2]
data_from_cart[3] <> data_from_cart[3]
data_from_cart[4] <> data_from_cart[4]
data_from_cart[5] <> data_from_cart[5]
data_from_cart[6] <> data_from_cart[6]
data_from_cart[7] <> data_from_cart[7]
data_wram[0] <> data_wram[0]
data_wram[1] <> data_wram[1]
data_wram[2] <> data_wram[2]
data_wram[3] <> data_wram[3]
data_wram[4] <> data_wram[4]
data_wram[5] <> data_wram[5]
data_wram[6] <> data_wram[6]
data_wram[7] <> data_wram[7]
data_ppu[0] <> data_ppu[0]
data_ppu[1] <> data_ppu[1]
data_ppu[2] <> data_ppu[2]
data_ppu[3] <> data_ppu[3]
data_ppu[4] <> data_ppu[4]
data_ppu[5] <> data_ppu[5]
data_ppu[6] <> data_ppu[6]
data_ppu[7] <> data_ppu[7]
data_cpu[0] <> data_cpu[0]
data_cpu[1] <> data_cpu[1]
data_cpu[2] <> data_cpu[2]
data_cpu[3] <> data_cpu[3]
data_cpu[4] <> data_cpu[4]
data_cpu[5] <> data_cpu[5]
data_cpu[6] <> data_cpu[6]
data_cpu[7] <> data_cpu[7]


