

================================================================
== Vitis HLS Report for 'filt_Pipeline_VITIS_LOOP_18_1'
================================================================
* Date:           Mon Apr  1 18:35:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.003 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   17|       -|      -|    -|
|Expression       |        -|    -|       0|    281|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|       0|     96|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|    1640|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   33|    1640|    605|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   15|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_16s_16_1_1_U1   |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_16_1_1_U2   |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_16_1_1_U3   |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_16_1_1_U4   |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_16_1_1_U5   |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_16_1_1_U6   |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_16_1_1_U7   |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_16_1_1_U8   |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_16_1_1_U9   |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_16_1_1_U10  |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_16_1_1_U11  |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_16_1_1_U12  |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_16_1_1_U13  |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_16_1_1_U14  |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_16_1_1_U15  |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_16s_16_1_1_U16  |mul_16s_16s_16_1_1  |        0|   1|  0|   6|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|  16|  0|  96|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U17  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U18  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U19  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U20  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U21  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U22  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U23  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U24  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U25  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U26  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U27  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U28  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U29  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U30  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U31  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U32  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_16ns_16_4_1_U33  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln42_12_fu_859_p2      |         +|   0|  0|  23|          16|          16|
    |add_ln42_13_fu_893_p2      |         +|   0|  0|  16|          16|          16|
    |add_ln42_14_fu_907_p2      |         +|   0|  0|  16|          16|          16|
    |add_ln42_17_fu_863_p2      |         +|   0|  0|  23|          16|          16|
    |add_ln42_20_fu_867_p2      |         +|   0|  0|  23|          16|          16|
    |add_ln42_21_fu_898_p2      |         +|   0|  0|  16|          16|          16|
    |add_ln42_24_fu_871_p2      |         +|   0|  0|  16|          16|          16|
    |add_ln42_28_fu_851_p2      |         +|   0|  0|  23|          16|          16|
    |add_ln42_29_fu_875_p2      |         +|   0|  0|  16|          16|          16|
    |add_ln42_2_fu_880_p2       |         +|   0|  0|  16|          16|          16|
    |add_ln42_30_fu_902_p2      |         +|   0|  0|  16|          16|          16|
    |add_ln42_5_fu_855_p2       |         +|   0|  0|  23|          16|          16|
    |add_ln42_6_fu_884_p2       |         +|   0|  0|  16|          16|          16|
    |add_ln42_9_fu_889_p2       |         +|   0|  0|  16|          16|          16|
    |y_TDATA                    |         +|   0|  0|  16|          16|          16|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 281|         243|         244|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg  |   9|          2|    1|          2|
    |x_TDATA_blk_n                     |   9|          2|    1|          2|
    |y_TDATA_blk_n                     |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln42_12_reg_1441                                                                           |  16|   0|   16|          0|
    |add_ln42_13_reg_1466                                                                           |  16|   0|   16|          0|
    |add_ln42_17_reg_1446                                                                           |  16|   0|   16|          0|
    |add_ln42_20_reg_1451                                                                           |  16|   0|   16|          0|
    |add_ln42_28_reg_1416                                                                           |  16|   0|   16|          0|
    |add_ln42_29_reg_1456                                                                           |  16|   0|   16|          0|
    |add_ln42_30_reg_1471                                                                           |  16|   0|   16|          0|
    |add_ln42_5_reg_1426                                                                            |  16|   0|   16|          0|
    |add_ln42_6_reg_1461                                                                            |  16|   0|   16|          0|
    |add_ln42_7_reg_1431                                                                            |  16|   0|   16|          0|
    |add_ln42_8_reg_1436                                                                            |  16|   0|   16|          0|
    |add_ln42_reg_1421                                                                              |  16|   0|   16|          0|
    |ap_CS_fsm                                                                                      |   1|   0|    1|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                                                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                                                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                                                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                                                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                                                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                                                               |   1|   0|    1|          0|
    |filt_stream_short_stream_axis_0_lowfreq_shift_reg                                              |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_lowfreq_shift_reg_1                                            |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_lowfreq_shift_reg_2                                            |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_lowfreq_shift_reg_3                                            |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_lowfreq_shift_reg_4                                            |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_lowfreq_shift_reg_5                                            |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load_reg_1244                              |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_lowfreq_shift_reg_6                                            |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_lowfreq_shift_reg_7                                            |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_lowfreq_shift_reg_8                                            |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load_reg_1233                              |  16|   0|   16|          0|
    |filt_stream_short_stream_axis_0_lowfreq_shift_reg_9                                            |  16|   0|   16|          0|
    |lowfreq_accumulate_reg_1391                                                                    |  16|   0|   16|          0|
    |mul_ln39_10_reg_1306                                                                           |  16|   0|   16|          0|
    |mul_ln39_10_reg_1306_pp0_iter3_reg                                                             |  16|   0|   16|          0|
    |mul_ln39_12_reg_1316                                                                           |  16|   0|   16|          0|
    |mul_ln39_12_reg_1316_pp0_iter3_reg                                                             |  16|   0|   16|          0|
    |mul_ln39_14_reg_1326                                                                           |  16|   0|   16|          0|
    |mul_ln39_14_reg_1326_pp0_iter3_reg                                                             |  16|   0|   16|          0|
    |mul_ln39_16_reg_1336                                                                           |  16|   0|   16|          0|
    |mul_ln39_16_reg_1336_pp0_iter3_reg                                                             |  16|   0|   16|          0|
    |mul_ln39_18_reg_1346                                                                           |  16|   0|   16|          0|
    |mul_ln39_18_reg_1346_pp0_iter3_reg                                                             |  16|   0|   16|          0|
    |mul_ln39_20_reg_1356                                                                           |  16|   0|   16|          0|
    |mul_ln39_20_reg_1356_pp0_iter3_reg                                                             |  16|   0|   16|          0|
    |mul_ln39_22_reg_1366                                                                           |  16|   0|   16|          0|
    |mul_ln39_22_reg_1366_pp0_iter3_reg                                                             |  16|   0|   16|          0|
    |mul_ln39_24_reg_1376                                                                           |  16|   0|   16|          0|
    |mul_ln39_24_reg_1376_pp0_iter3_reg                                                             |  16|   0|   16|          0|
    |mul_ln39_26_reg_1386                                                                           |  16|   0|   16|          0|
    |mul_ln39_29_reg_1260                                                                           |  16|   0|   16|          0|
    |mul_ln39_2_reg_1406                                                                            |  16|   0|   16|          0|
    |mul_ln39_4_reg_1276                                                                            |  16|   0|   16|          0|
    |mul_ln39_4_reg_1276_pp0_iter3_reg                                                              |  16|   0|   16|          0|
    |mul_ln39_6_reg_1286                                                                            |  16|   0|   16|          0|
    |mul_ln39_6_reg_1286_pp0_iter3_reg                                                              |  16|   0|   16|          0|
    |mul_ln39_8_reg_1296                                                                            |  16|   0|   16|          0|
    |mul_ln39_8_reg_1296_pp0_iter3_reg                                                              |  16|   0|   16|          0|
    |mul_ln39_reg_1396                                                                              |  16|   0|   16|          0|
    |mul_ln39_reg_1396_pp0_iter4_reg                                                                |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E              |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_1            |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_10           |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_11           |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_12           |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_13           |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_14           |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_15           |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_16           |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_17           |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_18           |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_19           |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_2            |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_20           |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_21           |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_25_reg_1265  |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_3            |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_4            |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_5            |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_6            |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_7            |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_8            |  16|   0|   16|          0|
    |p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_9            |  16|   0|   16|          0|
    |tmp_data_reg_1198                                                                              |  16|   0|   16|          0|
    |tmp_data_reg_1198_pp0_iter1_reg                                                                |  16|   0|   16|          0|
    |tmp_dest_reg_1228                                                                              |   1|   0|    1|          0|
    |tmp_id_reg_1223                                                                                |   1|   0|    1|          0|
    |tmp_keep_reg_1203                                                                              |   2|   0|    2|          0|
    |tmp_last_reg_1218                                                                              |   1|   0|    1|          0|
    |tmp_strb_reg_1208                                                                              |   2|   0|    2|          0|
    |tmp_user_reg_1213                                                                              |   1|   0|    1|          0|
    |tmp_dest_reg_1228                                                                              |  64|  32|    1|          0|
    |tmp_id_reg_1223                                                                                |  64|  32|    1|          0|
    |tmp_keep_reg_1203                                                                              |  64|  32|    2|          0|
    |tmp_last_reg_1218                                                                              |  64|  32|    1|          0|
    |tmp_strb_reg_1208                                                                              |  64|  32|    2|          0|
    |tmp_user_reg_1213                                                                              |  64|  32|    1|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          |1640| 192| 1264|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_18_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  filt_Pipeline_VITIS_LOOP_18_1|  return value|
|x_TVALID           |   in|    1|        axis|                     x_V_data_V|       pointer|
|x_TDATA            |   in|   16|        axis|                     x_V_data_V|       pointer|
|y_TREADY           |   in|    1|        axis|                     y_V_data_V|       pointer|
|y_TDATA            |  out|   16|        axis|                     y_V_data_V|       pointer|
|x_TREADY           |  out|    1|        axis|                     x_V_dest_V|       pointer|
|x_TDEST            |   in|    1|        axis|                     x_V_dest_V|       pointer|
|x_TKEEP            |   in|    2|        axis|                     x_V_keep_V|       pointer|
|x_TSTRB            |   in|    2|        axis|                     x_V_strb_V|       pointer|
|x_TUSER            |   in|    1|        axis|                     x_V_user_V|       pointer|
|x_TLAST            |   in|    1|        axis|                     x_V_last_V|       pointer|
|x_TID              |   in|    1|        axis|                       x_V_id_V|       pointer|
|gmem_addr_read_32  |   in|   16|     ap_none|              gmem_addr_read_32|        scalar|
|gmem_addr_read     |   in|   16|     ap_none|                 gmem_addr_read|        scalar|
|gmem_addr_read_31  |   in|   16|     ap_none|              gmem_addr_read_31|        scalar|
|gmem_addr_read_30  |   in|   16|     ap_none|              gmem_addr_read_30|        scalar|
|gmem_addr_read_29  |   in|   16|     ap_none|              gmem_addr_read_29|        scalar|
|gmem_addr_read_28  |   in|   16|     ap_none|              gmem_addr_read_28|        scalar|
|gmem_addr_read_27  |   in|   16|     ap_none|              gmem_addr_read_27|        scalar|
|gmem_addr_read_26  |   in|   16|     ap_none|              gmem_addr_read_26|        scalar|
|gmem_addr_read_25  |   in|   16|     ap_none|              gmem_addr_read_25|        scalar|
|gmem_addr_read_24  |   in|   16|     ap_none|              gmem_addr_read_24|        scalar|
|gmem_addr_read_23  |   in|   16|     ap_none|              gmem_addr_read_23|        scalar|
|gmem_addr_read_22  |   in|   16|     ap_none|              gmem_addr_read_22|        scalar|
|gmem_addr_read_21  |   in|   16|     ap_none|              gmem_addr_read_21|        scalar|
|gmem_addr_read_20  |   in|   16|     ap_none|              gmem_addr_read_20|        scalar|
|gmem_addr_read_19  |   in|   16|     ap_none|              gmem_addr_read_19|        scalar|
|gmem_addr_read_18  |   in|   16|     ap_none|              gmem_addr_read_18|        scalar|
|gmem_addr_read_17  |   in|   16|     ap_none|              gmem_addr_read_17|        scalar|
|gmem_addr_read_16  |   in|   16|     ap_none|              gmem_addr_read_16|        scalar|
|gmem_addr_read_15  |   in|   16|     ap_none|              gmem_addr_read_15|        scalar|
|gmem_addr_read_14  |   in|   16|     ap_none|              gmem_addr_read_14|        scalar|
|gmem_addr_read_13  |   in|   16|     ap_none|              gmem_addr_read_13|        scalar|
|gmem_addr_read_12  |   in|   16|     ap_none|              gmem_addr_read_12|        scalar|
|gmem_addr_read_11  |   in|   16|     ap_none|              gmem_addr_read_11|        scalar|
|gmem_addr_read_10  |   in|   16|     ap_none|              gmem_addr_read_10|        scalar|
|gmem_addr_read_9   |   in|   16|     ap_none|               gmem_addr_read_9|        scalar|
|gmem_addr_read_8   |   in|   16|     ap_none|               gmem_addr_read_8|        scalar|
|gmem_addr_read_7   |   in|   16|     ap_none|               gmem_addr_read_7|        scalar|
|gmem_addr_read_6   |   in|   16|     ap_none|               gmem_addr_read_6|        scalar|
|gmem_addr_read_5   |   in|   16|     ap_none|               gmem_addr_read_5|        scalar|
|gmem_addr_read_4   |   in|   16|     ap_none|               gmem_addr_read_4|        scalar|
|gmem_addr_read_3   |   in|   16|     ap_none|               gmem_addr_read_3|        scalar|
|gmem_addr_read_2   |   in|   16|     ap_none|               gmem_addr_read_2|        scalar|
|gmem_addr_read_1   |   in|   16|     ap_none|               gmem_addr_read_1|        scalar|
|y_TVALID           |  out|    1|        axis|                     y_V_dest_V|       pointer|
|y_TDEST            |  out|    1|        axis|                     y_V_dest_V|       pointer|
|y_TKEEP            |  out|    2|        axis|                     y_V_keep_V|       pointer|
|y_TSTRB            |  out|    2|        axis|                     y_V_strb_V|       pointer|
|y_TUSER            |  out|    1|        axis|                     y_V_user_V|       pointer|
|y_TLAST            |  out|    1|        axis|                     y_V_last_V|       pointer|
|y_TID              |  out|    1|        axis|                       y_V_id_V|       pointer|
+-------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.05>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %y_V_data_V, i2 %y_V_keep_V, i2 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_8"   --->   Operation 11 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i16 %x_V_data_V, i2 %x_V_keep_V, i2 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_7"   --->   Operation 12 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %x_V_dest_V, i1 %x_V_id_V, i1 %x_V_last_V, i1 %x_V_user_V, i2 %x_V_strb_V, i2 %x_V_keep_V, i16 %x_V_data_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %y_V_dest_V, i1 %y_V_id_V, i1 %y_V_last_V, i1 %y_V_user_V, i2 %y_V_strb_V, i2 %y_V_keep_V, i16 %y_V_data_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%gmem_addr_read_33 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_1"   --->   Operation 15 'read' 'gmem_addr_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%gmem_addr_read_34 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_2"   --->   Operation 16 'read' 'gmem_addr_read_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%gmem_addr_read_35 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_3"   --->   Operation 17 'read' 'gmem_addr_read_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%gmem_addr_read_36 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_4"   --->   Operation 18 'read' 'gmem_addr_read_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%gmem_addr_read_37 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_5"   --->   Operation 19 'read' 'gmem_addr_read_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%gmem_addr_read_38 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_6"   --->   Operation 20 'read' 'gmem_addr_read_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%gmem_addr_read_39 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_7"   --->   Operation 21 'read' 'gmem_addr_read_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%gmem_addr_read_40 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_8"   --->   Operation 22 'read' 'gmem_addr_read_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%gmem_addr_read_41 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_9"   --->   Operation 23 'read' 'gmem_addr_read_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%gmem_addr_read_42 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_10"   --->   Operation 24 'read' 'gmem_addr_read_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%gmem_addr_read_43 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_11"   --->   Operation 25 'read' 'gmem_addr_read_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%gmem_addr_read_44 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_12"   --->   Operation 26 'read' 'gmem_addr_read_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%gmem_addr_read_45 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_13"   --->   Operation 27 'read' 'gmem_addr_read_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_addr_read_46 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_14"   --->   Operation 28 'read' 'gmem_addr_read_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%gmem_addr_read_47 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_15"   --->   Operation 29 'read' 'gmem_addr_read_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%gmem_addr_read_48 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_16"   --->   Operation 30 'read' 'gmem_addr_read_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%gmem_addr_read_49 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_17"   --->   Operation 31 'read' 'gmem_addr_read_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%gmem_addr_read_50 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_18"   --->   Operation 32 'read' 'gmem_addr_read_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%gmem_addr_read_51 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_19"   --->   Operation 33 'read' 'gmem_addr_read_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%gmem_addr_read_52 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_20"   --->   Operation 34 'read' 'gmem_addr_read_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%gmem_addr_read_53 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_21"   --->   Operation 35 'read' 'gmem_addr_read_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%gmem_addr_read_54 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_22"   --->   Operation 36 'read' 'gmem_addr_read_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%gmem_addr_read_55 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_23"   --->   Operation 37 'read' 'gmem_addr_read_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_addr_read_56 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_24"   --->   Operation 38 'read' 'gmem_addr_read_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%gmem_addr_read_57 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_25"   --->   Operation 39 'read' 'gmem_addr_read_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%gmem_addr_read_58 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_26"   --->   Operation 40 'read' 'gmem_addr_read_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%gmem_addr_read_59 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_27"   --->   Operation 41 'read' 'gmem_addr_read_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%gmem_addr_read_60 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_28"   --->   Operation 42 'read' 'gmem_addr_read_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%gmem_addr_read_61 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_29"   --->   Operation 43 'read' 'gmem_addr_read_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_addr_read_62 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_30"   --->   Operation 44 'read' 'gmem_addr_read_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%gmem_addr_read_63 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_31"   --->   Operation 45 'read' 'gmem_addr_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%gmem_addr_read_64 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read"   --->   Operation 46 'read' 'gmem_addr_read_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%gmem_addr_read_65 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %gmem_addr_read_32"   --->   Operation 47 'read' 'gmem_addr_read_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %LowFreq_Shift_Accumulate_Loop"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.00ns)   --->   "%empty = read i24 @_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A, i16 %x_V_data_V, i2 %x_V_keep_V, i2 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V" [filt.cpp:31]   --->   Operation 49 'read' 'empty' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 50 'extractvalue' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_keep = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 51 'extractvalue' 'tmp_keep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_strb = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 52 'extractvalue' 'tmp_strb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_user = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 53 'extractvalue' 'tmp_user' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_last = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 54 'extractvalue' 'tmp_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_id = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 55 'extractvalue' 'tmp_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_dest = extractvalue i24 %empty" [filt.cpp:31]   --->   Operation 56 'extractvalue' 'tmp_dest' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_8" [filt.cpp:38]   --->   Operation 57 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9" [filt.cpp:38]   --->   Operation 58 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_26)   --->   "%mul_ln39_30 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load, i16 %gmem_addr_read_33" [filt.cpp:39]   --->   Operation 59 'mul' 'mul_ln39_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_8" [filt.cpp:38]   --->   Operation 60 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln43 = store i16 %tmp_data, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9" [filt.cpp:43]   --->   Operation 61 'store' 'store_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp_last, void %cleanup.cont, void %while.end.exitStub" [filt.cpp:31]   --->   Operation 62 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [filt.cpp:18]   --->   Operation 63 'specpipeline' 'specpipeline_ln18' <Predicate = (!tmp_last)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [filt.cpp:18]   --->   Operation 64 'specloopname' 'specloopname_ln18' <Predicate = (!tmp_last)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln18 = br void %LowFreq_Shift_Accumulate_Loop" [filt.cpp:18]   --->   Operation 65 'br' 'br_ln18' <Predicate = (!tmp_last)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_5" [filt.cpp:38]   --->   Operation 66 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6" [filt.cpp:38]   --->   Operation 67 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_25)   --->   "%mul_ln39_27 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load, i16 %gmem_addr_read_36" [filt.cpp:39]   --->   Operation 68 'mul' 'mul_ln39_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7" [filt.cpp:38]   --->   Operation 69 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_27)   --->   "%mul_ln39_28 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load, i16 %gmem_addr_read_35" [filt.cpp:39]   --->   Operation 70 'mul' 'mul_ln39_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (5.58ns)   --->   "%mul_ln39_29 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load, i16 %gmem_addr_read_34" [filt.cpp:39]   --->   Operation 71 'mul' 'mul_ln39_29' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_26)   --->   "%mul_ln39_30 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load, i16 %gmem_addr_read_33" [filt.cpp:39]   --->   Operation 72 'mul' 'mul_ln39_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_5" [filt.cpp:38]   --->   Operation 73 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6" [filt.cpp:38]   --->   Operation 74 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7" [filt.cpp:38]   --->   Operation 75 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 76 [3/3] (1.05ns) (grouped into DSP with root node add_ln42)   --->   "%mul_ln42 = mul i16 %tmp_data, i16 %gmem_addr_read_64" [filt.cpp:42]   --->   Operation 76 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_25 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_3" [filt.cpp:38]   --->   Operation 77 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_26 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_4" [filt.cpp:38]   --->   Operation 78 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_3)   --->   "%mul_ln39_3 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_26, i16 %gmem_addr_read_60" [filt.cpp:39]   --->   Operation 79 'mul' 'mul_ln39_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_27 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_5" [filt.cpp:38]   --->   Operation 80 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (5.58ns)   --->   "%mul_ln39_4 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_27, i16 %gmem_addr_read_59" [filt.cpp:39]   --->   Operation 81 'mul' 'mul_ln39_4' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_28 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_6" [filt.cpp:38]   --->   Operation 82 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_4)   --->   "%mul_ln39_5 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_28, i16 %gmem_addr_read_58" [filt.cpp:39]   --->   Operation 83 'mul' 'mul_ln39_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_29 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_7" [filt.cpp:38]   --->   Operation 84 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (5.58ns)   --->   "%mul_ln39_6 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_29, i16 %gmem_addr_read_57" [filt.cpp:39]   --->   Operation 85 'mul' 'mul_ln39_6' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_30 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_8" [filt.cpp:38]   --->   Operation 86 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_7)   --->   "%mul_ln39_7 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_30, i16 %gmem_addr_read_56" [filt.cpp:39]   --->   Operation 87 'mul' 'mul_ln39_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_31 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_9" [filt.cpp:38]   --->   Operation 88 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (5.58ns)   --->   "%mul_ln39_8 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_31, i16 %gmem_addr_read_55" [filt.cpp:39]   --->   Operation 89 'mul' 'mul_ln39_8' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_32 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_10" [filt.cpp:38]   --->   Operation 90 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_8)   --->   "%mul_ln39_9 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_32, i16 %gmem_addr_read_54" [filt.cpp:39]   --->   Operation 91 'mul' 'mul_ln39_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_33 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_11" [filt.cpp:38]   --->   Operation 92 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (5.58ns)   --->   "%mul_ln39_10 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_33, i16 %gmem_addr_read_53" [filt.cpp:39]   --->   Operation 93 'mul' 'mul_ln39_10' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_34 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_12" [filt.cpp:38]   --->   Operation 94 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_10)   --->   "%mul_ln39_11 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_34, i16 %gmem_addr_read_52" [filt.cpp:39]   --->   Operation 95 'mul' 'mul_ln39_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_35 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_13" [filt.cpp:38]   --->   Operation 96 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (5.58ns)   --->   "%mul_ln39_12 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_35, i16 %gmem_addr_read_51" [filt.cpp:39]   --->   Operation 97 'mul' 'mul_ln39_12' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_36 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_14" [filt.cpp:38]   --->   Operation 98 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_11)   --->   "%mul_ln39_13 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_36, i16 %gmem_addr_read_50" [filt.cpp:39]   --->   Operation 99 'mul' 'mul_ln39_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_37 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_15" [filt.cpp:38]   --->   Operation 100 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (5.58ns)   --->   "%mul_ln39_14 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_37, i16 %gmem_addr_read_49" [filt.cpp:39]   --->   Operation 101 'mul' 'mul_ln39_14' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_38 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_16" [filt.cpp:38]   --->   Operation 102 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_15)   --->   "%mul_ln39_15 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_38, i16 %gmem_addr_read_48" [filt.cpp:39]   --->   Operation 103 'mul' 'mul_ln39_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_39 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_17" [filt.cpp:38]   --->   Operation 104 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (5.58ns)   --->   "%mul_ln39_16 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_39, i16 %gmem_addr_read_47" [filt.cpp:39]   --->   Operation 105 'mul' 'mul_ln39_16' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_40 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_18" [filt.cpp:38]   --->   Operation 106 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_16)   --->   "%mul_ln39_17 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_40, i16 %gmem_addr_read_46" [filt.cpp:39]   --->   Operation 107 'mul' 'mul_ln39_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_41 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_19" [filt.cpp:38]   --->   Operation 108 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (5.58ns)   --->   "%mul_ln39_18 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_41, i16 %gmem_addr_read_45" [filt.cpp:39]   --->   Operation 109 'mul' 'mul_ln39_18' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_42 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_20" [filt.cpp:38]   --->   Operation 110 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_18)   --->   "%mul_ln39_19 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_42, i16 %gmem_addr_read_44" [filt.cpp:39]   --->   Operation 111 'mul' 'mul_ln39_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_43 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_21" [filt.cpp:38]   --->   Operation 112 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (5.58ns)   --->   "%mul_ln39_20 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_43, i16 %gmem_addr_read_43" [filt.cpp:39]   --->   Operation 113 'mul' 'mul_ln39_20' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg" [filt.cpp:38]   --->   Operation 114 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_19)   --->   "%mul_ln39_21 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_load, i16 %gmem_addr_read_42" [filt.cpp:39]   --->   Operation 115 'mul' 'mul_ln39_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_1" [filt.cpp:38]   --->   Operation 116 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (5.58ns)   --->   "%mul_ln39_22 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load, i16 %gmem_addr_read_41" [filt.cpp:39]   --->   Operation 117 'mul' 'mul_ln39_22' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2" [filt.cpp:38]   --->   Operation 118 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_22)   --->   "%mul_ln39_23 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load, i16 %gmem_addr_read_40" [filt.cpp:39]   --->   Operation 119 'mul' 'mul_ln39_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_3" [filt.cpp:38]   --->   Operation 120 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (5.58ns)   --->   "%mul_ln39_24 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load, i16 %gmem_addr_read_39" [filt.cpp:39]   --->   Operation 121 'mul' 'mul_ln39_24' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load = load i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4" [filt.cpp:38]   --->   Operation 122 'load' 'filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_23)   --->   "%mul_ln39_25 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load, i16 %gmem_addr_read_38" [filt.cpp:39]   --->   Operation 123 'mul' 'mul_ln39_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 124 [1/1] (5.58ns)   --->   "%mul_ln39_26 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load, i16 %gmem_addr_read_37" [filt.cpp:39]   --->   Operation 124 'mul' 'mul_ln39_26' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_25)   --->   "%mul_ln39_27 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load, i16 %gmem_addr_read_36" [filt.cpp:39]   --->   Operation 125 'mul' 'mul_ln39_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_27)   --->   "%mul_ln39_28 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load, i16 %gmem_addr_read_35" [filt.cpp:39]   --->   Operation 126 'mul' 'mul_ln39_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_26)   --->   "%mul_ln39_30 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load, i16 %gmem_addr_read_33" [filt.cpp:39]   --->   Operation 127 'mul' 'mul_ln39_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 128 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_26 = add i16 %mul_ln39_29, i16 %mul_ln39_30" [filt.cpp:42]   --->   Operation 128 'add' 'add_ln42_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_26, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_3" [filt.cpp:38]   --->   Operation 129 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_27, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_4" [filt.cpp:38]   --->   Operation 130 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_28, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_5" [filt.cpp:38]   --->   Operation 131 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_29, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_6" [filt.cpp:38]   --->   Operation 132 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_30, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_7" [filt.cpp:38]   --->   Operation 133 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_31, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_8" [filt.cpp:38]   --->   Operation 134 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_32, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_9" [filt.cpp:38]   --->   Operation 135 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_33, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_10" [filt.cpp:38]   --->   Operation 136 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_34, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_11" [filt.cpp:38]   --->   Operation 137 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_35, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_12" [filt.cpp:38]   --->   Operation 138 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_36, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_13" [filt.cpp:38]   --->   Operation 139 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_37, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_14" [filt.cpp:38]   --->   Operation 140 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_38, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_15" [filt.cpp:38]   --->   Operation 141 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_39, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_16" [filt.cpp:38]   --->   Operation 142 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_40, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_17" [filt.cpp:38]   --->   Operation 143 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_41, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_18" [filt.cpp:38]   --->   Operation 144 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_42, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_19" [filt.cpp:38]   --->   Operation 145 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_43, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_20" [filt.cpp:38]   --->   Operation 146 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_load, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_21" [filt.cpp:38]   --->   Operation 147 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg" [filt.cpp:38]   --->   Operation 148 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_1" [filt.cpp:38]   --->   Operation 149 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2" [filt.cpp:38]   --->   Operation 150 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_3" [filt.cpp:38]   --->   Operation 151 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load, i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4" [filt.cpp:38]   --->   Operation 152 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.58>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_22 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E" [filt.cpp:38]   --->   Operation 153 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (5.58ns)   --->   "%lowfreq_accumulate = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_22, i16 %gmem_addr_read_65" [filt.cpp:39]   --->   Operation 154 'mul' 'lowfreq_accumulate' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [2/3] (1.05ns) (grouped into DSP with root node add_ln42)   --->   "%mul_ln42 = mul i16 %tmp_data, i16 %gmem_addr_read_64" [filt.cpp:42]   --->   Operation 155 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_23 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_1" [filt.cpp:38]   --->   Operation 156 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (5.58ns)   --->   "%mul_ln39 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_23, i16 %gmem_addr_read_63" [filt.cpp:39]   --->   Operation 157 'mul' 'mul_ln39' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_24 = load i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_2" [filt.cpp:38]   --->   Operation 158 'load' 'p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [3/3] (1.05ns) (grouped into DSP with root node add_ln42_1)   --->   "%mul_ln39_1 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_24, i16 %gmem_addr_read_62" [filt.cpp:39]   --->   Operation 159 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 160 [1/1] (5.58ns)   --->   "%mul_ln39_2 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_25, i16 %gmem_addr_read_61" [filt.cpp:39]   --->   Operation 160 'mul' 'mul_ln39_2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_3)   --->   "%mul_ln39_3 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_26, i16 %gmem_addr_read_60" [filt.cpp:39]   --->   Operation 161 'mul' 'mul_ln39_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 162 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_4)   --->   "%mul_ln39_5 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_28, i16 %gmem_addr_read_58" [filt.cpp:39]   --->   Operation 162 'mul' 'mul_ln39_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 163 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_7)   --->   "%mul_ln39_7 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_30, i16 %gmem_addr_read_56" [filt.cpp:39]   --->   Operation 163 'mul' 'mul_ln39_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 164 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_8)   --->   "%mul_ln39_9 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_32, i16 %gmem_addr_read_54" [filt.cpp:39]   --->   Operation 164 'mul' 'mul_ln39_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 165 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_10)   --->   "%mul_ln39_11 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_34, i16 %gmem_addr_read_52" [filt.cpp:39]   --->   Operation 165 'mul' 'mul_ln39_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 166 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_11)   --->   "%mul_ln39_13 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_36, i16 %gmem_addr_read_50" [filt.cpp:39]   --->   Operation 166 'mul' 'mul_ln39_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 167 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_15)   --->   "%mul_ln39_15 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_38, i16 %gmem_addr_read_48" [filt.cpp:39]   --->   Operation 167 'mul' 'mul_ln39_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 168 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_16)   --->   "%mul_ln39_17 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_40, i16 %gmem_addr_read_46" [filt.cpp:39]   --->   Operation 168 'mul' 'mul_ln39_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 169 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_18)   --->   "%mul_ln39_19 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_42, i16 %gmem_addr_read_44" [filt.cpp:39]   --->   Operation 169 'mul' 'mul_ln39_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 170 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_19)   --->   "%mul_ln39_21 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_load, i16 %gmem_addr_read_42" [filt.cpp:39]   --->   Operation 170 'mul' 'mul_ln39_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 171 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_22)   --->   "%mul_ln39_23 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load, i16 %gmem_addr_read_40" [filt.cpp:39]   --->   Operation 171 'mul' 'mul_ln39_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 172 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_23)   --->   "%mul_ln39_25 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load, i16 %gmem_addr_read_38" [filt.cpp:39]   --->   Operation 172 'mul' 'mul_ln39_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 173 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_25)   --->   "%mul_ln39_27 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load, i16 %gmem_addr_read_36" [filt.cpp:39]   --->   Operation 173 'mul' 'mul_ln39_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 174 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_27)   --->   "%mul_ln39_28 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load, i16 %gmem_addr_read_35" [filt.cpp:39]   --->   Operation 174 'mul' 'mul_ln39_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 175 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_25 = add i16 %mul_ln39_26, i16 %mul_ln39_27" [filt.cpp:42]   --->   Operation 175 'add' 'add_ln42_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 176 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_26 = add i16 %mul_ln39_29, i16 %mul_ln39_30" [filt.cpp:42]   --->   Operation 176 'add' 'add_ln42_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 177 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_27 = add i16 %add_ln42_26, i16 %mul_ln39_28" [filt.cpp:42]   --->   Operation 177 'add' 'add_ln42_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_23, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E" [filt.cpp:38]   --->   Operation 178 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_24, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_1" [filt.cpp:38]   --->   Operation 179 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln38 = store i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_25, i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_2" [filt.cpp:38]   --->   Operation 180 'store' 'store_ln38' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.17>
ST_5 : Operation 181 [1/3] (0.00ns) (grouped into DSP with root node add_ln42)   --->   "%mul_ln42 = mul i16 %tmp_data, i16 %gmem_addr_read_64" [filt.cpp:42]   --->   Operation 181 'mul' 'mul_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 182 [2/3] (1.05ns) (grouped into DSP with root node add_ln42_1)   --->   "%mul_ln39_1 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_24, i16 %gmem_addr_read_62" [filt.cpp:39]   --->   Operation 182 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 183 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_3)   --->   "%mul_ln39_3 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_26, i16 %gmem_addr_read_60" [filt.cpp:39]   --->   Operation 183 'mul' 'mul_ln39_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 184 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_4)   --->   "%mul_ln39_5 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_28, i16 %gmem_addr_read_58" [filt.cpp:39]   --->   Operation 184 'mul' 'mul_ln39_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 185 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_7)   --->   "%mul_ln39_7 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_30, i16 %gmem_addr_read_56" [filt.cpp:39]   --->   Operation 185 'mul' 'mul_ln39_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 186 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_8)   --->   "%mul_ln39_9 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_32, i16 %gmem_addr_read_54" [filt.cpp:39]   --->   Operation 186 'mul' 'mul_ln39_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 187 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_10)   --->   "%mul_ln39_11 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_34, i16 %gmem_addr_read_52" [filt.cpp:39]   --->   Operation 187 'mul' 'mul_ln39_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 188 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_11)   --->   "%mul_ln39_13 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_36, i16 %gmem_addr_read_50" [filt.cpp:39]   --->   Operation 188 'mul' 'mul_ln39_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 189 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_15)   --->   "%mul_ln39_15 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_38, i16 %gmem_addr_read_48" [filt.cpp:39]   --->   Operation 189 'mul' 'mul_ln39_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 190 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_16)   --->   "%mul_ln39_17 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_40, i16 %gmem_addr_read_46" [filt.cpp:39]   --->   Operation 190 'mul' 'mul_ln39_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 191 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_18)   --->   "%mul_ln39_19 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_42, i16 %gmem_addr_read_44" [filt.cpp:39]   --->   Operation 191 'mul' 'mul_ln39_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 192 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_19)   --->   "%mul_ln39_21 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_load, i16 %gmem_addr_read_42" [filt.cpp:39]   --->   Operation 192 'mul' 'mul_ln39_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 193 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_22)   --->   "%mul_ln39_23 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load, i16 %gmem_addr_read_40" [filt.cpp:39]   --->   Operation 193 'mul' 'mul_ln39_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 194 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_23)   --->   "%mul_ln39_25 = mul i16 %filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load, i16 %gmem_addr_read_38" [filt.cpp:39]   --->   Operation 194 'mul' 'mul_ln39_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 195 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42 = add i16 %lowfreq_accumulate, i16 %mul_ln42" [filt.cpp:42]   --->   Operation 195 'add' 'add_ln42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 196 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_3 = add i16 %mul_ln39_2, i16 %mul_ln39_3" [filt.cpp:42]   --->   Operation 196 'add' 'add_ln42_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 197 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_4 = add i16 %mul_ln39_4, i16 %mul_ln39_5" [filt.cpp:42]   --->   Operation 197 'add' 'add_ln42_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 198 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_7 = add i16 %mul_ln39_6, i16 %mul_ln39_7" [filt.cpp:42]   --->   Operation 198 'add' 'add_ln42_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 199 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_8 = add i16 %mul_ln39_8, i16 %mul_ln39_9" [filt.cpp:42]   --->   Operation 199 'add' 'add_ln42_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 200 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_10 = add i16 %mul_ln39_10, i16 %mul_ln39_11" [filt.cpp:42]   --->   Operation 200 'add' 'add_ln42_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 201 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_11 = add i16 %mul_ln39_12, i16 %mul_ln39_13" [filt.cpp:42]   --->   Operation 201 'add' 'add_ln42_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 202 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_15 = add i16 %mul_ln39_14, i16 %mul_ln39_15" [filt.cpp:42]   --->   Operation 202 'add' 'add_ln42_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 203 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_16 = add i16 %mul_ln39_16, i16 %mul_ln39_17" [filt.cpp:42]   --->   Operation 203 'add' 'add_ln42_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 204 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_18 = add i16 %mul_ln39_18, i16 %mul_ln39_19" [filt.cpp:42]   --->   Operation 204 'add' 'add_ln42_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 205 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_19 = add i16 %mul_ln39_20, i16 %mul_ln39_21" [filt.cpp:42]   --->   Operation 205 'add' 'add_ln42_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 206 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_22 = add i16 %mul_ln39_22, i16 %mul_ln39_23" [filt.cpp:42]   --->   Operation 206 'add' 'add_ln42_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 207 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_23 = add i16 %mul_ln39_24, i16 %mul_ln39_25" [filt.cpp:42]   --->   Operation 207 'add' 'add_ln42_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 208 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_25 = add i16 %mul_ln39_26, i16 %mul_ln39_27" [filt.cpp:42]   --->   Operation 208 'add' 'add_ln42_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 209 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_27 = add i16 %add_ln42_26, i16 %mul_ln39_28" [filt.cpp:42]   --->   Operation 209 'add' 'add_ln42_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 210 [1/1] (2.07ns)   --->   "%add_ln42_28 = add i16 %add_ln42_27, i16 %add_ln42_25" [filt.cpp:42]   --->   Operation 210 'add' 'add_ln42_28' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.00>
ST_6 : Operation 211 [1/3] (0.00ns) (grouped into DSP with root node add_ln42_1)   --->   "%mul_ln39_1 = mul i16 %p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_24, i16 %gmem_addr_read_62" [filt.cpp:39]   --->   Operation 211 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 212 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42 = add i16 %lowfreq_accumulate, i16 %mul_ln42" [filt.cpp:42]   --->   Operation 212 'add' 'add_ln42' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 213 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_1 = add i16 %mul_ln39, i16 %mul_ln39_1" [filt.cpp:42]   --->   Operation 213 'add' 'add_ln42_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 214 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_3 = add i16 %mul_ln39_2, i16 %mul_ln39_3" [filt.cpp:42]   --->   Operation 214 'add' 'add_ln42_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 215 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_4 = add i16 %mul_ln39_4, i16 %mul_ln39_5" [filt.cpp:42]   --->   Operation 215 'add' 'add_ln42_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 216 [1/1] (2.07ns)   --->   "%add_ln42_5 = add i16 %add_ln42_4, i16 %add_ln42_3" [filt.cpp:42]   --->   Operation 216 'add' 'add_ln42_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_7 = add i16 %mul_ln39_6, i16 %mul_ln39_7" [filt.cpp:42]   --->   Operation 217 'add' 'add_ln42_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 218 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_8 = add i16 %mul_ln39_8, i16 %mul_ln39_9" [filt.cpp:42]   --->   Operation 218 'add' 'add_ln42_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 219 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_10 = add i16 %mul_ln39_10, i16 %mul_ln39_11" [filt.cpp:42]   --->   Operation 219 'add' 'add_ln42_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 220 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_11 = add i16 %mul_ln39_12, i16 %mul_ln39_13" [filt.cpp:42]   --->   Operation 220 'add' 'add_ln42_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 221 [1/1] (2.07ns)   --->   "%add_ln42_12 = add i16 %add_ln42_11, i16 %add_ln42_10" [filt.cpp:42]   --->   Operation 221 'add' 'add_ln42_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_15 = add i16 %mul_ln39_14, i16 %mul_ln39_15" [filt.cpp:42]   --->   Operation 222 'add' 'add_ln42_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 223 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_16 = add i16 %mul_ln39_16, i16 %mul_ln39_17" [filt.cpp:42]   --->   Operation 223 'add' 'add_ln42_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 224 [1/1] (2.07ns)   --->   "%add_ln42_17 = add i16 %add_ln42_16, i16 %add_ln42_15" [filt.cpp:42]   --->   Operation 224 'add' 'add_ln42_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_18 = add i16 %mul_ln39_18, i16 %mul_ln39_19" [filt.cpp:42]   --->   Operation 225 'add' 'add_ln42_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 226 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_19 = add i16 %mul_ln39_20, i16 %mul_ln39_21" [filt.cpp:42]   --->   Operation 226 'add' 'add_ln42_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 227 [1/1] (2.07ns)   --->   "%add_ln42_20 = add i16 %add_ln42_19, i16 %add_ln42_18" [filt.cpp:42]   --->   Operation 227 'add' 'add_ln42_20' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_22 = add i16 %mul_ln39_22, i16 %mul_ln39_23" [filt.cpp:42]   --->   Operation 228 'add' 'add_ln42_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 229 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_23 = add i16 %mul_ln39_24, i16 %mul_ln39_25" [filt.cpp:42]   --->   Operation 229 'add' 'add_ln42_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_24 = add i16 %add_ln42_23, i16 %add_ln42_22" [filt.cpp:42]   --->   Operation 230 'add' 'add_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 231 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln42_29 = add i16 %add_ln42_28, i16 %add_ln42_24" [filt.cpp:42]   --->   Operation 231 'add' 'add_ln42_29' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.00>
ST_7 : Operation 232 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln42_1 = add i16 %mul_ln39, i16 %mul_ln39_1" [filt.cpp:42]   --->   Operation 232 'add' 'add_ln42_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_2 = add i16 %add_ln42_1, i16 %add_ln42" [filt.cpp:42]   --->   Operation 233 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 234 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln42_6 = add i16 %add_ln42_5, i16 %add_ln42_2" [filt.cpp:42]   --->   Operation 234 'add' 'add_ln42_6' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_9 = add i16 %add_ln42_8, i16 %add_ln42_7" [filt.cpp:42]   --->   Operation 235 'add' 'add_ln42_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 236 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln42_13 = add i16 %add_ln42_12, i16 %add_ln42_9" [filt.cpp:42]   --->   Operation 236 'add' 'add_ln42_13' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_21 = add i16 %add_ln42_20, i16 %add_ln42_17" [filt.cpp:42]   --->   Operation 237 'add' 'add_ln42_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 238 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln42_30 = add i16 %add_ln42_29, i16 %add_ln42_21" [filt.cpp:42]   --->   Operation 238 'add' 'add_ln42_30' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 4.90>
ST_8 : Operation 239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42_14 = add i16 %add_ln42_13, i16 %add_ln42_6" [filt.cpp:42]   --->   Operation 239 'add' 'add_ln42_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 240 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%lowfreq_accumulate_2 = add i16 %add_ln42_30, i16 %add_ln42_14" [filt.cpp:42]   --->   Operation 240 'add' 'lowfreq_accumulate_2' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 241 [1/1] (1.00ns)   --->   "%write_ln52 = write void @_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A, i16 %y_V_data_V, i2 %y_V_keep_V, i2 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i16 %lowfreq_accumulate_2, i2 %tmp_keep, i2 %tmp_strb, i1 %tmp_user, i1 %tmp_last, i1 %tmp_id, i1 %tmp_dest" [filt.cpp:52]   --->   Operation 241 'write' 'write_ln52' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 242 'ret' 'ret_ln0' <Predicate = (tmp_last)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ gmem_addr_read_32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_addr_read_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_19]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_20]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ filt_stream_short_stream_axis_0_lowfreq_shift_reg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specaxissidechannel_ln0                                                              (specaxissidechannel) [ 000000000]
specaxissidechannel_ln0                                                              (specaxissidechannel) [ 000000000]
specinterface_ln0                                                                    (specinterface      ) [ 000000000]
specinterface_ln0                                                                    (specinterface      ) [ 000000000]
gmem_addr_read_33                                                                    (read               ) [ 011100000]
gmem_addr_read_34                                                                    (read               ) [ 011000000]
gmem_addr_read_35                                                                    (read               ) [ 011110000]
gmem_addr_read_36                                                                    (read               ) [ 011110000]
gmem_addr_read_37                                                                    (read               ) [ 011100000]
gmem_addr_read_38                                                                    (read               ) [ 011111000]
gmem_addr_read_39                                                                    (read               ) [ 011100000]
gmem_addr_read_40                                                                    (read               ) [ 011111000]
gmem_addr_read_41                                                                    (read               ) [ 011100000]
gmem_addr_read_42                                                                    (read               ) [ 011111000]
gmem_addr_read_43                                                                    (read               ) [ 011100000]
gmem_addr_read_44                                                                    (read               ) [ 011111000]
gmem_addr_read_45                                                                    (read               ) [ 011100000]
gmem_addr_read_46                                                                    (read               ) [ 011111000]
gmem_addr_read_47                                                                    (read               ) [ 011100000]
gmem_addr_read_48                                                                    (read               ) [ 011111000]
gmem_addr_read_49                                                                    (read               ) [ 011100000]
gmem_addr_read_50                                                                    (read               ) [ 011111000]
gmem_addr_read_51                                                                    (read               ) [ 011100000]
gmem_addr_read_52                                                                    (read               ) [ 011111000]
gmem_addr_read_53                                                                    (read               ) [ 011100000]
gmem_addr_read_54                                                                    (read               ) [ 011111000]
gmem_addr_read_55                                                                    (read               ) [ 011100000]
gmem_addr_read_56                                                                    (read               ) [ 011111000]
gmem_addr_read_57                                                                    (read               ) [ 011100000]
gmem_addr_read_58                                                                    (read               ) [ 011111000]
gmem_addr_read_59                                                                    (read               ) [ 011100000]
gmem_addr_read_60                                                                    (read               ) [ 011111000]
gmem_addr_read_61                                                                    (read               ) [ 011110000]
gmem_addr_read_62                                                                    (read               ) [ 011111100]
gmem_addr_read_63                                                                    (read               ) [ 011110000]
gmem_addr_read_64                                                                    (read               ) [ 011111000]
gmem_addr_read_65                                                                    (read               ) [ 011110000]
br_ln0                                                                               (br                 ) [ 000000000]
empty                                                                                (read               ) [ 000000000]
tmp_data                                                                             (extractvalue       ) [ 011111000]
tmp_keep                                                                             (extractvalue       ) [ 011111111]
tmp_strb                                                                             (extractvalue       ) [ 011111111]
tmp_user                                                                             (extractvalue       ) [ 011111111]
tmp_last                                                                             (extractvalue       ) [ 011111111]
tmp_id                                                                               (extractvalue       ) [ 011111111]
tmp_dest                                                                             (extractvalue       ) [ 011111111]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load                             (load               ) [ 011000000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load                             (load               ) [ 011100000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln43                                                                           (store              ) [ 000000000]
br_ln31                                                                              (br                 ) [ 000000000]
specpipeline_ln18                                                                    (specpipeline       ) [ 000000000]
specloopname_ln18                                                                    (specloopname       ) [ 000000000]
br_ln18                                                                              (br                 ) [ 000000000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load                             (load               ) [ 010100000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load                             (load               ) [ 010110000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load                             (load               ) [ 010110000]
mul_ln39_29                                                                          (mul                ) [ 010110000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_25 (load               ) [ 010010000]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_26 (load               ) [ 010011000]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_27 (load               ) [ 000000000]
mul_ln39_4                                                                           (mul                ) [ 010011100]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_28 (load               ) [ 010011000]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_29 (load               ) [ 000000000]
mul_ln39_6                                                                           (mul                ) [ 010011100]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_30 (load               ) [ 010011000]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_31 (load               ) [ 000000000]
mul_ln39_8                                                                           (mul                ) [ 010011100]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_32 (load               ) [ 010011000]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_33 (load               ) [ 000000000]
mul_ln39_10                                                                          (mul                ) [ 010011100]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_34 (load               ) [ 010011000]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_35 (load               ) [ 000000000]
mul_ln39_12                                                                          (mul                ) [ 010011100]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_36 (load               ) [ 010011000]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_37 (load               ) [ 000000000]
mul_ln39_14                                                                          (mul                ) [ 010011100]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_38 (load               ) [ 010011000]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_39 (load               ) [ 000000000]
mul_ln39_16                                                                          (mul                ) [ 010011100]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_40 (load               ) [ 010011000]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_41 (load               ) [ 000000000]
mul_ln39_18                                                                          (mul                ) [ 010011100]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_42 (load               ) [ 010011000]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_43 (load               ) [ 000000000]
mul_ln39_20                                                                          (mul                ) [ 010011100]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_load                               (load               ) [ 010011000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load                             (load               ) [ 000000000]
mul_ln39_22                                                                          (mul                ) [ 010011100]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load                             (load               ) [ 010011000]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load                             (load               ) [ 000000000]
mul_ln39_24                                                                          (mul                ) [ 010011100]
filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load                             (load               ) [ 010011000]
mul_ln39_26                                                                          (mul                ) [ 010011000]
mul_ln39_30                                                                          (mul                ) [ 010010000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_22 (load               ) [ 000000000]
lowfreq_accumulate                                                                   (mul                ) [ 010001100]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_23 (load               ) [ 000000000]
mul_ln39                                                                             (mul                ) [ 010001110]
p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_24 (load               ) [ 010001100]
mul_ln39_2                                                                           (mul                ) [ 010001100]
mul_ln39_27                                                                          (mul                ) [ 010001000]
mul_ln39_28                                                                          (mul                ) [ 010001000]
add_ln42_26                                                                          (add                ) [ 010001000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
store_ln38                                                                           (store              ) [ 000000000]
mul_ln42                                                                             (mul                ) [ 010000100]
mul_ln39_3                                                                           (mul                ) [ 010000100]
mul_ln39_5                                                                           (mul                ) [ 010000100]
mul_ln39_7                                                                           (mul                ) [ 010000100]
mul_ln39_9                                                                           (mul                ) [ 010000100]
mul_ln39_11                                                                          (mul                ) [ 010000100]
mul_ln39_13                                                                          (mul                ) [ 010000100]
mul_ln39_15                                                                          (mul                ) [ 010000100]
mul_ln39_17                                                                          (mul                ) [ 010000100]
mul_ln39_19                                                                          (mul                ) [ 010000100]
mul_ln39_21                                                                          (mul                ) [ 010000100]
mul_ln39_23                                                                          (mul                ) [ 010000100]
mul_ln39_25                                                                          (mul                ) [ 010000100]
add_ln42_25                                                                          (add                ) [ 000000000]
add_ln42_27                                                                          (add                ) [ 000000000]
add_ln42_28                                                                          (add                ) [ 010000100]
mul_ln39_1                                                                           (mul                ) [ 010000010]
add_ln42                                                                             (add                ) [ 010000010]
add_ln42_3                                                                           (add                ) [ 000000000]
add_ln42_4                                                                           (add                ) [ 000000000]
add_ln42_5                                                                           (add                ) [ 010000010]
add_ln42_7                                                                           (add                ) [ 010000010]
add_ln42_8                                                                           (add                ) [ 010000010]
add_ln42_10                                                                          (add                ) [ 000000000]
add_ln42_11                                                                          (add                ) [ 000000000]
add_ln42_12                                                                          (add                ) [ 010000010]
add_ln42_15                                                                          (add                ) [ 000000000]
add_ln42_16                                                                          (add                ) [ 000000000]
add_ln42_17                                                                          (add                ) [ 010000010]
add_ln42_18                                                                          (add                ) [ 000000000]
add_ln42_19                                                                          (add                ) [ 000000000]
add_ln42_20                                                                          (add                ) [ 010000010]
add_ln42_22                                                                          (add                ) [ 000000000]
add_ln42_23                                                                          (add                ) [ 000000000]
add_ln42_24                                                                          (add                ) [ 000000000]
add_ln42_29                                                                          (add                ) [ 010000010]
add_ln42_1                                                                           (add                ) [ 000000000]
add_ln42_2                                                                           (add                ) [ 000000000]
add_ln42_6                                                                           (add                ) [ 010000001]
add_ln42_9                                                                           (add                ) [ 000000000]
add_ln42_13                                                                          (add                ) [ 010000001]
add_ln42_21                                                                          (add                ) [ 000000000]
add_ln42_30                                                                          (add                ) [ 010000001]
add_ln42_14                                                                          (add                ) [ 000000000]
lowfreq_accumulate_2                                                                 (add                ) [ 000000000]
write_ln52                                                                           (write              ) [ 000000000]
ret_ln0                                                                              (ret                ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gmem_addr_read_32">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gmem_addr_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="gmem_addr_read_31">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_31"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="gmem_addr_read_30">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_30"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="gmem_addr_read_29">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_29"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="gmem_addr_read_28">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_28"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="gmem_addr_read_27">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_27"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="gmem_addr_read_26">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_26"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="gmem_addr_read_25">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_25"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="gmem_addr_read_24">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_24"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="gmem_addr_read_23">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_23"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="gmem_addr_read_22">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_22"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="gmem_addr_read_21">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_21"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="gmem_addr_read_20">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_20"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="gmem_addr_read_19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="gmem_addr_read_18">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="gmem_addr_read_17">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="gmem_addr_read_16">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="gmem_addr_read_15">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_15"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="gmem_addr_read_14">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="gmem_addr_read_13">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="gmem_addr_read_12">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="gmem_addr_read_11">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="gmem_addr_read_10">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="gmem_addr_read_9">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="gmem_addr_read_8">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="gmem_addr_read_7">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="gmem_addr_read_6">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="gmem_addr_read_5">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="gmem_addr_read_4">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="gmem_addr_read_3">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="gmem_addr_read_2">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="gmem_addr_read_1">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_addr_read_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="y_V_data_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="y_V_keep_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="y_V_strb_V">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="y_V_user_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="y_V_last_V">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="y_V_id_V">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="y_V_dest_V">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_1">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_2">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_3">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_4">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_5">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_6">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_6"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_7">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_7"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_8">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_8"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_9">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_9"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_10">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_10"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_11">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_11"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_12">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_12"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_13">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_13"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_14">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_14"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_15">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_15"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_16">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_16"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_17">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_17"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_18">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_18"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_19">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_19"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_20">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_20"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_21">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_21"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_1">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_2">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_3">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_4">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_5">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_7">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_8">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_9">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_9"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P0A.i2P0A.i2P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="188" class="1004" name="gmem_addr_read_33_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_33/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="gmem_addr_read_34_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_34/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="gmem_addr_read_35_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_35/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="gmem_addr_read_36_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_36/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="gmem_addr_read_37_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_37/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="gmem_addr_read_38_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_38/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="gmem_addr_read_39_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_39/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="gmem_addr_read_40_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_40/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="gmem_addr_read_41_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_41/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="gmem_addr_read_42_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_42/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="gmem_addr_read_43_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="16" slack="0"/>
<pin id="251" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_43/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="gmem_addr_read_44_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_44/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="gmem_addr_read_45_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_45/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="gmem_addr_read_46_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_46/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="gmem_addr_read_47_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_47/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="gmem_addr_read_48_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_48/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="gmem_addr_read_49_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_49/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="gmem_addr_read_50_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="0"/>
<pin id="293" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_50/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="gmem_addr_read_51_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_51/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="gmem_addr_read_52_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_52/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="gmem_addr_read_53_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_53/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="gmem_addr_read_54_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_54/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="gmem_addr_read_55_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="0"/>
<pin id="323" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_55/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="gmem_addr_read_56_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_56/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="gmem_addr_read_57_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_57/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="gmem_addr_read_58_read_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_58/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="gmem_addr_read_59_read_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="16" slack="0"/>
<pin id="347" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_59/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="gmem_addr_read_60_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="0" index="1" bw="16" slack="0"/>
<pin id="353" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_60/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="gmem_addr_read_61_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_61/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="gmem_addr_read_62_read_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="16" slack="0"/>
<pin id="365" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_62/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="gmem_addr_read_63_read_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="0"/>
<pin id="371" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_63/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="gmem_addr_read_64_read_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="0" index="1" bw="16" slack="0"/>
<pin id="377" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_64/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="gmem_addr_read_65_read_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read_65/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="empty_read_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="24" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="0" index="2" bw="2" slack="0"/>
<pin id="390" dir="0" index="3" bw="2" slack="0"/>
<pin id="391" dir="0" index="4" bw="1" slack="0"/>
<pin id="392" dir="0" index="5" bw="1" slack="0"/>
<pin id="393" dir="0" index="6" bw="1" slack="0"/>
<pin id="394" dir="0" index="7" bw="1" slack="0"/>
<pin id="395" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="write_ln52_write_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="0" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="0" index="2" bw="2" slack="0"/>
<pin id="408" dir="0" index="3" bw="2" slack="0"/>
<pin id="409" dir="0" index="4" bw="1" slack="0"/>
<pin id="410" dir="0" index="5" bw="1" slack="0"/>
<pin id="411" dir="0" index="6" bw="1" slack="0"/>
<pin id="412" dir="0" index="7" bw="1" slack="0"/>
<pin id="413" dir="0" index="8" bw="16" slack="0"/>
<pin id="414" dir="0" index="9" bw="2" slack="7"/>
<pin id="415" dir="0" index="10" bw="2" slack="7"/>
<pin id="416" dir="0" index="11" bw="1" slack="7"/>
<pin id="417" dir="0" index="12" bw="1" slack="7"/>
<pin id="418" dir="0" index="13" bw="1" slack="7"/>
<pin id="419" dir="0" index="14" bw="1" slack="7"/>
<pin id="420" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_data_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="24" slack="0"/>
<pin id="431" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_keep_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="24" slack="0"/>
<pin id="435" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_strb_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="24" slack="0"/>
<pin id="439" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_user_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="24" slack="0"/>
<pin id="443" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_last_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="24" slack="0"/>
<pin id="447" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_id_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="24" slack="0"/>
<pin id="451" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_dest_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="24" slack="0"/>
<pin id="455" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="0"/>
<pin id="463" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln38_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="0" index="1" bw="16" slack="0"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln43_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="0"/>
<pin id="473" dir="0" index="1" bw="16" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="16" slack="0"/>
<pin id="479" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="0"/>
<pin id="483" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="0"/>
<pin id="487" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="mul_ln39_29_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="16" slack="1"/>
<pin id="491" dir="0" index="1" bw="16" slack="1"/>
<pin id="492" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_29/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="store_ln38_store_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="0" index="1" bw="16" slack="0"/>
<pin id="496" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln38_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="16" slack="0"/>
<pin id="501" dir="0" index="1" bw="16" slack="0"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln38_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="1"/>
<pin id="507" dir="0" index="1" bw="16" slack="0"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_25_load_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_25/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_26_load_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="0"/>
<pin id="516" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_26/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_27_load_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="0"/>
<pin id="520" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_27/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="mul_ln39_4_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="0"/>
<pin id="524" dir="0" index="1" bw="16" slack="2"/>
<pin id="525" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_4/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_28_load_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_28/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_29_load_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_29/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="mul_ln39_6_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="0"/>
<pin id="537" dir="0" index="1" bw="16" slack="2"/>
<pin id="538" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_6/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_30_load_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_30/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_31_load_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="0"/>
<pin id="546" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_31/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="mul_ln39_8_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="0"/>
<pin id="550" dir="0" index="1" bw="16" slack="2"/>
<pin id="551" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_8/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_32_load_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_32/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_33_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="16" slack="0"/>
<pin id="559" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_33/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="mul_ln39_10_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="0"/>
<pin id="563" dir="0" index="1" bw="16" slack="2"/>
<pin id="564" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_10/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_34_load_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="0"/>
<pin id="568" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_34/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_35_load_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="0"/>
<pin id="572" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_35/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="mul_ln39_12_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="0"/>
<pin id="576" dir="0" index="1" bw="16" slack="2"/>
<pin id="577" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_12/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_36_load_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="0"/>
<pin id="581" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_36/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_37_load_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="0"/>
<pin id="585" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_37/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="mul_ln39_14_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="0"/>
<pin id="589" dir="0" index="1" bw="16" slack="2"/>
<pin id="590" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_14/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_38_load_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_38/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_39_load_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="0"/>
<pin id="598" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_39/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="mul_ln39_16_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="0" index="1" bw="16" slack="2"/>
<pin id="603" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_16/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_40_load_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="0"/>
<pin id="607" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_40/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_41_load_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="0"/>
<pin id="611" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_41/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="mul_ln39_18_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="16" slack="0"/>
<pin id="615" dir="0" index="1" bw="16" slack="2"/>
<pin id="616" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_18/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_42_load_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="0"/>
<pin id="620" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_42/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_43_load_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="16" slack="0"/>
<pin id="624" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_43/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="mul_ln39_20_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="0"/>
<pin id="628" dir="0" index="1" bw="16" slack="2"/>
<pin id="629" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_20/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_load_load_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="0"/>
<pin id="633" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_load/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load_load_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="0"/>
<pin id="637" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_1_load/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="mul_ln39_22_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="0"/>
<pin id="641" dir="0" index="1" bw="16" slack="2"/>
<pin id="642" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_22/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load_load_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="0"/>
<pin id="646" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load_load_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="0"/>
<pin id="650" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_3_load/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="mul_ln39_24_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="0"/>
<pin id="654" dir="0" index="1" bw="16" slack="2"/>
<pin id="655" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_24/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load_load_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="0"/>
<pin id="659" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="mul_ln39_26_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="1"/>
<pin id="663" dir="0" index="1" bw="16" slack="2"/>
<pin id="664" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_26/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="store_ln38_store_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="0"/>
<pin id="667" dir="0" index="1" bw="16" slack="0"/>
<pin id="668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="store_ln38_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="16" slack="0"/>
<pin id="673" dir="0" index="1" bw="16" slack="0"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="store_ln38_store_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="0"/>
<pin id="679" dir="0" index="1" bw="16" slack="0"/>
<pin id="680" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="store_ln38_store_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="0"/>
<pin id="685" dir="0" index="1" bw="16" slack="0"/>
<pin id="686" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="store_ln38_store_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="16" slack="0"/>
<pin id="691" dir="0" index="1" bw="16" slack="0"/>
<pin id="692" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="store_ln38_store_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="16" slack="0"/>
<pin id="697" dir="0" index="1" bw="16" slack="0"/>
<pin id="698" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="store_ln38_store_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="16" slack="0"/>
<pin id="703" dir="0" index="1" bw="16" slack="0"/>
<pin id="704" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="store_ln38_store_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="16" slack="0"/>
<pin id="709" dir="0" index="1" bw="16" slack="0"/>
<pin id="710" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="store_ln38_store_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="16" slack="0"/>
<pin id="715" dir="0" index="1" bw="16" slack="0"/>
<pin id="716" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="store_ln38_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="16" slack="0"/>
<pin id="721" dir="0" index="1" bw="16" slack="0"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="store_ln38_store_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="16" slack="0"/>
<pin id="727" dir="0" index="1" bw="16" slack="0"/>
<pin id="728" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="store_ln38_store_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="0"/>
<pin id="733" dir="0" index="1" bw="16" slack="0"/>
<pin id="734" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="store_ln38_store_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="0"/>
<pin id="739" dir="0" index="1" bw="16" slack="0"/>
<pin id="740" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="store_ln38_store_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="16" slack="0"/>
<pin id="745" dir="0" index="1" bw="16" slack="0"/>
<pin id="746" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="store_ln38_store_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="0"/>
<pin id="751" dir="0" index="1" bw="16" slack="0"/>
<pin id="752" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="store_ln38_store_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="16" slack="0"/>
<pin id="757" dir="0" index="1" bw="16" slack="0"/>
<pin id="758" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="store_ln38_store_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="0"/>
<pin id="763" dir="0" index="1" bw="16" slack="0"/>
<pin id="764" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="store_ln38_store_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="0"/>
<pin id="769" dir="0" index="1" bw="16" slack="0"/>
<pin id="770" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="773" class="1004" name="store_ln38_store_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="16" slack="0"/>
<pin id="775" dir="0" index="1" bw="16" slack="0"/>
<pin id="776" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="store_ln38_store_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="16" slack="0"/>
<pin id="781" dir="0" index="1" bw="16" slack="0"/>
<pin id="782" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="store_ln38_store_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="16" slack="0"/>
<pin id="787" dir="0" index="1" bw="16" slack="0"/>
<pin id="788" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="store_ln38_store_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="0"/>
<pin id="793" dir="0" index="1" bw="16" slack="0"/>
<pin id="794" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="797" class="1004" name="store_ln38_store_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="0"/>
<pin id="799" dir="0" index="1" bw="16" slack="0"/>
<pin id="800" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="803" class="1004" name="store_ln38_store_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="1"/>
<pin id="805" dir="0" index="1" bw="16" slack="0"/>
<pin id="806" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="808" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_22_load_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="16" slack="0"/>
<pin id="810" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_22/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="lowfreq_accumulate_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="0"/>
<pin id="814" dir="0" index="1" bw="16" slack="3"/>
<pin id="815" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="lowfreq_accumulate/4 "/>
</bind>
</comp>

<comp id="817" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_23_load_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="16" slack="0"/>
<pin id="819" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_23/4 "/>
</bind>
</comp>

<comp id="821" class="1004" name="mul_ln39_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="16" slack="0"/>
<pin id="823" dir="0" index="1" bw="16" slack="3"/>
<pin id="824" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_24_load_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="0"/>
<pin id="828" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_24/4 "/>
</bind>
</comp>

<comp id="830" class="1004" name="mul_ln39_2_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="1"/>
<pin id="832" dir="0" index="1" bw="16" slack="3"/>
<pin id="833" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39_2/4 "/>
</bind>
</comp>

<comp id="834" class="1004" name="store_ln38_store_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="0"/>
<pin id="836" dir="0" index="1" bw="16" slack="0"/>
<pin id="837" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/4 "/>
</bind>
</comp>

<comp id="840" class="1004" name="store_ln38_store_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="0"/>
<pin id="842" dir="0" index="1" bw="16" slack="0"/>
<pin id="843" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/4 "/>
</bind>
</comp>

<comp id="846" class="1004" name="store_ln38_store_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="1"/>
<pin id="848" dir="0" index="1" bw="16" slack="0"/>
<pin id="849" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/4 "/>
</bind>
</comp>

<comp id="851" class="1004" name="add_ln42_28_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="16" slack="0"/>
<pin id="853" dir="0" index="1" bw="16" slack="0"/>
<pin id="854" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_28/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="add_ln42_5_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="0"/>
<pin id="857" dir="0" index="1" bw="16" slack="0"/>
<pin id="858" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_5/6 "/>
</bind>
</comp>

<comp id="859" class="1004" name="add_ln42_12_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="0"/>
<pin id="861" dir="0" index="1" bw="16" slack="0"/>
<pin id="862" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_12/6 "/>
</bind>
</comp>

<comp id="863" class="1004" name="add_ln42_17_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="0"/>
<pin id="865" dir="0" index="1" bw="16" slack="0"/>
<pin id="866" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_17/6 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln42_20_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="0"/>
<pin id="869" dir="0" index="1" bw="16" slack="0"/>
<pin id="870" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_20/6 "/>
</bind>
</comp>

<comp id="871" class="1004" name="add_ln42_24_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="0"/>
<pin id="873" dir="0" index="1" bw="16" slack="0"/>
<pin id="874" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_24/6 "/>
</bind>
</comp>

<comp id="875" class="1004" name="add_ln42_29_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="16" slack="1"/>
<pin id="877" dir="0" index="1" bw="16" slack="0"/>
<pin id="878" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_29/6 "/>
</bind>
</comp>

<comp id="880" class="1004" name="add_ln42_2_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="0"/>
<pin id="882" dir="0" index="1" bw="16" slack="1"/>
<pin id="883" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_2/7 "/>
</bind>
</comp>

<comp id="884" class="1004" name="add_ln42_6_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="1"/>
<pin id="886" dir="0" index="1" bw="16" slack="0"/>
<pin id="887" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_6/7 "/>
</bind>
</comp>

<comp id="889" class="1004" name="add_ln42_9_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="1"/>
<pin id="891" dir="0" index="1" bw="16" slack="1"/>
<pin id="892" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_9/7 "/>
</bind>
</comp>

<comp id="893" class="1004" name="add_ln42_13_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="1"/>
<pin id="895" dir="0" index="1" bw="16" slack="0"/>
<pin id="896" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_13/7 "/>
</bind>
</comp>

<comp id="898" class="1004" name="add_ln42_21_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="16" slack="1"/>
<pin id="900" dir="0" index="1" bw="16" slack="1"/>
<pin id="901" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_21/7 "/>
</bind>
</comp>

<comp id="902" class="1004" name="add_ln42_30_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="16" slack="1"/>
<pin id="904" dir="0" index="1" bw="16" slack="0"/>
<pin id="905" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_30/7 "/>
</bind>
</comp>

<comp id="907" class="1004" name="add_ln42_14_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="1"/>
<pin id="909" dir="0" index="1" bw="16" slack="1"/>
<pin id="910" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_14/8 "/>
</bind>
</comp>

<comp id="911" class="1004" name="lowfreq_accumulate_2_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="1"/>
<pin id="913" dir="0" index="1" bw="16" slack="0"/>
<pin id="914" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lowfreq_accumulate_2/8 "/>
</bind>
</comp>

<comp id="917" class="1007" name="grp_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="0"/>
<pin id="919" dir="0" index="1" bw="16" slack="0"/>
<pin id="920" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="921" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_30/1 add_ln42_26/3 "/>
</bind>
</comp>

<comp id="924" class="1007" name="grp_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="16" slack="0"/>
<pin id="926" dir="0" index="1" bw="16" slack="1"/>
<pin id="927" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="928" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_27/2 add_ln42_25/4 "/>
</bind>
</comp>

<comp id="931" class="1007" name="grp_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="16" slack="0"/>
<pin id="933" dir="0" index="1" bw="16" slack="1"/>
<pin id="934" dir="0" index="2" bw="16" slack="0"/>
<pin id="935" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_28/2 add_ln42_27/4 "/>
</bind>
</comp>

<comp id="939" class="1007" name="grp_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="16" slack="1"/>
<pin id="941" dir="0" index="1" bw="16" slack="2"/>
<pin id="942" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="943" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln42/3 add_ln42/5 "/>
</bind>
</comp>

<comp id="944" class="1007" name="grp_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="16" slack="0"/>
<pin id="946" dir="0" index="1" bw="16" slack="2"/>
<pin id="947" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="948" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_3/3 add_ln42_3/5 "/>
</bind>
</comp>

<comp id="951" class="1007" name="grp_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="16" slack="0"/>
<pin id="953" dir="0" index="1" bw="16" slack="2"/>
<pin id="954" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="955" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_5/3 add_ln42_4/5 "/>
</bind>
</comp>

<comp id="958" class="1007" name="grp_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="0"/>
<pin id="960" dir="0" index="1" bw="16" slack="2"/>
<pin id="961" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="962" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_7/3 add_ln42_7/5 "/>
</bind>
</comp>

<comp id="964" class="1007" name="grp_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="16" slack="0"/>
<pin id="966" dir="0" index="1" bw="16" slack="2"/>
<pin id="967" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="968" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_9/3 add_ln42_8/5 "/>
</bind>
</comp>

<comp id="970" class="1007" name="grp_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="0"/>
<pin id="972" dir="0" index="1" bw="16" slack="2"/>
<pin id="973" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="974" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_11/3 add_ln42_10/5 "/>
</bind>
</comp>

<comp id="977" class="1007" name="grp_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="16" slack="0"/>
<pin id="979" dir="0" index="1" bw="16" slack="2"/>
<pin id="980" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="981" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_13/3 add_ln42_11/5 "/>
</bind>
</comp>

<comp id="984" class="1007" name="grp_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="16" slack="0"/>
<pin id="986" dir="0" index="1" bw="16" slack="2"/>
<pin id="987" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="988" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_15/3 add_ln42_15/5 "/>
</bind>
</comp>

<comp id="991" class="1007" name="grp_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="16" slack="0"/>
<pin id="993" dir="0" index="1" bw="16" slack="2"/>
<pin id="994" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="995" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_17/3 add_ln42_16/5 "/>
</bind>
</comp>

<comp id="998" class="1007" name="grp_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="16" slack="0"/>
<pin id="1000" dir="0" index="1" bw="16" slack="2"/>
<pin id="1001" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1002" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_19/3 add_ln42_18/5 "/>
</bind>
</comp>

<comp id="1005" class="1007" name="grp_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="16" slack="0"/>
<pin id="1007" dir="0" index="1" bw="16" slack="2"/>
<pin id="1008" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1009" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_21/3 add_ln42_19/5 "/>
</bind>
</comp>

<comp id="1012" class="1007" name="grp_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="16" slack="0"/>
<pin id="1014" dir="0" index="1" bw="16" slack="2"/>
<pin id="1015" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1016" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_23/3 add_ln42_22/5 "/>
</bind>
</comp>

<comp id="1019" class="1007" name="grp_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="16" slack="0"/>
<pin id="1021" dir="0" index="1" bw="16" slack="2"/>
<pin id="1022" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1023" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_25/3 add_ln42_23/5 "/>
</bind>
</comp>

<comp id="1026" class="1007" name="grp_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="16" slack="0"/>
<pin id="1028" dir="0" index="1" bw="16" slack="3"/>
<pin id="1029" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1030" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln39_1/4 add_ln42_1/6 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="gmem_addr_read_33_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="16" slack="1"/>
<pin id="1035" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_33 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="gmem_addr_read_34_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="16" slack="1"/>
<pin id="1040" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_34 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="gmem_addr_read_35_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="16" slack="1"/>
<pin id="1045" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_35 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="gmem_addr_read_36_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="16" slack="1"/>
<pin id="1050" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read_36 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="gmem_addr_read_37_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="16" slack="2"/>
<pin id="1055" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_37 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="gmem_addr_read_38_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="16" slack="2"/>
<pin id="1060" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_38 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="gmem_addr_read_39_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="16" slack="2"/>
<pin id="1065" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_39 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="gmem_addr_read_40_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="16" slack="2"/>
<pin id="1070" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_40 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="gmem_addr_read_41_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="16" slack="2"/>
<pin id="1075" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_41 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="gmem_addr_read_42_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="16" slack="2"/>
<pin id="1080" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_42 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="gmem_addr_read_43_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="16" slack="2"/>
<pin id="1085" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_43 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="gmem_addr_read_44_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="16" slack="2"/>
<pin id="1090" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_44 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="gmem_addr_read_45_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="16" slack="2"/>
<pin id="1095" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_45 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="gmem_addr_read_46_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="16" slack="2"/>
<pin id="1100" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_46 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="gmem_addr_read_47_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="16" slack="2"/>
<pin id="1105" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_47 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="gmem_addr_read_48_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="16" slack="2"/>
<pin id="1110" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_48 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="gmem_addr_read_49_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="16" slack="2"/>
<pin id="1115" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_49 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="gmem_addr_read_50_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="16" slack="2"/>
<pin id="1120" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_50 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="gmem_addr_read_51_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="16" slack="2"/>
<pin id="1125" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_51 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="gmem_addr_read_52_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="16" slack="2"/>
<pin id="1130" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_52 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="gmem_addr_read_53_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="16" slack="2"/>
<pin id="1135" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_53 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="gmem_addr_read_54_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="16" slack="2"/>
<pin id="1140" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_54 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="gmem_addr_read_55_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="16" slack="2"/>
<pin id="1145" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_55 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="gmem_addr_read_56_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="16" slack="2"/>
<pin id="1150" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_56 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="gmem_addr_read_57_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="16" slack="2"/>
<pin id="1155" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_57 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="gmem_addr_read_58_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="16" slack="2"/>
<pin id="1160" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_58 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="gmem_addr_read_59_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="16" slack="2"/>
<pin id="1165" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_59 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="gmem_addr_read_60_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="16" slack="2"/>
<pin id="1170" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_60 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="gmem_addr_read_61_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="16" slack="3"/>
<pin id="1175" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_read_61 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="gmem_addr_read_62_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="16" slack="3"/>
<pin id="1180" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_read_62 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="gmem_addr_read_63_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="16" slack="3"/>
<pin id="1185" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_read_63 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="gmem_addr_read_64_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="16" slack="2"/>
<pin id="1190" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read_64 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="gmem_addr_read_65_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="16" slack="3"/>
<pin id="1195" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_read_65 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="tmp_data_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="16" slack="2"/>
<pin id="1200" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data "/>
</bind>
</comp>

<comp id="1203" class="1005" name="tmp_keep_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="2" slack="7"/>
<pin id="1205" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="tmp_keep "/>
</bind>
</comp>

<comp id="1208" class="1005" name="tmp_strb_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="2" slack="7"/>
<pin id="1210" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="tmp_strb "/>
</bind>
</comp>

<comp id="1213" class="1005" name="tmp_user_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="1" slack="7"/>
<pin id="1215" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_user "/>
</bind>
</comp>

<comp id="1218" class="1005" name="tmp_last_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="7"/>
<pin id="1220" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

<comp id="1223" class="1005" name="tmp_id_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="7"/>
<pin id="1225" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_id "/>
</bind>
</comp>

<comp id="1228" class="1005" name="tmp_dest_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="7"/>
<pin id="1230" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_dest "/>
</bind>
</comp>

<comp id="1233" class="1005" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="16" slack="1"/>
<pin id="1235" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load "/>
</bind>
</comp>

<comp id="1239" class="1005" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="16" slack="1"/>
<pin id="1241" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load "/>
</bind>
</comp>

<comp id="1244" class="1005" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="16" slack="1"/>
<pin id="1246" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load "/>
</bind>
</comp>

<comp id="1250" class="1005" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="16" slack="1"/>
<pin id="1252" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load "/>
</bind>
</comp>

<comp id="1255" class="1005" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="16" slack="1"/>
<pin id="1257" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load "/>
</bind>
</comp>

<comp id="1260" class="1005" name="mul_ln39_29_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="16" slack="1"/>
<pin id="1262" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_29 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_25_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="16" slack="1"/>
<pin id="1267" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_25 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_26_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="16" slack="1"/>
<pin id="1273" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_26 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="mul_ln39_4_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="16" slack="2"/>
<pin id="1278" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln39_4 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_28_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="16" slack="1"/>
<pin id="1283" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_28 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="mul_ln39_6_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="16" slack="2"/>
<pin id="1288" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln39_6 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_30_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="16" slack="1"/>
<pin id="1293" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_30 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="mul_ln39_8_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="16" slack="2"/>
<pin id="1298" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln39_8 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_32_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="16" slack="1"/>
<pin id="1303" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_32 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="mul_ln39_10_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="16" slack="2"/>
<pin id="1308" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln39_10 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_34_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="16" slack="1"/>
<pin id="1313" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_34 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="mul_ln39_12_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="16" slack="2"/>
<pin id="1318" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln39_12 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_36_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="16" slack="1"/>
<pin id="1323" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_36 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="mul_ln39_14_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="16" slack="2"/>
<pin id="1328" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln39_14 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_38_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="16" slack="1"/>
<pin id="1333" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_38 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="mul_ln39_16_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="16" slack="2"/>
<pin id="1338" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln39_16 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_40_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="16" slack="1"/>
<pin id="1343" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_40 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="mul_ln39_18_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="16" slack="2"/>
<pin id="1348" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln39_18 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_42_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="16" slack="1"/>
<pin id="1353" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_42 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="mul_ln39_20_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="16" slack="2"/>
<pin id="1358" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln39_20 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_load_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="16" slack="1"/>
<pin id="1363" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_load "/>
</bind>
</comp>

<comp id="1366" class="1005" name="mul_ln39_22_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="16" slack="2"/>
<pin id="1368" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln39_22 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="16" slack="1"/>
<pin id="1373" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load "/>
</bind>
</comp>

<comp id="1376" class="1005" name="mul_ln39_24_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="16" slack="2"/>
<pin id="1378" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln39_24 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="16" slack="1"/>
<pin id="1383" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load "/>
</bind>
</comp>

<comp id="1386" class="1005" name="mul_ln39_26_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="16" slack="1"/>
<pin id="1388" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_26 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="lowfreq_accumulate_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="16" slack="1"/>
<pin id="1393" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lowfreq_accumulate "/>
</bind>
</comp>

<comp id="1396" class="1005" name="mul_ln39_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="16" slack="2"/>
<pin id="1398" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_24_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="16" slack="1"/>
<pin id="1403" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_24 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="mul_ln39_2_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="16" slack="1"/>
<pin id="1408" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln39_2 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="add_ln42_26_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="16" slack="1"/>
<pin id="1413" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_26 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="add_ln42_28_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="16" slack="1"/>
<pin id="1418" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_28 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="add_ln42_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="16" slack="1"/>
<pin id="1423" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="add_ln42_5_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="16" slack="1"/>
<pin id="1428" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_5 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="add_ln42_7_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="16" slack="1"/>
<pin id="1433" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_7 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="add_ln42_8_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="16" slack="1"/>
<pin id="1438" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_8 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="add_ln42_12_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="16" slack="1"/>
<pin id="1443" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_12 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="add_ln42_17_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="16" slack="1"/>
<pin id="1448" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_17 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="add_ln42_20_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="16" slack="1"/>
<pin id="1453" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_20 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="add_ln42_29_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="16" slack="1"/>
<pin id="1458" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_29 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="add_ln42_6_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="16" slack="1"/>
<pin id="1463" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_6 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="add_ln42_13_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="16" slack="1"/>
<pin id="1468" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_13 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="add_ln42_30_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="16" slack="1"/>
<pin id="1473" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42_30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="192"><net_src comp="176" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="78" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="176" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="76" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="176" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="74" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="176" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="72" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="176" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="70" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="176" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="68" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="176" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="66" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="176" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="64" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="176" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="62" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="176" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="60" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="176" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="58" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="176" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="56" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="176" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="176" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="52" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="176" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="50" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="176" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="176" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="176" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="44" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="176" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="176" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="40" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="176" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="176" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="36" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="176" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="176" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="32" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="176" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="30" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="176" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="28" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="176" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="26" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="176" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="24" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="176" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="22" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="176" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="20" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="176" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="18" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="176" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="16" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="176" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="14" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="396"><net_src comp="178" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="397"><net_src comp="0" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="398"><net_src comp="2" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="399"><net_src comp="4" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="400"><net_src comp="6" pin="0"/><net_sink comp="386" pin=4"/></net>

<net id="401"><net_src comp="8" pin="0"/><net_sink comp="386" pin=5"/></net>

<net id="402"><net_src comp="10" pin="0"/><net_sink comp="386" pin=6"/></net>

<net id="403"><net_src comp="12" pin="0"/><net_sink comp="386" pin=7"/></net>

<net id="421"><net_src comp="186" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="422"><net_src comp="80" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="423"><net_src comp="82" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="424"><net_src comp="84" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="425"><net_src comp="86" pin="0"/><net_sink comp="404" pin=4"/></net>

<net id="426"><net_src comp="88" pin="0"/><net_sink comp="404" pin=5"/></net>

<net id="427"><net_src comp="90" pin="0"/><net_sink comp="404" pin=6"/></net>

<net id="428"><net_src comp="92" pin="0"/><net_sink comp="404" pin=7"/></net>

<net id="432"><net_src comp="386" pin="8"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="386" pin="8"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="386" pin="8"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="386" pin="8"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="386" pin="8"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="386" pin="8"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="386" pin="8"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="154" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="156" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="154" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="429" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="156" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="148" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="150" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="152" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="497"><net_src comp="481" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="148" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="485" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="150" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="152" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="100" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="102" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="104" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="106" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="108" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="110" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="112" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="544" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="114" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="116" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="118" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="120" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="122" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="124" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="583" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="126" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="128" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="130" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="132" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="609" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="134" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="136" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="622" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="138" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="140" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="142" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="144" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="648" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="146" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="669"><net_src comp="514" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="100" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="518" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="102" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="527" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="104" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="531" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="106" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="540" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="108" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="544" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="110" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="553" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="112" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="557" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="114" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="566" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="116" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="723"><net_src comp="570" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="118" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="579" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="120" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="583" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="122" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="592" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="124" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="596" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="126" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="753"><net_src comp="605" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="128" pin="0"/><net_sink comp="749" pin=1"/></net>

<net id="759"><net_src comp="609" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="130" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="618" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="132" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="622" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="134" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="631" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="136" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="635" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="138" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="644" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="140" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="648" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="142" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="657" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="144" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="146" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="94" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="96" pin="0"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="817" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="829"><net_src comp="98" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="838"><net_src comp="817" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="94" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="826" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="96" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="98" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="879"><net_src comp="871" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="888"><net_src comp="880" pin="2"/><net_sink comp="884" pin=1"/></net>

<net id="897"><net_src comp="889" pin="2"/><net_sink comp="893" pin=1"/></net>

<net id="906"><net_src comp="898" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="915"><net_src comp="907" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="916"><net_src comp="911" pin="2"/><net_sink comp="404" pin=8"/></net>

<net id="922"><net_src comp="461" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="188" pin="2"/><net_sink comp="917" pin=1"/></net>

<net id="929"><net_src comp="481" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="930"><net_src comp="924" pin="3"/><net_sink comp="851" pin=1"/></net>

<net id="936"><net_src comp="485" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="937"><net_src comp="917" pin="3"/><net_sink comp="931" pin=2"/></net>

<net id="938"><net_src comp="931" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="949"><net_src comp="514" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="944" pin="3"/><net_sink comp="855" pin=1"/></net>

<net id="956"><net_src comp="527" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="951" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="963"><net_src comp="540" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="969"><net_src comp="553" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="975"><net_src comp="566" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="976"><net_src comp="970" pin="3"/><net_sink comp="859" pin=1"/></net>

<net id="982"><net_src comp="579" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="983"><net_src comp="977" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="989"><net_src comp="592" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="984" pin="3"/><net_sink comp="863" pin=1"/></net>

<net id="996"><net_src comp="605" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="997"><net_src comp="991" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="1003"><net_src comp="618" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1004"><net_src comp="998" pin="3"/><net_sink comp="867" pin=1"/></net>

<net id="1010"><net_src comp="631" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1011"><net_src comp="1005" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="1017"><net_src comp="644" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1018"><net_src comp="1012" pin="3"/><net_sink comp="871" pin=1"/></net>

<net id="1024"><net_src comp="657" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1025"><net_src comp="1019" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="1031"><net_src comp="826" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1032"><net_src comp="1026" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="1036"><net_src comp="188" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1041"><net_src comp="194" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="1046"><net_src comp="200" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1051"><net_src comp="206" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1056"><net_src comp="212" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="1061"><net_src comp="218" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1066"><net_src comp="224" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1071"><net_src comp="230" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1076"><net_src comp="236" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="1081"><net_src comp="242" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1086"><net_src comp="248" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1091"><net_src comp="254" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1096"><net_src comp="260" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1101"><net_src comp="266" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="1106"><net_src comp="272" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1111"><net_src comp="278" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="1116"><net_src comp="284" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="1121"><net_src comp="290" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="1126"><net_src comp="296" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="1131"><net_src comp="302" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="1136"><net_src comp="308" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="1141"><net_src comp="314" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="1146"><net_src comp="320" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="1151"><net_src comp="326" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1156"><net_src comp="332" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="1161"><net_src comp="338" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1166"><net_src comp="344" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1171"><net_src comp="350" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1176"><net_src comp="356" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1181"><net_src comp="362" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1186"><net_src comp="368" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1191"><net_src comp="374" pin="2"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1196"><net_src comp="380" pin="2"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1201"><net_src comp="429" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1206"><net_src comp="433" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="404" pin=9"/></net>

<net id="1211"><net_src comp="437" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="404" pin=10"/></net>

<net id="1216"><net_src comp="441" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="404" pin=11"/></net>

<net id="1221"><net_src comp="445" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="404" pin=12"/></net>

<net id="1226"><net_src comp="449" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="404" pin=13"/></net>

<net id="1231"><net_src comp="453" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="404" pin=14"/></net>

<net id="1236"><net_src comp="457" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="1238"><net_src comp="1233" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1242"><net_src comp="461" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1247"><net_src comp="477" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1253"><net_src comp="481" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1258"><net_src comp="485" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1263"><net_src comp="489" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1268"><net_src comp="510" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1274"><net_src comp="514" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1279"><net_src comp="522" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1284"><net_src comp="527" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1289"><net_src comp="535" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1294"><net_src comp="540" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1299"><net_src comp="548" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1304"><net_src comp="553" pin="1"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1309"><net_src comp="561" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1314"><net_src comp="566" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1319"><net_src comp="574" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1324"><net_src comp="579" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1329"><net_src comp="587" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1334"><net_src comp="592" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1339"><net_src comp="600" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1344"><net_src comp="605" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1349"><net_src comp="613" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1354"><net_src comp="618" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1359"><net_src comp="626" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1364"><net_src comp="631" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1369"><net_src comp="639" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1374"><net_src comp="644" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1379"><net_src comp="652" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1384"><net_src comp="657" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1389"><net_src comp="661" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="1394"><net_src comp="812" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1399"><net_src comp="821" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1404"><net_src comp="826" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1409"><net_src comp="830" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1414"><net_src comp="917" pin="3"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1419"><net_src comp="851" pin="2"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1424"><net_src comp="939" pin="3"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1429"><net_src comp="855" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1434"><net_src comp="958" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1439"><net_src comp="964" pin="3"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1444"><net_src comp="859" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1449"><net_src comp="863" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1454"><net_src comp="867" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1459"><net_src comp="875" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1464"><net_src comp="884" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="1469"><net_src comp="893" pin="2"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1474"><net_src comp="902" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="911" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_V_data_V | {}
	Port: x_V_keep_V | {}
	Port: x_V_strb_V | {}
	Port: x_V_user_V | {}
	Port: x_V_last_V | {}
	Port: x_V_id_V | {}
	Port: x_V_dest_V | {}
	Port: y_V_data_V | {8 }
	Port: y_V_keep_V | {8 }
	Port: y_V_strb_V | {8 }
	Port: y_V_user_V | {8 }
	Port: y_V_last_V | {8 }
	Port: y_V_id_V | {8 }
	Port: y_V_dest_V | {8 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E | {4 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_1 | {4 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_2 | {4 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_3 | {3 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_4 | {3 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_5 | {3 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_6 | {3 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_7 | {3 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_8 | {3 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_9 | {3 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_10 | {3 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_11 | {3 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_12 | {3 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_13 | {3 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_14 | {3 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_15 | {3 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_16 | {3 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_17 | {3 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_18 | {3 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_19 | {3 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_20 | {3 }
	Port: p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_21 | {3 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg | {3 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_1 | {3 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_2 | {3 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_3 | {3 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_4 | {3 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_5 | {2 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_6 | {2 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_7 | {2 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_8 | {1 }
	Port: filt_stream_short_stream_axis_0_lowfreq_shift_reg_9 | {1 }
 - Input state : 
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_data_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_keep_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_strb_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_user_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_last_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_id_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : x_V_dest_V | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_32 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_31 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_30 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_29 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_28 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_27 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_26 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_25 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_24 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_23 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_22 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_21 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_20 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_19 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_18 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_17 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_16 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_15 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_14 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_13 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_12 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_11 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_10 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_9 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_8 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_7 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_6 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_5 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_4 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_3 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_2 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : gmem_addr_read_1 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : y_V_data_V | {}
	Port: filt_Pipeline_VITIS_LOOP_18_1 : y_V_keep_V | {}
	Port: filt_Pipeline_VITIS_LOOP_18_1 : y_V_strb_V | {}
	Port: filt_Pipeline_VITIS_LOOP_18_1 : y_V_user_V | {}
	Port: filt_Pipeline_VITIS_LOOP_18_1 : y_V_last_V | {}
	Port: filt_Pipeline_VITIS_LOOP_18_1 : y_V_id_V | {}
	Port: filt_Pipeline_VITIS_LOOP_18_1 : y_V_dest_V | {}
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E | {4 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_1 | {4 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_2 | {4 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_3 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_4 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_5 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_6 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_7 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_8 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_9 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_10 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_11 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_12 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_13 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_14 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_15 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_16 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_17 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_18 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_19 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_20 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_21 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_short_stream_axis_0_lowfreq_shift_reg | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_short_stream_axis_0_lowfreq_shift_reg_1 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_short_stream_axis_0_lowfreq_shift_reg_2 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_short_stream_axis_0_lowfreq_shift_reg_3 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_short_stream_axis_0_lowfreq_shift_reg_4 | {3 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_short_stream_axis_0_lowfreq_shift_reg_5 | {2 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_short_stream_axis_0_lowfreq_shift_reg_6 | {2 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_short_stream_axis_0_lowfreq_shift_reg_7 | {2 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_short_stream_axis_0_lowfreq_shift_reg_8 | {1 }
	Port: filt_Pipeline_VITIS_LOOP_18_1 : filt_stream_short_stream_axis_0_lowfreq_shift_reg_9 | {1 }
  - Chain level:
	State 1
		mul_ln39_30 : 1
		store_ln38 : 1
		store_ln43 : 1
		br_ln31 : 1
	State 2
		mul_ln39_27 : 1
		mul_ln39_28 : 1
		store_ln38 : 1
		store_ln38 : 1
	State 3
		mul_ln39_3 : 1
		mul_ln39_4 : 1
		mul_ln39_5 : 1
		mul_ln39_6 : 1
		mul_ln39_7 : 1
		mul_ln39_8 : 1
		mul_ln39_9 : 1
		mul_ln39_10 : 1
		mul_ln39_11 : 1
		mul_ln39_12 : 1
		mul_ln39_13 : 1
		mul_ln39_14 : 1
		mul_ln39_15 : 1
		mul_ln39_16 : 1
		mul_ln39_17 : 1
		mul_ln39_18 : 1
		mul_ln39_19 : 1
		mul_ln39_20 : 1
		mul_ln39_21 : 1
		mul_ln39_22 : 1
		mul_ln39_23 : 1
		mul_ln39_24 : 1
		mul_ln39_25 : 1
		add_ln42_26 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
		store_ln38 : 1
	State 4
		lowfreq_accumulate : 1
		mul_ln39 : 1
		mul_ln39_1 : 1
		add_ln42_25 : 1
		add_ln42_27 : 1
		store_ln38 : 1
		store_ln38 : 1
	State 5
		add_ln42 : 1
		add_ln42_3 : 1
		add_ln42_4 : 1
		add_ln42_7 : 1
		add_ln42_8 : 1
		add_ln42_10 : 1
		add_ln42_11 : 1
		add_ln42_15 : 1
		add_ln42_16 : 1
		add_ln42_18 : 1
		add_ln42_19 : 1
		add_ln42_22 : 1
		add_ln42_23 : 1
		add_ln42_28 : 1
	State 6
		add_ln42_1 : 1
		add_ln42_5 : 1
		add_ln42_12 : 1
		add_ln42_17 : 1
		add_ln42_20 : 1
		add_ln42_24 : 1
		add_ln42_29 : 2
	State 7
		add_ln42_2 : 1
		add_ln42_6 : 2
		add_ln42_13 : 1
		add_ln42_30 : 1
	State 8
		lowfreq_accumulate_2 : 1
		write_ln52 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln42_28_fu_851      |    0    |    0    |    23   |
|          |       add_ln42_5_fu_855       |    0    |    0    |    23   |
|          |       add_ln42_12_fu_859      |    0    |    0    |    23   |
|          |       add_ln42_17_fu_863      |    0    |    0    |    23   |
|          |       add_ln42_20_fu_867      |    0    |    0    |    23   |
|          |       add_ln42_24_fu_871      |    0    |    0    |    16   |
|          |       add_ln42_29_fu_875      |    0    |    0    |    16   |
|    add   |       add_ln42_2_fu_880       |    0    |    0    |    16   |
|          |       add_ln42_6_fu_884       |    0    |    0    |    16   |
|          |       add_ln42_9_fu_889       |    0    |    0    |    16   |
|          |       add_ln42_13_fu_893      |    0    |    0    |    16   |
|          |       add_ln42_21_fu_898      |    0    |    0    |    16   |
|          |       add_ln42_30_fu_902      |    0    |    0    |    16   |
|          |       add_ln42_14_fu_907      |    0    |    0    |    16   |
|          |  lowfreq_accumulate_2_fu_911  |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |       mul_ln39_29_fu_489      |    1    |    0    |    6    |
|          |       mul_ln39_4_fu_522       |    1    |    0    |    6    |
|          |       mul_ln39_6_fu_535       |    1    |    0    |    6    |
|          |       mul_ln39_8_fu_548       |    1    |    0    |    6    |
|          |       mul_ln39_10_fu_561      |    1    |    0    |    6    |
|          |       mul_ln39_12_fu_574      |    1    |    0    |    6    |
|          |       mul_ln39_14_fu_587      |    1    |    0    |    6    |
|    mul   |       mul_ln39_16_fu_600      |    1    |    0    |    6    |
|          |       mul_ln39_18_fu_613      |    1    |    0    |    6    |
|          |       mul_ln39_20_fu_626      |    1    |    0    |    6    |
|          |       mul_ln39_22_fu_639      |    1    |    0    |    6    |
|          |       mul_ln39_24_fu_652      |    1    |    0    |    6    |
|          |       mul_ln39_26_fu_661      |    1    |    0    |    6    |
|          |   lowfreq_accumulate_fu_812   |    1    |    0    |    6    |
|          |        mul_ln39_fu_821        |    1    |    0    |    6    |
|          |       mul_ln39_2_fu_830       |    1    |    0    |    6    |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_917          |    1    |    0    |    0    |
|          |           grp_fu_924          |    1    |    0    |    0    |
|          |           grp_fu_931          |    1    |    0    |    0    |
|          |           grp_fu_939          |    1    |    0    |    0    |
|          |           grp_fu_944          |    1    |    0    |    0    |
|          |           grp_fu_951          |    1    |    0    |    0    |
|          |           grp_fu_958          |    1    |    0    |    0    |
|          |           grp_fu_964          |    1    |    0    |    0    |
|  muladd  |           grp_fu_970          |    1    |    0    |    0    |
|          |           grp_fu_977          |    1    |    0    |    0    |
|          |           grp_fu_984          |    1    |    0    |    0    |
|          |           grp_fu_991          |    1    |    0    |    0    |
|          |           grp_fu_998          |    1    |    0    |    0    |
|          |          grp_fu_1005          |    1    |    0    |    0    |
|          |          grp_fu_1012          |    1    |    0    |    0    |
|          |          grp_fu_1019          |    1    |    0    |    0    |
|          |          grp_fu_1026          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          | gmem_addr_read_33_read_fu_188 |    0    |    0    |    0    |
|          | gmem_addr_read_34_read_fu_194 |    0    |    0    |    0    |
|          | gmem_addr_read_35_read_fu_200 |    0    |    0    |    0    |
|          | gmem_addr_read_36_read_fu_206 |    0    |    0    |    0    |
|          | gmem_addr_read_37_read_fu_212 |    0    |    0    |    0    |
|          | gmem_addr_read_38_read_fu_218 |    0    |    0    |    0    |
|          | gmem_addr_read_39_read_fu_224 |    0    |    0    |    0    |
|          | gmem_addr_read_40_read_fu_230 |    0    |    0    |    0    |
|          | gmem_addr_read_41_read_fu_236 |    0    |    0    |    0    |
|          | gmem_addr_read_42_read_fu_242 |    0    |    0    |    0    |
|          | gmem_addr_read_43_read_fu_248 |    0    |    0    |    0    |
|          | gmem_addr_read_44_read_fu_254 |    0    |    0    |    0    |
|          | gmem_addr_read_45_read_fu_260 |    0    |    0    |    0    |
|          | gmem_addr_read_46_read_fu_266 |    0    |    0    |    0    |
|          | gmem_addr_read_47_read_fu_272 |    0    |    0    |    0    |
|          | gmem_addr_read_48_read_fu_278 |    0    |    0    |    0    |
|   read   | gmem_addr_read_49_read_fu_284 |    0    |    0    |    0    |
|          | gmem_addr_read_50_read_fu_290 |    0    |    0    |    0    |
|          | gmem_addr_read_51_read_fu_296 |    0    |    0    |    0    |
|          | gmem_addr_read_52_read_fu_302 |    0    |    0    |    0    |
|          | gmem_addr_read_53_read_fu_308 |    0    |    0    |    0    |
|          | gmem_addr_read_54_read_fu_314 |    0    |    0    |    0    |
|          | gmem_addr_read_55_read_fu_320 |    0    |    0    |    0    |
|          | gmem_addr_read_56_read_fu_326 |    0    |    0    |    0    |
|          | gmem_addr_read_57_read_fu_332 |    0    |    0    |    0    |
|          | gmem_addr_read_58_read_fu_338 |    0    |    0    |    0    |
|          | gmem_addr_read_59_read_fu_344 |    0    |    0    |    0    |
|          | gmem_addr_read_60_read_fu_350 |    0    |    0    |    0    |
|          | gmem_addr_read_61_read_fu_356 |    0    |    0    |    0    |
|          | gmem_addr_read_62_read_fu_362 |    0    |    0    |    0    |
|          | gmem_addr_read_63_read_fu_368 |    0    |    0    |    0    |
|          | gmem_addr_read_64_read_fu_374 |    0    |    0    |    0    |
|          | gmem_addr_read_65_read_fu_380 |    0    |    0    |    0    |
|          |       empty_read_fu_386       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln52_write_fu_404    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_data_fu_429        |    0    |    0    |    0    |
|          |        tmp_keep_fu_433        |    0    |    0    |    0    |
|          |        tmp_strb_fu_437        |    0    |    0    |    0    |
|extractvalue|        tmp_user_fu_441        |    0    |    0    |    0    |
|          |        tmp_last_fu_445        |    0    |    0    |    0    |
|          |         tmp_id_fu_449         |    0    |    0    |    0    |
|          |        tmp_dest_fu_453        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    33   |    0    |   371   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------------------------+--------+
|                                                                                             |   FF   |
+---------------------------------------------------------------------------------------------+--------+
|                                     add_ln42_12_reg_1441                                    |   16   |
|                                     add_ln42_13_reg_1466                                    |   16   |
|                                     add_ln42_17_reg_1446                                    |   16   |
|                                     add_ln42_20_reg_1451                                    |   16   |
|                                     add_ln42_26_reg_1411                                    |   16   |
|                                     add_ln42_28_reg_1416                                    |   16   |
|                                     add_ln42_29_reg_1456                                    |   16   |
|                                     add_ln42_30_reg_1471                                    |   16   |
|                                     add_ln42_5_reg_1426                                     |   16   |
|                                     add_ln42_6_reg_1461                                     |   16   |
|                                     add_ln42_7_reg_1431                                     |   16   |
|                                     add_ln42_8_reg_1436                                     |   16   |
|                                      add_ln42_reg_1421                                      |   16   |
|              filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load_reg_1371              |   16   |
|              filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load_reg_1381              |   16   |
|              filt_stream_short_stream_axis_0_lowfreq_shift_reg_5_load_reg_1244              |   16   |
|              filt_stream_short_stream_axis_0_lowfreq_shift_reg_6_load_reg_1250              |   16   |
|              filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load_reg_1255              |   16   |
|              filt_stream_short_stream_axis_0_lowfreq_shift_reg_8_load_reg_1233              |   16   |
|              filt_stream_short_stream_axis_0_lowfreq_shift_reg_9_load_reg_1239              |   16   |
|               filt_stream_short_stream_axis_0_lowfreq_shift_reg_load_reg_1361               |   16   |
|                                  gmem_addr_read_33_reg_1033                                 |   16   |
|                                  gmem_addr_read_34_reg_1038                                 |   16   |
|                                  gmem_addr_read_35_reg_1043                                 |   16   |
|                                  gmem_addr_read_36_reg_1048                                 |   16   |
|                                  gmem_addr_read_37_reg_1053                                 |   16   |
|                                  gmem_addr_read_38_reg_1058                                 |   16   |
|                                  gmem_addr_read_39_reg_1063                                 |   16   |
|                                  gmem_addr_read_40_reg_1068                                 |   16   |
|                                  gmem_addr_read_41_reg_1073                                 |   16   |
|                                  gmem_addr_read_42_reg_1078                                 |   16   |
|                                  gmem_addr_read_43_reg_1083                                 |   16   |
|                                  gmem_addr_read_44_reg_1088                                 |   16   |
|                                  gmem_addr_read_45_reg_1093                                 |   16   |
|                                  gmem_addr_read_46_reg_1098                                 |   16   |
|                                  gmem_addr_read_47_reg_1103                                 |   16   |
|                                  gmem_addr_read_48_reg_1108                                 |   16   |
|                                  gmem_addr_read_49_reg_1113                                 |   16   |
|                                  gmem_addr_read_50_reg_1118                                 |   16   |
|                                  gmem_addr_read_51_reg_1123                                 |   16   |
|                                  gmem_addr_read_52_reg_1128                                 |   16   |
|                                  gmem_addr_read_53_reg_1133                                 |   16   |
|                                  gmem_addr_read_54_reg_1138                                 |   16   |
|                                  gmem_addr_read_55_reg_1143                                 |   16   |
|                                  gmem_addr_read_56_reg_1148                                 |   16   |
|                                  gmem_addr_read_57_reg_1153                                 |   16   |
|                                  gmem_addr_read_58_reg_1158                                 |   16   |
|                                  gmem_addr_read_59_reg_1163                                 |   16   |
|                                  gmem_addr_read_60_reg_1168                                 |   16   |
|                                  gmem_addr_read_61_reg_1173                                 |   16   |
|                                  gmem_addr_read_62_reg_1178                                 |   16   |
|                                  gmem_addr_read_63_reg_1183                                 |   16   |
|                                  gmem_addr_read_64_reg_1188                                 |   16   |
|                                  gmem_addr_read_65_reg_1193                                 |   16   |
|                                 lowfreq_accumulate_reg_1391                                 |   16   |
|                                     mul_ln39_10_reg_1306                                    |   16   |
|                                     mul_ln39_12_reg_1316                                    |   16   |
|                                     mul_ln39_14_reg_1326                                    |   16   |
|                                     mul_ln39_16_reg_1336                                    |   16   |
|                                     mul_ln39_18_reg_1346                                    |   16   |
|                                     mul_ln39_20_reg_1356                                    |   16   |
|                                     mul_ln39_22_reg_1366                                    |   16   |
|                                     mul_ln39_24_reg_1376                                    |   16   |
|                                     mul_ln39_26_reg_1386                                    |   16   |
|                                     mul_ln39_29_reg_1260                                    |   16   |
|                                     mul_ln39_2_reg_1406                                     |   16   |
|                                     mul_ln39_4_reg_1276                                     |   16   |
|                                     mul_ln39_6_reg_1286                                     |   16   |
|                                     mul_ln39_8_reg_1296                                     |   16   |
|                                      mul_ln39_reg_1396                                      |   16   |
|p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_24_reg_1401|   16   |
|p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_25_reg_1265|   16   |
|p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_26_reg_1271|   16   |
|p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_28_reg_1281|   16   |
|p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_30_reg_1291|   16   |
|p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_32_reg_1301|   16   |
|p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_34_reg_1311|   16   |
|p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_36_reg_1321|   16   |
|p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_38_reg_1331|   16   |
|p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_40_reg_1341|   16   |
|p_ZZ4filtRN3hls6streamINS_4axisI6ap_intILi16EELm1ELm1ELm1ELh56ELb0EEELi0EEEPsS6_E_42_reg_1351|   16   |
|                                      tmp_data_reg_1198                                      |   16   |
|                                      tmp_dest_reg_1228                                      |    1   |
|                                       tmp_id_reg_1223                                       |    1   |
|                                      tmp_keep_reg_1203                                      |    2   |
|                                      tmp_last_reg_1218                                      |    1   |
|                                      tmp_strb_reg_1208                                      |    2   |
|                                      tmp_user_reg_1213                                      |    1   |
+---------------------------------------------------------------------------------------------+--------+
|                                            Total                                            |  1320  |
+---------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
|  grp_fu_917 |  p0  |   3  |  16  |   48   ||    14   |
|  grp_fu_917 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_fu_924 |  p0  |   3  |  16  |   48   ||    14   |
|  grp_fu_931 |  p0  |   3  |  16  |   48   ||    14   |
|  grp_fu_939 |  p0  |   2  |  16  |   32   ||    9    |
|  grp_fu_944 |  p0  |   3  |  16  |   48   ||    14   |
|  grp_fu_951 |  p0  |   3  |  16  |   48   ||    14   |
|  grp_fu_958 |  p0  |   3  |  16  |   48   ||    14   |
|  grp_fu_964 |  p0  |   3  |  16  |   48   ||    14   |
|  grp_fu_970 |  p0  |   3  |  16  |   48   ||    14   |
|  grp_fu_977 |  p0  |   3  |  16  |   48   ||    14   |
|  grp_fu_984 |  p0  |   3  |  16  |   48   ||    14   |
|  grp_fu_991 |  p0  |   3  |  16  |   48   ||    14   |
|  grp_fu_998 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_1005 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_1012 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_1019 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_1026 |  p0  |   3  |  16  |   48   ||    14   |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   832  || 30.4928 ||   242   |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |    0   |   371  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   30   |    -   |   242  |
|  Register |    -   |    -   |  1320  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |   30   |  1320  |   613  |
+-----------+--------+--------+--------+--------+
