
PwmGen.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000fba  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  00000fba  0000104e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001a  00800068  00800068  00001056  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001056  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000010b4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000138  00000000  00000000  000010f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000f1b  00000000  00000000  00001228  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000772  00000000  00000000  00002143  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000604  00000000  00000000  000028b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000033c  00000000  00000000  00002ebc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005ac  00000000  00000000  000031f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000728  00000000  00000000  000037a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000e8  00000000  00000000  00003ecc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2c 00 	jmp	0x58	; 0x58 <__dtors_end>
   4:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
   8:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
   c:	0c 94 c6 02 	jmp	0x58c	; 0x58c <__vector_3>
  10:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  14:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  18:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  1c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  20:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  24:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  28:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  2c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  30:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  34:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  38:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  3c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  40:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  44:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  48:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  4c:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>
  50:	0c 94 54 00 	jmp	0xa8	; 0xa8 <__bad_interrupt>

00000054 <__ctors_start>:
  54:	3c 04       	cpc	r3, r12

00000056 <__ctors_end>:
  56:	41 04       	cpc	r4, r1

00000058 <__dtors_end>:
  58:	11 24       	eor	r1, r1
  5a:	1f be       	out	0x3f, r1	; 63
  5c:	cf e5       	ldi	r28, 0x5F	; 95
  5e:	d4 e0       	ldi	r29, 0x04	; 4
  60:	de bf       	out	0x3e, r29	; 62
  62:	cd bf       	out	0x3d, r28	; 61

00000064 <__do_copy_data>:
  64:	10 e0       	ldi	r17, 0x00	; 0
  66:	a0 e6       	ldi	r26, 0x60	; 96
  68:	b0 e0       	ldi	r27, 0x00	; 0
  6a:	ea eb       	ldi	r30, 0xBA	; 186
  6c:	ff e0       	ldi	r31, 0x0F	; 15
  6e:	02 c0       	rjmp	.+4      	; 0x74 <__do_copy_data+0x10>
  70:	05 90       	lpm	r0, Z+
  72:	0d 92       	st	X+, r0
  74:	a8 36       	cpi	r26, 0x68	; 104
  76:	b1 07       	cpc	r27, r17
  78:	d9 f7       	brne	.-10     	; 0x70 <__do_copy_data+0xc>

0000007a <__do_clear_bss>:
  7a:	20 e0       	ldi	r18, 0x00	; 0
  7c:	a8 e6       	ldi	r26, 0x68	; 104
  7e:	b0 e0       	ldi	r27, 0x00	; 0
  80:	01 c0       	rjmp	.+2      	; 0x84 <.do_clear_bss_start>

00000082 <.do_clear_bss_loop>:
  82:	1d 92       	st	X+, r1

00000084 <.do_clear_bss_start>:
  84:	a2 38       	cpi	r26, 0x82	; 130
  86:	b2 07       	cpc	r27, r18
  88:	e1 f7       	brne	.-8      	; 0x82 <.do_clear_bss_loop>

0000008a <__do_global_ctors>:
  8a:	10 e0       	ldi	r17, 0x00	; 0
  8c:	cb e2       	ldi	r28, 0x2B	; 43
  8e:	d0 e0       	ldi	r29, 0x00	; 0
  90:	04 c0       	rjmp	.+8      	; 0x9a <__do_global_ctors+0x10>
  92:	21 97       	sbiw	r28, 0x01	; 1
  94:	fe 01       	movw	r30, r28
  96:	0e 94 15 05 	call	0xa2a	; 0xa2a <__tablejump2__>
  9a:	ca 32       	cpi	r28, 0x2A	; 42
  9c:	d1 07       	cpc	r29, r17
  9e:	c9 f7       	brne	.-14     	; 0x92 <__do_global_ctors+0x8>
  a0:	0e 94 18 04 	call	0x830	; 0x830 <main>
  a4:	0c 94 d0 07 	jmp	0xfa0	; 0xfa0 <__do_global_dtors>

000000a8 <__bad_interrupt>:
  a8:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ac <lcd_e_port_low>:
#if (LCD_DISPLAYS>1)
static unsigned char ActiveDisplay=1;
#endif

static inline void lcd_e_port_low()
{
  ac:	cf 93       	push	r28
  ae:	df 93       	push	r29
  b0:	cd b7       	in	r28, 0x3d	; 61
  b2:	de b7       	in	r29, 0x3e	; 62
      case 4 : LCD_E4_PORT&=~_BV(LCD_E4_PIN);
               break;
      #endif
      default :
  #endif
                LCD_E_PORT&=~_BV(LCD_E_PIN);
  b4:	85 e3       	ldi	r24, 0x35	; 53
  b6:	90 e0       	ldi	r25, 0x00	; 0
  b8:	25 e3       	ldi	r18, 0x35	; 53
  ba:	30 e0       	ldi	r19, 0x00	; 0
  bc:	f9 01       	movw	r30, r18
  be:	20 81       	ld	r18, Z
  c0:	2f 7b       	andi	r18, 0xBF	; 191
  c2:	fc 01       	movw	r30, r24
  c4:	20 83       	st	Z, r18
  #if (LCD_DISPLAYS>1)
    }
  #endif
}
  c6:	df 91       	pop	r29
  c8:	cf 91       	pop	r28
  ca:	08 95       	ret

000000cc <lcd_e_port_high>:

static inline void lcd_e_port_high()
{
  cc:	cf 93       	push	r28
  ce:	df 93       	push	r29
  d0:	cd b7       	in	r28, 0x3d	; 61
  d2:	de b7       	in	r29, 0x3e	; 62
      case 4 : LCD_E4_PORT|=_BV(LCD_E4_PIN);
               break;
      #endif
      default :
  #endif
                LCD_E_PORT|=_BV(LCD_E_PIN);
  d4:	85 e3       	ldi	r24, 0x35	; 53
  d6:	90 e0       	ldi	r25, 0x00	; 0
  d8:	25 e3       	ldi	r18, 0x35	; 53
  da:	30 e0       	ldi	r19, 0x00	; 0
  dc:	f9 01       	movw	r30, r18
  de:	20 81       	ld	r18, Z
  e0:	20 64       	ori	r18, 0x40	; 64
  e2:	fc 01       	movw	r30, r24
  e4:	20 83       	st	Z, r18
  #if (LCD_DISPLAYS>1)
    }
  #endif
}
  e6:	df 91       	pop	r29
  e8:	cf 91       	pop	r28
  ea:	08 95       	ret

000000ec <lcd_e_ddr_high>:
    }
  #endif
}

static inline void lcd_e_ddr_high()
{
  ec:	cf 93       	push	r28
  ee:	df 93       	push	r29
  f0:	cd b7       	in	r28, 0x3d	; 61
  f2:	de b7       	in	r29, 0x3e	; 62
      case 4 : DDR(LCD_E4_PORT)|=_BV(LCD_E4_PIN);
               break;
      #endif
      default :
  #endif
                DDR(LCD_E_PORT)|=_BV(LCD_E_PIN);
  f4:	84 e3       	ldi	r24, 0x34	; 52
  f6:	90 e0       	ldi	r25, 0x00	; 0
  f8:	24 e3       	ldi	r18, 0x34	; 52
  fa:	30 e0       	ldi	r19, 0x00	; 0
  fc:	f9 01       	movw	r30, r18
  fe:	20 81       	ld	r18, Z
 100:	20 64       	ori	r18, 0x40	; 64
 102:	fc 01       	movw	r30, r24
 104:	20 83       	st	Z, r18
  #if (LCD_DISPLAYS>1)
    }
  #endif
}
 106:	df 91       	pop	r29
 108:	cf 91       	pop	r28
 10a:	08 95       	ret

0000010c <lcd_write>:
          rs     1: write data
                 0: write instruction
Returns:  none
*************************************************************************/
static void lcd_write(uint8_t data,uint8_t rs)
  {
 10c:	cf 93       	push	r28
 10e:	df 93       	push	r29
 110:	00 d0       	rcall	.+0      	; 0x112 <lcd_write+0x6>
 112:	cd b7       	in	r28, 0x3d	; 61
 114:	de b7       	in	r29, 0x3e	; 62
 116:	89 83       	std	Y+1, r24	; 0x01
 118:	6a 83       	std	Y+2, r22	; 0x02
          Delay_us(5);
          PrevCmdInvolvedAddressCounter=0;
        }
    #endif

    if (rs)
 11a:	8a 81       	ldd	r24, Y+2	; 0x02
 11c:	88 23       	and	r24, r24
 11e:	51 f0       	breq	.+20     	; 0x134 <lcd_write+0x28>
      {
        lcd_rs_port_high();                            // RS=1: Write Character
 120:	85 e3       	ldi	r24, 0x35	; 53
 122:	90 e0       	ldi	r25, 0x00	; 0
 124:	25 e3       	ldi	r18, 0x35	; 53
 126:	30 e0       	ldi	r19, 0x00	; 0
 128:	f9 01       	movw	r30, r18
 12a:	20 81       	ld	r18, Z
 12c:	20 61       	ori	r18, 0x10	; 16
 12e:	fc 01       	movw	r30, r24
 130:	20 83       	st	Z, r18
 132:	09 c0       	rjmp	.+18     	; 0x146 <lcd_write+0x3a>
        PrevCmdInvolvedAddressCounter=1;
        #endif
      }
    else
      {
        lcd_rs_port_low();                          // RS=0: Write Command
 134:	85 e3       	ldi	r24, 0x35	; 53
 136:	90 e0       	ldi	r25, 0x00	; 0
 138:	25 e3       	ldi	r18, 0x35	; 53
 13a:	30 e0       	ldi	r19, 0x00	; 0
 13c:	f9 01       	movw	r30, r18
 13e:	20 81       	ld	r18, Z
 140:	2f 7e       	andi	r18, 0xEF	; 239
 142:	fc 01       	movw	r30, r24
 144:	20 83       	st	Z, r18
        PrevCmdInvolvedAddressCounter=0;
        #endif
      }

    #if LCD_BITS==4
      lcd_db7_port_set(data&_BV(7));                  //Output High Nibble
 146:	89 81       	ldd	r24, Y+1	; 0x01
 148:	88 23       	and	r24, r24
 14a:	54 f4       	brge	.+20     	; 0x160 <lcd_write+0x54>
 14c:	85 e3       	ldi	r24, 0x35	; 53
 14e:	90 e0       	ldi	r25, 0x00	; 0
 150:	25 e3       	ldi	r18, 0x35	; 53
 152:	30 e0       	ldi	r19, 0x00	; 0
 154:	f9 01       	movw	r30, r18
 156:	20 81       	ld	r18, Z
 158:	28 60       	ori	r18, 0x08	; 8
 15a:	fc 01       	movw	r30, r24
 15c:	20 83       	st	Z, r18
 15e:	09 c0       	rjmp	.+18     	; 0x172 <lcd_write+0x66>
 160:	85 e3       	ldi	r24, 0x35	; 53
 162:	90 e0       	ldi	r25, 0x00	; 0
 164:	25 e3       	ldi	r18, 0x35	; 53
 166:	30 e0       	ldi	r19, 0x00	; 0
 168:	f9 01       	movw	r30, r18
 16a:	20 81       	ld	r18, Z
 16c:	27 7f       	andi	r18, 0xF7	; 247
 16e:	fc 01       	movw	r30, r24
 170:	20 83       	st	Z, r18
      lcd_db6_port_set(data&_BV(6));
 172:	89 81       	ldd	r24, Y+1	; 0x01
 174:	88 2f       	mov	r24, r24
 176:	90 e0       	ldi	r25, 0x00	; 0
 178:	80 74       	andi	r24, 0x40	; 64
 17a:	99 27       	eor	r25, r25
 17c:	89 2b       	or	r24, r25
 17e:	51 f0       	breq	.+20     	; 0x194 <lcd_write+0x88>
 180:	85 e3       	ldi	r24, 0x35	; 53
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	25 e3       	ldi	r18, 0x35	; 53
 186:	30 e0       	ldi	r19, 0x00	; 0
 188:	f9 01       	movw	r30, r18
 18a:	20 81       	ld	r18, Z
 18c:	24 60       	ori	r18, 0x04	; 4
 18e:	fc 01       	movw	r30, r24
 190:	20 83       	st	Z, r18
 192:	09 c0       	rjmp	.+18     	; 0x1a6 <lcd_write+0x9a>
 194:	85 e3       	ldi	r24, 0x35	; 53
 196:	90 e0       	ldi	r25, 0x00	; 0
 198:	25 e3       	ldi	r18, 0x35	; 53
 19a:	30 e0       	ldi	r19, 0x00	; 0
 19c:	f9 01       	movw	r30, r18
 19e:	20 81       	ld	r18, Z
 1a0:	2b 7f       	andi	r18, 0xFB	; 251
 1a2:	fc 01       	movw	r30, r24
 1a4:	20 83       	st	Z, r18
      lcd_db5_port_set(data&_BV(5));
 1a6:	89 81       	ldd	r24, Y+1	; 0x01
 1a8:	88 2f       	mov	r24, r24
 1aa:	90 e0       	ldi	r25, 0x00	; 0
 1ac:	80 72       	andi	r24, 0x20	; 32
 1ae:	99 27       	eor	r25, r25
 1b0:	89 2b       	or	r24, r25
 1b2:	51 f0       	breq	.+20     	; 0x1c8 <lcd_write+0xbc>
 1b4:	85 e3       	ldi	r24, 0x35	; 53
 1b6:	90 e0       	ldi	r25, 0x00	; 0
 1b8:	25 e3       	ldi	r18, 0x35	; 53
 1ba:	30 e0       	ldi	r19, 0x00	; 0
 1bc:	f9 01       	movw	r30, r18
 1be:	20 81       	ld	r18, Z
 1c0:	22 60       	ori	r18, 0x02	; 2
 1c2:	fc 01       	movw	r30, r24
 1c4:	20 83       	st	Z, r18
 1c6:	09 c0       	rjmp	.+18     	; 0x1da <lcd_write+0xce>
 1c8:	85 e3       	ldi	r24, 0x35	; 53
 1ca:	90 e0       	ldi	r25, 0x00	; 0
 1cc:	25 e3       	ldi	r18, 0x35	; 53
 1ce:	30 e0       	ldi	r19, 0x00	; 0
 1d0:	f9 01       	movw	r30, r18
 1d2:	20 81       	ld	r18, Z
 1d4:	2d 7f       	andi	r18, 0xFD	; 253
 1d6:	fc 01       	movw	r30, r24
 1d8:	20 83       	st	Z, r18
      lcd_db4_port_set(data&_BV(4));
 1da:	89 81       	ldd	r24, Y+1	; 0x01
 1dc:	88 2f       	mov	r24, r24
 1de:	90 e0       	ldi	r25, 0x00	; 0
 1e0:	80 71       	andi	r24, 0x10	; 16
 1e2:	99 27       	eor	r25, r25
 1e4:	89 2b       	or	r24, r25
 1e6:	51 f0       	breq	.+20     	; 0x1fc <lcd_write+0xf0>
 1e8:	85 e3       	ldi	r24, 0x35	; 53
 1ea:	90 e0       	ldi	r25, 0x00	; 0
 1ec:	25 e3       	ldi	r18, 0x35	; 53
 1ee:	30 e0       	ldi	r19, 0x00	; 0
 1f0:	f9 01       	movw	r30, r18
 1f2:	20 81       	ld	r18, Z
 1f4:	21 60       	ori	r18, 0x01	; 1
 1f6:	fc 01       	movw	r30, r24
 1f8:	20 83       	st	Z, r18
 1fa:	09 c0       	rjmp	.+18     	; 0x20e <lcd_write+0x102>
 1fc:	85 e3       	ldi	r24, 0x35	; 53
 1fe:	90 e0       	ldi	r25, 0x00	; 0
 200:	25 e3       	ldi	r18, 0x35	; 53
 202:	30 e0       	ldi	r19, 0x00	; 0
 204:	f9 01       	movw	r30, r18
 206:	20 81       	ld	r18, Z
 208:	2e 7f       	andi	r18, 0xFE	; 254
 20a:	fc 01       	movw	r30, r24
 20c:	20 83       	st	Z, r18

      Delay_ns(100);
 20e:	00 c0       	rjmp	.+0      	; 0x210 <lcd_write+0x104>
      lcd_e_port_high();
 210:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>

      Delay_ns(500);
 214:	f2 e0       	ldi	r31, 0x02	; 2
 216:	fa 95       	dec	r31
 218:	f1 f7       	brne	.-4      	; 0x216 <lcd_write+0x10a>
 21a:	00 c0       	rjmp	.+0      	; 0x21c <lcd_write+0x110>
      lcd_e_port_low();
 21c:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

      lcd_db7_port_set(data&_BV(3));                  //Output High Nibble
 220:	89 81       	ldd	r24, Y+1	; 0x01
 222:	88 2f       	mov	r24, r24
 224:	90 e0       	ldi	r25, 0x00	; 0
 226:	88 70       	andi	r24, 0x08	; 8
 228:	99 27       	eor	r25, r25
 22a:	89 2b       	or	r24, r25
 22c:	51 f0       	breq	.+20     	; 0x242 <lcd_write+0x136>
 22e:	85 e3       	ldi	r24, 0x35	; 53
 230:	90 e0       	ldi	r25, 0x00	; 0
 232:	25 e3       	ldi	r18, 0x35	; 53
 234:	30 e0       	ldi	r19, 0x00	; 0
 236:	f9 01       	movw	r30, r18
 238:	20 81       	ld	r18, Z
 23a:	28 60       	ori	r18, 0x08	; 8
 23c:	fc 01       	movw	r30, r24
 23e:	20 83       	st	Z, r18
 240:	09 c0       	rjmp	.+18     	; 0x254 <lcd_write+0x148>
 242:	85 e3       	ldi	r24, 0x35	; 53
 244:	90 e0       	ldi	r25, 0x00	; 0
 246:	25 e3       	ldi	r18, 0x35	; 53
 248:	30 e0       	ldi	r19, 0x00	; 0
 24a:	f9 01       	movw	r30, r18
 24c:	20 81       	ld	r18, Z
 24e:	27 7f       	andi	r18, 0xF7	; 247
 250:	fc 01       	movw	r30, r24
 252:	20 83       	st	Z, r18
      lcd_db6_port_set(data&_BV(2));
 254:	89 81       	ldd	r24, Y+1	; 0x01
 256:	88 2f       	mov	r24, r24
 258:	90 e0       	ldi	r25, 0x00	; 0
 25a:	84 70       	andi	r24, 0x04	; 4
 25c:	99 27       	eor	r25, r25
 25e:	89 2b       	or	r24, r25
 260:	51 f0       	breq	.+20     	; 0x276 <lcd_write+0x16a>
 262:	85 e3       	ldi	r24, 0x35	; 53
 264:	90 e0       	ldi	r25, 0x00	; 0
 266:	25 e3       	ldi	r18, 0x35	; 53
 268:	30 e0       	ldi	r19, 0x00	; 0
 26a:	f9 01       	movw	r30, r18
 26c:	20 81       	ld	r18, Z
 26e:	24 60       	ori	r18, 0x04	; 4
 270:	fc 01       	movw	r30, r24
 272:	20 83       	st	Z, r18
 274:	09 c0       	rjmp	.+18     	; 0x288 <lcd_write+0x17c>
 276:	85 e3       	ldi	r24, 0x35	; 53
 278:	90 e0       	ldi	r25, 0x00	; 0
 27a:	25 e3       	ldi	r18, 0x35	; 53
 27c:	30 e0       	ldi	r19, 0x00	; 0
 27e:	f9 01       	movw	r30, r18
 280:	20 81       	ld	r18, Z
 282:	2b 7f       	andi	r18, 0xFB	; 251
 284:	fc 01       	movw	r30, r24
 286:	20 83       	st	Z, r18
      lcd_db5_port_set(data&_BV(1));
 288:	89 81       	ldd	r24, Y+1	; 0x01
 28a:	88 2f       	mov	r24, r24
 28c:	90 e0       	ldi	r25, 0x00	; 0
 28e:	82 70       	andi	r24, 0x02	; 2
 290:	99 27       	eor	r25, r25
 292:	89 2b       	or	r24, r25
 294:	51 f0       	breq	.+20     	; 0x2aa <lcd_write+0x19e>
 296:	85 e3       	ldi	r24, 0x35	; 53
 298:	90 e0       	ldi	r25, 0x00	; 0
 29a:	25 e3       	ldi	r18, 0x35	; 53
 29c:	30 e0       	ldi	r19, 0x00	; 0
 29e:	f9 01       	movw	r30, r18
 2a0:	20 81       	ld	r18, Z
 2a2:	22 60       	ori	r18, 0x02	; 2
 2a4:	fc 01       	movw	r30, r24
 2a6:	20 83       	st	Z, r18
 2a8:	09 c0       	rjmp	.+18     	; 0x2bc <lcd_write+0x1b0>
 2aa:	85 e3       	ldi	r24, 0x35	; 53
 2ac:	90 e0       	ldi	r25, 0x00	; 0
 2ae:	25 e3       	ldi	r18, 0x35	; 53
 2b0:	30 e0       	ldi	r19, 0x00	; 0
 2b2:	f9 01       	movw	r30, r18
 2b4:	20 81       	ld	r18, Z
 2b6:	2d 7f       	andi	r18, 0xFD	; 253
 2b8:	fc 01       	movw	r30, r24
 2ba:	20 83       	st	Z, r18
      lcd_db4_port_set(data&_BV(0));
 2bc:	89 81       	ldd	r24, Y+1	; 0x01
 2be:	88 2f       	mov	r24, r24
 2c0:	90 e0       	ldi	r25, 0x00	; 0
 2c2:	81 70       	andi	r24, 0x01	; 1
 2c4:	99 27       	eor	r25, r25
 2c6:	89 2b       	or	r24, r25
 2c8:	51 f0       	breq	.+20     	; 0x2de <lcd_write+0x1d2>
 2ca:	85 e3       	ldi	r24, 0x35	; 53
 2cc:	90 e0       	ldi	r25, 0x00	; 0
 2ce:	25 e3       	ldi	r18, 0x35	; 53
 2d0:	30 e0       	ldi	r19, 0x00	; 0
 2d2:	f9 01       	movw	r30, r18
 2d4:	20 81       	ld	r18, Z
 2d6:	21 60       	ori	r18, 0x01	; 1
 2d8:	fc 01       	movw	r30, r24
 2da:	20 83       	st	Z, r18
 2dc:	09 c0       	rjmp	.+18     	; 0x2f0 <lcd_write+0x1e4>
 2de:	85 e3       	ldi	r24, 0x35	; 53
 2e0:	90 e0       	ldi	r25, 0x00	; 0
 2e2:	25 e3       	ldi	r18, 0x35	; 53
 2e4:	30 e0       	ldi	r19, 0x00	; 0
 2e6:	f9 01       	movw	r30, r18
 2e8:	20 81       	ld	r18, Z
 2ea:	2e 7f       	andi	r18, 0xFE	; 254
 2ec:	fc 01       	movw	r30, r24
 2ee:	20 83       	st	Z, r18

      Delay_ns(100);
 2f0:	00 c0       	rjmp	.+0      	; 0x2f2 <lcd_write+0x1e6>
      lcd_e_port_high();
 2f2:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>

      Delay_ns(500);
 2f6:	f2 e0       	ldi	r31, 0x02	; 2
 2f8:	fa 95       	dec	r31
 2fa:	f1 f7       	brne	.-4      	; 0x2f8 <lcd_write+0x1ec>
 2fc:	00 c0       	rjmp	.+0      	; 0x2fe <lcd_write+0x1f2>
      lcd_e_port_low();
 2fe:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

      lcd_db7_port_high();                            // All Data Pins High (Inactive)
 302:	85 e3       	ldi	r24, 0x35	; 53
 304:	90 e0       	ldi	r25, 0x00	; 0
 306:	25 e3       	ldi	r18, 0x35	; 53
 308:	30 e0       	ldi	r19, 0x00	; 0
 30a:	f9 01       	movw	r30, r18
 30c:	20 81       	ld	r18, Z
 30e:	28 60       	ori	r18, 0x08	; 8
 310:	fc 01       	movw	r30, r24
 312:	20 83       	st	Z, r18
      lcd_db6_port_high();
 314:	85 e3       	ldi	r24, 0x35	; 53
 316:	90 e0       	ldi	r25, 0x00	; 0
 318:	25 e3       	ldi	r18, 0x35	; 53
 31a:	30 e0       	ldi	r19, 0x00	; 0
 31c:	f9 01       	movw	r30, r18
 31e:	20 81       	ld	r18, Z
 320:	24 60       	ori	r18, 0x04	; 4
 322:	fc 01       	movw	r30, r24
 324:	20 83       	st	Z, r18
      lcd_db5_port_high();
 326:	85 e3       	ldi	r24, 0x35	; 53
 328:	90 e0       	ldi	r25, 0x00	; 0
 32a:	25 e3       	ldi	r18, 0x35	; 53
 32c:	30 e0       	ldi	r19, 0x00	; 0
 32e:	f9 01       	movw	r30, r18
 330:	20 81       	ld	r18, Z
 332:	22 60       	ori	r18, 0x02	; 2
 334:	fc 01       	movw	r30, r24
 336:	20 83       	st	Z, r18
      lcd_db4_port_high();
 338:	85 e3       	ldi	r24, 0x35	; 53
 33a:	90 e0       	ldi	r25, 0x00	; 0
 33c:	25 e3       	ldi	r18, 0x35	; 53
 33e:	30 e0       	ldi	r19, 0x00	; 0
 340:	f9 01       	movw	r30, r18
 342:	20 81       	ld	r18, Z
 344:	21 60       	ori	r18, 0x01	; 1
 346:	fc 01       	movw	r30, r24
 348:	20 83       	st	Z, r18
      lcd_db1_port_high();
      lcd_db0_port_high();
    #endif

    #if (WAIT_MODE==0 || RW_LINE_IMPLEMENTED==0)
      if (!rs && data<=((1<<LCD_CLR) | (1<<LCD_HOME))) // Is command clrscr or home?
 34a:	8a 81       	ldd	r24, Y+2	; 0x02
 34c:	88 23       	and	r24, r24
 34e:	51 f4       	brne	.+20     	; 0x364 <lcd_write+0x258>
 350:	89 81       	ldd	r24, Y+1	; 0x01
 352:	84 30       	cpi	r24, 0x04	; 4
 354:	38 f4       	brcc	.+14     	; 0x364 <lcd_write+0x258>
        Delay_us(1640);
 356:	8f e9       	ldi	r24, 0x9F	; 159
 358:	99 e1       	ldi	r25, 0x19	; 25
 35a:	01 97       	sbiw	r24, 0x01	; 1
 35c:	f1 f7       	brne	.-4      	; 0x35a <lcd_write+0x24e>
 35e:	00 c0       	rjmp	.+0      	; 0x360 <lcd_write+0x254>
 360:	00 00       	nop
 362:	04 c0       	rjmp	.+8      	; 0x36c <lcd_write+0x260>
      else Delay_us(40);
 364:	95 ed       	ldi	r25, 0xD5	; 213
 366:	9a 95       	dec	r25
 368:	f1 f7       	brne	.-4      	; 0x366 <lcd_write+0x25a>
 36a:	00 00       	nop
    #endif
  }
 36c:	0f 90       	pop	r0
 36e:	0f 90       	pop	r0
 370:	df 91       	pop	r29
 372:	cf 91       	pop	r28
 374:	08 95       	ret

00000376 <lcd_command>:
Send LCD controller instruction command
Input:   instruction to send to LCD controller, see HD44780 data sheet
Returns: none
*************************************************************************/
void lcd_command(uint8_t cmd)
  {
 376:	cf 93       	push	r28
 378:	df 93       	push	r29
 37a:	1f 92       	push	r1
 37c:	cd b7       	in	r28, 0x3d	; 61
 37e:	de b7       	in	r29, 0x3e	; 62
 380:	89 83       	std	Y+1, r24	; 0x01
    lcd_write(cmd,0);
 382:	60 e0       	ldi	r22, 0x00	; 0
 384:	89 81       	ldd	r24, Y+1	; 0x01
 386:	0e 94 86 00 	call	0x10c	; 0x10c <lcd_write>
  }
 38a:	0f 90       	pop	r0
 38c:	df 91       	pop	r29
 38e:	cf 91       	pop	r28
 390:	08 95       	ret

00000392 <lcd_clrscr>:
Clear screen
Input:    none
Returns:  none
*************************************************************************/
void lcd_clrscr()
  {
 392:	cf 93       	push	r28
 394:	df 93       	push	r29
 396:	cd b7       	in	r28, 0x3d	; 61
 398:	de b7       	in	r29, 0x3e	; 62
    lcd_command(1<<LCD_CLR);
 39a:	81 e0       	ldi	r24, 0x01	; 1
 39c:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>
  }
 3a0:	df 91       	pop	r29
 3a2:	cf 91       	pop	r28
 3a4:	08 95       	ret

000003a6 <lcd_init>:
Initialize display
Input:    none
Returns:  none
*************************************************************************/
void lcd_init()
  {
 3a6:	cf 93       	push	r28
 3a8:	df 93       	push	r29
 3aa:	cd b7       	in	r28, 0x3d	; 61
 3ac:	de b7       	in	r29, 0x3e	; 62
    //Set All Pins as Output
    lcd_e_ddr_high();
 3ae:	0e 94 76 00 	call	0xec	; 0xec <lcd_e_ddr_high>
    lcd_rs_ddr_high();
 3b2:	84 e3       	ldi	r24, 0x34	; 52
 3b4:	90 e0       	ldi	r25, 0x00	; 0
 3b6:	24 e3       	ldi	r18, 0x34	; 52
 3b8:	30 e0       	ldi	r19, 0x00	; 0
 3ba:	f9 01       	movw	r30, r18
 3bc:	20 81       	ld	r18, Z
 3be:	20 61       	ori	r18, 0x10	; 16
 3c0:	fc 01       	movw	r30, r24
 3c2:	20 83       	st	Z, r18
    #if RW_LINE_IMPLEMENTED==1
      lcd_rw_ddr_high();
    #endif
    lcd_db7_ddr_high();
 3c4:	84 e3       	ldi	r24, 0x34	; 52
 3c6:	90 e0       	ldi	r25, 0x00	; 0
 3c8:	24 e3       	ldi	r18, 0x34	; 52
 3ca:	30 e0       	ldi	r19, 0x00	; 0
 3cc:	f9 01       	movw	r30, r18
 3ce:	20 81       	ld	r18, Z
 3d0:	28 60       	ori	r18, 0x08	; 8
 3d2:	fc 01       	movw	r30, r24
 3d4:	20 83       	st	Z, r18
    lcd_db6_ddr_high();
 3d6:	84 e3       	ldi	r24, 0x34	; 52
 3d8:	90 e0       	ldi	r25, 0x00	; 0
 3da:	24 e3       	ldi	r18, 0x34	; 52
 3dc:	30 e0       	ldi	r19, 0x00	; 0
 3de:	f9 01       	movw	r30, r18
 3e0:	20 81       	ld	r18, Z
 3e2:	24 60       	ori	r18, 0x04	; 4
 3e4:	fc 01       	movw	r30, r24
 3e6:	20 83       	st	Z, r18
    lcd_db5_ddr_high();
 3e8:	84 e3       	ldi	r24, 0x34	; 52
 3ea:	90 e0       	ldi	r25, 0x00	; 0
 3ec:	24 e3       	ldi	r18, 0x34	; 52
 3ee:	30 e0       	ldi	r19, 0x00	; 0
 3f0:	f9 01       	movw	r30, r18
 3f2:	20 81       	ld	r18, Z
 3f4:	22 60       	ori	r18, 0x02	; 2
 3f6:	fc 01       	movw	r30, r24
 3f8:	20 83       	st	Z, r18
    lcd_db4_ddr_high();
 3fa:	84 e3       	ldi	r24, 0x34	; 52
 3fc:	90 e0       	ldi	r25, 0x00	; 0
 3fe:	24 e3       	ldi	r18, 0x34	; 52
 400:	30 e0       	ldi	r19, 0x00	; 0
 402:	f9 01       	movw	r30, r18
 404:	20 81       	ld	r18, Z
 406:	21 60       	ori	r18, 0x01	; 1
 408:	fc 01       	movw	r30, r24
 40a:	20 83       	st	Z, r18
      lcd_db1_ddr_high();
      lcd_db0_ddr_high();
    #endif

    //Set All Control Lines Low
    lcd_e_port_low();
 40c:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
    lcd_rs_port_low();
 410:	85 e3       	ldi	r24, 0x35	; 53
 412:	90 e0       	ldi	r25, 0x00	; 0
 414:	25 e3       	ldi	r18, 0x35	; 53
 416:	30 e0       	ldi	r19, 0x00	; 0
 418:	f9 01       	movw	r30, r18
 41a:	20 81       	ld	r18, Z
 41c:	2f 7e       	andi	r18, 0xEF	; 239
 41e:	fc 01       	movw	r30, r24
 420:	20 83       	st	Z, r18
    #if RW_LINE_IMPLEMENTED==1
      lcd_rw_port_low();
    #endif

    //Set All Data Lines High
    lcd_db7_port_high();
 422:	85 e3       	ldi	r24, 0x35	; 53
 424:	90 e0       	ldi	r25, 0x00	; 0
 426:	25 e3       	ldi	r18, 0x35	; 53
 428:	30 e0       	ldi	r19, 0x00	; 0
 42a:	f9 01       	movw	r30, r18
 42c:	20 81       	ld	r18, Z
 42e:	28 60       	ori	r18, 0x08	; 8
 430:	fc 01       	movw	r30, r24
 432:	20 83       	st	Z, r18
    lcd_db6_port_high();
 434:	85 e3       	ldi	r24, 0x35	; 53
 436:	90 e0       	ldi	r25, 0x00	; 0
 438:	25 e3       	ldi	r18, 0x35	; 53
 43a:	30 e0       	ldi	r19, 0x00	; 0
 43c:	f9 01       	movw	r30, r18
 43e:	20 81       	ld	r18, Z
 440:	24 60       	ori	r18, 0x04	; 4
 442:	fc 01       	movw	r30, r24
 444:	20 83       	st	Z, r18
    lcd_db5_port_high();
 446:	85 e3       	ldi	r24, 0x35	; 53
 448:	90 e0       	ldi	r25, 0x00	; 0
 44a:	25 e3       	ldi	r18, 0x35	; 53
 44c:	30 e0       	ldi	r19, 0x00	; 0
 44e:	f9 01       	movw	r30, r18
 450:	20 81       	ld	r18, Z
 452:	22 60       	ori	r18, 0x02	; 2
 454:	fc 01       	movw	r30, r24
 456:	20 83       	st	Z, r18
    lcd_db4_port_high();
 458:	85 e3       	ldi	r24, 0x35	; 53
 45a:	90 e0       	ldi	r25, 0x00	; 0
 45c:	25 e3       	ldi	r18, 0x35	; 53
 45e:	30 e0       	ldi	r19, 0x00	; 0
 460:	f9 01       	movw	r30, r18
 462:	20 81       	ld	r18, Z
 464:	21 60       	ori	r18, 0x01	; 1
 466:	fc 01       	movw	r30, r24
 468:	20 83       	st	Z, r18
      lcd_db1_port_high();
      lcd_db0_port_high();
    #endif

    //Startup Delay
    Delay_ms(DELAY_RESET);
 46a:	8f e5       	ldi	r24, 0x5F	; 95
 46c:	9a ee       	ldi	r25, 0xEA	; 234
 46e:	01 97       	sbiw	r24, 0x01	; 1
 470:	f1 f7       	brne	.-4      	; 0x46e <__stack+0xf>
 472:	00 c0       	rjmp	.+0      	; 0x474 <__stack+0x15>
 474:	00 00       	nop

    //Initialize Display
    lcd_db7_port_low();
 476:	85 e3       	ldi	r24, 0x35	; 53
 478:	90 e0       	ldi	r25, 0x00	; 0
 47a:	25 e3       	ldi	r18, 0x35	; 53
 47c:	30 e0       	ldi	r19, 0x00	; 0
 47e:	f9 01       	movw	r30, r18
 480:	20 81       	ld	r18, Z
 482:	27 7f       	andi	r18, 0xF7	; 247
 484:	fc 01       	movw	r30, r24
 486:	20 83       	st	Z, r18
    lcd_db6_port_low();
 488:	85 e3       	ldi	r24, 0x35	; 53
 48a:	90 e0       	ldi	r25, 0x00	; 0
 48c:	25 e3       	ldi	r18, 0x35	; 53
 48e:	30 e0       	ldi	r19, 0x00	; 0
 490:	f9 01       	movw	r30, r18
 492:	20 81       	ld	r18, Z
 494:	2b 7f       	andi	r18, 0xFB	; 251
 496:	fc 01       	movw	r30, r24
 498:	20 83       	st	Z, r18
    Delay_ns(100);
 49a:	00 c0       	rjmp	.+0      	; 0x49c <__stack+0x3d>
    lcd_e_port_high();
 49c:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
    Delay_ns(500);
 4a0:	f2 e0       	ldi	r31, 0x02	; 2
 4a2:	fa 95       	dec	r31
 4a4:	f1 f7       	brne	.-4      	; 0x4a2 <__stack+0x43>
 4a6:	00 c0       	rjmp	.+0      	; 0x4a8 <__stack+0x49>
    lcd_e_port_low();
 4a8:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

    Delay_us(4100);
 4ac:	8f e0       	ldi	r24, 0x0F	; 15
 4ae:	90 e4       	ldi	r25, 0x40	; 64
 4b0:	01 97       	sbiw	r24, 0x01	; 1
 4b2:	f1 f7       	brne	.-4      	; 0x4b0 <__stack+0x51>
 4b4:	00 c0       	rjmp	.+0      	; 0x4b6 <__stack+0x57>
 4b6:	00 00       	nop

    lcd_e_port_high();
 4b8:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
    Delay_ns(500);
 4bc:	92 e0       	ldi	r25, 0x02	; 2
 4be:	9a 95       	dec	r25
 4c0:	f1 f7       	brne	.-4      	; 0x4be <__stack+0x5f>
 4c2:	00 c0       	rjmp	.+0      	; 0x4c4 <__stack+0x65>
    lcd_e_port_low();
 4c4:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

    Delay_us(100);
 4c8:	ef e8       	ldi	r30, 0x8F	; 143
 4ca:	f1 e0       	ldi	r31, 0x01	; 1
 4cc:	31 97       	sbiw	r30, 0x01	; 1
 4ce:	f1 f7       	brne	.-4      	; 0x4cc <__stack+0x6d>
 4d0:	00 c0       	rjmp	.+0      	; 0x4d2 <__stack+0x73>
 4d2:	00 00       	nop

    lcd_e_port_high();
 4d4:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
    Delay_ns(500);
 4d8:	f2 e0       	ldi	r31, 0x02	; 2
 4da:	fa 95       	dec	r31
 4dc:	f1 f7       	brne	.-4      	; 0x4da <__stack+0x7b>
 4de:	00 c0       	rjmp	.+0      	; 0x4e0 <__stack+0x81>
    lcd_e_port_low();
 4e0:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>

    Delay_us(40);
 4e4:	85 ed       	ldi	r24, 0xD5	; 213
 4e6:	8a 95       	dec	r24
 4e8:	f1 f7       	brne	.-4      	; 0x4e6 <__stack+0x87>
 4ea:	00 00       	nop

    //Init differs between 4-bit and 8-bit from here
    #if (LCD_BITS==4)
      lcd_db4_port_low();
 4ec:	85 e3       	ldi	r24, 0x35	; 53
 4ee:	90 e0       	ldi	r25, 0x00	; 0
 4f0:	25 e3       	ldi	r18, 0x35	; 53
 4f2:	30 e0       	ldi	r19, 0x00	; 0
 4f4:	f9 01       	movw	r30, r18
 4f6:	20 81       	ld	r18, Z
 4f8:	2e 7f       	andi	r18, 0xFE	; 254
 4fa:	fc 01       	movw	r30, r24
 4fc:	20 83       	st	Z, r18
      Delay_ns(100);
 4fe:	00 c0       	rjmp	.+0      	; 0x500 <__stack+0xa1>
      lcd_e_port_high();
 500:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
      Delay_ns(500);
 504:	f2 e0       	ldi	r31, 0x02	; 2
 506:	fa 95       	dec	r31
 508:	f1 f7       	brne	.-4      	; 0x506 <__stack+0xa7>
 50a:	00 c0       	rjmp	.+0      	; 0x50c <__stack+0xad>
      lcd_e_port_low();
 50c:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
      Delay_us(40);
 510:	85 ed       	ldi	r24, 0xD5	; 213
 512:	8a 95       	dec	r24
 514:	f1 f7       	brne	.-4      	; 0x512 <__stack+0xb3>
 516:	00 00       	nop

      lcd_db4_port_low();
 518:	85 e3       	ldi	r24, 0x35	; 53
 51a:	90 e0       	ldi	r25, 0x00	; 0
 51c:	25 e3       	ldi	r18, 0x35	; 53
 51e:	30 e0       	ldi	r19, 0x00	; 0
 520:	f9 01       	movw	r30, r18
 522:	20 81       	ld	r18, Z
 524:	2e 7f       	andi	r18, 0xFE	; 254
 526:	fc 01       	movw	r30, r24
 528:	20 83       	st	Z, r18
      Delay_ns(100);
 52a:	00 c0       	rjmp	.+0      	; 0x52c <__stack+0xcd>
      lcd_e_port_high();
 52c:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
      Delay_ns(500);
 530:	f2 e0       	ldi	r31, 0x02	; 2
 532:	fa 95       	dec	r31
 534:	f1 f7       	brne	.-4      	; 0x532 <__stack+0xd3>
 536:	00 c0       	rjmp	.+0      	; 0x538 <__stack+0xd9>
      lcd_e_port_low();
 538:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
      Delay_ns(500);
 53c:	82 e0       	ldi	r24, 0x02	; 2
 53e:	8a 95       	dec	r24
 540:	f1 f7       	brne	.-4      	; 0x53e <__stack+0xdf>
 542:	00 c0       	rjmp	.+0      	; 0x544 <__stack+0xe5>

      #if (LCD_DISPLAYS==1)
        if (LCD_DISPLAY_LINES>1)
          lcd_db7_port_high();
 544:	85 e3       	ldi	r24, 0x35	; 53
 546:	90 e0       	ldi	r25, 0x00	; 0
 548:	25 e3       	ldi	r18, 0x35	; 53
 54a:	30 e0       	ldi	r19, 0x00	; 0
 54c:	f9 01       	movw	r30, r18
 54e:	20 81       	ld	r18, Z
 550:	28 60       	ori	r18, 0x08	; 8
 552:	fc 01       	movw	r30, r24
 554:	20 83       	st	Z, r18
          }
        if (c>1)
          lcd_db7_port_high();
      #endif

      Delay_ns(100);
 556:	00 c0       	rjmp	.+0      	; 0x558 <__stack+0xf9>
      lcd_e_port_high();
 558:	0e 94 66 00 	call	0xcc	; 0xcc <lcd_e_port_high>
      Delay_ns(500);
 55c:	f2 e0       	ldi	r31, 0x02	; 2
 55e:	fa 95       	dec	r31
 560:	f1 f7       	brne	.-4      	; 0x55e <__stack+0xff>
 562:	00 c0       	rjmp	.+0      	; 0x564 <__stack+0x105>
      lcd_e_port_low();
 564:	0e 94 56 00 	call	0xac	; 0xac <lcd_e_port_low>
      Delay_us(40);
 568:	85 ed       	ldi	r24, 0xD5	; 213
 56a:	8a 95       	dec	r24
 56c:	f1 f7       	brne	.-4      	; 0x56a <__stack+0x10b>
 56e:	00 00       	nop
      lcd_e_port_low();
      Delay_us(40);
    #endif

    //Display Off
    lcd_command(_BV(LCD_DISPLAYMODE));
 570:	88 e0       	ldi	r24, 0x08	; 8
 572:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>

    //Display Clear
    lcd_clrscr();
 576:	0e 94 c9 01 	call	0x392	; 0x392 <lcd_clrscr>

    //Entry Mode Set
    lcd_command(_BV(LCD_ENTRY_MODE) | _BV(LCD_ENTRY_INC));
 57a:	86 e0       	ldi	r24, 0x06	; 6
 57c:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>

    //Display On
    lcd_command(_BV(LCD_DISPLAYMODE) | _BV(LCD_DISPLAYMODE_ON));
 580:	8c e0       	ldi	r24, 0x0C	; 12
 582:	0e 94 bb 01 	call	0x376	; 0x376 <lcd_command>
  }
 586:	df 91       	pop	r29
 588:	cf 91       	pop	r28
 58a:	08 95       	ret

0000058c <__vector_3>:
Button pwm_mode_select = {0,70};
Encoder enc = {0,0,0};

/* Диспетчер */
ISR(TIMER2_COMP_vect)
{
 58c:	1f 92       	push	r1
 58e:	0f 92       	push	r0
 590:	0f b6       	in	r0, 0x3f	; 63
 592:	0f 92       	push	r0
 594:	11 24       	eor	r1, r1
 596:	2f 93       	push	r18
 598:	3f 93       	push	r19
 59a:	4f 93       	push	r20
 59c:	5f 93       	push	r21
 59e:	6f 93       	push	r22
 5a0:	7f 93       	push	r23
 5a2:	8f 93       	push	r24
 5a4:	9f 93       	push	r25
 5a6:	af 93       	push	r26
 5a8:	bf 93       	push	r27
 5aa:	ef 93       	push	r30
 5ac:	ff 93       	push	r31
 5ae:	cf 93       	push	r28
 5b0:	df 93       	push	r29
 5b2:	1f 92       	push	r1
 5b4:	cd b7       	in	r28, 0x3d	; 61
 5b6:	de b7       	in	r29, 0x3e	; 62
	TCNT0 = 0;
 5b8:	12 be       	out	0x32, r1	; 50
	//делитель clk
	if(push_button(PIND, 6, freq_div))
 5ba:	80 b3       	in	r24, 0x10	; 16
 5bc:	44 e6       	ldi	r20, 0x64	; 100
 5be:	50 e0       	ldi	r21, 0x00	; 0
 5c0:	66 e0       	ldi	r22, 0x06	; 6
 5c2:	0e 94 1e 04 	call	0x83c	; 0x83c <_Z11push_buttonhhR6Button>
 5c6:	88 23       	and	r24, r24
 5c8:	f1 f0       	breq	.+60     	; 0x606 <__vector_3+0x7a>
	{
		if(state.prescaller > 4)
 5ca:	80 91 6b 00 	lds	r24, 0x006B
 5ce:	87 70       	andi	r24, 0x07	; 7
 5d0:	90 e0       	ldi	r25, 0x00	; 0
 5d2:	05 97       	sbiw	r24, 0x05	; 5
 5d4:	2c f0       	brlt	.+10     	; 0x5e0 <__vector_3+0x54>
			state.prescaller = 0;
 5d6:	eb e6       	ldi	r30, 0x6B	; 107
 5d8:	f0 e0       	ldi	r31, 0x00	; 0
 5da:	80 81       	ld	r24, Z
 5dc:	88 7f       	andi	r24, 0xF8	; 248
 5de:	80 83       	st	Z, r24
		pwm.set_prescaler(state.prescaller++);
 5e0:	eb e6       	ldi	r30, 0x6B	; 107
 5e2:	f0 e0       	ldi	r31, 0x00	; 0
 5e4:	80 81       	ld	r24, Z
 5e6:	28 2f       	mov	r18, r24
 5e8:	27 70       	andi	r18, 0x07	; 7
 5ea:	91 e0       	ldi	r25, 0x01	; 1
 5ec:	92 0f       	add	r25, r18
 5ee:	97 70       	andi	r25, 0x07	; 7
 5f0:	88 7f       	andi	r24, 0xF8	; 248
 5f2:	89 2b       	or	r24, r25
 5f4:	80 83       	st	Z, r24
 5f6:	29 83       	std	Y+1, r18	; 0x01
 5f8:	be 01       	movw	r22, r28
 5fa:	6f 5f       	subi	r22, 0xFF	; 255
 5fc:	7f 4f       	sbci	r23, 0xFF	; 255
 5fe:	8d e6       	ldi	r24, 0x6D	; 109
 600:	90 e0       	ldi	r25, 0x00	; 0
 602:	0e 94 7d 04 	call	0x8fa	; 0x8fa <_ZN3PWM13set_prescalerERKh>
	}
	
	//коэфф. инкремента 
	if (push_button(PIND, 3, mult_div))
 606:	80 b3       	in	r24, 0x10	; 16
 608:	42 e6       	ldi	r20, 0x62	; 98
 60a:	50 e0       	ldi	r21, 0x00	; 0
 60c:	63 e0       	ldi	r22, 0x03	; 3
 60e:	0e 94 1e 04 	call	0x83c	; 0x83c <_Z11push_buttonhhR6Button>
 612:	88 23       	and	r24, r24
 614:	09 f4       	brne	.+2      	; 0x618 <__vector_3+0x8c>
 616:	47 c0       	rjmp	.+142    	; 0x6a6 <__vector_3+0x11a>
	{
		if(state.coeff > 4)
 618:	80 91 6b 00 	lds	r24, 0x006B
 61c:	86 95       	lsr	r24
 61e:	86 95       	lsr	r24
 620:	86 95       	lsr	r24
 622:	87 70       	andi	r24, 0x07	; 7
 624:	28 2f       	mov	r18, r24
 626:	30 e0       	ldi	r19, 0x00	; 0
 628:	25 30       	cpi	r18, 0x05	; 5
 62a:	31 05       	cpc	r19, r1
 62c:	3c f0       	brlt	.+14     	; 0x63c <__vector_3+0xb0>
			state.coeff = 0;
		switch(state.coeff++)
 62e:	eb e6       	ldi	r30, 0x6B	; 107
 630:	f0 e0       	ldi	r31, 0x00	; 0
 632:	80 81       	ld	r24, Z
 634:	87 7c       	andi	r24, 0xC7	; 199
 636:	88 60       	ori	r24, 0x08	; 8
 638:	80 83       	st	Z, r24
 63a:	1a c0       	rjmp	.+52     	; 0x670 <__vector_3+0xe4>
 63c:	8f 5f       	subi	r24, 0xFF	; 255
 63e:	87 70       	andi	r24, 0x07	; 7
 640:	eb e6       	ldi	r30, 0x6B	; 107
 642:	f0 e0       	ldi	r31, 0x00	; 0
 644:	98 2f       	mov	r25, r24
 646:	99 0f       	add	r25, r25
 648:	99 0f       	add	r25, r25
 64a:	99 0f       	add	r25, r25
 64c:	80 81       	ld	r24, Z
 64e:	87 7c       	andi	r24, 0xC7	; 199
 650:	89 2b       	or	r24, r25
 652:	80 83       	st	Z, r24
 654:	21 30       	cpi	r18, 0x01	; 1
 656:	31 05       	cpc	r19, r1
 658:	91 f0       	breq	.+36     	; 0x67e <__vector_3+0xf2>
 65a:	1c f4       	brge	.+6      	; 0x662 <__vector_3+0xd6>
 65c:	23 2b       	or	r18, r19
 65e:	19 f5       	brne	.+70     	; 0x6a6 <__vector_3+0x11a>
 660:	07 c0       	rjmp	.+14     	; 0x670 <__vector_3+0xe4>
 662:	22 30       	cpi	r18, 0x02	; 2
 664:	31 05       	cpc	r19, r1
 666:	91 f0       	breq	.+36     	; 0x68c <__vector_3+0x100>
 668:	23 30       	cpi	r18, 0x03	; 3
 66a:	31 05       	cpc	r19, r1
 66c:	b1 f0       	breq	.+44     	; 0x69a <__vector_3+0x10e>
 66e:	1b c0       	rjmp	.+54     	; 0x6a6 <__vector_3+0x11a>
		{
			case 0: coeff = 1;		break;
 670:	81 e0       	ldi	r24, 0x01	; 1
 672:	90 e0       	ldi	r25, 0x00	; 0
 674:	90 93 67 00 	sts	0x0067, r25
 678:	80 93 66 00 	sts	0x0066, r24
 67c:	14 c0       	rjmp	.+40     	; 0x6a6 <__vector_3+0x11a>
			case 1: coeff = 10;		break;
 67e:	8a e0       	ldi	r24, 0x0A	; 10
 680:	90 e0       	ldi	r25, 0x00	; 0
 682:	90 93 67 00 	sts	0x0067, r25
 686:	80 93 66 00 	sts	0x0066, r24
 68a:	0d c0       	rjmp	.+26     	; 0x6a6 <__vector_3+0x11a>
			case 2: coeff = 100;	break;
 68c:	84 e6       	ldi	r24, 0x64	; 100
 68e:	90 e0       	ldi	r25, 0x00	; 0
 690:	90 93 67 00 	sts	0x0067, r25
 694:	80 93 66 00 	sts	0x0066, r24
 698:	06 c0       	rjmp	.+12     	; 0x6a6 <__vector_3+0x11a>
			case 3: coeff = 1000;	break;
 69a:	88 ee       	ldi	r24, 0xE8	; 232
 69c:	93 e0       	ldi	r25, 0x03	; 3
 69e:	90 93 67 00 	sts	0x0067, r25
 6a2:	80 93 66 00 	sts	0x0066, r24
		}
	}
	
	if(push_button(PIND, 2, pwm_mode_select))
 6a6:	80 b3       	in	r24, 0x10	; 16
 6a8:	40 e6       	ldi	r20, 0x60	; 96
 6aa:	50 e0       	ldi	r21, 0x00	; 0
 6ac:	62 e0       	ldi	r22, 0x02	; 2
 6ae:	0e 94 1e 04 	call	0x83c	; 0x83c <_Z11push_buttonhhR6Button>
 6b2:	88 23       	and	r24, r24
 6b4:	09 f4       	brne	.+2      	; 0x6b8 <__vector_3+0x12c>
 6b6:	58 c0       	rjmp	.+176    	; 0x768 <__vector_3+0x1dc>
	{
		if(state.pwm_mode > 3)
 6b8:	80 91 6b 00 	lds	r24, 0x006B
 6bc:	98 2f       	mov	r25, r24
 6be:	92 95       	swap	r25
 6c0:	96 95       	lsr	r25
 6c2:	96 95       	lsr	r25
 6c4:	93 70       	andi	r25, 0x03	; 3
 6c6:	80 91 6c 00 	lds	r24, 0x006C
 6ca:	81 70       	andi	r24, 0x01	; 1
 6cc:	88 0f       	add	r24, r24
 6ce:	88 0f       	add	r24, r24
 6d0:	89 2b       	or	r24, r25
 6d2:	28 2f       	mov	r18, r24
 6d4:	30 e0       	ldi	r19, 0x00	; 0
 6d6:	24 30       	cpi	r18, 0x04	; 4
 6d8:	31 05       	cpc	r19, r1
 6da:	64 f0       	brlt	.+24     	; 0x6f4 <__vector_3+0x168>
			state.pwm_mode = 0;
		switch(state.pwm_mode++)
 6dc:	eb e6       	ldi	r30, 0x6B	; 107
 6de:	f0 e0       	ldi	r31, 0x00	; 0
 6e0:	80 81       	ld	r24, Z
 6e2:	8f 73       	andi	r24, 0x3F	; 63
 6e4:	80 64       	ori	r24, 0x40	; 64
 6e6:	80 83       	st	Z, r24
 6e8:	ec e6       	ldi	r30, 0x6C	; 108
 6ea:	f0 e0       	ldi	r31, 0x00	; 0
 6ec:	80 81       	ld	r24, Z
 6ee:	8e 7f       	andi	r24, 0xFE	; 254
 6f0:	80 83       	st	Z, r24
 6f2:	23 c0       	rjmp	.+70     	; 0x73a <__vector_3+0x1ae>
 6f4:	8f 5f       	subi	r24, 0xFF	; 255
 6f6:	eb e6       	ldi	r30, 0x6B	; 107
 6f8:	f0 e0       	ldi	r31, 0x00	; 0
 6fa:	48 2f       	mov	r20, r24
 6fc:	42 95       	swap	r20
 6fe:	44 0f       	add	r20, r20
 700:	44 0f       	add	r20, r20
 702:	40 7c       	andi	r20, 0xC0	; 192
 704:	90 81       	ld	r25, Z
 706:	9f 73       	andi	r25, 0x3F	; 63
 708:	94 2b       	or	r25, r20
 70a:	90 83       	st	Z, r25
 70c:	82 fb       	bst	r24, 2
 70e:	99 27       	eor	r25, r25
 710:	90 f9       	bld	r25, 0
 712:	ec e6       	ldi	r30, 0x6C	; 108
 714:	f0 e0       	ldi	r31, 0x00	; 0
 716:	80 81       	ld	r24, Z
 718:	8e 7f       	andi	r24, 0xFE	; 254
 71a:	89 2b       	or	r24, r25
 71c:	80 83       	st	Z, r24
 71e:	21 30       	cpi	r18, 0x01	; 1
 720:	31 05       	cpc	r19, r1
 722:	89 f0       	breq	.+34     	; 0x746 <__vector_3+0x1ba>
 724:	1c f4       	brge	.+6      	; 0x72c <__vector_3+0x1a0>
 726:	23 2b       	or	r18, r19
 728:	f9 f4       	brne	.+62     	; 0x768 <__vector_3+0x1dc>
 72a:	07 c0       	rjmp	.+14     	; 0x73a <__vector_3+0x1ae>
 72c:	22 30       	cpi	r18, 0x02	; 2
 72e:	31 05       	cpc	r19, r1
 730:	81 f0       	breq	.+32     	; 0x752 <__vector_3+0x1c6>
 732:	23 30       	cpi	r18, 0x03	; 3
 734:	31 05       	cpc	r19, r1
 736:	99 f0       	breq	.+38     	; 0x75e <__vector_3+0x1d2>
 738:	17 c0       	rjmp	.+46     	; 0x768 <__vector_3+0x1dc>
		{
			case 0: pwm.set_mode_pwm(PWM::CTC);					break;
 73a:	64 e0       	ldi	r22, 0x04	; 4
 73c:	8d e6       	ldi	r24, 0x6D	; 109
 73e:	90 e0       	ldi	r25, 0x00	; 0
 740:	0e 94 da 04 	call	0x9b4	; 0x9b4 <_ZN3PWM12set_mode_pwmENS_5_MODEE>
 744:	11 c0       	rjmp	.+34     	; 0x768 <__vector_3+0x1dc>
			case 1: pwm.set_mode_pwm(PWM::FAST_PWM);			break;
 746:	61 e0       	ldi	r22, 0x01	; 1
 748:	8d e6       	ldi	r24, 0x6D	; 109
 74a:	90 e0       	ldi	r25, 0x00	; 0
 74c:	0e 94 da 04 	call	0x9b4	; 0x9b4 <_ZN3PWM12set_mode_pwmENS_5_MODEE>
 750:	0b c0       	rjmp	.+22     	; 0x768 <__vector_3+0x1dc>
			case 2: pwm.set_mode_pwm(PWM::PHASE_CORRECT);		break;
 752:	62 e0       	ldi	r22, 0x02	; 2
 754:	8d e6       	ldi	r24, 0x6D	; 109
 756:	90 e0       	ldi	r25, 0x00	; 0
 758:	0e 94 da 04 	call	0x9b4	; 0x9b4 <_ZN3PWM12set_mode_pwmENS_5_MODEE>
 75c:	05 c0       	rjmp	.+10     	; 0x768 <__vector_3+0x1dc>
			case 3: pwm.set_mode_pwm(PWM::PHASE_FREQ_CORRECT);	break;
 75e:	63 e0       	ldi	r22, 0x03	; 3
 760:	8d e6       	ldi	r24, 0x6D	; 109
 762:	90 e0       	ldi	r25, 0x00	; 0
 764:	0e 94 da 04 	call	0x9b4	; 0x9b4 <_ZN3PWM12set_mode_pwmENS_5_MODEE>
		}
	}
	
	//проверка энкодера
	if((!(PINA & BIT1) || !(PINA & BIT2)) || (enc.detect == true))
 768:	c9 9b       	sbis	0x19, 1	; 25
 76a:	07 c0       	rjmp	.+14     	; 0x77a <__vector_3+0x1ee>
 76c:	ca 9b       	sbis	0x19, 2	; 25
 76e:	05 c0       	rjmp	.+10     	; 0x77a <__vector_3+0x1ee>
 770:	80 91 68 00 	lds	r24, 0x0068
 774:	88 23       	and	r24, r24
 776:	09 f4       	brne	.+2      	; 0x77a <__vector_3+0x1ee>
 778:	45 c0       	rjmp	.+138    	; 0x804 <__vector_3+0x278>
	{
		if(enc.init == false)
 77a:	80 91 69 00 	lds	r24, 0x0069
 77e:	81 11       	cpse	r24, r1
 780:	30 c0       	rjmp	.+96     	; 0x7e2 <__vector_3+0x256>
		{
			enc.detect = true;
 782:	81 e0       	ldi	r24, 0x01	; 1
 784:	80 93 68 00 	sts	0x0068, r24
			uint16_t tmp = OCR1AH<<8 | OCR1AL;
 788:	2b b5       	in	r18, 0x2b	; 43
 78a:	8a b5       	in	r24, 0x2a	; 42
 78c:	90 e0       	ldi	r25, 0x00	; 0
 78e:	92 2b       	or	r25, r18
			if(PINA & BIT1)
 790:	c9 9b       	sbis	0x19, 1	; 25
 792:	13 c0       	rjmp	.+38     	; 0x7ba <__vector_3+0x22e>
			{
				if(coeff <= 0xFFFF - tmp)
 794:	20 91 66 00 	lds	r18, 0x0066
 798:	30 91 67 00 	lds	r19, 0x0067
 79c:	ac 01       	movw	r20, r24
 79e:	40 95       	com	r20
 7a0:	50 95       	com	r21
 7a2:	42 17       	cp	r20, r18
 7a4:	53 07       	cpc	r21, r19
 7a6:	28 f0       	brcs	.+10     	; 0x7b2 <__vector_3+0x226>
				{
					tmp += coeff;
 7a8:	82 0f       	add	r24, r18
 7aa:	93 1f       	adc	r25, r19
					OCR1AH = (uint8_t)(tmp>>8);
 7ac:	9b bd       	out	0x2b, r25	; 43
					OCR1AL = (uint8_t)tmp;
 7ae:	8a bd       	out	0x2a, r24	; 42
 7b0:	12 c0       	rjmp	.+36     	; 0x7d6 <__vector_3+0x24a>
				}
				else
				{
					OCR1AH = 0xFF;
 7b2:	8f ef       	ldi	r24, 0xFF	; 255
 7b4:	8b bd       	out	0x2b, r24	; 43
					OCR1AL = 0xFF;
 7b6:	8a bd       	out	0x2a, r24	; 42
 7b8:	0e c0       	rjmp	.+28     	; 0x7d6 <__vector_3+0x24a>
				}
			}
			else
			{	
				if(tmp >= coeff)
 7ba:	20 91 66 00 	lds	r18, 0x0066
 7be:	30 91 67 00 	lds	r19, 0x0067
 7c2:	82 17       	cp	r24, r18
 7c4:	93 07       	cpc	r25, r19
 7c6:	28 f0       	brcs	.+10     	; 0x7d2 <__vector_3+0x246>
				{
					tmp -= coeff;
 7c8:	82 1b       	sub	r24, r18
 7ca:	93 0b       	sbc	r25, r19
					OCR1AH = (uint8_t)(tmp>>8);
 7cc:	9b bd       	out	0x2b, r25	; 43
					OCR1AL = (uint8_t)tmp;
 7ce:	8a bd       	out	0x2a, r24	; 42
 7d0:	02 c0       	rjmp	.+4      	; 0x7d6 <__vector_3+0x24a>
				}
				else
				{
					OCR1AH = 0x00;
 7d2:	1b bc       	out	0x2b, r1	; 43
					OCR1AL = 0x00;
 7d4:	1a bc       	out	0x2a, r1	; 42
				}
			}
								
			enc.delay = 10;
 7d6:	e8 e6       	ldi	r30, 0x68	; 104
 7d8:	f0 e0       	ldi	r31, 0x00	; 0
 7da:	8a e0       	ldi	r24, 0x0A	; 10
 7dc:	82 83       	std	Z+2, r24	; 0x02
			enc.init = true;
 7de:	81 e0       	ldi	r24, 0x01	; 1
 7e0:	81 83       	std	Z+1, r24	; 0x01
		}
		if((PINA & BIT1) && (PINA & BIT2) && !(enc.delay ? --enc.delay : 0))
 7e2:	c9 9b       	sbis	0x19, 1	; 25
 7e4:	0f c0       	rjmp	.+30     	; 0x804 <__vector_3+0x278>
 7e6:	ca 9b       	sbis	0x19, 2	; 25
 7e8:	0d c0       	rjmp	.+26     	; 0x804 <__vector_3+0x278>
 7ea:	80 91 6a 00 	lds	r24, 0x006A
 7ee:	88 23       	and	r24, r24
 7f0:	29 f0       	breq	.+10     	; 0x7fc <__vector_3+0x270>
 7f2:	81 50       	subi	r24, 0x01	; 1
 7f4:	80 93 6a 00 	sts	0x006A, r24
 7f8:	81 11       	cpse	r24, r1
 7fa:	04 c0       	rjmp	.+8      	; 0x804 <__vector_3+0x278>
		{
			enc.detect = false;
 7fc:	e8 e6       	ldi	r30, 0x68	; 104
 7fe:	f0 e0       	ldi	r31, 0x00	; 0
 800:	10 82       	st	Z, r1
			enc.init = false;
 802:	11 82       	std	Z+1, r1	; 0x01
		}
	}
	

	// запуск преобразований ADC
	if(!(ADCSRA & 1<<ADSC))
 804:	86 b1       	in	r24, 0x06	; 6
	{	
								
	}
	ADCSRA |= 1<<ADSC;					
 806:	36 9a       	sbi	0x06, 6	; 6
}
 808:	0f 90       	pop	r0
 80a:	df 91       	pop	r29
 80c:	cf 91       	pop	r28
 80e:	ff 91       	pop	r31
 810:	ef 91       	pop	r30
 812:	bf 91       	pop	r27
 814:	af 91       	pop	r26
 816:	9f 91       	pop	r25
 818:	8f 91       	pop	r24
 81a:	7f 91       	pop	r23
 81c:	6f 91       	pop	r22
 81e:	5f 91       	pop	r21
 820:	4f 91       	pop	r20
 822:	3f 91       	pop	r19
 824:	2f 91       	pop	r18
 826:	0f 90       	pop	r0
 828:	0f be       	out	0x3f, r0	; 63
 82a:	0f 90       	pop	r0
 82c:	1f 90       	pop	r1
 82e:	18 95       	reti

00000830 <main>:
#include "Main.h"
PWM pwm;

int main( void )
{
	peiph_init();
 830:	0e 94 46 04 	call	0x88c	; 0x88c <_Z10peiph_initv>
 
  	lcd_init();
 834:	0e 94 d3 01 	call	0x3a6	; 0x3a6 <lcd_init>
		
	sei();
 838:	78 94       	sei
#include "Main.h"
PWM pwm;

int main( void )
 83a:	ff cf       	rjmp	.-2      	; 0x83a <main+0xa>

0000083c <_Z11push_buttonhhR6Button>:
	}
}

bool push_button (const uint8_t PINX, const uint8_t pin_number, Button &but)
{
	if (!(PINX & 1<<pin_number))
 83c:	90 e0       	ldi	r25, 0x00	; 0
 83e:	02 c0       	rjmp	.+4      	; 0x844 <_Z11push_buttonhhR6Button+0x8>
 840:	95 95       	asr	r25
 842:	87 95       	ror	r24
 844:	6a 95       	dec	r22
 846:	e2 f7       	brpl	.-8      	; 0x840 <_Z11push_buttonhhR6Button+0x4>
 848:	80 fd       	sbrc	r24, 0
 84a:	05 c0       	rjmp	.+10     	; 0x856 <_Z11push_buttonhhR6Button+0x1a>
		but.detect = true;
 84c:	81 e0       	ldi	r24, 0x01	; 1
 84e:	fa 01       	movw	r30, r20
 850:	80 83       	st	Z, r24
		{
			but.time = 70;
			but.detect = false;
			return true;
		}
	return false;
 852:	80 e0       	ldi	r24, 0x00	; 0
 854:	08 95       	ret
bool push_button (const uint8_t PINX, const uint8_t pin_number, Button &but)
{
	if (!(PINX & 1<<pin_number))
		but.detect = true;
	else
		if ((but.detect == true) && !(but.time ? but.time-- : 0))
 856:	fa 01       	movw	r30, r20
 858:	80 81       	ld	r24, Z
 85a:	88 23       	and	r24, r24
 85c:	59 f0       	breq	.+22     	; 0x874 <_Z11push_buttonhhR6Button+0x38>
 85e:	91 81       	ldd	r25, Z+1	; 0x01
 860:	99 23       	and	r25, r25
 862:	19 f0       	breq	.+6      	; 0x86a <_Z11push_buttonhhR6Button+0x2e>
 864:	91 50       	subi	r25, 0x01	; 1
 866:	91 83       	std	Z+1, r25	; 0x01
 868:	05 c0       	rjmp	.+10     	; 0x874 <_Z11push_buttonhhR6Button+0x38>
		{
			but.time = 70;
 86a:	96 e4       	ldi	r25, 0x46	; 70
 86c:	fa 01       	movw	r30, r20
 86e:	91 83       	std	Z+1, r25	; 0x01
			but.detect = false;
 870:	10 82       	st	Z, r1
			return true;
 872:	08 95       	ret
		}
	return false;
 874:	80 e0       	ldi	r24, 0x00	; 0
}
 876:	08 95       	ret

00000878 <_GLOBAL__sub_I_pwm>:
#include "Main.h"
PWM pwm;
 878:	8d e6       	ldi	r24, 0x6D	; 109
 87a:	90 e0       	ldi	r25, 0x00	; 0
 87c:	0e 94 5c 04 	call	0x8b8	; 0x8b8 <_ZN3PWMC1Ev>
 880:	08 95       	ret

00000882 <_GLOBAL__sub_D_pwm>:
 882:	8d e6       	ldi	r24, 0x6D	; 109
 884:	90 e0       	ldi	r25, 0x00	; 0
 886:	0e 94 0a 05 	call	0xa14	; 0xa14 <_ZN3PWMD1Ev>
 88a:	08 95       	ret

0000088c <_Z10peiph_initv>:
#include "periph_init.h"

void peiph_init()
{
	DDRB =	BIT3;									// ШИМ
 88c:	88 e0       	ldi	r24, 0x08	; 8
 88e:	87 bb       	out	0x17, r24	; 23
	DDRD =	BIT4 | BIT5;							// светодиоды
 890:	80 e3       	ldi	r24, 0x30	; 48
 892:	81 bb       	out	0x11, r24	; 17
	PORTD = BIT2 | BIT3 | BIT6;						// кнопки
 894:	8c e4       	ldi	r24, 0x4C	; 76
 896:	82 bb       	out	0x12, r24	; 18
	PORTB = BIT1 | BIT2;							// энкодер	
 898:	86 e0       	ldi	r24, 0x06	; 6
 89a:	88 bb       	out	0x18, r24	; 24
	//GICR =	(1<<INT0);								// PD2(16)
	//MCUCR =	(1<<ISC01) | (0<<ISC00);				// по спаду 
	
	//ADC initial
	ADMUX	=	(1<<ADLAR)|							// выравнивание по левому краю
				(0<<REFS1)|(1<<REFS0);				// опорное напряжение от внешнего источника питания
 89c:	80 e6       	ldi	r24, 0x60	; 96
 89e:	87 b9       	out	0x07, r24	; 7
	
	SFIOR	=	(0<<ADTS2)|(0<<ADTS1)|(0<<ADTS0);	// преобразование по прерыванию TIM0 OCR0
 8a0:	10 be       	out	0x30, r1	; 48
	
	ADCSRA	=	(1<<ADEN); 							// ADC ON
 8a2:	80 e8       	ldi	r24, 0x80	; 128
 8a4:	86 b9       	out	0x06, r24	; 6
				//(1<<ADSC) |						// включение преобразования (сбрасывается по окончанию) 
				//(1<<ADATE);						// автоматическое включение преобразований

	//TIM2 initial periodic system timer
	TIMSK |= (1<<OCIE2);							// прерывание по сравнению
 8a6:	89 b7       	in	r24, 0x39	; 57
 8a8:	80 68       	ori	r24, 0x80	; 128
 8aa:	89 bf       	out	0x39, r24	; 57
	TCCR2 = (1<<FOC2) |								// режим NORMAL
			(0<<CS22) |(1<<CS21) |(1<<CS20);		// clk/256
 8ac:	83 e8       	ldi	r24, 0x83	; 131
 8ae:	85 bd       	out	0x25, r24	; 37
	TCNT2 = 0;										// обнуление счётного регистра
 8b0:	14 bc       	out	0x24, r1	; 36
	OCR2  = 125;									// регистр сравнения
 8b2:	8d e7       	ldi	r24, 0x7D	; 125
 8b4:	83 bd       	out	0x23, r24	; 35
 8b6:	08 95       	ret

000008b8 <_ZN3PWMC1Ev>:
#include "PWM.h"

PWM::PWM()
 8b8:	fc 01       	movw	r30, r24
{
	mode = INITIAL;
 8ba:	80 81       	ld	r24, Z
 8bc:	88 7f       	andi	r24, 0xF8	; 248
 8be:	80 83       	st	Z, r24
	
	FastPWM_settings._TCCR1A = 0<<WGM11 | 1<< WGM10 | 1<<COM1A1 | 0<<COM1A0;
 8c0:	81 e8       	ldi	r24, 0x81	; 129
 8c2:	86 83       	std	Z+6, r24	; 0x06
	FastPWM_settings._TCCR1B = 0<<WGM13 | 1<< WGM12 | 0<<CS12	| 0<<CS11	| 1<<CS10;
 8c4:	99 e0       	ldi	r25, 0x09	; 9
 8c6:	97 83       	std	Z+7, r25	; 0x07
	FastPWM_settings._OCR1AH = 0;
 8c8:	10 86       	std	Z+8, r1	; 0x08
	FastPWM_settings._OCR1AL = 0;
 8ca:	11 86       	std	Z+9, r1	; 0x09
	
	CTC_settings._TCCR1A = 0<<WGM11 | 0<< WGM10 | 0<<COM1A1 | 1<<COM1A0;
 8cc:	20 e4       	ldi	r18, 0x40	; 64
 8ce:	21 83       	std	Z+1, r18	; 0x01
	CTC_settings._TCCR1B = 0<<WGM13 | 1<< WGM12 | 0<<CS12	| 0<<CS11	| 1<<CS10;
 8d0:	92 83       	std	Z+2, r25	; 0x02
	CTC_settings._OCR1AH = 0;
 8d2:	13 82       	std	Z+3, r1	; 0x03
	CTC_settings._OCR1AL = 0;
 8d4:	14 82       	std	Z+4, r1	; 0x04
	
	PhaseCorrect_settings._TCCR1A = 0<<WGM11 | 1<< WGM10 | 1<<COM1A1 | 0<<COM1A0;
 8d6:	83 87       	std	Z+11, r24	; 0x0b
	PhaseCorrect_settings._TCCR1B = 0<<WGM13 | 0<< WGM12 | 0<<CS12	 | 0<<CS11	| 1<<CS10;
 8d8:	91 e0       	ldi	r25, 0x01	; 1
 8da:	94 87       	std	Z+12, r25	; 0x0c
	PhaseCorrect_settings._OCR1AH = 0;
 8dc:	15 86       	std	Z+13, r1	; 0x0d
	PhaseCorrect_settings._OCR1AL = 0;
 8de:	16 86       	std	Z+14, r1	; 0x0e

	PhaseCorrectFreq_settings._TCCR1A = 0<<WGM11 | 1<< WGM10 | 1<<COM1A1 | 0<<COM1A0;
 8e0:	80 8b       	std	Z+16, r24	; 0x10
	PhaseCorrectFreq_settings._TCCR1B = 1<<WGM13 | 0<< WGM12 | 0<<CS12	 | 0<<CS11	| 1<<CS10;
 8e2:	81 e1       	ldi	r24, 0x11	; 17
 8e4:	81 8b       	std	Z+17, r24	; 0x11
	PhaseCorrectFreq_settings._OCR1AH = 0;
 8e6:	12 8a       	std	Z+18, r1	; 0x12
	PhaseCorrectFreq_settings._OCR1AL = 0;
 8e8:	13 8a       	std	Z+19, r1	; 0x13


	TCCR1A = 0;
 8ea:	1f bc       	out	0x2f, r1	; 47
	TCCR1B = 0;
 8ec:	1e bc       	out	0x2e, r1	; 46
	TCNT1H = 0;	TCNT1L = 0;									// обнуление счётного регистра
 8ee:	1d bc       	out	0x2d, r1	; 45
 8f0:	1c bc       	out	0x2c, r1	; 44
	OCR1AH = 0;	OCR1AL = 0;									// обнуление регистра сравнения выходного сигнала
 8f2:	1b bc       	out	0x2b, r1	; 43
 8f4:	1a bc       	out	0x2a, r1	; 42
	
	DDRD	|=	OC1A_bit;									// OC1A ON
 8f6:	8d 9a       	sbi	0x11, 5	; 17
 8f8:	08 95       	ret

000008fa <_ZN3PWM13set_prescalerERKh>:
}

// выбор деления входной частоты 
void PWM::set_prescaler(const uint8_t &state)
{
	TCCR1B &=~ ((1<<CS12) | (1<<CS11) | (1<<CS10));
 8fa:	8e b5       	in	r24, 0x2e	; 46
 8fc:	88 7f       	andi	r24, 0xF8	; 248
 8fe:	8e bd       	out	0x2e, r24	; 46
	switch(state)
 900:	fb 01       	movw	r30, r22
 902:	80 81       	ld	r24, Z
 904:	82 30       	cpi	r24, 0x02	; 2
 906:	99 f0       	breq	.+38     	; 0x92e <_ZN3PWM13set_prescalerERKh+0x34>
 908:	28 f4       	brcc	.+10     	; 0x914 <_ZN3PWM13set_prescalerERKh+0x1a>
 90a:	88 23       	and	r24, r24
 90c:	41 f0       	breq	.+16     	; 0x91e <_ZN3PWM13set_prescalerERKh+0x24>
 90e:	81 30       	cpi	r24, 0x01	; 1
 910:	51 f0       	breq	.+20     	; 0x926 <_ZN3PWM13set_prescalerERKh+0x2c>
 912:	08 95       	ret
 914:	83 30       	cpi	r24, 0x03	; 3
 916:	79 f0       	breq	.+30     	; 0x936 <_ZN3PWM13set_prescalerERKh+0x3c>
 918:	84 30       	cpi	r24, 0x04	; 4
 91a:	89 f0       	breq	.+34     	; 0x93e <_ZN3PWM13set_prescalerERKh+0x44>
 91c:	08 95       	ret
	{
		case 0: TCCR1B |= (0<<CS12) | (0<<CS11) | (1<<CS10);  break;
 91e:	8e b5       	in	r24, 0x2e	; 46
 920:	81 60       	ori	r24, 0x01	; 1
 922:	8e bd       	out	0x2e, r24	; 46
 924:	08 95       	ret
		case 1: TCCR1B |= (0<<CS12) | (1<<CS11) | (0<<CS10);  break;
 926:	8e b5       	in	r24, 0x2e	; 46
 928:	82 60       	ori	r24, 0x02	; 2
 92a:	8e bd       	out	0x2e, r24	; 46
 92c:	08 95       	ret
		case 2: TCCR1B |= (0<<CS12) | (1<<CS11) | (1<<CS10);  break;
 92e:	8e b5       	in	r24, 0x2e	; 46
 930:	83 60       	ori	r24, 0x03	; 3
 932:	8e bd       	out	0x2e, r24	; 46
 934:	08 95       	ret
		case 3: TCCR1B |= (1<<CS12) | (0<<CS11) | (0<<CS10);  break;
 936:	8e b5       	in	r24, 0x2e	; 46
 938:	84 60       	ori	r24, 0x04	; 4
 93a:	8e bd       	out	0x2e, r24	; 46
 93c:	08 95       	ret
		case 4:	TCCR1B |= (1<<CS12) | (0<<CS11) | (1<<CS10);  break;
 93e:	8e b5       	in	r24, 0x2e	; 46
 940:	85 60       	ori	r24, 0x05	; 5
 942:	8e bd       	out	0x2e, r24	; 46
 944:	08 95       	ret

00000946 <_ZN3PWM11select_modeERKh>:
		OCR1AL = 0;
	}
}

settings* PWM::select_mode(const uint8_t &mode)
{
 946:	9c 01       	movw	r18, r24
	settings* tmp;
	switch(mode)
 948:	fb 01       	movw	r30, r22
 94a:	90 81       	ld	r25, Z
 94c:	92 30       	cpi	r25, 0x02	; 2
 94e:	79 f0       	breq	.+30     	; 0x96e <_ZN3PWM11select_modeERKh+0x28>
 950:	18 f4       	brcc	.+6      	; 0x958 <_ZN3PWM11select_modeERKh+0x12>
 952:	91 30       	cpi	r25, 0x01	; 1
 954:	31 f0       	breq	.+12     	; 0x962 <_ZN3PWM11select_modeERKh+0x1c>
 956:	11 c0       	rjmp	.+34     	; 0x97a <_ZN3PWM11select_modeERKh+0x34>
 958:	93 30       	cpi	r25, 0x03	; 3
 95a:	61 f0       	breq	.+24     	; 0x974 <_ZN3PWM11select_modeERKh+0x2e>
 95c:	94 30       	cpi	r25, 0x04	; 4
 95e:	21 f0       	breq	.+8      	; 0x968 <_ZN3PWM11select_modeERKh+0x22>
 960:	0c c0       	rjmp	.+24     	; 0x97a <_ZN3PWM11select_modeERKh+0x34>
	{
		case FAST_PWM:				tmp = &FastPWM_settings;			break;
 962:	c9 01       	movw	r24, r18
 964:	06 96       	adiw	r24, 0x06	; 6
 966:	08 95       	ret
		case CTC:					tmp = &CTC_settings;				break;
 968:	c9 01       	movw	r24, r18
 96a:	01 96       	adiw	r24, 0x01	; 1
 96c:	08 95       	ret
		case PHASE_CORRECT:			tmp = &PhaseCorrect_settings;		break;
 96e:	c9 01       	movw	r24, r18
 970:	0b 96       	adiw	r24, 0x0b	; 11
 972:	08 95       	ret
		case PHASE_FREQ_CORRECT:	tmp = &PhaseCorrectFreq_settings;	break;
 974:	c9 01       	movw	r24, r18
 976:	40 96       	adiw	r24, 0x10	; 16
 978:	08 95       	ret
		default: return 0;
 97a:	80 e0       	ldi	r24, 0x00	; 0
 97c:	90 e0       	ldi	r25, 0x00	; 0
	}
	return tmp;
}
 97e:	08 95       	ret

00000980 <_ZN3PWM13save_settingsEv>:
		case 4:	TCCR1B |= (1<<CS12) | (0<<CS11) | (1<<CS10);  break;
	}
}

void PWM::save_settings()
{
 980:	cf 93       	push	r28
 982:	df 93       	push	r29
 984:	1f 92       	push	r1
 986:	cd b7       	in	r28, 0x3d	; 61
 988:	de b7       	in	r29, 0x3e	; 62
 98a:	fc 01       	movw	r30, r24
	settings *tmp;
	tmp = select_mode(mode);	
 98c:	90 81       	ld	r25, Z
 98e:	97 70       	andi	r25, 0x07	; 7
 990:	99 83       	std	Y+1, r25	; 0x01
 992:	be 01       	movw	r22, r28
 994:	6f 5f       	subi	r22, 0xFF	; 255
 996:	7f 4f       	sbci	r23, 0xFF	; 255
 998:	cf 01       	movw	r24, r30
 99a:	0e 94 a3 04 	call	0x946	; 0x946 <_ZN3PWM11select_modeERKh>
 99e:	fc 01       	movw	r30, r24
	tmp->_OCR1AH = OCR1AH;
 9a0:	8b b5       	in	r24, 0x2b	; 43
 9a2:	82 83       	std	Z+2, r24	; 0x02
	tmp->_OCR1AL = OCR1AL;
 9a4:	8a b5       	in	r24, 0x2a	; 42
 9a6:	83 83       	std	Z+3, r24	; 0x03
	tmp->save	 = true;
 9a8:	81 e0       	ldi	r24, 0x01	; 1
 9aa:	84 83       	std	Z+4, r24	; 0x04
}
 9ac:	0f 90       	pop	r0
 9ae:	df 91       	pop	r29
 9b0:	cf 91       	pop	r28
 9b2:	08 95       	ret

000009b4 <_ZN3PWM12set_mode_pwmENS_5_MODEE>:

void PWM::set_mode_pwm(_MODE _M)
{
 9b4:	ff 92       	push	r15
 9b6:	0f 93       	push	r16
 9b8:	1f 93       	push	r17
 9ba:	cf 93       	push	r28
 9bc:	df 93       	push	r29
 9be:	1f 92       	push	r1
 9c0:	cd b7       	in	r28, 0x3d	; 61
 9c2:	de b7       	in	r29, 0x3e	; 62
 9c4:	8c 01       	movw	r16, r24
 9c6:	f6 2e       	mov	r15, r22
	save_settings();
 9c8:	0e 94 c0 04 	call	0x980	; 0x980 <_ZN3PWM13save_settingsEv>
	mode = _M;
 9cc:	6f 2d       	mov	r22, r15
 9ce:	67 70       	andi	r22, 0x07	; 7
 9d0:	f8 01       	movw	r30, r16
 9d2:	90 81       	ld	r25, Z
 9d4:	98 7f       	andi	r25, 0xF8	; 248
 9d6:	96 2b       	or	r25, r22
 9d8:	90 83       	st	Z, r25
	settings *mode_setting;
	mode_setting = select_mode(mode);
 9da:	69 83       	std	Y+1, r22	; 0x01
 9dc:	be 01       	movw	r22, r28
 9de:	6f 5f       	subi	r22, 0xFF	; 255
 9e0:	7f 4f       	sbci	r23, 0xFF	; 255
 9e2:	c8 01       	movw	r24, r16
 9e4:	0e 94 a3 04 	call	0x946	; 0x946 <_ZN3PWM11select_modeERKh>
 9e8:	fc 01       	movw	r30, r24

	TCCR1A = mode_setting->_TCCR1A;
 9ea:	80 81       	ld	r24, Z
 9ec:	8f bd       	out	0x2f, r24	; 47
	TCCR1B = mode_setting->_TCCR1B;
 9ee:	81 81       	ldd	r24, Z+1	; 0x01
 9f0:	8e bd       	out	0x2e, r24	; 46
	
	if (mode_setting->save)
 9f2:	84 81       	ldd	r24, Z+4	; 0x04
 9f4:	88 23       	and	r24, r24
 9f6:	29 f0       	breq	.+10     	; 0xa02 <_ZN3PWM12set_mode_pwmENS_5_MODEE+0x4e>
	{
		OCR1AH = mode_setting->_OCR1AH;
 9f8:	82 81       	ldd	r24, Z+2	; 0x02
 9fa:	8b bd       	out	0x2b, r24	; 43
		OCR1AL = mode_setting->_OCR1AL;
 9fc:	83 81       	ldd	r24, Z+3	; 0x03
 9fe:	8a bd       	out	0x2a, r24	; 42
 a00:	02 c0       	rjmp	.+4      	; 0xa06 <_ZN3PWM12set_mode_pwmENS_5_MODEE+0x52>
	}
	else
	{
		OCR1AH = 0;
 a02:	1b bc       	out	0x2b, r1	; 43
		OCR1AL = 0;
 a04:	1a bc       	out	0x2a, r1	; 42
	}
}
 a06:	0f 90       	pop	r0
 a08:	df 91       	pop	r29
 a0a:	cf 91       	pop	r28
 a0c:	1f 91       	pop	r17
 a0e:	0f 91       	pop	r16
 a10:	ff 90       	pop	r15
 a12:	08 95       	ret

00000a14 <_ZN3PWMD1Ev>:
}


PWM::~PWM()
{
	TIMSK	&=~ (1<<OCIE1A);
 a14:	89 b7       	in	r24, 0x39	; 57
 a16:	8f 7e       	andi	r24, 0xEF	; 239
 a18:	89 bf       	out	0x39, r24	; 57
	TCCR1A	= 0;
 a1a:	1f bc       	out	0x2f, r1	; 47
	TCCR1B	= 0;
 a1c:	1e bc       	out	0x2e, r1	; 46
	DDRD	&=~ OC1A_bit;
 a1e:	8d 98       	cbi	0x11, 5	; 17
	TCNT1H	= 0;	TCNT1L = 0;									// обнуление счётного регистра
 a20:	1d bc       	out	0x2d, r1	; 45
 a22:	1c bc       	out	0x2c, r1	; 44
	OCR1AH	= 0;	OCR1AL = 0;									// обнуление регистра сравнения выходного сигнала
 a24:	1b bc       	out	0x2b, r1	; 43
 a26:	1a bc       	out	0x2a, r1	; 42
 a28:	08 95       	ret

00000a2a <__tablejump2__>:
 a2a:	ee 0f       	add	r30, r30
 a2c:	ff 1f       	adc	r31, r31
 a2e:	05 90       	lpm	r0, Z+
 a30:	f4 91       	lpm	r31, Z
 a32:	e0 2d       	mov	r30, r0
 a34:	09 94       	ijmp

00000a36 <vfprintf>:
 a36:	ac e0       	ldi	r26, 0x0C	; 12
 a38:	b0 e0       	ldi	r27, 0x00	; 0
 a3a:	e1 e2       	ldi	r30, 0x21	; 33
 a3c:	f5 e0       	ldi	r31, 0x05	; 5
 a3e:	0c 94 99 07 	jmp	0xf32	; 0xf32 <__prologue_saves__>
 a42:	7c 01       	movw	r14, r24
 a44:	6b 01       	movw	r12, r22
 a46:	8a 01       	movw	r16, r20
 a48:	fc 01       	movw	r30, r24
 a4a:	17 82       	std	Z+7, r1	; 0x07
 a4c:	16 82       	std	Z+6, r1	; 0x06
 a4e:	83 81       	ldd	r24, Z+3	; 0x03
 a50:	81 ff       	sbrs	r24, 1
 a52:	bd c1       	rjmp	.+890    	; 0xdce <vfprintf+0x398>
 a54:	ce 01       	movw	r24, r28
 a56:	01 96       	adiw	r24, 0x01	; 1
 a58:	4c 01       	movw	r8, r24
 a5a:	f7 01       	movw	r30, r14
 a5c:	93 81       	ldd	r25, Z+3	; 0x03
 a5e:	f6 01       	movw	r30, r12
 a60:	93 fd       	sbrc	r25, 3
 a62:	85 91       	lpm	r24, Z+
 a64:	93 ff       	sbrs	r25, 3
 a66:	81 91       	ld	r24, Z+
 a68:	6f 01       	movw	r12, r30
 a6a:	88 23       	and	r24, r24
 a6c:	09 f4       	brne	.+2      	; 0xa70 <vfprintf+0x3a>
 a6e:	ab c1       	rjmp	.+854    	; 0xdc6 <vfprintf+0x390>
 a70:	85 32       	cpi	r24, 0x25	; 37
 a72:	39 f4       	brne	.+14     	; 0xa82 <vfprintf+0x4c>
 a74:	93 fd       	sbrc	r25, 3
 a76:	85 91       	lpm	r24, Z+
 a78:	93 ff       	sbrs	r25, 3
 a7a:	81 91       	ld	r24, Z+
 a7c:	6f 01       	movw	r12, r30
 a7e:	85 32       	cpi	r24, 0x25	; 37
 a80:	29 f4       	brne	.+10     	; 0xa8c <vfprintf+0x56>
 a82:	b7 01       	movw	r22, r14
 a84:	90 e0       	ldi	r25, 0x00	; 0
 a86:	0e 94 03 07 	call	0xe06	; 0xe06 <fputc>
 a8a:	e7 cf       	rjmp	.-50     	; 0xa5a <vfprintf+0x24>
 a8c:	51 2c       	mov	r5, r1
 a8e:	31 2c       	mov	r3, r1
 a90:	20 e0       	ldi	r18, 0x00	; 0
 a92:	20 32       	cpi	r18, 0x20	; 32
 a94:	a0 f4       	brcc	.+40     	; 0xabe <vfprintf+0x88>
 a96:	8b 32       	cpi	r24, 0x2B	; 43
 a98:	69 f0       	breq	.+26     	; 0xab4 <vfprintf+0x7e>
 a9a:	30 f4       	brcc	.+12     	; 0xaa8 <vfprintf+0x72>
 a9c:	80 32       	cpi	r24, 0x20	; 32
 a9e:	59 f0       	breq	.+22     	; 0xab6 <vfprintf+0x80>
 aa0:	83 32       	cpi	r24, 0x23	; 35
 aa2:	69 f4       	brne	.+26     	; 0xabe <vfprintf+0x88>
 aa4:	20 61       	ori	r18, 0x10	; 16
 aa6:	2c c0       	rjmp	.+88     	; 0xb00 <vfprintf+0xca>
 aa8:	8d 32       	cpi	r24, 0x2D	; 45
 aaa:	39 f0       	breq	.+14     	; 0xaba <vfprintf+0x84>
 aac:	80 33       	cpi	r24, 0x30	; 48
 aae:	39 f4       	brne	.+14     	; 0xabe <vfprintf+0x88>
 ab0:	21 60       	ori	r18, 0x01	; 1
 ab2:	26 c0       	rjmp	.+76     	; 0xb00 <vfprintf+0xca>
 ab4:	22 60       	ori	r18, 0x02	; 2
 ab6:	24 60       	ori	r18, 0x04	; 4
 ab8:	23 c0       	rjmp	.+70     	; 0xb00 <vfprintf+0xca>
 aba:	28 60       	ori	r18, 0x08	; 8
 abc:	21 c0       	rjmp	.+66     	; 0xb00 <vfprintf+0xca>
 abe:	27 fd       	sbrc	r18, 7
 ac0:	27 c0       	rjmp	.+78     	; 0xb10 <vfprintf+0xda>
 ac2:	30 ed       	ldi	r19, 0xD0	; 208
 ac4:	38 0f       	add	r19, r24
 ac6:	3a 30       	cpi	r19, 0x0A	; 10
 ac8:	78 f4       	brcc	.+30     	; 0xae8 <vfprintf+0xb2>
 aca:	26 ff       	sbrs	r18, 6
 acc:	06 c0       	rjmp	.+12     	; 0xada <vfprintf+0xa4>
 ace:	fa e0       	ldi	r31, 0x0A	; 10
 ad0:	5f 9e       	mul	r5, r31
 ad2:	30 0d       	add	r19, r0
 ad4:	11 24       	eor	r1, r1
 ad6:	53 2e       	mov	r5, r19
 ad8:	13 c0       	rjmp	.+38     	; 0xb00 <vfprintf+0xca>
 ada:	8a e0       	ldi	r24, 0x0A	; 10
 adc:	38 9e       	mul	r3, r24
 ade:	30 0d       	add	r19, r0
 ae0:	11 24       	eor	r1, r1
 ae2:	33 2e       	mov	r3, r19
 ae4:	20 62       	ori	r18, 0x20	; 32
 ae6:	0c c0       	rjmp	.+24     	; 0xb00 <vfprintf+0xca>
 ae8:	8e 32       	cpi	r24, 0x2E	; 46
 aea:	21 f4       	brne	.+8      	; 0xaf4 <vfprintf+0xbe>
 aec:	26 fd       	sbrc	r18, 6
 aee:	6b c1       	rjmp	.+726    	; 0xdc6 <vfprintf+0x390>
 af0:	20 64       	ori	r18, 0x40	; 64
 af2:	06 c0       	rjmp	.+12     	; 0xb00 <vfprintf+0xca>
 af4:	8c 36       	cpi	r24, 0x6C	; 108
 af6:	11 f4       	brne	.+4      	; 0xafc <vfprintf+0xc6>
 af8:	20 68       	ori	r18, 0x80	; 128
 afa:	02 c0       	rjmp	.+4      	; 0xb00 <vfprintf+0xca>
 afc:	88 36       	cpi	r24, 0x68	; 104
 afe:	41 f4       	brne	.+16     	; 0xb10 <vfprintf+0xda>
 b00:	f6 01       	movw	r30, r12
 b02:	93 fd       	sbrc	r25, 3
 b04:	85 91       	lpm	r24, Z+
 b06:	93 ff       	sbrs	r25, 3
 b08:	81 91       	ld	r24, Z+
 b0a:	6f 01       	movw	r12, r30
 b0c:	81 11       	cpse	r24, r1
 b0e:	c1 cf       	rjmp	.-126    	; 0xa92 <vfprintf+0x5c>
 b10:	98 2f       	mov	r25, r24
 b12:	9f 7d       	andi	r25, 0xDF	; 223
 b14:	95 54       	subi	r25, 0x45	; 69
 b16:	93 30       	cpi	r25, 0x03	; 3
 b18:	28 f4       	brcc	.+10     	; 0xb24 <vfprintf+0xee>
 b1a:	0c 5f       	subi	r16, 0xFC	; 252
 b1c:	1f 4f       	sbci	r17, 0xFF	; 255
 b1e:	ff e3       	ldi	r31, 0x3F	; 63
 b20:	f9 83       	std	Y+1, r31	; 0x01
 b22:	0d c0       	rjmp	.+26     	; 0xb3e <vfprintf+0x108>
 b24:	83 36       	cpi	r24, 0x63	; 99
 b26:	31 f0       	breq	.+12     	; 0xb34 <vfprintf+0xfe>
 b28:	83 37       	cpi	r24, 0x73	; 115
 b2a:	71 f0       	breq	.+28     	; 0xb48 <vfprintf+0x112>
 b2c:	83 35       	cpi	r24, 0x53	; 83
 b2e:	09 f0       	breq	.+2      	; 0xb32 <vfprintf+0xfc>
 b30:	5b c0       	rjmp	.+182    	; 0xbe8 <vfprintf+0x1b2>
 b32:	22 c0       	rjmp	.+68     	; 0xb78 <vfprintf+0x142>
 b34:	f8 01       	movw	r30, r16
 b36:	80 81       	ld	r24, Z
 b38:	89 83       	std	Y+1, r24	; 0x01
 b3a:	0e 5f       	subi	r16, 0xFE	; 254
 b3c:	1f 4f       	sbci	r17, 0xFF	; 255
 b3e:	44 24       	eor	r4, r4
 b40:	43 94       	inc	r4
 b42:	51 2c       	mov	r5, r1
 b44:	54 01       	movw	r10, r8
 b46:	15 c0       	rjmp	.+42     	; 0xb72 <vfprintf+0x13c>
 b48:	38 01       	movw	r6, r16
 b4a:	f2 e0       	ldi	r31, 0x02	; 2
 b4c:	6f 0e       	add	r6, r31
 b4e:	71 1c       	adc	r7, r1
 b50:	f8 01       	movw	r30, r16
 b52:	a0 80       	ld	r10, Z
 b54:	b1 80       	ldd	r11, Z+1	; 0x01
 b56:	26 ff       	sbrs	r18, 6
 b58:	03 c0       	rjmp	.+6      	; 0xb60 <vfprintf+0x12a>
 b5a:	65 2d       	mov	r22, r5
 b5c:	70 e0       	ldi	r23, 0x00	; 0
 b5e:	02 c0       	rjmp	.+4      	; 0xb64 <vfprintf+0x12e>
 b60:	6f ef       	ldi	r22, 0xFF	; 255
 b62:	7f ef       	ldi	r23, 0xFF	; 255
 b64:	c5 01       	movw	r24, r10
 b66:	2c 87       	std	Y+12, r18	; 0x0c
 b68:	0e 94 f8 06 	call	0xdf0	; 0xdf0 <strnlen>
 b6c:	2c 01       	movw	r4, r24
 b6e:	83 01       	movw	r16, r6
 b70:	2c 85       	ldd	r18, Y+12	; 0x0c
 b72:	2f 77       	andi	r18, 0x7F	; 127
 b74:	22 2e       	mov	r2, r18
 b76:	17 c0       	rjmp	.+46     	; 0xba6 <vfprintf+0x170>
 b78:	38 01       	movw	r6, r16
 b7a:	f2 e0       	ldi	r31, 0x02	; 2
 b7c:	6f 0e       	add	r6, r31
 b7e:	71 1c       	adc	r7, r1
 b80:	f8 01       	movw	r30, r16
 b82:	a0 80       	ld	r10, Z
 b84:	b1 80       	ldd	r11, Z+1	; 0x01
 b86:	26 ff       	sbrs	r18, 6
 b88:	03 c0       	rjmp	.+6      	; 0xb90 <vfprintf+0x15a>
 b8a:	65 2d       	mov	r22, r5
 b8c:	70 e0       	ldi	r23, 0x00	; 0
 b8e:	02 c0       	rjmp	.+4      	; 0xb94 <vfprintf+0x15e>
 b90:	6f ef       	ldi	r22, 0xFF	; 255
 b92:	7f ef       	ldi	r23, 0xFF	; 255
 b94:	c5 01       	movw	r24, r10
 b96:	2c 87       	std	Y+12, r18	; 0x0c
 b98:	0e 94 ed 06 	call	0xdda	; 0xdda <strnlen_P>
 b9c:	2c 01       	movw	r4, r24
 b9e:	2c 85       	ldd	r18, Y+12	; 0x0c
 ba0:	20 68       	ori	r18, 0x80	; 128
 ba2:	22 2e       	mov	r2, r18
 ba4:	83 01       	movw	r16, r6
 ba6:	23 fc       	sbrc	r2, 3
 ba8:	1b c0       	rjmp	.+54     	; 0xbe0 <vfprintf+0x1aa>
 baa:	83 2d       	mov	r24, r3
 bac:	90 e0       	ldi	r25, 0x00	; 0
 bae:	48 16       	cp	r4, r24
 bb0:	59 06       	cpc	r5, r25
 bb2:	b0 f4       	brcc	.+44     	; 0xbe0 <vfprintf+0x1aa>
 bb4:	b7 01       	movw	r22, r14
 bb6:	80 e2       	ldi	r24, 0x20	; 32
 bb8:	90 e0       	ldi	r25, 0x00	; 0
 bba:	0e 94 03 07 	call	0xe06	; 0xe06 <fputc>
 bbe:	3a 94       	dec	r3
 bc0:	f4 cf       	rjmp	.-24     	; 0xbaa <vfprintf+0x174>
 bc2:	f5 01       	movw	r30, r10
 bc4:	27 fc       	sbrc	r2, 7
 bc6:	85 91       	lpm	r24, Z+
 bc8:	27 fe       	sbrs	r2, 7
 bca:	81 91       	ld	r24, Z+
 bcc:	5f 01       	movw	r10, r30
 bce:	b7 01       	movw	r22, r14
 bd0:	90 e0       	ldi	r25, 0x00	; 0
 bd2:	0e 94 03 07 	call	0xe06	; 0xe06 <fputc>
 bd6:	31 10       	cpse	r3, r1
 bd8:	3a 94       	dec	r3
 bda:	f1 e0       	ldi	r31, 0x01	; 1
 bdc:	4f 1a       	sub	r4, r31
 bde:	51 08       	sbc	r5, r1
 be0:	41 14       	cp	r4, r1
 be2:	51 04       	cpc	r5, r1
 be4:	71 f7       	brne	.-36     	; 0xbc2 <vfprintf+0x18c>
 be6:	e5 c0       	rjmp	.+458    	; 0xdb2 <vfprintf+0x37c>
 be8:	84 36       	cpi	r24, 0x64	; 100
 bea:	11 f0       	breq	.+4      	; 0xbf0 <vfprintf+0x1ba>
 bec:	89 36       	cpi	r24, 0x69	; 105
 bee:	39 f5       	brne	.+78     	; 0xc3e <vfprintf+0x208>
 bf0:	f8 01       	movw	r30, r16
 bf2:	27 ff       	sbrs	r18, 7
 bf4:	07 c0       	rjmp	.+14     	; 0xc04 <vfprintf+0x1ce>
 bf6:	60 81       	ld	r22, Z
 bf8:	71 81       	ldd	r23, Z+1	; 0x01
 bfa:	82 81       	ldd	r24, Z+2	; 0x02
 bfc:	93 81       	ldd	r25, Z+3	; 0x03
 bfe:	0c 5f       	subi	r16, 0xFC	; 252
 c00:	1f 4f       	sbci	r17, 0xFF	; 255
 c02:	08 c0       	rjmp	.+16     	; 0xc14 <vfprintf+0x1de>
 c04:	60 81       	ld	r22, Z
 c06:	71 81       	ldd	r23, Z+1	; 0x01
 c08:	07 2e       	mov	r0, r23
 c0a:	00 0c       	add	r0, r0
 c0c:	88 0b       	sbc	r24, r24
 c0e:	99 0b       	sbc	r25, r25
 c10:	0e 5f       	subi	r16, 0xFE	; 254
 c12:	1f 4f       	sbci	r17, 0xFF	; 255
 c14:	2f 76       	andi	r18, 0x6F	; 111
 c16:	72 2e       	mov	r7, r18
 c18:	97 ff       	sbrs	r25, 7
 c1a:	09 c0       	rjmp	.+18     	; 0xc2e <vfprintf+0x1f8>
 c1c:	90 95       	com	r25
 c1e:	80 95       	com	r24
 c20:	70 95       	com	r23
 c22:	61 95       	neg	r22
 c24:	7f 4f       	sbci	r23, 0xFF	; 255
 c26:	8f 4f       	sbci	r24, 0xFF	; 255
 c28:	9f 4f       	sbci	r25, 0xFF	; 255
 c2a:	20 68       	ori	r18, 0x80	; 128
 c2c:	72 2e       	mov	r7, r18
 c2e:	2a e0       	ldi	r18, 0x0A	; 10
 c30:	30 e0       	ldi	r19, 0x00	; 0
 c32:	a4 01       	movw	r20, r8
 c34:	0e 94 3b 07 	call	0xe76	; 0xe76 <__ultoa_invert>
 c38:	a8 2e       	mov	r10, r24
 c3a:	a8 18       	sub	r10, r8
 c3c:	44 c0       	rjmp	.+136    	; 0xcc6 <vfprintf+0x290>
 c3e:	85 37       	cpi	r24, 0x75	; 117
 c40:	29 f4       	brne	.+10     	; 0xc4c <vfprintf+0x216>
 c42:	2f 7e       	andi	r18, 0xEF	; 239
 c44:	b2 2e       	mov	r11, r18
 c46:	2a e0       	ldi	r18, 0x0A	; 10
 c48:	30 e0       	ldi	r19, 0x00	; 0
 c4a:	25 c0       	rjmp	.+74     	; 0xc96 <vfprintf+0x260>
 c4c:	f2 2f       	mov	r31, r18
 c4e:	f9 7f       	andi	r31, 0xF9	; 249
 c50:	bf 2e       	mov	r11, r31
 c52:	8f 36       	cpi	r24, 0x6F	; 111
 c54:	c1 f0       	breq	.+48     	; 0xc86 <vfprintf+0x250>
 c56:	18 f4       	brcc	.+6      	; 0xc5e <vfprintf+0x228>
 c58:	88 35       	cpi	r24, 0x58	; 88
 c5a:	79 f0       	breq	.+30     	; 0xc7a <vfprintf+0x244>
 c5c:	b4 c0       	rjmp	.+360    	; 0xdc6 <vfprintf+0x390>
 c5e:	80 37       	cpi	r24, 0x70	; 112
 c60:	19 f0       	breq	.+6      	; 0xc68 <vfprintf+0x232>
 c62:	88 37       	cpi	r24, 0x78	; 120
 c64:	21 f0       	breq	.+8      	; 0xc6e <vfprintf+0x238>
 c66:	af c0       	rjmp	.+350    	; 0xdc6 <vfprintf+0x390>
 c68:	2f 2f       	mov	r18, r31
 c6a:	20 61       	ori	r18, 0x10	; 16
 c6c:	b2 2e       	mov	r11, r18
 c6e:	b4 fe       	sbrs	r11, 4
 c70:	0d c0       	rjmp	.+26     	; 0xc8c <vfprintf+0x256>
 c72:	8b 2d       	mov	r24, r11
 c74:	84 60       	ori	r24, 0x04	; 4
 c76:	b8 2e       	mov	r11, r24
 c78:	09 c0       	rjmp	.+18     	; 0xc8c <vfprintf+0x256>
 c7a:	24 ff       	sbrs	r18, 4
 c7c:	0a c0       	rjmp	.+20     	; 0xc92 <vfprintf+0x25c>
 c7e:	9f 2f       	mov	r25, r31
 c80:	96 60       	ori	r25, 0x06	; 6
 c82:	b9 2e       	mov	r11, r25
 c84:	06 c0       	rjmp	.+12     	; 0xc92 <vfprintf+0x25c>
 c86:	28 e0       	ldi	r18, 0x08	; 8
 c88:	30 e0       	ldi	r19, 0x00	; 0
 c8a:	05 c0       	rjmp	.+10     	; 0xc96 <vfprintf+0x260>
 c8c:	20 e1       	ldi	r18, 0x10	; 16
 c8e:	30 e0       	ldi	r19, 0x00	; 0
 c90:	02 c0       	rjmp	.+4      	; 0xc96 <vfprintf+0x260>
 c92:	20 e1       	ldi	r18, 0x10	; 16
 c94:	32 e0       	ldi	r19, 0x02	; 2
 c96:	f8 01       	movw	r30, r16
 c98:	b7 fe       	sbrs	r11, 7
 c9a:	07 c0       	rjmp	.+14     	; 0xcaa <vfprintf+0x274>
 c9c:	60 81       	ld	r22, Z
 c9e:	71 81       	ldd	r23, Z+1	; 0x01
 ca0:	82 81       	ldd	r24, Z+2	; 0x02
 ca2:	93 81       	ldd	r25, Z+3	; 0x03
 ca4:	0c 5f       	subi	r16, 0xFC	; 252
 ca6:	1f 4f       	sbci	r17, 0xFF	; 255
 ca8:	06 c0       	rjmp	.+12     	; 0xcb6 <vfprintf+0x280>
 caa:	60 81       	ld	r22, Z
 cac:	71 81       	ldd	r23, Z+1	; 0x01
 cae:	80 e0       	ldi	r24, 0x00	; 0
 cb0:	90 e0       	ldi	r25, 0x00	; 0
 cb2:	0e 5f       	subi	r16, 0xFE	; 254
 cb4:	1f 4f       	sbci	r17, 0xFF	; 255
 cb6:	a4 01       	movw	r20, r8
 cb8:	0e 94 3b 07 	call	0xe76	; 0xe76 <__ultoa_invert>
 cbc:	a8 2e       	mov	r10, r24
 cbe:	a8 18       	sub	r10, r8
 cc0:	fb 2d       	mov	r31, r11
 cc2:	ff 77       	andi	r31, 0x7F	; 127
 cc4:	7f 2e       	mov	r7, r31
 cc6:	76 fe       	sbrs	r7, 6
 cc8:	0b c0       	rjmp	.+22     	; 0xce0 <vfprintf+0x2aa>
 cca:	37 2d       	mov	r19, r7
 ccc:	3e 7f       	andi	r19, 0xFE	; 254
 cce:	a5 14       	cp	r10, r5
 cd0:	50 f4       	brcc	.+20     	; 0xce6 <vfprintf+0x2b0>
 cd2:	74 fe       	sbrs	r7, 4
 cd4:	0a c0       	rjmp	.+20     	; 0xcea <vfprintf+0x2b4>
 cd6:	72 fc       	sbrc	r7, 2
 cd8:	08 c0       	rjmp	.+16     	; 0xcea <vfprintf+0x2b4>
 cda:	37 2d       	mov	r19, r7
 cdc:	3e 7e       	andi	r19, 0xEE	; 238
 cde:	05 c0       	rjmp	.+10     	; 0xcea <vfprintf+0x2b4>
 ce0:	ba 2c       	mov	r11, r10
 ce2:	37 2d       	mov	r19, r7
 ce4:	03 c0       	rjmp	.+6      	; 0xcec <vfprintf+0x2b6>
 ce6:	ba 2c       	mov	r11, r10
 ce8:	01 c0       	rjmp	.+2      	; 0xcec <vfprintf+0x2b6>
 cea:	b5 2c       	mov	r11, r5
 cec:	34 ff       	sbrs	r19, 4
 cee:	0d c0       	rjmp	.+26     	; 0xd0a <vfprintf+0x2d4>
 cf0:	fe 01       	movw	r30, r28
 cf2:	ea 0d       	add	r30, r10
 cf4:	f1 1d       	adc	r31, r1
 cf6:	80 81       	ld	r24, Z
 cf8:	80 33       	cpi	r24, 0x30	; 48
 cfa:	11 f4       	brne	.+4      	; 0xd00 <vfprintf+0x2ca>
 cfc:	39 7e       	andi	r19, 0xE9	; 233
 cfe:	09 c0       	rjmp	.+18     	; 0xd12 <vfprintf+0x2dc>
 d00:	32 ff       	sbrs	r19, 2
 d02:	06 c0       	rjmp	.+12     	; 0xd10 <vfprintf+0x2da>
 d04:	b3 94       	inc	r11
 d06:	b3 94       	inc	r11
 d08:	04 c0       	rjmp	.+8      	; 0xd12 <vfprintf+0x2dc>
 d0a:	83 2f       	mov	r24, r19
 d0c:	86 78       	andi	r24, 0x86	; 134
 d0e:	09 f0       	breq	.+2      	; 0xd12 <vfprintf+0x2dc>
 d10:	b3 94       	inc	r11
 d12:	33 fd       	sbrc	r19, 3
 d14:	13 c0       	rjmp	.+38     	; 0xd3c <vfprintf+0x306>
 d16:	30 ff       	sbrs	r19, 0
 d18:	06 c0       	rjmp	.+12     	; 0xd26 <vfprintf+0x2f0>
 d1a:	5a 2c       	mov	r5, r10
 d1c:	b3 14       	cp	r11, r3
 d1e:	18 f4       	brcc	.+6      	; 0xd26 <vfprintf+0x2f0>
 d20:	53 0c       	add	r5, r3
 d22:	5b 18       	sub	r5, r11
 d24:	b3 2c       	mov	r11, r3
 d26:	b3 14       	cp	r11, r3
 d28:	68 f4       	brcc	.+26     	; 0xd44 <vfprintf+0x30e>
 d2a:	b7 01       	movw	r22, r14
 d2c:	80 e2       	ldi	r24, 0x20	; 32
 d2e:	90 e0       	ldi	r25, 0x00	; 0
 d30:	3c 87       	std	Y+12, r19	; 0x0c
 d32:	0e 94 03 07 	call	0xe06	; 0xe06 <fputc>
 d36:	b3 94       	inc	r11
 d38:	3c 85       	ldd	r19, Y+12	; 0x0c
 d3a:	f5 cf       	rjmp	.-22     	; 0xd26 <vfprintf+0x2f0>
 d3c:	b3 14       	cp	r11, r3
 d3e:	10 f4       	brcc	.+4      	; 0xd44 <vfprintf+0x30e>
 d40:	3b 18       	sub	r3, r11
 d42:	01 c0       	rjmp	.+2      	; 0xd46 <vfprintf+0x310>
 d44:	31 2c       	mov	r3, r1
 d46:	34 ff       	sbrs	r19, 4
 d48:	12 c0       	rjmp	.+36     	; 0xd6e <vfprintf+0x338>
 d4a:	b7 01       	movw	r22, r14
 d4c:	80 e3       	ldi	r24, 0x30	; 48
 d4e:	90 e0       	ldi	r25, 0x00	; 0
 d50:	3c 87       	std	Y+12, r19	; 0x0c
 d52:	0e 94 03 07 	call	0xe06	; 0xe06 <fputc>
 d56:	3c 85       	ldd	r19, Y+12	; 0x0c
 d58:	32 ff       	sbrs	r19, 2
 d5a:	17 c0       	rjmp	.+46     	; 0xd8a <vfprintf+0x354>
 d5c:	31 fd       	sbrc	r19, 1
 d5e:	03 c0       	rjmp	.+6      	; 0xd66 <vfprintf+0x330>
 d60:	88 e7       	ldi	r24, 0x78	; 120
 d62:	90 e0       	ldi	r25, 0x00	; 0
 d64:	02 c0       	rjmp	.+4      	; 0xd6a <vfprintf+0x334>
 d66:	88 e5       	ldi	r24, 0x58	; 88
 d68:	90 e0       	ldi	r25, 0x00	; 0
 d6a:	b7 01       	movw	r22, r14
 d6c:	0c c0       	rjmp	.+24     	; 0xd86 <vfprintf+0x350>
 d6e:	83 2f       	mov	r24, r19
 d70:	86 78       	andi	r24, 0x86	; 134
 d72:	59 f0       	breq	.+22     	; 0xd8a <vfprintf+0x354>
 d74:	31 ff       	sbrs	r19, 1
 d76:	02 c0       	rjmp	.+4      	; 0xd7c <vfprintf+0x346>
 d78:	8b e2       	ldi	r24, 0x2B	; 43
 d7a:	01 c0       	rjmp	.+2      	; 0xd7e <vfprintf+0x348>
 d7c:	80 e2       	ldi	r24, 0x20	; 32
 d7e:	37 fd       	sbrc	r19, 7
 d80:	8d e2       	ldi	r24, 0x2D	; 45
 d82:	b7 01       	movw	r22, r14
 d84:	90 e0       	ldi	r25, 0x00	; 0
 d86:	0e 94 03 07 	call	0xe06	; 0xe06 <fputc>
 d8a:	a5 14       	cp	r10, r5
 d8c:	38 f4       	brcc	.+14     	; 0xd9c <vfprintf+0x366>
 d8e:	b7 01       	movw	r22, r14
 d90:	80 e3       	ldi	r24, 0x30	; 48
 d92:	90 e0       	ldi	r25, 0x00	; 0
 d94:	0e 94 03 07 	call	0xe06	; 0xe06 <fputc>
 d98:	5a 94       	dec	r5
 d9a:	f7 cf       	rjmp	.-18     	; 0xd8a <vfprintf+0x354>
 d9c:	aa 94       	dec	r10
 d9e:	f4 01       	movw	r30, r8
 da0:	ea 0d       	add	r30, r10
 da2:	f1 1d       	adc	r31, r1
 da4:	80 81       	ld	r24, Z
 da6:	b7 01       	movw	r22, r14
 da8:	90 e0       	ldi	r25, 0x00	; 0
 daa:	0e 94 03 07 	call	0xe06	; 0xe06 <fputc>
 dae:	a1 10       	cpse	r10, r1
 db0:	f5 cf       	rjmp	.-22     	; 0xd9c <vfprintf+0x366>
 db2:	33 20       	and	r3, r3
 db4:	09 f4       	brne	.+2      	; 0xdb8 <vfprintf+0x382>
 db6:	51 ce       	rjmp	.-862    	; 0xa5a <vfprintf+0x24>
 db8:	b7 01       	movw	r22, r14
 dba:	80 e2       	ldi	r24, 0x20	; 32
 dbc:	90 e0       	ldi	r25, 0x00	; 0
 dbe:	0e 94 03 07 	call	0xe06	; 0xe06 <fputc>
 dc2:	3a 94       	dec	r3
 dc4:	f6 cf       	rjmp	.-20     	; 0xdb2 <vfprintf+0x37c>
 dc6:	f7 01       	movw	r30, r14
 dc8:	86 81       	ldd	r24, Z+6	; 0x06
 dca:	97 81       	ldd	r25, Z+7	; 0x07
 dcc:	02 c0       	rjmp	.+4      	; 0xdd2 <vfprintf+0x39c>
 dce:	8f ef       	ldi	r24, 0xFF	; 255
 dd0:	9f ef       	ldi	r25, 0xFF	; 255
 dd2:	2c 96       	adiw	r28, 0x0c	; 12
 dd4:	e2 e1       	ldi	r30, 0x12	; 18
 dd6:	0c 94 b5 07 	jmp	0xf6a	; 0xf6a <__epilogue_restores__>

00000dda <strnlen_P>:
 dda:	fc 01       	movw	r30, r24
 ddc:	05 90       	lpm	r0, Z+
 dde:	61 50       	subi	r22, 0x01	; 1
 de0:	70 40       	sbci	r23, 0x00	; 0
 de2:	01 10       	cpse	r0, r1
 de4:	d8 f7       	brcc	.-10     	; 0xddc <strnlen_P+0x2>
 de6:	80 95       	com	r24
 de8:	90 95       	com	r25
 dea:	8e 0f       	add	r24, r30
 dec:	9f 1f       	adc	r25, r31
 dee:	08 95       	ret

00000df0 <strnlen>:
 df0:	fc 01       	movw	r30, r24
 df2:	61 50       	subi	r22, 0x01	; 1
 df4:	70 40       	sbci	r23, 0x00	; 0
 df6:	01 90       	ld	r0, Z+
 df8:	01 10       	cpse	r0, r1
 dfa:	d8 f7       	brcc	.-10     	; 0xdf2 <strnlen+0x2>
 dfc:	80 95       	com	r24
 dfe:	90 95       	com	r25
 e00:	8e 0f       	add	r24, r30
 e02:	9f 1f       	adc	r25, r31
 e04:	08 95       	ret

00000e06 <fputc>:
 e06:	0f 93       	push	r16
 e08:	1f 93       	push	r17
 e0a:	cf 93       	push	r28
 e0c:	df 93       	push	r29
 e0e:	fb 01       	movw	r30, r22
 e10:	23 81       	ldd	r18, Z+3	; 0x03
 e12:	21 fd       	sbrc	r18, 1
 e14:	03 c0       	rjmp	.+6      	; 0xe1c <fputc+0x16>
 e16:	8f ef       	ldi	r24, 0xFF	; 255
 e18:	9f ef       	ldi	r25, 0xFF	; 255
 e1a:	28 c0       	rjmp	.+80     	; 0xe6c <fputc+0x66>
 e1c:	22 ff       	sbrs	r18, 2
 e1e:	16 c0       	rjmp	.+44     	; 0xe4c <fputc+0x46>
 e20:	46 81       	ldd	r20, Z+6	; 0x06
 e22:	57 81       	ldd	r21, Z+7	; 0x07
 e24:	24 81       	ldd	r18, Z+4	; 0x04
 e26:	35 81       	ldd	r19, Z+5	; 0x05
 e28:	42 17       	cp	r20, r18
 e2a:	53 07       	cpc	r21, r19
 e2c:	44 f4       	brge	.+16     	; 0xe3e <fputc+0x38>
 e2e:	a0 81       	ld	r26, Z
 e30:	b1 81       	ldd	r27, Z+1	; 0x01
 e32:	9d 01       	movw	r18, r26
 e34:	2f 5f       	subi	r18, 0xFF	; 255
 e36:	3f 4f       	sbci	r19, 0xFF	; 255
 e38:	31 83       	std	Z+1, r19	; 0x01
 e3a:	20 83       	st	Z, r18
 e3c:	8c 93       	st	X, r24
 e3e:	26 81       	ldd	r18, Z+6	; 0x06
 e40:	37 81       	ldd	r19, Z+7	; 0x07
 e42:	2f 5f       	subi	r18, 0xFF	; 255
 e44:	3f 4f       	sbci	r19, 0xFF	; 255
 e46:	37 83       	std	Z+7, r19	; 0x07
 e48:	26 83       	std	Z+6, r18	; 0x06
 e4a:	10 c0       	rjmp	.+32     	; 0xe6c <fputc+0x66>
 e4c:	eb 01       	movw	r28, r22
 e4e:	09 2f       	mov	r16, r25
 e50:	18 2f       	mov	r17, r24
 e52:	00 84       	ldd	r0, Z+8	; 0x08
 e54:	f1 85       	ldd	r31, Z+9	; 0x09
 e56:	e0 2d       	mov	r30, r0
 e58:	09 95       	icall
 e5a:	89 2b       	or	r24, r25
 e5c:	e1 f6       	brne	.-72     	; 0xe16 <fputc+0x10>
 e5e:	8e 81       	ldd	r24, Y+6	; 0x06
 e60:	9f 81       	ldd	r25, Y+7	; 0x07
 e62:	01 96       	adiw	r24, 0x01	; 1
 e64:	9f 83       	std	Y+7, r25	; 0x07
 e66:	8e 83       	std	Y+6, r24	; 0x06
 e68:	81 2f       	mov	r24, r17
 e6a:	90 2f       	mov	r25, r16
 e6c:	df 91       	pop	r29
 e6e:	cf 91       	pop	r28
 e70:	1f 91       	pop	r17
 e72:	0f 91       	pop	r16
 e74:	08 95       	ret

00000e76 <__ultoa_invert>:
 e76:	fa 01       	movw	r30, r20
 e78:	aa 27       	eor	r26, r26
 e7a:	28 30       	cpi	r18, 0x08	; 8
 e7c:	51 f1       	breq	.+84     	; 0xed2 <__ultoa_invert+0x5c>
 e7e:	20 31       	cpi	r18, 0x10	; 16
 e80:	81 f1       	breq	.+96     	; 0xee2 <__ultoa_invert+0x6c>
 e82:	e8 94       	clt
 e84:	6f 93       	push	r22
 e86:	6e 7f       	andi	r22, 0xFE	; 254
 e88:	6e 5f       	subi	r22, 0xFE	; 254
 e8a:	7f 4f       	sbci	r23, 0xFF	; 255
 e8c:	8f 4f       	sbci	r24, 0xFF	; 255
 e8e:	9f 4f       	sbci	r25, 0xFF	; 255
 e90:	af 4f       	sbci	r26, 0xFF	; 255
 e92:	b1 e0       	ldi	r27, 0x01	; 1
 e94:	3e d0       	rcall	.+124    	; 0xf12 <__ultoa_invert+0x9c>
 e96:	b4 e0       	ldi	r27, 0x04	; 4
 e98:	3c d0       	rcall	.+120    	; 0xf12 <__ultoa_invert+0x9c>
 e9a:	67 0f       	add	r22, r23
 e9c:	78 1f       	adc	r23, r24
 e9e:	89 1f       	adc	r24, r25
 ea0:	9a 1f       	adc	r25, r26
 ea2:	a1 1d       	adc	r26, r1
 ea4:	68 0f       	add	r22, r24
 ea6:	79 1f       	adc	r23, r25
 ea8:	8a 1f       	adc	r24, r26
 eaa:	91 1d       	adc	r25, r1
 eac:	a1 1d       	adc	r26, r1
 eae:	6a 0f       	add	r22, r26
 eb0:	71 1d       	adc	r23, r1
 eb2:	81 1d       	adc	r24, r1
 eb4:	91 1d       	adc	r25, r1
 eb6:	a1 1d       	adc	r26, r1
 eb8:	20 d0       	rcall	.+64     	; 0xefa <__ultoa_invert+0x84>
 eba:	09 f4       	brne	.+2      	; 0xebe <__ultoa_invert+0x48>
 ebc:	68 94       	set
 ebe:	3f 91       	pop	r19
 ec0:	2a e0       	ldi	r18, 0x0A	; 10
 ec2:	26 9f       	mul	r18, r22
 ec4:	11 24       	eor	r1, r1
 ec6:	30 19       	sub	r19, r0
 ec8:	30 5d       	subi	r19, 0xD0	; 208
 eca:	31 93       	st	Z+, r19
 ecc:	de f6       	brtc	.-74     	; 0xe84 <__ultoa_invert+0xe>
 ece:	cf 01       	movw	r24, r30
 ed0:	08 95       	ret
 ed2:	46 2f       	mov	r20, r22
 ed4:	47 70       	andi	r20, 0x07	; 7
 ed6:	40 5d       	subi	r20, 0xD0	; 208
 ed8:	41 93       	st	Z+, r20
 eda:	b3 e0       	ldi	r27, 0x03	; 3
 edc:	0f d0       	rcall	.+30     	; 0xefc <__ultoa_invert+0x86>
 ede:	c9 f7       	brne	.-14     	; 0xed2 <__ultoa_invert+0x5c>
 ee0:	f6 cf       	rjmp	.-20     	; 0xece <__ultoa_invert+0x58>
 ee2:	46 2f       	mov	r20, r22
 ee4:	4f 70       	andi	r20, 0x0F	; 15
 ee6:	40 5d       	subi	r20, 0xD0	; 208
 ee8:	4a 33       	cpi	r20, 0x3A	; 58
 eea:	18 f0       	brcs	.+6      	; 0xef2 <__ultoa_invert+0x7c>
 eec:	49 5d       	subi	r20, 0xD9	; 217
 eee:	31 fd       	sbrc	r19, 1
 ef0:	40 52       	subi	r20, 0x20	; 32
 ef2:	41 93       	st	Z+, r20
 ef4:	02 d0       	rcall	.+4      	; 0xefa <__ultoa_invert+0x84>
 ef6:	a9 f7       	brne	.-22     	; 0xee2 <__ultoa_invert+0x6c>
 ef8:	ea cf       	rjmp	.-44     	; 0xece <__ultoa_invert+0x58>
 efa:	b4 e0       	ldi	r27, 0x04	; 4
 efc:	a6 95       	lsr	r26
 efe:	97 95       	ror	r25
 f00:	87 95       	ror	r24
 f02:	77 95       	ror	r23
 f04:	67 95       	ror	r22
 f06:	ba 95       	dec	r27
 f08:	c9 f7       	brne	.-14     	; 0xefc <__ultoa_invert+0x86>
 f0a:	00 97       	sbiw	r24, 0x00	; 0
 f0c:	61 05       	cpc	r22, r1
 f0e:	71 05       	cpc	r23, r1
 f10:	08 95       	ret
 f12:	9b 01       	movw	r18, r22
 f14:	ac 01       	movw	r20, r24
 f16:	0a 2e       	mov	r0, r26
 f18:	06 94       	lsr	r0
 f1a:	57 95       	ror	r21
 f1c:	47 95       	ror	r20
 f1e:	37 95       	ror	r19
 f20:	27 95       	ror	r18
 f22:	ba 95       	dec	r27
 f24:	c9 f7       	brne	.-14     	; 0xf18 <__ultoa_invert+0xa2>
 f26:	62 0f       	add	r22, r18
 f28:	73 1f       	adc	r23, r19
 f2a:	84 1f       	adc	r24, r20
 f2c:	95 1f       	adc	r25, r21
 f2e:	a0 1d       	adc	r26, r0
 f30:	08 95       	ret

00000f32 <__prologue_saves__>:
 f32:	2f 92       	push	r2
 f34:	3f 92       	push	r3
 f36:	4f 92       	push	r4
 f38:	5f 92       	push	r5
 f3a:	6f 92       	push	r6
 f3c:	7f 92       	push	r7
 f3e:	8f 92       	push	r8
 f40:	9f 92       	push	r9
 f42:	af 92       	push	r10
 f44:	bf 92       	push	r11
 f46:	cf 92       	push	r12
 f48:	df 92       	push	r13
 f4a:	ef 92       	push	r14
 f4c:	ff 92       	push	r15
 f4e:	0f 93       	push	r16
 f50:	1f 93       	push	r17
 f52:	cf 93       	push	r28
 f54:	df 93       	push	r29
 f56:	cd b7       	in	r28, 0x3d	; 61
 f58:	de b7       	in	r29, 0x3e	; 62
 f5a:	ca 1b       	sub	r28, r26
 f5c:	db 0b       	sbc	r29, r27
 f5e:	0f b6       	in	r0, 0x3f	; 63
 f60:	f8 94       	cli
 f62:	de bf       	out	0x3e, r29	; 62
 f64:	0f be       	out	0x3f, r0	; 63
 f66:	cd bf       	out	0x3d, r28	; 61
 f68:	09 94       	ijmp

00000f6a <__epilogue_restores__>:
 f6a:	2a 88       	ldd	r2, Y+18	; 0x12
 f6c:	39 88       	ldd	r3, Y+17	; 0x11
 f6e:	48 88       	ldd	r4, Y+16	; 0x10
 f70:	5f 84       	ldd	r5, Y+15	; 0x0f
 f72:	6e 84       	ldd	r6, Y+14	; 0x0e
 f74:	7d 84       	ldd	r7, Y+13	; 0x0d
 f76:	8c 84       	ldd	r8, Y+12	; 0x0c
 f78:	9b 84       	ldd	r9, Y+11	; 0x0b
 f7a:	aa 84       	ldd	r10, Y+10	; 0x0a
 f7c:	b9 84       	ldd	r11, Y+9	; 0x09
 f7e:	c8 84       	ldd	r12, Y+8	; 0x08
 f80:	df 80       	ldd	r13, Y+7	; 0x07
 f82:	ee 80       	ldd	r14, Y+6	; 0x06
 f84:	fd 80       	ldd	r15, Y+5	; 0x05
 f86:	0c 81       	ldd	r16, Y+4	; 0x04
 f88:	1b 81       	ldd	r17, Y+3	; 0x03
 f8a:	aa 81       	ldd	r26, Y+2	; 0x02
 f8c:	b9 81       	ldd	r27, Y+1	; 0x01
 f8e:	ce 0f       	add	r28, r30
 f90:	d1 1d       	adc	r29, r1
 f92:	0f b6       	in	r0, 0x3f	; 63
 f94:	f8 94       	cli
 f96:	de bf       	out	0x3e, r29	; 62
 f98:	0f be       	out	0x3f, r0	; 63
 f9a:	cd bf       	out	0x3d, r28	; 61
 f9c:	ed 01       	movw	r28, r26
 f9e:	08 95       	ret

00000fa0 <__do_global_dtors>:
 fa0:	10 e0       	ldi	r17, 0x00	; 0
 fa2:	cb e2       	ldi	r28, 0x2B	; 43
 fa4:	d0 e0       	ldi	r29, 0x00	; 0
 fa6:	04 c0       	rjmp	.+8      	; 0xfb0 <__do_global_dtors+0x10>
 fa8:	fe 01       	movw	r30, r28
 faa:	0e 94 15 05 	call	0xa2a	; 0xa2a <__tablejump2__>
 fae:	21 96       	adiw	r28, 0x01	; 1
 fb0:	cc 32       	cpi	r28, 0x2C	; 44
 fb2:	d1 07       	cpc	r29, r17
 fb4:	c9 f7       	brne	.-14     	; 0xfa8 <__do_global_dtors+0x8>
 fb6:	f8 94       	cli

00000fb8 <__stop_program>:
 fb8:	ff cf       	rjmp	.-2      	; 0xfb8 <__stop_program>
