%Warning-UNOPTFLAT: /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0132/top.sv:27:12: Signal unoptimizable: Circular combinational logic: 'tb_top.dut.const_concat_repl_wrapper_in_flat'
   27 | wire [9:0] const_concat_repl_wrapper_in_flat;
      |            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                    ... For warning description see https://verilator.org/warn/UNOPTFLAT?v=5.033
                    ... Use "/* verilator lint_off UNOPTFLAT */" and lint_on around source to disable this message.
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0132/top.sv:27:12:      Example path: tb_top.dut.const_concat_repl_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_concat_repl_wrapper.sv:19:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0132/top.sv:28:13:      Example path: tb_top.dut.const_concat_repl_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0132/top.sv:82:43:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0132/top.sv:25:13:      Example path: tb_top.dut.const_compare_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_compare_wrapper.sv:25:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0132/top.sv:26:12:      Example path: tb_top.dut.const_compare_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0132/top.sv:392:69:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0132/top.sv:55:12:      Example path: tb_top.dut.width_logic_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/width_logic_wrapper.sv:21:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0132/top.sv:56:12:      Example path: tb_top.dut.width_logic_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0132/top.sv:301:41:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0132/top.sv:45:13:      Example path: tb_top.dut.partselect_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/partselect_wrapper.sv:18:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0132/top.sv:46:12:      Example path: tb_top.dut.partselect_wrapper_out_flat
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0132/top.sv:388:68:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/comprehensive_300cycles_100mut/cycle_0132/top.sv:27:12:      Example path: tb_top.dut.const_concat_repl_wrapper_in_flat
%Error: Exiting due to 1 warning(s)
