#ifndef __BCM56560_A0_ENUM_H__
#define __BCM56560_A0_ENUM_H__
/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * This software is governed by the Broadcom Switch APIs license.
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenMDK/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * Enum definitions for the BCM56560_A0.
 */



typedef enum BCM56560_A0_ENUM_e {
    BCM56560_A0_ALTERNATE_EMIRROR_BITMAPm_ENUM,
    BCM56560_A0_ARB_RAM_DBGCTRLr_ENUM,
    BCM56560_A0_ASF_PORT_CFGr_ENUM,
    BCM56560_A0_AUX_ARB_CONTROLr_ENUM,
    BCM56560_A0_AUX_ARB_CONTROL_2_64r_ENUM,
    BCM56560_A0_AVS_CTRLr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_ADC_SETTLING_TIMEr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGSr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_AVS_REGISTERS_LOCKSr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_AVS_SPAREr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_AVS_SPARE_0r_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_AVS_SPARE_1r_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSCr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSCr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_ENr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_EN_1r_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_LAST_MEASURED_SENSORr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSCr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSCr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_1r_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_2r_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPEr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPE_1r_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_ROSC_COUNTING_MODEr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_SEQUENCER_INITr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSCr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSCr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_1r_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_2r_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_SW_CONTROLSr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_TEMPERATURE_RESET_ENABLEr_ENUM,
    BCM56560_A0_AVS_REG_HW_MNTR_TEMPERATURE_THRESHOLDr_ENUM,
    BCM56560_A0_AVS_REG_MISC_CONTROL_0r_ENUM,
    BCM56560_A0_AVS_REG_MISC_CONTROL_1r_ENUM,
    BCM56560_A0_AVS_REG_MISC_CONTROL_2r_ENUM,
    BCM56560_A0_AVS_REG_MISC_CONTROL_3r_ENUM,
    BCM56560_A0_AVS_REG_MISC_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_MISC_STATUS_0r_ENUM,
    BCM56560_A0_AVS_REG_MISC_STATUS_1r_ENUM,
    BCM56560_A0_AVS_REG_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_PMB_REGISTERS_PMB_ERROR_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_PMB_REGISTERS_PMB_TIMEOUTr_ENUM,
    BCM56560_A0_AVS_REG_PMB_SLAVE_AVS_PWD_ACC_CONTROLr_ENUM,
    BCM56560_A0_AVS_REG_PMB_SLAVE_AVS_PWD_CONTROLr_ENUM,
    BCM56560_A0_AVS_REG_PMB_SLAVE_AVS_ROSC_CONTROLr_ENUM,
    BCM56560_A0_AVS_REG_PMB_SLAVE_AVS_ROSC_COUNTr_ENUM,
    BCM56560_A0_AVS_REG_PMB_SLAVE_AVS_ROSC_H_THRESHOLDr_ENUM,
    BCM56560_A0_AVS_REG_PMB_SLAVE_AVS_ROSC_S_THRESHOLDr_ENUM,
    BCM56560_A0_AVS_REG_PMB_SLAVE_BPCM_CAPABILITYr_ENUM,
    BCM56560_A0_AVS_REG_PMB_SLAVE_BPCM_CONTROLr_ENUM,
    BCM56560_A0_AVS_REG_PMB_SLAVE_BPCM_IDr_ENUM,
    BCM56560_A0_AVS_REG_PMB_SLAVE_BPCM_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr_ENUM,
    BCM56560_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r_ENUM,
    BCM56560_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r_ENUM,
    BCM56560_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r_ENUM,
    BCM56560_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r_ENUM,
    BCM56560_A0_AVS_REG_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr_ENUM,
    BCM56560_A0_AVS_REG_PVT_MNTR_CONFIG_DAC_CODEr_ENUM,
    BCM56560_A0_AVS_REG_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr_ENUM,
    BCM56560_A0_AVS_REG_PVT_MNTR_CONFIG_MAX_DAC_CODEr_ENUM,
    BCM56560_A0_AVS_REG_PVT_MNTR_CONFIG_MIN_DAC_CODEr_ENUM,
    BCM56560_A0_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr_ENUM,
    BCM56560_A0_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr_ENUM,
    BCM56560_A0_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_1r_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_2r_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSCr_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_1r_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_2r_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSCr_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr_ENUM,
    BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr_ENUM,
    BCM56560_A0_AVS_REG_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr_ENUM,
    BCM56560_A0_AVS_REG_RO_REGISTERS_0_CEN_ROSC_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr_ENUM,
    BCM56560_A0_AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_1r_ENUM,
    BCM56560_A0_AVS_REG_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_RO_REGISTERS_1_RMT_ROSC_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_TEMPERATURE_MONITOR_ENABLE_OVER_TEMPERATURE_RESETr_ENUM,
    BCM56560_A0_AVS_REG_TEMPERATURE_MONITOR_ENABLE_TEMPERATURE_INTERRUPT_SOURCESr_ENUM,
    BCM56560_A0_AVS_REG_TEMPERATURE_MONITOR_SPARE_0r_ENUM,
    BCM56560_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_IDLE_TIMEr_ENUM,
    BCM56560_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_TEMPERATUREr_ENUM,
    BCM56560_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_THRESHOLDSr_ENUM,
    BCM56560_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_MEASUREMENT_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_RESET_THRESHOLDr_ENUM,
    BCM56560_A0_AVS_REG_TEMPERATURE_MONITOR_TP_TMON_TEST_ENABLEr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_AVS_STATUS_INr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_AVS_STATUS_OUTr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_ASSISTr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_ASSIST_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFECr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC0r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC1r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC2r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC3r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_BSPr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_HIFr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_LEAPr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_RMON_HZr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_RMON_VTr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_S2_STANDBY_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SPARE_HIGHr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SPARE_LOWr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFECr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDSr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_VECr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFECr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDSr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_START_AVS_CPUr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_VTRAP_STATUSr_ENUM,
    BCM56560_A0_AVS_REG_TOP_CTRL_VTRAP_STATUS_CLEARr_ENUM,
    BCM56560_A0_BCAST_BLOCK_MASKm_ENUM,
    BCM56560_A0_BFD_RX_ACH_TYPE_CONTROL0r_ENUM,
    BCM56560_A0_BFD_RX_ACH_TYPE_CONTROL1r_ENUM,
    BCM56560_A0_BFD_RX_ACH_TYPE_MPLSTPr_ENUM,
    BCM56560_A0_BFD_RX_ACH_TYPE_MPLSTP1r_ENUM,
    BCM56560_A0_BFD_RX_UDP_CONTROL_1_64r_ENUM,
    BCM56560_A0_BFD_RX_UDP_CONTROL_64r_ENUM,
    BCM56560_A0_BKPMETERINGDISCSTATUSr_ENUM,
    BCM56560_A0_BKPMETERINGDISCSTATUS0r_ENUM,
    BCM56560_A0_BKPMETERINGDISCSTATUS1r_ENUM,
    BCM56560_A0_BKPMETERINGWARNSTATUSr_ENUM,
    BCM56560_A0_BKPMETERINGWARNSTATUS0r_ENUM,
    BCM56560_A0_BKPMETERINGWARNSTATUS1r_ENUM,
    BCM56560_A0_BST_HW_SNAPSHOT_ENr_ENUM,
    BCM56560_A0_BST_SNAPSHOT_ACTION_ENr_ENUM,
    BCM56560_A0_BST_TRACKING_ENABLEr_ENUM,
    BCM56560_A0_BUF_CFGr_ENUM,
    BCM56560_A0_CBL_ATTRIBUTEr_ENUM,
    BCM56560_A0_CCPMEMDEBUGr_ENUM,
    BCM56560_A0_CCP_STSr_ENUM,
    BCM56560_A0_CELL_ASM_CUT_THRU_THRESHOLD0r_ENUM,
    BCM56560_A0_CELL_LINK_MEM_DEBUG_TMr_ENUM,
    BCM56560_A0_CFAPCONFIGr_ENUM,
    BCM56560_A0_CFAPFULLRESETPOINTr_ENUM,
    BCM56560_A0_CFAPFULLSETPOINTr_ENUM,
    BCM56560_A0_CFAPI0MEMDEBUG_BITMAPr_ENUM,
    BCM56560_A0_CFAPI0MEMDEBUG_STACKr_ENUM,
    BCM56560_A0_CFAPI0READPOINTERr_ENUM,
    BCM56560_A0_CFAPI0STACKSTATUSr_ENUM,
    BCM56560_A0_CFAPI0_BITMAP_ECC_STATUSr_ENUM,
    BCM56560_A0_CFAPI0_ECC_DEBUGr_ENUM,
    BCM56560_A0_CFAPI0_ECC_ERRORr_ENUM,
    BCM56560_A0_CFAPI0_ERROR_MASKr_ENUM,
    BCM56560_A0_CFAPI0_STACK_ECC_STATUSr_ENUM,
    BCM56560_A0_CFAPI1MEMDEBUG_BITMAPr_ENUM,
    BCM56560_A0_CFAPI1MEMDEBUG_STACKr_ENUM,
    BCM56560_A0_CFAPI1READPOINTERr_ENUM,
    BCM56560_A0_CFAPI1STACKSTATUSr_ENUM,
    BCM56560_A0_CFAPI1_BITMAP_ECC_STATUSr_ENUM,
    BCM56560_A0_CFAPI1_ECC_DEBUGr_ENUM,
    BCM56560_A0_CFAPI1_ECC_ERRORr_ENUM,
    BCM56560_A0_CFAPI1_ERROR_MASKr_ENUM,
    BCM56560_A0_CFAPI1_STACK_ECC_STATUSr_ENUM,
    BCM56560_A0_CFAPINITr_ENUM,
    BCM56560_A0_CFAPLOWWATERMARKr_ENUM,
    BCM56560_A0_CFAPREADPOINTERr_ENUM,
    BCM56560_A0_CFAP_BST_STATr_ENUM,
    BCM56560_A0_CFAP_BST_THRSr_ENUM,
    BCM56560_A0_CFAP_BUFFER_POOL_CONG_STATEr_ENUM,
    BCM56560_A0_CFAP_ECC_1B_COUNTERr_ENUM,
    BCM56560_A0_CFAP_ECC_2B_COUNTERr_ENUM,
    BCM56560_A0_CFAP_ECC_B_COUNTERr_ENUM,
    BCM56560_A0_CFAP_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_CFAP_POOL_CONG_DETECT_THRESH_0r_ENUM,
    BCM56560_A0_CFAP_POOL_CONG_DETECT_THRESH_1r_ENUM,
    BCM56560_A0_CFAP_POOL_CONG_DETECT_THRESH_2r_ENUM,
    BCM56560_A0_CFG_RAM_CONTROLr_ENUM,
    BCM56560_A0_CFG_RAM_CONTROL_1r_ENUM,
    BCM56560_A0_CFG_RAM_CONTROL_2r_ENUM,
    BCM56560_A0_CFG_SER_CONTROLr_ENUM,
    BCM56560_A0_CHFC2PFC_STATEr_ENUM,
    BCM56560_A0_CH_BASE_EXPECTEDr_ENUM,
    BCM56560_A0_CLMAC_CLEAR_ECC_STATUSr_ENUM,
    BCM56560_A0_CLMAC_CLEAR_FIFO_STATUSr_ENUM,
    BCM56560_A0_CLMAC_CLEAR_RX_LSS_STATUSr_ENUM,
    BCM56560_A0_CLMAC_CTRLr_ENUM,
    BCM56560_A0_CLMAC_E2ECC_DATA_HDRr_ENUM,
    BCM56560_A0_CLMAC_E2ECC_DATA_HDR_0r_ENUM,
    BCM56560_A0_CLMAC_E2ECC_DATA_HDR_1r_ENUM,
    BCM56560_A0_CLMAC_E2ECC_MODULE_HDRr_ENUM,
    BCM56560_A0_CLMAC_E2ECC_MODULE_HDR_0r_ENUM,
    BCM56560_A0_CLMAC_E2ECC_MODULE_HDR_1r_ENUM,
    BCM56560_A0_CLMAC_E2EFC_DATA_HDRr_ENUM,
    BCM56560_A0_CLMAC_E2EFC_DATA_HDR_0r_ENUM,
    BCM56560_A0_CLMAC_E2EFC_DATA_HDR_1r_ENUM,
    BCM56560_A0_CLMAC_E2EFC_MODULE_HDRr_ENUM,
    BCM56560_A0_CLMAC_E2EFC_MODULE_HDR_0r_ENUM,
    BCM56560_A0_CLMAC_E2EFC_MODULE_HDR_1r_ENUM,
    BCM56560_A0_CLMAC_E2E_CTRLr_ENUM,
    BCM56560_A0_CLMAC_ECC_CTRLr_ENUM,
    BCM56560_A0_CLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_ENUM,
    BCM56560_A0_CLMAC_ECC_FORCE_SINGLE_BIT_ERRr_ENUM,
    BCM56560_A0_CLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM,
    BCM56560_A0_CLMAC_EEE_CTRLr_ENUM,
    BCM56560_A0_CLMAC_EEE_TIMERSr_ENUM,
    BCM56560_A0_CLMAC_FIFO_STATUSr_ENUM,
    BCM56560_A0_CLMAC_GMII_EEE_CTRLr_ENUM,
    BCM56560_A0_CLMAC_HIGIG_HDRr_ENUM,
    BCM56560_A0_CLMAC_HIGIG_HDR_0r_ENUM,
    BCM56560_A0_CLMAC_HIGIG_HDR_1r_ENUM,
    BCM56560_A0_CLMAC_LAG_FAILOVER_STATUSr_ENUM,
    BCM56560_A0_CLMAC_LLFC_CTRLr_ENUM,
    BCM56560_A0_CLMAC_MEM_CTRLr_ENUM,
    BCM56560_A0_CLMAC_MODEr_ENUM,
    BCM56560_A0_CLMAC_PAUSE_CTRLr_ENUM,
    BCM56560_A0_CLMAC_PFC_CTRLr_ENUM,
    BCM56560_A0_CLMAC_PFC_DAr_ENUM,
    BCM56560_A0_CLMAC_PFC_OPCODEr_ENUM,
    BCM56560_A0_CLMAC_PFC_TYPEr_ENUM,
    BCM56560_A0_CLMAC_RX_CDC_ECC_STATUSr_ENUM,
    BCM56560_A0_CLMAC_RX_CTRLr_ENUM,
    BCM56560_A0_CLMAC_RX_LLFC_MSG_FIELDSr_ENUM,
    BCM56560_A0_CLMAC_RX_LSS_CTRLr_ENUM,
    BCM56560_A0_CLMAC_RX_LSS_STATUSr_ENUM,
    BCM56560_A0_CLMAC_RX_MAC_SAr_ENUM,
    BCM56560_A0_CLMAC_RX_MAX_SIZEr_ENUM,
    BCM56560_A0_CLMAC_RX_TS_MEM_ECC_STATUSr_ENUM,
    BCM56560_A0_CLMAC_RX_VLAN_TAGr_ENUM,
    BCM56560_A0_CLMAC_SPAREr_ENUM,
    BCM56560_A0_CLMAC_SPARE0r_ENUM,
    BCM56560_A0_CLMAC_SPARE1r_ENUM,
    BCM56560_A0_CLMAC_TIMESTAMP_ADJUSTr_ENUM,
    BCM56560_A0_CLMAC_TXFIFO_CELL_CNTr_ENUM,
    BCM56560_A0_CLMAC_TXFIFO_CELL_REQ_CNTr_ENUM,
    BCM56560_A0_CLMAC_TX_CDC_ECC_STATUSr_ENUM,
    BCM56560_A0_CLMAC_TX_CRC_CORRUPT_CTRLr_ENUM,
    BCM56560_A0_CLMAC_TX_CTRLr_ENUM,
    BCM56560_A0_CLMAC_TX_LLFC_MSG_FIELDSr_ENUM,
    BCM56560_A0_CLMAC_TX_MAC_SAr_ENUM,
    BCM56560_A0_CLMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM,
    BCM56560_A0_CLMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM,
    BCM56560_A0_CLMAC_VERSION_IDr_ENUM,
    BCM56560_A0_CLPORT_CNTMAXSIZEr_ENUM,
    BCM56560_A0_CLPORT_CONFIGr_ENUM,
    BCM56560_A0_CLPORT_ECC_CONTROLr_ENUM,
    BCM56560_A0_CLPORT_EEE_CLOCK_GATEr_ENUM,
    BCM56560_A0_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM,
    BCM56560_A0_CLPORT_EEE_COUNTER_MODEr_ENUM,
    BCM56560_A0_CLPORT_EEE_DURATION_TIMER_PULSEr_ENUM,
    BCM56560_A0_CLPORT_ENABLE_REGr_ENUM,
    BCM56560_A0_CLPORT_FAULT_LINK_STATUSr_ENUM,
    BCM56560_A0_CLPORT_FLOW_CONTROL_CONFIGr_ENUM,
    BCM56560_A0_CLPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM,
    BCM56560_A0_CLPORT_FORCE_SINGLE_BIT_ERRORr_ENUM,
    BCM56560_A0_CLPORT_INTR_ENABLEr_ENUM,
    BCM56560_A0_CLPORT_INTR_STATUSr_ENUM,
    BCM56560_A0_CLPORT_LAG_FAILOVER_CONFIGr_ENUM,
    BCM56560_A0_CLPORT_LED_CHAIN_CONFIGr_ENUM,
    BCM56560_A0_CLPORT_LINKSTATUS_DOWNr_ENUM,
    BCM56560_A0_CLPORT_LINKSTATUS_DOWN_CLEARr_ENUM,
    BCM56560_A0_CLPORT_MAC_CONTROLr_ENUM,
    BCM56560_A0_CLPORT_MAC_RSV_MASKr_ENUM,
    BCM56560_A0_CLPORT_MIB_RESETr_ENUM,
    BCM56560_A0_CLPORT_MIB_RSC0_ECC_STATUSr_ENUM,
    BCM56560_A0_CLPORT_MIB_RSC1_ECC_STATUSr_ENUM,
    BCM56560_A0_CLPORT_MIB_RSC_ECC_STATUSr_ENUM,
    BCM56560_A0_CLPORT_MIB_RSC_RAM_CONTROLr_ENUM,
    BCM56560_A0_CLPORT_MIB_TSC0_ECC_STATUSr_ENUM,
    BCM56560_A0_CLPORT_MIB_TSC1_ECC_STATUSr_ENUM,
    BCM56560_A0_CLPORT_MIB_TSC_ECC_STATUSr_ENUM,
    BCM56560_A0_CLPORT_MIB_TSC_RAM_CONTROLr_ENUM,
    BCM56560_A0_CLPORT_MODE_REGr_ENUM,
    BCM56560_A0_CLPORT_POWER_SAVEr_ENUM,
    BCM56560_A0_CLPORT_SBUS_CONTROLr_ENUM,
    BCM56560_A0_CLPORT_SGNDET_EARLYCRSr_ENUM,
    BCM56560_A0_CLPORT_SOFT_RESETr_ENUM,
    BCM56560_A0_CLPORT_SPARE0_REGr_ENUM,
    BCM56560_A0_CLPORT_SW_FLOW_CONTROLr_ENUM,
    BCM56560_A0_CLPORT_TSC_PLL_LOCK_STATUSr_ENUM,
    BCM56560_A0_CLPORT_TS_TIMER_31_0_REGr_ENUM,
    BCM56560_A0_CLPORT_TS_TIMER_47_32_REGr_ENUM,
    BCM56560_A0_CLPORT_WC_UCMEM_CTRLr_ENUM,
    BCM56560_A0_CLPORT_WC_UCMEM_DATAm_ENUM,
    BCM56560_A0_CLPORT_XGXS0_CTRL_REGr_ENUM,
    BCM56560_A0_CLPORT_XGXS0_LN0_STATUS0_REGr_ENUM,
    BCM56560_A0_CLPORT_XGXS0_LN1_STATUS0_REGr_ENUM,
    BCM56560_A0_CLPORT_XGXS0_LN2_STATUS0_REGr_ENUM,
    BCM56560_A0_CLPORT_XGXS0_LN3_STATUS0_REGr_ENUM,
    BCM56560_A0_CLPORT_XGXS0_STATUS0_REGr_ENUM,
    BCM56560_A0_CLPORT_XGXS_COUNTER_MODEr_ENUM,
    BCM56560_A0_CMICM_BSPI_B0_CNTRLr_ENUM,
    BCM56560_A0_CMICM_BSPI_B0_STATUSr_ENUM,
    BCM56560_A0_CMICM_BSPI_B1_CNTRLr_ENUM,
    BCM56560_A0_CMICM_BSPI_B1_STATUSr_ENUM,
    BCM56560_A0_CMICM_BSPI_BUSY_STATUSr_ENUM,
    BCM56560_A0_CMICM_BSPI_B_CNTRLr_ENUM,
    BCM56560_A0_CMICM_BSPI_B_STATUSr_ENUM,
    BCM56560_A0_CMICM_BSPI_INTR_STATUSr_ENUM,
    BCM56560_A0_CMICM_BSPI_MAST_N_BOOTr_ENUM,
    BCM56560_A0_CMICM_COMMON_CONFIGr_ENUM,
    BCM56560_A0_CMICM_REVIDr_ENUM,
    BCM56560_A0_CMIC_BROADSYNC_REF_CLK_GEN_CTRLr_ENUM,
    BCM56560_A0_CMIC_BS0_CLK_CTRLr_ENUM,
    BCM56560_A0_CMIC_BS0_CONFIGr_ENUM,
    BCM56560_A0_CMIC_BS0_HEARTBEAT_CTRLr_ENUM,
    BCM56560_A0_CMIC_BS0_HEARTBEAT_DOWN_DURATIONr_ENUM,
    BCM56560_A0_CMIC_BS0_HEARTBEAT_UP_DURATIONr_ENUM,
    BCM56560_A0_CMIC_BS0_INITIAL_CRCr_ENUM,
    BCM56560_A0_CMIC_BS0_INPUT_TIME_0r_ENUM,
    BCM56560_A0_CMIC_BS0_INPUT_TIME_1r_ENUM,
    BCM56560_A0_CMIC_BS0_INPUT_TIME_2r_ENUM,
    BCM56560_A0_CMIC_BS0_OUTPUT_TIME_0r_ENUM,
    BCM56560_A0_CMIC_BS0_OUTPUT_TIME_1r_ENUM,
    BCM56560_A0_CMIC_BS0_OUTPUT_TIME_2r_ENUM,
    BCM56560_A0_CMIC_BS1_CLK_CTRLr_ENUM,
    BCM56560_A0_CMIC_BS1_CONFIGr_ENUM,
    BCM56560_A0_CMIC_BS1_HEARTBEAT_CTRLr_ENUM,
    BCM56560_A0_CMIC_BS1_HEARTBEAT_DOWN_DURATIONr_ENUM,
    BCM56560_A0_CMIC_BS1_HEARTBEAT_UP_DURATIONr_ENUM,
    BCM56560_A0_CMIC_BS1_INITIAL_CRCr_ENUM,
    BCM56560_A0_CMIC_BS1_INPUT_TIME_0r_ENUM,
    BCM56560_A0_CMIC_BS1_INPUT_TIME_1r_ENUM,
    BCM56560_A0_CMIC_BS1_INPUT_TIME_2r_ENUM,
    BCM56560_A0_CMIC_BS1_OUTPUT_TIME_0r_ENUM,
    BCM56560_A0_CMIC_BS1_OUTPUT_TIME_1r_ENUM,
    BCM56560_A0_CMIC_BS1_OUTPUT_TIME_2r_ENUM,
    BCM56560_A0_CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM56560_A0_CMIC_CMC0_AXIIC_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC0_AXIIC_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC0_AXIIC_TM_CONTROL_2r_ENUM,
    BCM56560_A0_CMIC_CMC0_CCMDMA_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC0_CCMDMA_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC0_CCM_DMA_CFGr_ENUM,
    BCM56560_A0_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC0_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC0_CCM_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC0_CCM_DMA_STATUS_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC0_CH0_COS_CTRL_RX_0r_ENUM,
    BCM56560_A0_CMIC_CMC0_CH0_COS_CTRL_RX_1r_ENUM,
    BCM56560_A0_CMIC_CMC0_CH0_DMA_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC0_CH0_DMA_CURR_DESCr_ENUM,
    BCM56560_A0_CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC0_CH1_COS_CTRL_RX_0r_ENUM,
    BCM56560_A0_CMIC_CMC0_CH1_COS_CTRL_RX_1r_ENUM,
    BCM56560_A0_CMIC_CMC0_CH1_DMA_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC0_CH1_DMA_CURR_DESCr_ENUM,
    BCM56560_A0_CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC0_CH2_COS_CTRL_RX_0r_ENUM,
    BCM56560_A0_CMIC_CMC0_CH2_COS_CTRL_RX_1r_ENUM,
    BCM56560_A0_CMIC_CMC0_CH2_DMA_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC0_CH2_DMA_CURR_DESCr_ENUM,
    BCM56560_A0_CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC0_CH3_COS_CTRL_RX_0r_ENUM,
    BCM56560_A0_CMIC_CMC0_CH3_COS_CTRL_RX_1r_ENUM,
    BCM56560_A0_CMIC_CMC0_CH3_DMA_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC0_CH3_DMA_CURR_DESCr_ENUM,
    BCM56560_A0_CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC0_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC0_DMA_CH0_DESC_HALT_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC0_DMA_CH0_INTR_COALr_ENUM,
    BCM56560_A0_CMIC_CMC0_DMA_CH1_DESC_HALT_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC0_DMA_CH1_INTR_COALr_ENUM,
    BCM56560_A0_CMIC_CMC0_DMA_CH2_DESC_HALT_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC0_DMA_CH2_INTR_COALr_ENUM,
    BCM56560_A0_CMIC_CMC0_DMA_CH3_DESC_HALT_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC0_DMA_CH3_INTR_COALr_ENUM,
    BCM56560_A0_CMIC_CMC0_DMA_DESC0r_ENUM,
    BCM56560_A0_CMIC_CMC0_DMA_DESC1r_ENUM,
    BCM56560_A0_CMIC_CMC0_DMA_DESC2r_ENUM,
    BCM56560_A0_CMIC_CMC0_DMA_DESC3r_ENUM,
    BCM56560_A0_CMIC_CMC0_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC0_DMA_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC0_DMA_STAT_HIr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC0_FSCHAN_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_FSCHAN_DATA32r_ENUM,
    BCM56560_A0_CMIC_CMC0_FSCHAN_DATA64_HIr_ENUM,
    BCM56560_A0_CMIC_CMC0_FSCHAN_DATA64_LOr_ENUM,
    BCM56560_A0_CMIC_CMC0_FSCHAN_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC0_FSCHAN_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM56560_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM56560_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM56560_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r_ENUM,
    BCM56560_A0_CMIC_CMC0_IRQ_STAT0r_ENUM,
    BCM56560_A0_CMIC_CMC0_IRQ_STAT1r_ENUM,
    BCM56560_A0_CMIC_CMC0_IRQ_STAT2r_ENUM,
    BCM56560_A0_CMIC_CMC0_IRQ_STAT3r_ENUM,
    BCM56560_A0_CMIC_CMC0_IRQ_STAT4r_ENUM,
    BCM56560_A0_CMIC_CMC0_IRQ_STAT5r_ENUM,
    BCM56560_A0_CMIC_CMC0_IRQ_STAT6r_ENUM,
    BCM56560_A0_CMIC_CMC0_MIIM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_MIIM_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC0_MIIM_PARAMr_ENUM,
    BCM56560_A0_CMIC_CMC0_MIIM_READ_DATAr_ENUM,
    BCM56560_A0_CMIC_CMC0_MIIM_STATr_ENUM,
    BCM56560_A0_CMIC_CMC0_PCIE_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC0_PCIE_IRQ_MASK1r_ENUM,
    BCM56560_A0_CMIC_CMC0_PCIE_IRQ_MASK2r_ENUM,
    BCM56560_A0_CMIC_CMC0_PCIE_IRQ_MASK3r_ENUM,
    BCM56560_A0_CMIC_CMC0_PCIE_IRQ_MASK4r_ENUM,
    BCM56560_A0_CMIC_CMC0_PCIE_IRQ_MASK5r_ENUM,
    BCM56560_A0_CMIC_CMC0_PCIE_IRQ_MASK6r_ENUM,
    BCM56560_A0_CMIC_CMC0_PCIE_MISCELr_ENUM,
    BCM56560_A0_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC0_PKT_COUNT_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC0_PKT_COUNT_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56560_A0_CMIC_CMC0_RCPU_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_TIMERr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2r_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_TIMERr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2r_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_TIMERr_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2r_ENUM,
    BCM56560_A0_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC0_SCHAN_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC0_SCHAN_ERRr_ENUM,
    BCM56560_A0_CMIC_CMC0_SCHAN_MESSAGEr_ENUM,
    BCM56560_A0_CMIC_CMC0_STATr_ENUM,
    BCM56560_A0_CMIC_CMC0_SW_INTR_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC0_UC0_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC0_UC0_IRQ_MASK1r_ENUM,
    BCM56560_A0_CMIC_CMC0_UC0_IRQ_MASK2r_ENUM,
    BCM56560_A0_CMIC_CMC0_UC0_IRQ_MASK3r_ENUM,
    BCM56560_A0_CMIC_CMC0_UC0_IRQ_MASK4r_ENUM,
    BCM56560_A0_CMIC_CMC0_UC0_IRQ_MASK5r_ENUM,
    BCM56560_A0_CMIC_CMC0_UC0_IRQ_MASK6r_ENUM,
    BCM56560_A0_CMIC_CMC0_UC1_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC0_UC1_IRQ_MASK1r_ENUM,
    BCM56560_A0_CMIC_CMC0_UC1_IRQ_MASK2r_ENUM,
    BCM56560_A0_CMIC_CMC0_UC1_IRQ_MASK3r_ENUM,
    BCM56560_A0_CMIC_CMC0_UC1_IRQ_MASK4r_ENUM,
    BCM56560_A0_CMIC_CMC0_UC1_IRQ_MASK5r_ENUM,
    BCM56560_A0_CMIC_CMC0_UC1_IRQ_MASK6r_ENUM,
    BCM56560_A0_CMIC_CMC1_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM56560_A0_CMIC_CMC1_AXIIC_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC1_AXIIC_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC1_AXIIC_TM_CONTROL_2r_ENUM,
    BCM56560_A0_CMIC_CMC1_CCMDMA_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC1_CCMDMA_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC1_CCM_DMA_CFGr_ENUM,
    BCM56560_A0_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC1_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC1_CCM_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC1_CCM_DMA_STATUS_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC1_CH0_COS_CTRL_RX_0r_ENUM,
    BCM56560_A0_CMIC_CMC1_CH0_COS_CTRL_RX_1r_ENUM,
    BCM56560_A0_CMIC_CMC1_CH0_DMA_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC1_CH0_DMA_CURR_DESCr_ENUM,
    BCM56560_A0_CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC1_CH1_COS_CTRL_RX_0r_ENUM,
    BCM56560_A0_CMIC_CMC1_CH1_COS_CTRL_RX_1r_ENUM,
    BCM56560_A0_CMIC_CMC1_CH1_DMA_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC1_CH1_DMA_CURR_DESCr_ENUM,
    BCM56560_A0_CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC1_CH2_COS_CTRL_RX_0r_ENUM,
    BCM56560_A0_CMIC_CMC1_CH2_COS_CTRL_RX_1r_ENUM,
    BCM56560_A0_CMIC_CMC1_CH2_DMA_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC1_CH2_DMA_CURR_DESCr_ENUM,
    BCM56560_A0_CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC1_CH3_COS_CTRL_RX_0r_ENUM,
    BCM56560_A0_CMIC_CMC1_CH3_COS_CTRL_RX_1r_ENUM,
    BCM56560_A0_CMIC_CMC1_CH3_DMA_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC1_CH3_DMA_CURR_DESCr_ENUM,
    BCM56560_A0_CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC1_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC1_DMA_CH0_DESC_HALT_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC1_DMA_CH0_INTR_COALr_ENUM,
    BCM56560_A0_CMIC_CMC1_DMA_CH1_DESC_HALT_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC1_DMA_CH1_INTR_COALr_ENUM,
    BCM56560_A0_CMIC_CMC1_DMA_CH2_DESC_HALT_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC1_DMA_CH2_INTR_COALr_ENUM,
    BCM56560_A0_CMIC_CMC1_DMA_CH3_DESC_HALT_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC1_DMA_CH3_INTR_COALr_ENUM,
    BCM56560_A0_CMIC_CMC1_DMA_DESC0r_ENUM,
    BCM56560_A0_CMIC_CMC1_DMA_DESC1r_ENUM,
    BCM56560_A0_CMIC_CMC1_DMA_DESC2r_ENUM,
    BCM56560_A0_CMIC_CMC1_DMA_DESC3r_ENUM,
    BCM56560_A0_CMIC_CMC1_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC1_DMA_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC1_DMA_STAT_HIr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC1_FSCHAN_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_FSCHAN_DATA32r_ENUM,
    BCM56560_A0_CMIC_CMC1_FSCHAN_DATA64_HIr_ENUM,
    BCM56560_A0_CMIC_CMC1_FSCHAN_DATA64_LOr_ENUM,
    BCM56560_A0_CMIC_CMC1_FSCHAN_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC1_FSCHAN_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM56560_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM56560_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM56560_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r_ENUM,
    BCM56560_A0_CMIC_CMC1_IRQ_STAT0r_ENUM,
    BCM56560_A0_CMIC_CMC1_IRQ_STAT1r_ENUM,
    BCM56560_A0_CMIC_CMC1_IRQ_STAT2r_ENUM,
    BCM56560_A0_CMIC_CMC1_IRQ_STAT3r_ENUM,
    BCM56560_A0_CMIC_CMC1_IRQ_STAT4r_ENUM,
    BCM56560_A0_CMIC_CMC1_IRQ_STAT5r_ENUM,
    BCM56560_A0_CMIC_CMC1_IRQ_STAT6r_ENUM,
    BCM56560_A0_CMIC_CMC1_MIIM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_MIIM_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC1_MIIM_PARAMr_ENUM,
    BCM56560_A0_CMIC_CMC1_MIIM_READ_DATAr_ENUM,
    BCM56560_A0_CMIC_CMC1_MIIM_STATr_ENUM,
    BCM56560_A0_CMIC_CMC1_PCIE_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC1_PCIE_IRQ_MASK1r_ENUM,
    BCM56560_A0_CMIC_CMC1_PCIE_IRQ_MASK2r_ENUM,
    BCM56560_A0_CMIC_CMC1_PCIE_IRQ_MASK3r_ENUM,
    BCM56560_A0_CMIC_CMC1_PCIE_IRQ_MASK4r_ENUM,
    BCM56560_A0_CMIC_CMC1_PCIE_IRQ_MASK5r_ENUM,
    BCM56560_A0_CMIC_CMC1_PCIE_IRQ_MASK6r_ENUM,
    BCM56560_A0_CMIC_CMC1_PCIE_MISCELr_ENUM,
    BCM56560_A0_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC1_PKT_COUNT_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC1_PKT_COUNT_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56560_A0_CMIC_CMC1_RCPU_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_TIMERr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2r_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_TIMERr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2r_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_TIMERr_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2r_ENUM,
    BCM56560_A0_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC1_SCHAN_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC1_SCHAN_ERRr_ENUM,
    BCM56560_A0_CMIC_CMC1_SCHAN_MESSAGEr_ENUM,
    BCM56560_A0_CMIC_CMC1_STATr_ENUM,
    BCM56560_A0_CMIC_CMC1_SW_INTR_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC1_UC0_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC1_UC0_IRQ_MASK1r_ENUM,
    BCM56560_A0_CMIC_CMC1_UC0_IRQ_MASK2r_ENUM,
    BCM56560_A0_CMIC_CMC1_UC0_IRQ_MASK3r_ENUM,
    BCM56560_A0_CMIC_CMC1_UC0_IRQ_MASK4r_ENUM,
    BCM56560_A0_CMIC_CMC1_UC0_IRQ_MASK5r_ENUM,
    BCM56560_A0_CMIC_CMC1_UC0_IRQ_MASK6r_ENUM,
    BCM56560_A0_CMIC_CMC1_UC1_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC1_UC1_IRQ_MASK1r_ENUM,
    BCM56560_A0_CMIC_CMC1_UC1_IRQ_MASK2r_ENUM,
    BCM56560_A0_CMIC_CMC1_UC1_IRQ_MASK3r_ENUM,
    BCM56560_A0_CMIC_CMC1_UC1_IRQ_MASK4r_ENUM,
    BCM56560_A0_CMIC_CMC1_UC1_IRQ_MASK5r_ENUM,
    BCM56560_A0_CMIC_CMC1_UC1_IRQ_MASK6r_ENUM,
    BCM56560_A0_CMIC_CMC2_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM56560_A0_CMIC_CMC2_AXIIC_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC2_AXIIC_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC2_AXIIC_TM_CONTROL_2r_ENUM,
    BCM56560_A0_CMIC_CMC2_CCMDMA_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC2_CCMDMA_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC2_CCM_DMA_CFGr_ENUM,
    BCM56560_A0_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC2_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC2_CCM_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC2_CCM_DMA_STATUS_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC2_CH0_COS_CTRL_RX_0r_ENUM,
    BCM56560_A0_CMIC_CMC2_CH0_COS_CTRL_RX_1r_ENUM,
    BCM56560_A0_CMIC_CMC2_CH0_DMA_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC2_CH0_DMA_CURR_DESCr_ENUM,
    BCM56560_A0_CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC2_CH1_COS_CTRL_RX_0r_ENUM,
    BCM56560_A0_CMIC_CMC2_CH1_COS_CTRL_RX_1r_ENUM,
    BCM56560_A0_CMIC_CMC2_CH1_DMA_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC2_CH1_DMA_CURR_DESCr_ENUM,
    BCM56560_A0_CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC2_CH2_COS_CTRL_RX_0r_ENUM,
    BCM56560_A0_CMIC_CMC2_CH2_COS_CTRL_RX_1r_ENUM,
    BCM56560_A0_CMIC_CMC2_CH2_DMA_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC2_CH2_DMA_CURR_DESCr_ENUM,
    BCM56560_A0_CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC2_CH3_COS_CTRL_RX_0r_ENUM,
    BCM56560_A0_CMIC_CMC2_CH3_COS_CTRL_RX_1r_ENUM,
    BCM56560_A0_CMIC_CMC2_CH3_DMA_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC2_CH3_DMA_CURR_DESCr_ENUM,
    BCM56560_A0_CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC2_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC2_DMA_CH0_DESC_HALT_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC2_DMA_CH0_INTR_COALr_ENUM,
    BCM56560_A0_CMIC_CMC2_DMA_CH1_DESC_HALT_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC2_DMA_CH1_INTR_COALr_ENUM,
    BCM56560_A0_CMIC_CMC2_DMA_CH2_DESC_HALT_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC2_DMA_CH2_INTR_COALr_ENUM,
    BCM56560_A0_CMIC_CMC2_DMA_CH3_DESC_HALT_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC2_DMA_CH3_INTR_COALr_ENUM,
    BCM56560_A0_CMIC_CMC2_DMA_DESC0r_ENUM,
    BCM56560_A0_CMIC_CMC2_DMA_DESC1r_ENUM,
    BCM56560_A0_CMIC_CMC2_DMA_DESC2r_ENUM,
    BCM56560_A0_CMIC_CMC2_DMA_DESC3r_ENUM,
    BCM56560_A0_CMIC_CMC2_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC2_DMA_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC2_DMA_STAT_HIr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC2_FSCHAN_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_FSCHAN_DATA32r_ENUM,
    BCM56560_A0_CMIC_CMC2_FSCHAN_DATA64_HIr_ENUM,
    BCM56560_A0_CMIC_CMC2_FSCHAN_DATA64_LOr_ENUM,
    BCM56560_A0_CMIC_CMC2_FSCHAN_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC2_FSCHAN_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM56560_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM56560_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM56560_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r_ENUM,
    BCM56560_A0_CMIC_CMC2_IRQ_STAT0r_ENUM,
    BCM56560_A0_CMIC_CMC2_IRQ_STAT1r_ENUM,
    BCM56560_A0_CMIC_CMC2_IRQ_STAT2r_ENUM,
    BCM56560_A0_CMIC_CMC2_IRQ_STAT3r_ENUM,
    BCM56560_A0_CMIC_CMC2_IRQ_STAT4r_ENUM,
    BCM56560_A0_CMIC_CMC2_IRQ_STAT5r_ENUM,
    BCM56560_A0_CMIC_CMC2_IRQ_STAT6r_ENUM,
    BCM56560_A0_CMIC_CMC2_MIIM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_MIIM_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC2_MIIM_PARAMr_ENUM,
    BCM56560_A0_CMIC_CMC2_MIIM_READ_DATAr_ENUM,
    BCM56560_A0_CMIC_CMC2_MIIM_STATr_ENUM,
    BCM56560_A0_CMIC_CMC2_PCIE_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC2_PCIE_IRQ_MASK1r_ENUM,
    BCM56560_A0_CMIC_CMC2_PCIE_IRQ_MASK2r_ENUM,
    BCM56560_A0_CMIC_CMC2_PCIE_IRQ_MASK3r_ENUM,
    BCM56560_A0_CMIC_CMC2_PCIE_IRQ_MASK4r_ENUM,
    BCM56560_A0_CMIC_CMC2_PCIE_IRQ_MASK5r_ENUM,
    BCM56560_A0_CMIC_CMC2_PCIE_IRQ_MASK6r_ENUM,
    BCM56560_A0_CMIC_CMC2_PCIE_MISCELr_ENUM,
    BCM56560_A0_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC2_PKT_COUNT_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC2_PKT_COUNT_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56560_A0_CMIC_CMC2_RCPU_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_TIMERr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2r_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_TIMERr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2r_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_TIMERr_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2r_ENUM,
    BCM56560_A0_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC2_SCHAN_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC2_SCHAN_ERRr_ENUM,
    BCM56560_A0_CMIC_CMC2_SCHAN_MESSAGEr_ENUM,
    BCM56560_A0_CMIC_CMC2_STATr_ENUM,
    BCM56560_A0_CMIC_CMC2_SW_INTR_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC2_UC0_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC2_UC0_IRQ_MASK1r_ENUM,
    BCM56560_A0_CMIC_CMC2_UC0_IRQ_MASK2r_ENUM,
    BCM56560_A0_CMIC_CMC2_UC0_IRQ_MASK3r_ENUM,
    BCM56560_A0_CMIC_CMC2_UC0_IRQ_MASK4r_ENUM,
    BCM56560_A0_CMIC_CMC2_UC0_IRQ_MASK5r_ENUM,
    BCM56560_A0_CMIC_CMC2_UC0_IRQ_MASK6r_ENUM,
    BCM56560_A0_CMIC_CMC2_UC1_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC2_UC1_IRQ_MASK1r_ENUM,
    BCM56560_A0_CMIC_CMC2_UC1_IRQ_MASK2r_ENUM,
    BCM56560_A0_CMIC_CMC2_UC1_IRQ_MASK3r_ENUM,
    BCM56560_A0_CMIC_CMC2_UC1_IRQ_MASK4r_ENUM,
    BCM56560_A0_CMIC_CMC2_UC1_IRQ_MASK5r_ENUM,
    BCM56560_A0_CMIC_CMC2_UC1_IRQ_MASK6r_ENUM,
    BCM56560_A0_CMIC_CMC_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM56560_A0_CMIC_CMC_AXIIC_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC_AXIIC_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC_AXIIC_TM_CONTROL_2r_ENUM,
    BCM56560_A0_CMIC_CMC_CCMDMA_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC_CCMDMA_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC_CCM_DMA_CFGr_ENUM,
    BCM56560_A0_CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC_CCM_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC_CCM_DMA_STATUS_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC_COS_CTRL_RX_0r_ENUM,
    BCM56560_A0_CMIC_CMC_COS_CTRL_RX_1r_ENUM,
    BCM56560_A0_CMIC_CMC_DMA_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC_DMA_CURR_DESCr_ENUM,
    BCM56560_A0_CMIC_CMC_DMA_DESCr_ENUM,
    BCM56560_A0_CMIC_CMC_DMA_DESC_HALT_ADDRr_ENUM,
    BCM56560_A0_CMIC_CMC_DMA_INTR_COALr_ENUM,
    BCM56560_A0_CMIC_CMC_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC_DMA_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC_DMA_STAT_HIr_ENUM,
    BCM56560_A0_CMIC_CMC_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_CFGr_ENUM,
    BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_STATr_ENUM,
    BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC_FSCHAN_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_FSCHAN_DATA32r_ENUM,
    BCM56560_A0_CMIC_CMC_FSCHAN_DATA64_HIr_ENUM,
    BCM56560_A0_CMIC_CMC_FSCHAN_DATA64_LOr_ENUM,
    BCM56560_A0_CMIC_CMC_FSCHAN_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC_FSCHAN_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC_HOSTMEM_ADDR_REMAPr_ENUM,
    BCM56560_A0_CMIC_CMC_IRQ_STAT0r_ENUM,
    BCM56560_A0_CMIC_CMC_IRQ_STAT1r_ENUM,
    BCM56560_A0_CMIC_CMC_IRQ_STAT2r_ENUM,
    BCM56560_A0_CMIC_CMC_IRQ_STAT3r_ENUM,
    BCM56560_A0_CMIC_CMC_IRQ_STAT4r_ENUM,
    BCM56560_A0_CMIC_CMC_IRQ_STAT5r_ENUM,
    BCM56560_A0_CMIC_CMC_IRQ_STAT6r_ENUM,
    BCM56560_A0_CMIC_CMC_MIIM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_MIIM_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC_MIIM_PARAMr_ENUM,
    BCM56560_A0_CMIC_CMC_MIIM_READ_DATAr_ENUM,
    BCM56560_A0_CMIC_CMC_MIIM_STATr_ENUM,
    BCM56560_A0_CMIC_CMC_PCIE_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC_PCIE_IRQ_MASK1r_ENUM,
    BCM56560_A0_CMIC_CMC_PCIE_IRQ_MASK2r_ENUM,
    BCM56560_A0_CMIC_CMC_PCIE_IRQ_MASK3r_ENUM,
    BCM56560_A0_CMIC_CMC_PCIE_IRQ_MASK4r_ENUM,
    BCM56560_A0_CMIC_CMC_PCIE_IRQ_MASK5r_ENUM,
    BCM56560_A0_CMIC_CMC_PCIE_IRQ_MASK6r_ENUM,
    BCM56560_A0_CMIC_CMC_PCIE_MISCELr_ENUM,
    BCM56560_A0_CMIC_CMC_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC_PKT_COUNT_RXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC_PKT_COUNT_TXPKTr_ENUM,
    BCM56560_A0_CMIC_CMC_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56560_A0_CMIC_CMC_RCPU_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_ITER_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_TIMERr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_2r_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_ITER_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_TIMERr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_2r_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_ITER_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_STATUSr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_TIMERr_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_2r_ENUM,
    BCM56560_A0_CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56560_A0_CMIC_CMC_SCHAN_CTRLr_ENUM,
    BCM56560_A0_CMIC_CMC_SCHAN_ERRr_ENUM,
    BCM56560_A0_CMIC_CMC_SCHAN_MESSAGEr_ENUM,
    BCM56560_A0_CMIC_CMC_STATr_ENUM,
    BCM56560_A0_CMIC_CMC_SW_INTR_CONFIGr_ENUM,
    BCM56560_A0_CMIC_CMC_UC0_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC_UC0_IRQ_MASK1r_ENUM,
    BCM56560_A0_CMIC_CMC_UC0_IRQ_MASK2r_ENUM,
    BCM56560_A0_CMIC_CMC_UC0_IRQ_MASK3r_ENUM,
    BCM56560_A0_CMIC_CMC_UC0_IRQ_MASK4r_ENUM,
    BCM56560_A0_CMIC_CMC_UC0_IRQ_MASK5r_ENUM,
    BCM56560_A0_CMIC_CMC_UC0_IRQ_MASK6r_ENUM,
    BCM56560_A0_CMIC_CMC_UC1_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_CMC_UC1_IRQ_MASK1r_ENUM,
    BCM56560_A0_CMIC_CMC_UC1_IRQ_MASK2r_ENUM,
    BCM56560_A0_CMIC_CMC_UC1_IRQ_MASK3r_ENUM,
    BCM56560_A0_CMIC_CMC_UC1_IRQ_MASK4r_ENUM,
    BCM56560_A0_CMIC_CMC_UC1_IRQ_MASK5r_ENUM,
    BCM56560_A0_CMIC_CMC_UC1_IRQ_MASK6r_ENUM,
    BCM56560_A0_CMIC_COMMON_BSPI_BIGENDIANr_ENUM,
    BCM56560_A0_CMIC_COMMON_I2C_PIO_ENDIANESSr_ENUM,
    BCM56560_A0_CMIC_COMMON_MIIM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_COMMON_MIIM_CTRLr_ENUM,
    BCM56560_A0_CMIC_COMMON_MIIM_PARAMr_ENUM,
    BCM56560_A0_CMIC_COMMON_MIIM_READ_DATAr_ENUM,
    BCM56560_A0_CMIC_COMMON_MIIM_STATr_ENUM,
    BCM56560_A0_CMIC_COMMON_PCIE_PIO_ENDIANESSr_ENUM,
    BCM56560_A0_CMIC_COMMON_RPE_PIO_ENDIANESSr_ENUM,
    BCM56560_A0_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56560_A0_CMIC_COMMON_SCHAN_CTRLr_ENUM,
    BCM56560_A0_CMIC_COMMON_SCHAN_ERRr_ENUM,
    BCM56560_A0_CMIC_COMMON_SCHAN_MESSAGEr_ENUM,
    BCM56560_A0_CMIC_COMMON_SPI_PIO_ENDIANESSr_ENUM,
    BCM56560_A0_CMIC_COMMON_STRAP_STATUS_0r_ENUM,
    BCM56560_A0_CMIC_COMMON_STRAP_STATUS_1r_ENUM,
    BCM56560_A0_CMIC_COMMON_UC0_PIO_ENDIANESSr_ENUM,
    BCM56560_A0_CMIC_COMMON_UC1_PIO_ENDIANESSr_ENUM,
    BCM56560_A0_CMIC_CPS_RESETr_ENUM,
    BCM56560_A0_CMIC_DEV_REV_IDr_ENUM,
    BCM56560_A0_CMIC_FINE_GRAIN_COUNTERS_CTRLr_ENUM,
    BCM56560_A0_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_ENUM,
    BCM56560_A0_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_ENUM,
    BCM56560_A0_CMIC_FSCHAN_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_FSCHAN_DATA32r_ENUM,
    BCM56560_A0_CMIC_FSCHAN_DATA64_HIr_ENUM,
    BCM56560_A0_CMIC_FSCHAN_DATA64_LOr_ENUM,
    BCM56560_A0_CMIC_FSCHAN_OPCODEr_ENUM,
    BCM56560_A0_CMIC_FSCHAN_STATUSr_ENUM,
    BCM56560_A0_CMIC_FSRF_STBY_CONTROLr_ENUM,
    BCM56560_A0_CMIC_GP_AUX_SELr_ENUM,
    BCM56560_A0_CMIC_GP_DATA_INr_ENUM,
    BCM56560_A0_CMIC_GP_DATA_OUTr_ENUM,
    BCM56560_A0_CMIC_GP_INIT_VALr_ENUM,
    BCM56560_A0_CMIC_GP_INT_CLRr_ENUM,
    BCM56560_A0_CMIC_GP_INT_DEr_ENUM,
    BCM56560_A0_CMIC_GP_INT_EDGEr_ENUM,
    BCM56560_A0_CMIC_GP_INT_MSKr_ENUM,
    BCM56560_A0_CMIC_GP_INT_MSTATr_ENUM,
    BCM56560_A0_CMIC_GP_INT_STATr_ENUM,
    BCM56560_A0_CMIC_GP_INT_TYPEr_ENUM,
    BCM56560_A0_CMIC_GP_OUT_ENr_ENUM,
    BCM56560_A0_CMIC_GP_PAD_RESr_ENUM,
    BCM56560_A0_CMIC_GP_PRB_ENABLEr_ENUM,
    BCM56560_A0_CMIC_GP_PRB_OEr_ENUM,
    BCM56560_A0_CMIC_GP_RES_ENr_ENUM,
    BCM56560_A0_CMIC_GP_TEST_ENABLEr_ENUM,
    BCM56560_A0_CMIC_GP_TEST_INPUTr_ENUM,
    BCM56560_A0_CMIC_GP_TEST_OUTPUTr_ENUM,
    BCM56560_A0_CMIC_I2CM_SMBUS_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_ENUM,
    BCM56560_A0_CMIC_I2CM_SMBUS_CONFIGr_ENUM,
    BCM56560_A0_CMIC_I2CM_SMBUS_EVENT_ENABLEr_ENUM,
    BCM56560_A0_CMIC_I2CM_SMBUS_EVENT_STATUSr_ENUM,
    BCM56560_A0_CMIC_I2CM_SMBUS_MASTER_COMMANDr_ENUM,
    BCM56560_A0_CMIC_I2CM_SMBUS_MASTER_DATA_READr_ENUM,
    BCM56560_A0_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_ENUM,
    BCM56560_A0_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_ENUM,
    BCM56560_A0_CMIC_I2CM_SMBUS_SLAVE_COMMANDr_ENUM,
    BCM56560_A0_CMIC_I2CM_SMBUS_SLAVE_DATA_READr_ENUM,
    BCM56560_A0_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_ENUM,
    BCM56560_A0_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_ENUM,
    BCM56560_A0_CMIC_I2CM_SMBUS_TIMING_CONFIGr_ENUM,
    BCM56560_A0_CMIC_INTR_PKT_PACING_DELAYr_ENUM,
    BCM56560_A0_CMIC_LEDUP0_CLK_DIVr_ENUM,
    BCM56560_A0_CMIC_LEDUP0_CLK_PARAMSr_ENUM,
    BCM56560_A0_CMIC_LEDUP0_CTRLr_ENUM,
    BCM56560_A0_CMIC_LEDUP0_DATA_RAMr_ENUM,
    BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAPr_ENUM,
    BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_ENUM,
    BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_ENUM,
    BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_ENUM,
    BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_ENUM,
    BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_ENUM,
    BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_ENUM,
    BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_ENUM,
    BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_ENUM,
    BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_ENUM,
    BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_ENUM,
    BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_ENUM,
    BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_ENUM,
    BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_ENUM,
    BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_ENUM,
    BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_ENUM,
    BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_ENUM,
    BCM56560_A0_CMIC_LEDUP0_PROGRAM_RAMr_ENUM,
    BCM56560_A0_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM,
    BCM56560_A0_CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_ENUM,
    BCM56560_A0_CMIC_LEDUP0_STATUSr_ENUM,
    BCM56560_A0_CMIC_LEDUP0_TM_CONTROLr_ENUM,
    BCM56560_A0_CMIC_LEDUP1_CLK_DIVr_ENUM,
    BCM56560_A0_CMIC_LEDUP1_CLK_PARAMSr_ENUM,
    BCM56560_A0_CMIC_LEDUP1_CTRLr_ENUM,
    BCM56560_A0_CMIC_LEDUP1_DATA_RAMr_ENUM,
    BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAPr_ENUM,
    BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_ENUM,
    BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_ENUM,
    BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_ENUM,
    BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_ENUM,
    BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_ENUM,
    BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_ENUM,
    BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_ENUM,
    BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_ENUM,
    BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_ENUM,
    BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_ENUM,
    BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_ENUM,
    BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_ENUM,
    BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_ENUM,
    BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_ENUM,
    BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_ENUM,
    BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_ENUM,
    BCM56560_A0_CMIC_LEDUP1_PROGRAM_RAMr_ENUM,
    BCM56560_A0_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM,
    BCM56560_A0_CMIC_LEDUP1_SCANOUT_COUNT_UPPERr_ENUM,
    BCM56560_A0_CMIC_LEDUP1_STATUSr_ENUM,
    BCM56560_A0_CMIC_LEDUP1_TM_CONTROLr_ENUM,
    BCM56560_A0_CMIC_LEDUP2_CLK_DIVr_ENUM,
    BCM56560_A0_CMIC_LEDUP2_CLK_PARAMSr_ENUM,
    BCM56560_A0_CMIC_LEDUP2_CTRLr_ENUM,
    BCM56560_A0_CMIC_LEDUP2_DATA_RAMr_ENUM,
    BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAPr_ENUM,
    BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_0_3r_ENUM,
    BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_12_15r_ENUM,
    BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_16_19r_ENUM,
    BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_20_23r_ENUM,
    BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_24_27r_ENUM,
    BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_28_31r_ENUM,
    BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_32_35r_ENUM,
    BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_36_39r_ENUM,
    BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_40_43r_ENUM,
    BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_44_47r_ENUM,
    BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_48_51r_ENUM,
    BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_4_7r_ENUM,
    BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_52_55r_ENUM,
    BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_56_59r_ENUM,
    BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_60_63r_ENUM,
    BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_8_11r_ENUM,
    BCM56560_A0_CMIC_LEDUP2_PROGRAM_RAMr_ENUM,
    BCM56560_A0_CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM,
    BCM56560_A0_CMIC_LEDUP2_SCANOUT_COUNT_UPPERr_ENUM,
    BCM56560_A0_CMIC_LEDUP2_STATUSr_ENUM,
    BCM56560_A0_CMIC_LEDUP2_TM_CONTROLr_ENUM,
    BCM56560_A0_CMIC_LEDUP3_CLK_DIVr_ENUM,
    BCM56560_A0_CMIC_LEDUP3_CLK_PARAMSr_ENUM,
    BCM56560_A0_CMIC_LEDUP3_CTRLr_ENUM,
    BCM56560_A0_CMIC_LEDUP3_DATA_RAMr_ENUM,
    BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAPr_ENUM,
    BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_0_3r_ENUM,
    BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_12_15r_ENUM,
    BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_16_19r_ENUM,
    BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_20_23r_ENUM,
    BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_24_27r_ENUM,
    BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_28_31r_ENUM,
    BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_32_35r_ENUM,
    BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_36_39r_ENUM,
    BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_40_43r_ENUM,
    BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_44_47r_ENUM,
    BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_48_51r_ENUM,
    BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_4_7r_ENUM,
    BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_52_55r_ENUM,
    BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_56_59r_ENUM,
    BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_60_63r_ENUM,
    BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_8_11r_ENUM,
    BCM56560_A0_CMIC_LEDUP3_PROGRAM_RAMr_ENUM,
    BCM56560_A0_CMIC_LEDUP3_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM,
    BCM56560_A0_CMIC_LEDUP3_SCANOUT_COUNT_UPPERr_ENUM,
    BCM56560_A0_CMIC_LEDUP3_STATUSr_ENUM,
    BCM56560_A0_CMIC_LEDUP3_TM_CONTROLr_ENUM,
    BCM56560_A0_CMIC_LEDUP4_CLK_DIVr_ENUM,
    BCM56560_A0_CMIC_LEDUP4_CLK_PARAMSr_ENUM,
    BCM56560_A0_CMIC_LEDUP4_CTRLr_ENUM,
    BCM56560_A0_CMIC_LEDUP4_DATA_RAMr_ENUM,
    BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAPr_ENUM,
    BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_0_3r_ENUM,
    BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_12_15r_ENUM,
    BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_16_19r_ENUM,
    BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_20_23r_ENUM,
    BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_24_27r_ENUM,
    BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_28_31r_ENUM,
    BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_32_35r_ENUM,
    BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_36_39r_ENUM,
    BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_40_43r_ENUM,
    BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_44_47r_ENUM,
    BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_48_51r_ENUM,
    BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_4_7r_ENUM,
    BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_52_55r_ENUM,
    BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_56_59r_ENUM,
    BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_60_63r_ENUM,
    BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_8_11r_ENUM,
    BCM56560_A0_CMIC_LEDUP4_PROGRAM_RAMr_ENUM,
    BCM56560_A0_CMIC_LEDUP4_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM,
    BCM56560_A0_CMIC_LEDUP4_SCANOUT_COUNT_UPPERr_ENUM,
    BCM56560_A0_CMIC_LEDUP4_STATUSr_ENUM,
    BCM56560_A0_CMIC_LEDUP4_TM_CONTROLr_ENUM,
    BCM56560_A0_CMIC_MIIM_AUTO_SCAN_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_103_96r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_111_104r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_119_112r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_135_128r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_143_136r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_151_144r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_159_152r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_15_8r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_167_160r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_175_168r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_183_176r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_191_184r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_199_192r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_207_200r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_215_208r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_223_216r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_231_224r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_239_232r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_23_16r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_247_240r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_255_248r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_263_256r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_271_264r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_279_272r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_287_280r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_295_288r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_303_296r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_311_304r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_319_312r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_31_24r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_39_32r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_47_40r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_55_48r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_63_56r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_71_64r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_79_72r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_7_0r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_87_80r_ENUM,
    BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_95_88r_ENUM,
    BCM56560_A0_CMIC_MIIM_CLR_SCAN_STATUSr_ENUM,
    BCM56560_A0_CMIC_MIIM_CONFIGr_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_195_192r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_199_196r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_203_200r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_207_204r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_211_208r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_215_212r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_219_216r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_223_220r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_227_224r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_231_228r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_235_232r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_239_236r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_243_240r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_247_244r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_251_248r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_255_252r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_259_256r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_263_260r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_267_264r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_271_268r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_275_272r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_279_276r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_283_280r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_287_284r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_291_288r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_295_292r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_299_296r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_303_300r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_307_304r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_311_308r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_315_312r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_319_316r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ENUM,
    BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_ENUM,
    BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_0r_ENUM,
    BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_1r_ENUM,
    BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_2r_ENUM,
    BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_3r_ENUM,
    BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_4r_ENUM,
    BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_5r_ENUM,
    BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_6r_ENUM,
    BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_7r_ENUM,
    BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_8r_ENUM,
    BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_9r_ENUM,
    BCM56560_A0_CMIC_MIIM_LINK_STATUS_0r_ENUM,
    BCM56560_A0_CMIC_MIIM_LINK_STATUS_1r_ENUM,
    BCM56560_A0_CMIC_MIIM_LINK_STATUS_2r_ENUM,
    BCM56560_A0_CMIC_MIIM_LINK_STATUS_3r_ENUM,
    BCM56560_A0_CMIC_MIIM_LINK_STATUS_4r_ENUM,
    BCM56560_A0_CMIC_MIIM_LINK_STATUS_5r_ENUM,
    BCM56560_A0_CMIC_MIIM_LINK_STATUS_6r_ENUM,
    BCM56560_A0_CMIC_MIIM_LINK_STATUS_7r_ENUM,
    BCM56560_A0_CMIC_MIIM_LINK_STATUS_8r_ENUM,
    BCM56560_A0_CMIC_MIIM_LINK_STATUS_9r_ENUM,
    BCM56560_A0_CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ENUM,
    BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ENUM,
    BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ENUM,
    BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_3r_ENUM,
    BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_4r_ENUM,
    BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_5r_ENUM,
    BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_6r_ENUM,
    BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_7r_ENUM,
    BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_8r_ENUM,
    BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_9r_ENUM,
    BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_0r_ENUM,
    BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_1r_ENUM,
    BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_2r_ENUM,
    BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_3r_ENUM,
    BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_4r_ENUM,
    BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_5r_ENUM,
    BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_6r_ENUM,
    BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_7r_ENUM,
    BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_8r_ENUM,
    BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_9r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_4r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_5r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_6r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_7r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_8r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_9r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_6r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_7r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_8r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_9r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_0r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_1r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_2r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_3r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_4r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_5r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_6r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_7r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_8r_ENUM,
    BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_9r_ENUM,
    BCM56560_A0_CMIC_MIIM_SCAN_CTRLr_ENUM,
    BCM56560_A0_CMIC_MIIM_SCAN_PORTS_0r_ENUM,
    BCM56560_A0_CMIC_MIIM_SCAN_PORTS_1r_ENUM,
    BCM56560_A0_CMIC_MIIM_SCAN_PORTS_2r_ENUM,
    BCM56560_A0_CMIC_MIIM_SCAN_PORTS_3r_ENUM,
    BCM56560_A0_CMIC_MIIM_SCAN_PORTS_4r_ENUM,
    BCM56560_A0_CMIC_MIIM_SCAN_PORTS_5r_ENUM,
    BCM56560_A0_CMIC_MIIM_SCAN_PORTS_6r_ENUM,
    BCM56560_A0_CMIC_MIIM_SCAN_PORTS_7r_ENUM,
    BCM56560_A0_CMIC_MIIM_SCAN_PORTS_8r_ENUM,
    BCM56560_A0_CMIC_MIIM_SCAN_PORTS_9r_ENUM,
    BCM56560_A0_CMIC_MIIM_SCAN_STATUSr_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_4r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_5r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_6r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_7r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_8r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_9r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_6r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_7r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_8r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_9r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_0r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_1r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_2r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_3r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_4r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_5r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_6r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_7r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_8r_ENUM,
    BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_9r_ENUM,
    BCM56560_A0_CMIC_MISC_CONTROLr_ENUM,
    BCM56560_A0_CMIC_MISC_STATUSr_ENUM,
    BCM56560_A0_CMIC_MMU_COSLC_COUNT_ADDRr_ENUM,
    BCM56560_A0_CMIC_MMU_COSLC_COUNT_DATAr_ENUM,
    BCM56560_A0_CMIC_OVERRIDE_STRAPr_ENUM,
    BCM56560_A0_CMIC_PCIE_CONFIGr_ENUM,
    BCM56560_A0_CMIC_PCIE_ERROR_STATUSr_ENUM,
    BCM56560_A0_CMIC_PCIE_ERROR_STATUS_CLRr_ENUM,
    BCM56560_A0_CMIC_PCIE_USERIF_PURGE_CONTROLr_ENUM,
    BCM56560_A0_CMIC_PCIE_USERIF_PURGE_STATUSr_ENUM,
    BCM56560_A0_CMIC_PCIE_USERIF_STATUSr_ENUM,
    BCM56560_A0_CMIC_PCIE_USERIF_STATUS_CLRr_ENUM,
    BCM56560_A0_CMIC_PCIE_USERIF_STATUS_MASKr_ENUM,
    BCM56560_A0_CMIC_PCIE_USERIF_TIMEOUTr_ENUM,
    BCM56560_A0_CMIC_PIO_IC_AR_ARB_MIr_ENUM,
    BCM56560_A0_CMIC_PIO_IC_AR_ARB_MI0r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_AR_ARB_MI1r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_AR_ARB_MI2r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_AR_ARB_MI3r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_AR_ARB_MI4r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_AR_ARB_MI5r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_AR_ARB_MI6r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_AR_ARB_MI7r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_AW_ARB_MIr_ENUM,
    BCM56560_A0_CMIC_PIO_IC_AW_ARB_MI0r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_AW_ARB_MI1r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_AW_ARB_MI2r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_AW_ARB_MI3r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_AW_ARB_MI4r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_AW_ARB_MI5r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_AW_ARB_MI6r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_AW_ARB_MI7r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_CFG_REG_0r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_CFG_REG_1r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_CFG_REG_2r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_ID_REGr_ENUM,
    BCM56560_A0_CMIC_PIO_IC_ID_REG_0r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_ID_REG_1r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_ID_REG_2r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_ID_REG_3r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_PER_REGr_ENUM,
    BCM56560_A0_CMIC_PIO_IC_PER_REG_0r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_PER_REG_1r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_PER_REG_2r_ENUM,
    BCM56560_A0_CMIC_PIO_IC_PER_REG_3r_ENUM,
    BCM56560_A0_CMIC_PIO_MCS_ACCESS_PAGEr_ENUM,
    BCM56560_A0_CMIC_PKT_COSr_ENUM,
    BCM56560_A0_CMIC_PKT_COS_0r_ENUM,
    BCM56560_A0_CMIC_PKT_COS_1r_ENUM,
    BCM56560_A0_CMIC_PKT_COS_QUEUES_HIr_ENUM,
    BCM56560_A0_CMIC_PKT_COS_QUEUES_LOr_ENUM,
    BCM56560_A0_CMIC_PKT_COUNT_FROMCPUr_ENUM,
    BCM56560_A0_CMIC_PKT_COUNT_FROMCPU_MHr_ENUM,
    BCM56560_A0_CMIC_PKT_COUNT_INTRr_ENUM,
    BCM56560_A0_CMIC_PKT_COUNT_PIOr_ENUM,
    BCM56560_A0_CMIC_PKT_COUNT_PIO_REPLYr_ENUM,
    BCM56560_A0_CMIC_PKT_COUNT_SCHANr_ENUM,
    BCM56560_A0_CMIC_PKT_COUNT_SCHAN_REPr_ENUM,
    BCM56560_A0_CMIC_PKT_COUNT_TOCPUDr_ENUM,
    BCM56560_A0_CMIC_PKT_COUNT_TOCPUDMr_ENUM,
    BCM56560_A0_CMIC_PKT_COUNT_TOCPUEr_ENUM,
    BCM56560_A0_CMIC_PKT_COUNT_TOCPUEMr_ENUM,
    BCM56560_A0_CMIC_PKT_CTRLr_ENUM,
    BCM56560_A0_CMIC_PKT_ETHER_SIGr_ENUM,
    BCM56560_A0_CMIC_PKT_LMAC0_HIr_ENUM,
    BCM56560_A0_CMIC_PKT_LMAC0_LOr_ENUM,
    BCM56560_A0_CMIC_PKT_LMAC1_HIr_ENUM,
    BCM56560_A0_CMIC_PKT_LMAC1_LOr_ENUM,
    BCM56560_A0_CMIC_PKT_LMAC_HIr_ENUM,
    BCM56560_A0_CMIC_PKT_LMAC_LOr_ENUM,
    BCM56560_A0_CMIC_PKT_PORTS_0r_ENUM,
    BCM56560_A0_CMIC_PKT_PORTS_1r_ENUM,
    BCM56560_A0_CMIC_PKT_PORTS_2r_ENUM,
    BCM56560_A0_CMIC_PKT_PORTS_3r_ENUM,
    BCM56560_A0_CMIC_PKT_PORTS_4r_ENUM,
    BCM56560_A0_CMIC_PKT_PORTS_5r_ENUM,
    BCM56560_A0_CMIC_PKT_PORTS_6r_ENUM,
    BCM56560_A0_CMIC_PKT_PORTS_7r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRYr_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_ENUM,
    BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_ENUM,
    BCM56560_A0_CMIC_PKT_REASON_0_TYPEr_ENUM,
    BCM56560_A0_CMIC_PKT_REASON_1_TYPEr_ENUM,
    BCM56560_A0_CMIC_PKT_REASON_2_TYPEr_ENUM,
    BCM56560_A0_CMIC_PKT_REASON_DIRECT_0_TYPEr_ENUM,
    BCM56560_A0_CMIC_PKT_REASON_DIRECT_1_TYPEr_ENUM,
    BCM56560_A0_CMIC_PKT_REASON_DIRECT_2_TYPEr_ENUM,
    BCM56560_A0_CMIC_PKT_REASON_MINI_0_TYPEr_ENUM,
    BCM56560_A0_CMIC_PKT_REASON_MINI_1_TYPEr_ENUM,
    BCM56560_A0_CMIC_PKT_REASON_MINI_2_TYPEr_ENUM,
    BCM56560_A0_CMIC_PKT_RMACr_ENUM,
    BCM56560_A0_CMIC_PKT_RMAC_HIr_ENUM,
    BCM56560_A0_CMIC_PKT_RMH0r_ENUM,
    BCM56560_A0_CMIC_PKT_RMH1r_ENUM,
    BCM56560_A0_CMIC_PKT_RMH2r_ENUM,
    BCM56560_A0_CMIC_PKT_RMH3r_ENUM,
    BCM56560_A0_CMIC_PKT_VLANr_ENUM,
    BCM56560_A0_CMIC_RATE_ADJUSTr_ENUM,
    BCM56560_A0_CMIC_RATE_ADJUST_INT_MDIOr_ENUM,
    BCM56560_A0_CMIC_RPE0_MAX_CELL_LIMITr_ENUM,
    BCM56560_A0_CMIC_RPE1_MAX_CELL_LIMITr_ENUM,
    BCM56560_A0_CMIC_RPE_DEBUGr_ENUM,
    BCM56560_A0_CMIC_RPE_IRQ_STAT0r_ENUM,
    BCM56560_A0_CMIC_RPE_IRQ_STAT1r_ENUM,
    BCM56560_A0_CMIC_RPE_IRQ_STAT2r_ENUM,
    BCM56560_A0_CMIC_RPE_IRQ_STAT3r_ENUM,
    BCM56560_A0_CMIC_RPE_IRQ_STAT4r_ENUM,
    BCM56560_A0_CMIC_RPE_IRQ_STAT5r_ENUM,
    BCM56560_A0_CMIC_RPE_IRQ_STAT6r_ENUM,
    BCM56560_A0_CMIC_RPE_MAX_CELL_LIMITr_ENUM,
    BCM56560_A0_CMIC_RPE_MIIM_ADDRESSr_ENUM,
    BCM56560_A0_CMIC_RPE_MIIM_CTRLr_ENUM,
    BCM56560_A0_CMIC_RPE_MIIM_PARAMr_ENUM,
    BCM56560_A0_CMIC_RPE_MIIM_READ_DATAr_ENUM,
    BCM56560_A0_CMIC_RPE_MIIM_STATr_ENUM,
    BCM56560_A0_CMIC_RPE_PCIE_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_RPE_RCPU_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_RPE_RCPU_IRQ_MASK1r_ENUM,
    BCM56560_A0_CMIC_RPE_RCPU_IRQ_MASK2r_ENUM,
    BCM56560_A0_CMIC_RPE_RCPU_IRQ_MASK3r_ENUM,
    BCM56560_A0_CMIC_RPE_RCPU_IRQ_MASK4r_ENUM,
    BCM56560_A0_CMIC_RPE_RCPU_IRQ_MASK5r_ENUM,
    BCM56560_A0_CMIC_RPE_RCPU_IRQ_MASK6r_ENUM,
    BCM56560_A0_CMIC_RPE_STATr_ENUM,
    BCM56560_A0_CMIC_RPE_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_RPE_SW_INTR_CONFIGr_ENUM,
    BCM56560_A0_CMIC_RPE_UC0_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_RPE_UC1_IRQ_MASK0r_ENUM,
    BCM56560_A0_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_ENUM,
    BCM56560_A0_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_ENUM,
    BCM56560_A0_CMIC_RXBUF_CONFIGr_ENUM,
    BCM56560_A0_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM,
    BCM56560_A0_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM,
    BCM56560_A0_CMIC_RXBUF_DATABUF_TMr_ENUM,
    BCM56560_A0_CMIC_RXBUF_DATABUF_TM_0r_ENUM,
    BCM56560_A0_CMIC_RXBUF_DATABUF_TM_1r_ENUM,
    BCM56560_A0_CMIC_RXBUF_DATABUF_TM_2r_ENUM,
    BCM56560_A0_CMIC_RXBUF_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_RXBUF_EP_BUF_DEPTHr_ENUM,
    BCM56560_A0_CMIC_RXBUF_EP_MAX_CREDr_ENUM,
    BCM56560_A0_CMIC_RXBUF_EP_RLS_CREDr_ENUM,
    BCM56560_A0_CMIC_RXBUF_STATBUF_TM_0r_ENUM,
    BCM56560_A0_CMIC_RXBUF_STATBUF_TM_1r_ENUM,
    BCM56560_A0_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_ENUM,
    BCM56560_A0_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_ENUM,
    BCM56560_A0_CMIC_SBUS_RING_MAPr_ENUM,
    BCM56560_A0_CMIC_SBUS_RING_MAP_0_7r_ENUM,
    BCM56560_A0_CMIC_SBUS_RING_MAP_104_111r_ENUM,
    BCM56560_A0_CMIC_SBUS_RING_MAP_112_119r_ENUM,
    BCM56560_A0_CMIC_SBUS_RING_MAP_120_127r_ENUM,
    BCM56560_A0_CMIC_SBUS_RING_MAP_16_23r_ENUM,
    BCM56560_A0_CMIC_SBUS_RING_MAP_24_31r_ENUM,
    BCM56560_A0_CMIC_SBUS_RING_MAP_32_39r_ENUM,
    BCM56560_A0_CMIC_SBUS_RING_MAP_40_47r_ENUM,
    BCM56560_A0_CMIC_SBUS_RING_MAP_48_55r_ENUM,
    BCM56560_A0_CMIC_SBUS_RING_MAP_56_63r_ENUM,
    BCM56560_A0_CMIC_SBUS_RING_MAP_64_71r_ENUM,
    BCM56560_A0_CMIC_SBUS_RING_MAP_72_79r_ENUM,
    BCM56560_A0_CMIC_SBUS_RING_MAP_80_87r_ENUM,
    BCM56560_A0_CMIC_SBUS_RING_MAP_88_95r_ENUM,
    BCM56560_A0_CMIC_SBUS_RING_MAP_8_15r_ENUM,
    BCM56560_A0_CMIC_SBUS_RING_MAP_96_103r_ENUM,
    BCM56560_A0_CMIC_SBUS_TIMEOUTr_ENUM,
    BCM56560_A0_CMIC_SCHAN_RCPU_RPIO_MESSAGEr_ENUM,
    BCM56560_A0_CMIC_SEMAPHOREr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_1r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_10r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_10_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_11r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_11_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_12r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_12_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_13r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_13_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_14r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_14_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_15r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_15_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_16r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_16_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_17r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_17_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_18r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_18_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_19r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_19_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_1_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_2r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_20r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_20_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_21r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_21_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_22r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_22_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_23r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_23_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_24r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_24_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_25r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_25_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_26r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_26_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_27r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_27_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_28r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_28_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_29r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_29_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_2_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_3r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_30r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_30_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_31r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_31_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_32r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_32_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_3_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_4r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_4_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_5r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_5_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_6r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_6_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_7r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_7_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_8r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_8_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_9r_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_9_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SEMAPHORE_SHADOWr_ENUM,
    BCM56560_A0_CMIC_SRAM_TM0_CONTROLr_ENUM,
    BCM56560_A0_CMIC_SRAM_TM1_CONTROLr_ENUM,
    BCM56560_A0_CMIC_SRAM_TM2_CONTROLr_ENUM,
    BCM56560_A0_CMIC_SRAM_TM3_CONTROLr_ENUM,
    BCM56560_A0_CMIC_SW_RSTr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMER1BGLOADr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMER1CONTROLr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMER1INTCLRr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMER1LOADr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMER1MISr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMER1RISr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMER1VALUEr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMER2BGLOADr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMER2CONTROLr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMER2INTCLRr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMER2LOADr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMER2MISr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMER2RISr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMER2VALUEr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMERBGLOADr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMERCONTROLr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMERITCRr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMERITOPr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMERINTCLRr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMERLOADr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMERMISr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMERPCELLID0r_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMERPCELLID1r_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMERPCELLID2r_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMERPCELLID3r_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMERPERIPHID0r_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMERPERIPHID1r_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMERPERIPHID2r_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMERPERIPHID3r_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMERRISr_ENUM,
    BCM56560_A0_CMIC_TIM0_TIMERVALUEr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMER1BGLOADr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMER1CONTROLr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMER1INTCLRr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMER1LOADr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMER1MISr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMER1RISr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMER1VALUEr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMER2BGLOADr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMER2CONTROLr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMER2INTCLRr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMER2LOADr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMER2MISr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMER2RISr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMER2VALUEr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMERBGLOADr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMERCONTROLr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMERITCRr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMERITOPr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMERINTCLRr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMERLOADr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMERMISr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMERPCELLID0r_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMERPCELLID1r_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMERPCELLID2r_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMERPCELLID3r_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMERPERIPHID0r_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMERPERIPHID1r_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMERPERIPHID2r_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMERPERIPHID3r_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMERRISr_ENUM,
    BCM56560_A0_CMIC_TIM1_TIMERVALUEr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_CAPTURE_STATUS_1r_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_FIFO_STATUSr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_0_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_1_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_2_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_3_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_4_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_5_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_INPUT_DIVISORr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_INTERRUPT_CLRr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_INTERRUPT_ENABLEr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_INTERRUPT_STATUSr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_TIME_CAPTURE_MODEr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_TMr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_TS0_COUNTER_ENABLEr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_TS1_COUNTER_ENABLEr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_TS_COUNTER_ENABLEr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr_ENUM,
    BCM56560_A0_CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr_ENUM,
    BCM56560_A0_CMIC_TXBUF_CMC0_PKT_CNTr_ENUM,
    BCM56560_A0_CMIC_TXBUF_CMC1_PKT_CNTr_ENUM,
    BCM56560_A0_CMIC_TXBUF_CMC2_PKT_CNTr_ENUM,
    BCM56560_A0_CMIC_TXBUF_CMC_PKT_CNTr_ENUM,
    BCM56560_A0_CMIC_TXBUF_CONFIGr_ENUM,
    BCM56560_A0_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM,
    BCM56560_A0_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM,
    BCM56560_A0_CMIC_TXBUF_DATABUF_TM_0r_ENUM,
    BCM56560_A0_CMIC_TXBUF_DATABUF_TM_1r_ENUM,
    BCM56560_A0_CMIC_TXBUF_DEBUGr_ENUM,
    BCM56560_A0_CMIC_TXBUF_ECCERR_CONTROLr_ENUM,
    BCM56560_A0_CMIC_TXBUF_IP_BUF_DEPTHr_ENUM,
    BCM56560_A0_CMIC_TXBUF_IP_CREDr_ENUM,
    BCM56560_A0_CMIC_TXBUF_MAX_BUF_LIMITSr_ENUM,
    BCM56560_A0_CMIC_TXBUF_MHDRBUF_TM_0r_ENUM,
    BCM56560_A0_CMIC_TXBUF_MIN_BUF_LIMITSr_ENUM,
    BCM56560_A0_CMIC_TXBUF_RPE_PKT_CNTr_ENUM,
    BCM56560_A0_CMIC_TXBUF_STATr_ENUM,
    BCM56560_A0_CMIC_TXBUF_STAT_CLRr_ENUM,
    BCM56560_A0_CMIC_UC0_CONFIGr_ENUM,
    BCM56560_A0_CMIC_UC1_CONFIGr_ENUM,
    BCM56560_A0_CMIC_UC_CONFIGr_ENUM,
    BCM56560_A0_CMIC_V3_MIIM_BUS_SEL_MAP_127_120r_ENUM,
    BCM56560_A0_CNM_VERSION_CONTROLr_ENUM,
    BCM56560_A0_COEFC_MSG0r_ENUM,
    BCM56560_A0_COE_FLOW_CONTROL_CONFIGr_ENUM,
    BCM56560_A0_COE_VLAN_PAUSE_IDr_ENUM,
    BCM56560_A0_COE_VLAN_PAUSE_MACDA_LSr_ENUM,
    BCM56560_A0_COE_VLAN_PAUSE_MACDA_MSr_ENUM,
    BCM56560_A0_CONGESTION_STATE_BYTESr_ENUM,
    BCM56560_A0_COS_MAP_SELm_ENUM,
    BCM56560_A0_COS_MODE_X_64_0r_ENUM,
    BCM56560_A0_COS_MODE_X_64_1r_ENUM,
    BCM56560_A0_CPU_CONTROL_0r_ENUM,
    BCM56560_A0_CPU_CONTROL_1r_ENUM,
    BCM56560_A0_CPU_CONTROL_Mr_ENUM,
    BCM56560_A0_CPU_COS_CAM_BIST_CONFIGr_ENUM,
    BCM56560_A0_CPU_COS_CAM_BIST_DBG_DATAr_ENUM,
    BCM56560_A0_CPU_COS_CAM_BIST_STATUSr_ENUM,
    BCM56560_A0_CPU_COS_CAM_DBGCTRLr_ENUM,
    BCM56560_A0_CPU_COS_MAPm_ENUM,
    BCM56560_A0_CPU_COS_MAP_DATA_ONLYm_ENUM,
    BCM56560_A0_CPU_COS_MAP_ONLYm_ENUM,
    BCM56560_A0_CPU_PBMm_ENUM,
    BCM56560_A0_CPU_PBM_2m_ENUM,
    BCM56560_A0_CPU_TS_MAPm_ENUM,
    BCM56560_A0_CTR_MEM_TMr_ENUM,
    BCM56560_A0_CXXPORT_INTR_ENABLEr_ENUM,
    BCM56560_A0_CXXPORT_INTR_STATUSr_ENUM,
    BCM56560_A0_CXXPORT_LED_CHAIN_CONFIGr_ENUM,
    BCM56560_A0_CXXPORT_MODE_REGr_ENUM,
    BCM56560_A0_CXXPORT_POWER_SAVEr_ENUM,
    BCM56560_A0_CXXPORT_SBUS_CONTROLr_ENUM,
    BCM56560_A0_CXXPORT_SOFT_RESETr_ENUM,
    BCM56560_A0_CXXPORT_SPARE_REGr_ENUM,
    BCM56560_A0_CXXPORT_WC_UCMEM_CTRLr_ENUM,
    BCM56560_A0_CXXPORT_WC_UCMEM_CTRL0r_ENUM,
    BCM56560_A0_CXXPORT_WC_UCMEM_CTRL1r_ENUM,
    BCM56560_A0_CXXPORT_WC_UCMEM_CTRL2r_ENUM,
    BCM56560_A0_CXXPORT_WC_UCMEM_DATA0m_ENUM,
    BCM56560_A0_CXXPORT_WC_UCMEM_DATA1m_ENUM,
    BCM56560_A0_CXXPORT_WC_UCMEM_DATA2m_ENUM,
    BCM56560_A0_CXXPORT_XGXS0_CTRL0_REGr_ENUM,
    BCM56560_A0_CXXPORT_XGXS0_CTRL1_REGr_ENUM,
    BCM56560_A0_CXXPORT_XGXS0_CTRL2_REGr_ENUM,
    BCM56560_A0_DEBUG0r_ENUM,
    BCM56560_A0_DEBUG1r_ENUM,
    BCM56560_A0_DEQ_CT_PURGE_CNT_Xr_ENUM,
    BCM56560_A0_DEQ_IPMC_ERASE_CNT_Xr_ENUM,
    BCM56560_A0_DEQ_MEMDEBUG0r_ENUM,
    BCM56560_A0_DEQ_MEMDEBUG1r_ENUM,
    BCM56560_A0_DEQ_MEMDEBUG2r_ENUM,
    BCM56560_A0_DEQ_MEMDEBUG3r_ENUM,
    BCM56560_A0_DEQ_QCN_LB_COSr_ENUM,
    BCM56560_A0_DEQ_SOP_CNT_Xr_ENUM,
    BCM56560_A0_DEST_TRUNK_BITMAPm_ENUM,
    BCM56560_A0_DLB_HGT_CURRENT_TIMEr_ENUM,
    BCM56560_A0_DLB_HGT_ETHERTYPE_ELIGIBILITY_MAPm_ENUM,
    BCM56560_A0_DLB_HGT_FLOWSETm_ENUM,
    BCM56560_A0_DLB_HGT_FLOWSET_PDA_CONTROLr_ENUM,
    BCM56560_A0_DLB_HGT_FLOWSET_TIMESTAMP_PAGEm_ENUM,
    BCM56560_A0_DLB_HGT_GROUP_CONTROLm_ENUM,
    BCM56560_A0_DLB_HGT_GROUP_MEMBERSHIPm_ENUM,
    BCM56560_A0_DLB_HGT_GROUP_STATSm_ENUM,
    BCM56560_A0_DLB_HGT_HIST_LOADm_ENUM,
    BCM56560_A0_DLB_HGT_INST_LOADm_ENUM,
    BCM56560_A0_DLB_HGT_MEMBER_ATTRIBUTEm_ENUM,
    BCM56560_A0_DLB_HGT_MEMBER_HW_STATEm_ENUM,
    BCM56560_A0_DLB_HGT_MEMBER_STATUSm_ENUM,
    BCM56560_A0_DLB_HGT_MEMBER_SW_STATEm_ENUM,
    BCM56560_A0_DLB_HGT_OPTIMAL_CANDIDATEm_ENUM,
    BCM56560_A0_DLB_HGT_PLA_QUANTIZE_THRESHOLDm_ENUM,
    BCM56560_A0_DLB_HGT_PORT_MEMBER_MAPm_ENUM,
    BCM56560_A0_DLB_HGT_QUALITY_CONTROLm_ENUM,
    BCM56560_A0_DLB_HGT_QUALITY_MAPPINGm_ENUM,
    BCM56560_A0_DLB_HGT_QUALITY_MEASURE_CONTROLr_ENUM,
    BCM56560_A0_DLB_HGT_QUALITY_RESULTm_ENUM,
    BCM56560_A0_DLB_HGT_RANDOM_SELECTION_CONTROLr_ENUM,
    BCM56560_A0_DLB_HGT_REFRESH_INDEXr_ENUM,
    BCM56560_A0_DLB_HGT_RR_SELECTION_POINTERm_ENUM,
    BCM56560_A0_DLB_HGT_SER_CONTROLr_ENUM,
    BCM56560_A0_DNAT_DISCARDSr_ENUM,
    BCM56560_A0_DNAT_TRANSLATIONSr_ENUM,
    BCM56560_A0_DOS_CONTROLr_ENUM,
    BCM56560_A0_DOS_CONTROL_2r_ENUM,
    BCM56560_A0_DOS_CONTROL_3r_ENUM,
    BCM56560_A0_DROP_CBP_64r_ENUM,
    BCM56560_A0_DROP_CONTROL_0r_ENUM,
    BCM56560_A0_DROP_PKT_CNT_RQE_BYTE_64r_ENUM,
    BCM56560_A0_DROP_PKT_CNT_RQE_PKTr_ENUM,
    BCM56560_A0_DROP_PKT_CNT_RQE_REDr_ENUM,
    BCM56560_A0_DROP_PKT_CNT_RQE_YELr_ENUM,
    BCM56560_A0_DROP_VECTOR_MASKm_ENUM,
    BCM56560_A0_DSCP_TABLEm_ENUM,
    BCM56560_A0_E2ECC_HOL_ENr_ENUM,
    BCM56560_A0_E2ECC_MAX_TX_TIMERr_ENUM,
    BCM56560_A0_E2ECC_MIN_TX_TIMERr_ENUM,
    BCM56560_A0_E2ECC_TX_ENABLE_BMPr_ENUM,
    BCM56560_A0_E2ECC_TX_MODEr_ENUM,
    BCM56560_A0_E2ECC_TX_PORTS_NUMr_ENUM,
    BCM56560_A0_E2E_DROP_COUNTr_ENUM,
    BCM56560_A0_E2E_HOL_RX_DA_LSr_ENUM,
    BCM56560_A0_E2E_HOL_RX_DA_MSr_ENUM,
    BCM56560_A0_E2E_HOL_RX_LENGTH_TYPEr_ENUM,
    BCM56560_A0_E2E_HOL_RX_OPCODEr_ENUM,
    BCM56560_A0_E2E_HOL_STATUSm_ENUM,
    BCM56560_A0_E2E_HOL_STATUS_1m_ENUM,
    BCM56560_A0_E2E_IBP_RX_DA_LSr_ENUM,
    BCM56560_A0_E2E_IBP_RX_DA_MSr_ENUM,
    BCM56560_A0_E2E_IBP_RX_LENGTH_TYPEr_ENUM,
    BCM56560_A0_E2E_IBP_RX_OPCODEr_ENUM,
    BCM56560_A0_ECC_SINGLE_BIT_ERRORSr_ENUM,
    BCM56560_A0_ECMP_CONFIGr_ENUM,
    BCM56560_A0_EDB_1DBG_Bm_ENUM,
    BCM56560_A0_EFFECTIVE_PHB_SELECTm_ENUM,
    BCM56560_A0_EFP_CAM_BIST_CONFIGr_ENUM,
    BCM56560_A0_EFP_CAM_BIST_CONTROLr_ENUM,
    BCM56560_A0_EFP_CAM_BIST_DBG_DATAr_ENUM,
    BCM56560_A0_EFP_CAM_BIST_STATUSr_ENUM,
    BCM56560_A0_EFP_CLASSID_SELECTORr_ENUM,
    BCM56560_A0_EFP_COUNTER_TABLEm_ENUM,
    BCM56560_A0_EFP_DEST_PORT_SELECTORr_ENUM,
    BCM56560_A0_EFP_KEY4_DVP_SELECTORr_ENUM,
    BCM56560_A0_EFP_KEY4_MDL_SELECTORr_ENUM,
    BCM56560_A0_EFP_METER_CONTROLr_ENUM,
    BCM56560_A0_EFP_METER_TABLEm_ENUM,
    BCM56560_A0_EFP_PARITY_CONTROLr_ENUM,
    BCM56560_A0_EFP_POLICY_TABLEm_ENUM,
    BCM56560_A0_EFP_RAM_CONTROLr_ENUM,
    BCM56560_A0_EFP_RAM_CONTROL_1r_ENUM,
    BCM56560_A0_EFP_RAM_CONTROL_2r_ENUM,
    BCM56560_A0_EFP_SLICE_CONTROLr_ENUM,
    BCM56560_A0_EFP_SLICE_MAPr_ENUM,
    BCM56560_A0_EFP_TCAMm_ENUM,
    BCM56560_A0_EFP_TCAM_BLKSELr_ENUM,
    BCM56560_A0_EGR_1588OMPLSr_ENUM,
    BCM56560_A0_EGR_1588_EGRESS_CTRLr_ENUM,
    BCM56560_A0_EGR_1588_INGRESS_CTRLr_ENUM,
    BCM56560_A0_EGR_1588_LINK_DELAY_64r_ENUM,
    BCM56560_A0_EGR_1588_PARSING_CONTROLr_ENUM,
    BCM56560_A0_EGR_1588_SAm_ENUM,
    BCM56560_A0_EGR_ARB_MISC_CONTROLr_ENUM,
    BCM56560_A0_EGR_ARB_TIMEOUT_CONTROLr_ENUM,
    BCM56560_A0_EGR_BYPASS_CTRLr_ENUM,
    BCM56560_A0_EGR_CONFIGr_ENUM,
    BCM56560_A0_EGR_CONFIG_1r_ENUM,
    BCM56560_A0_EGR_COUNTER_CONTROLm_ENUM,
    BCM56560_A0_EGR_DATABUF_RAM_CONTROL_0r_ENUM,
    BCM56560_A0_EGR_DATABUF_RAM_CONTROL_1r_ENUM,
    BCM56560_A0_EGR_DATABUF_RAM_CONTROL_2r_ENUM,
    BCM56560_A0_EGR_DATABUF_RAM_CONTROL_3r_ENUM,
    BCM56560_A0_EGR_DATABUF_RAM_CONTROL_4r_ENUM,
    BCM56560_A0_EGR_DATABUF_RAM_CONTROL_MISCr_ENUM,
    BCM56560_A0_EGR_DBGr_ENUM,
    BCM56560_A0_EGR_DGPP_TO_NHIm_ENUM,
    BCM56560_A0_EGR_DGPP_TO_NHI_MODBASEm_ENUM,
    BCM56560_A0_EGR_DROP_VECTORr_ENUM,
    BCM56560_A0_EGR_DROP_VECTOR_MASKr_ENUM,
    BCM56560_A0_EGR_DSCP_ECN_MAPm_ENUM,
    BCM56560_A0_EGR_DSCP_TABLEm_ENUM,
    BCM56560_A0_EGR_DVP_ATTRIBUTEm_ENUM,
    BCM56560_A0_EGR_DVP_ATTRIBUTE_1m_ENUM,
    BCM56560_A0_EGR_EDATABUF_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_EGR_EDATABUF_EN_COR_ERR_RPT_1r_ENUM,
    BCM56560_A0_EGR_EDATABUF_PARITY_CONTROLr_ENUM,
    BCM56560_A0_EGR_EDB_CTRL_PARITY_ENr_ENUM,
    BCM56560_A0_EGR_EDB_MISC_CTRLr_ENUM,
    BCM56560_A0_EGR_EDB_XMIT_CTRLm_ENUM,
    BCM56560_A0_EGR_EFFECTIVE_PHB_SELECTm_ENUM,
    BCM56560_A0_EGR_EFPMOD_PARITY_CONTROLr_ENUM,
    BCM56560_A0_EGR_EFPMOD_RAM_CONTROLr_ENUM,
    BCM56560_A0_EGR_EFPPARS_PARITY_CONTROLr_ENUM,
    BCM56560_A0_EGR_EFPPARS_RAM_CONTROLr_ENUM,
    BCM56560_A0_EGR_EFPPARS_SER_CONTROLr_ENUM,
    BCM56560_A0_EGR_EFPPARS_TABLE_CONTROLr_ENUM,
    BCM56560_A0_EGR_EHCPM_ECC_PARITY_CONTROLr_ENUM,
    BCM56560_A0_EGR_EHCPM_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_EGR_EHCPM_RAM_CONTROL_STBYr_ENUM,
    BCM56560_A0_EGR_EHCPM_SER_CONTROLr_ENUM,
    BCM56560_A0_EGR_EHG_ETHERTYPEr_ENUM,
    BCM56560_A0_EGR_EHG_HEADER_CONTROLr_ENUM,
    BCM56560_A0_EGR_EL3_ECC_PARITY_CONTROLr_ENUM,
    BCM56560_A0_EGR_EL3_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_EGR_EL3_RAM_CONTROLr_ENUM,
    BCM56560_A0_EGR_EL3_RAM_CONTROL_10r_ENUM,
    BCM56560_A0_EGR_EL3_RAM_CONTROL_2r_ENUM,
    BCM56560_A0_EGR_EL3_RAM_CONTROL_3r_ENUM,
    BCM56560_A0_EGR_EL3_RAM_CONTROL_4r_ENUM,
    BCM56560_A0_EGR_EL3_RAM_CONTROL_5r_ENUM,
    BCM56560_A0_EGR_EL3_RAM_CONTROL_6r_ENUM,
    BCM56560_A0_EGR_EL3_RAM_CONTROL_7r_ENUM,
    BCM56560_A0_EGR_EL3_RAM_CONTROL_8r_ENUM,
    BCM56560_A0_EGR_EL3_RAM_CONTROL_9r_ENUM,
    BCM56560_A0_EGR_EL3_RAM_CONTROL_MISCr_ENUM,
    BCM56560_A0_EGR_EM_MTP_INDEXm_ENUM,
    BCM56560_A0_EGR_ENABLEm_ENUM,
    BCM56560_A0_EGR_EPMOD_PARITY_CONTROLr_ENUM,
    BCM56560_A0_EGR_EPMOD_RAM_CONTROL_1r_ENUM,
    BCM56560_A0_EGR_EPMOD_RAM_CONTROL_2r_ENUM,
    BCM56560_A0_EGR_EPMOD_SER_CONTROLr_ENUM,
    BCM56560_A0_EGR_EP_REDIRECT_EM_MTP_INDEXm_ENUM,
    BCM56560_A0_EGR_ETAG_MULTICAST_RANGEr_ENUM,
    BCM56560_A0_EGR_ETAG_PCP_MAPPINGm_ENUM,
    BCM56560_A0_EGR_EVLAN_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_EGR_FCOE_CONTROL_1m_ENUM,
    BCM56560_A0_EGR_FCOE_DELIMITER_ERROR_FRAMESr_ENUM,
    BCM56560_A0_EGR_FCOE_ETHERTYPEr_ENUM,
    BCM56560_A0_EGR_FCOE_INVALID_CRC_FRAMESr_ENUM,
    BCM56560_A0_EGR_FC_HEADER_TYPEm_ENUM,
    BCM56560_A0_EGR_FLEXIBLE_IPV6_EXT_HDRr_ENUM,
    BCM56560_A0_EGR_FLEXPORT_EXTRA_HOLDINGr_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_COUNTER_TABLE_0m_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_COUNTER_TABLE_1m_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_COUNTER_TABLE_2m_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_COUNTER_TABLE_3m_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROLr_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROLr_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_OFFSET_TABLE_0m_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_OFFSET_TABLE_1m_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_OFFSET_TABLE_2m_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_OFFSET_TABLE_3m_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEYr_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_10r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_11r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_12r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_13r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_14r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_15r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_8r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_9r_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_PRI_MAPm_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PKT_RES_MAPm_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PORT_MAPm_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_PRI_CNG_MAPm_ENUM,
    BCM56560_A0_EGR_FLEX_CTR_TOS_MAPm_ENUM,
    BCM56560_A0_EGR_FORCE_REGEN_CRC_DSTm_ENUM,
    BCM56560_A0_EGR_FORCE_REGEN_CRC_SRCm_ENUM,
    BCM56560_A0_EGR_FORCE_SAF_CONFIGr_ENUM,
    BCM56560_A0_EGR_FRAGMENT_ID_TABLEm_ENUM,
    BCM56560_A0_EGR_GPP_ATTRIBUTESm_ENUM,
    BCM56560_A0_EGR_GPP_ATTRIBUTES_MODBASEm_ENUM,
    BCM56560_A0_EGR_HBFC_CNM_ETHERTYPEr_ENUM,
    BCM56560_A0_EGR_HBFC_CNTAG_ETHERTYPEr_ENUM,
    BCM56560_A0_EGR_HBFC_CNTAG_ETHERTYPE_2r_ENUM,
    BCM56560_A0_EGR_HG_EH_CONTROL_64r_ENUM,
    BCM56560_A0_EGR_HG_HDR_PROT_STATUS_TX_CONTROLr_ENUM,
    BCM56560_A0_EGR_HW_RESET_CONTROL_0r_ENUM,
    BCM56560_A0_EGR_HW_RESET_CONTROL_1r_ENUM,
    BCM56560_A0_EGR_IM_MTP_INDEXm_ENUM,
    BCM56560_A0_EGR_INGRESS_PORT_TPID_SELECTr_ENUM,
    BCM56560_A0_EGR_ING_PORTm_ENUM,
    BCM56560_A0_EGR_INTR_ENABLEr_ENUM,
    BCM56560_A0_EGR_INTR_STATUSr_ENUM,
    BCM56560_A0_EGR_IPMCm_ENUM,
    BCM56560_A0_EGR_IPMC_CFG2m_ENUM,
    BCM56560_A0_EGR_IP_TUNNELm_ENUM,
    BCM56560_A0_EGR_IP_TUNNEL_IPV6m_ENUM,
    BCM56560_A0_EGR_IP_TUNNEL_MPLSm_ENUM,
    BCM56560_A0_EGR_L1_CLK_RECOVERY_CTRLr_ENUM,
    BCM56560_A0_EGR_L2GRE_CONTROLr_ENUM,
    BCM56560_A0_EGR_L3_INTFm_ENUM,
    BCM56560_A0_EGR_L3_INTF_BANK_SELr_ENUM,
    BCM56560_A0_EGR_L3_NEXT_HOPm_ENUM,
    BCM56560_A0_EGR_L3_NEXT_HOP_1m_ENUM,
    BCM56560_A0_EGR_L3_NEXT_HOP_BANK_SELr_ENUM,
    BCM56560_A0_EGR_L3_TUNNEL_PFM_VIDr_ENUM,
    BCM56560_A0_EGR_LBR_OPCODEr_ENUM,
    BCM56560_A0_EGR_LOGIC_TO_PHYS_MAPr_ENUM,
    BCM56560_A0_EGR_LOOPBACK_PORT_TPIDr_ENUM,
    BCM56560_A0_EGR_LPORT_PROFILEm_ENUM,
    BCM56560_A0_EGR_MACDA_OUI_PROFILEm_ENUM,
    BCM56560_A0_EGR_MAC_DA_PROFILEm_ENUM,
    BCM56560_A0_EGR_MAP_MHm_ENUM,
    BCM56560_A0_EGR_MASKm_ENUM,
    BCM56560_A0_EGR_MASK_MODBASEm_ENUM,
    BCM56560_A0_EGR_MAX_USED_ENTRIESm_ENUM,
    BCM56560_A0_EGR_MC_CONTROL_1r_ENUM,
    BCM56560_A0_EGR_MC_CONTROL_2r_ENUM,
    BCM56560_A0_EGR_MIM_ETHERTYPEr_ENUM,
    BCM56560_A0_EGR_MIRROR_ENCAP_CONTROLm_ENUM,
    BCM56560_A0_EGR_MIRROR_ENCAP_DATA_1m_ENUM,
    BCM56560_A0_EGR_MIRROR_ENCAP_DATA_2m_ENUM,
    BCM56560_A0_EGR_MIRROR_SELECTr_ENUM,
    BCM56560_A0_EGR_MMU_CREDIT_LIMITm_ENUM,
    BCM56560_A0_EGR_MMU_REQUESTSm_ENUM,
    BCM56560_A0_EGR_MODMAP_CTRLr_ENUM,
    BCM56560_A0_EGR_MOD_MAP_TABLEm_ENUM,
    BCM56560_A0_EGR_MPLS_ENTROPY_LABEL_CONTROLr_ENUM,
    BCM56560_A0_EGR_MPLS_EXP_MAPPING_1m_ENUM,
    BCM56560_A0_EGR_MPLS_EXP_MAPPING_2m_ENUM,
    BCM56560_A0_EGR_MPLS_EXP_MAPPING_3m_ENUM,
    BCM56560_A0_EGR_MPLS_EXP_PRI_MAPPINGm_ENUM,
    BCM56560_A0_EGR_MPLS_PRI_MAPPINGm_ENUM,
    BCM56560_A0_EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm_ENUM,
    BCM56560_A0_EGR_MTUm_ENUM,
    BCM56560_A0_EGR_MULTICAST_MAC_ADDRm_ENUM,
    BCM56560_A0_EGR_MULTICAST_MAC_ADDR_MASKr_ENUM,
    BCM56560_A0_EGR_MY_MODID_SET_64r_ENUM,
    BCM56560_A0_EGR_NAT_PACKET_EDIT_INFOm_ENUM,
    BCM56560_A0_EGR_NETWORK_PRUNE_CONTROLm_ENUM,
    BCM56560_A0_EGR_NIV_CONFIGr_ENUM,
    BCM56560_A0_EGR_NIV_ETHERTYPEr_ENUM,
    BCM56560_A0_EGR_NIV_ETHERTYPE_2r_ENUM,
    BCM56560_A0_EGR_OAM_SAT_MISC_ETHERTYPEr_ENUM,
    BCM56560_A0_EGR_OAM_SAT_MISC_ETHERTYPE_0r_ENUM,
    BCM56560_A0_EGR_OAM_SAT_MISC_ETHERTYPE_1r_ENUM,
    BCM56560_A0_EGR_OAM_SAT_MISC_ETHERTYPE_2r_ENUM,
    BCM56560_A0_EGR_OAM_SAT_MISC_ETHERTYPE_3r_ENUM,
    BCM56560_A0_EGR_OAM_SAT_MISC_MAC_SAr_ENUM,
    BCM56560_A0_EGR_OLP_CONFIG_1m_ENUM,
    BCM56560_A0_EGR_OLP_CONFIG_2m_ENUM,
    BCM56560_A0_EGR_OLP_DGPP_CONFIGm_ENUM,
    BCM56560_A0_EGR_OLP_DGPP_CONFIG_1m_ENUM,
    BCM56560_A0_EGR_OLP_HEADER_TYPE_MAPPINGm_ENUM,
    BCM56560_A0_EGR_OLP_HEADER_TYPE_MAPPING_1m_ENUM,
    BCM56560_A0_EGR_OLP_SGPP_CONFIGr_ENUM,
    BCM56560_A0_EGR_OLP_VLANr_ENUM,
    BCM56560_A0_EGR_OLP_VLAN_1r_ENUM,
    BCM56560_A0_EGR_OUTER_TPIDr_ENUM,
    BCM56560_A0_EGR_OUTER_TPID_0r_ENUM,
    BCM56560_A0_EGR_OUTER_TPID_1r_ENUM,
    BCM56560_A0_EGR_OUTER_TPID_2r_ENUM,
    BCM56560_A0_EGR_OUTER_TPID_3r_ENUM,
    BCM56560_A0_EGR_PERQ_XMT_COUNTERSm_ENUM,
    BCM56560_A0_EGR_PER_PORT_BUFFER_OVERFLOWm_ENUM,
    BCM56560_A0_EGR_PER_PORT_BUFFER_SFT_RESETm_ENUM,
    BCM56560_A0_EGR_PE_ETHERTYPEr_ENUM,
    BCM56560_A0_EGR_PE_ETHERTYPE_2r_ENUM,
    BCM56560_A0_EGR_PFC_CONTROLm_ENUM,
    BCM56560_A0_EGR_PKT_MODS_CONTROLr_ENUM,
    BCM56560_A0_EGR_PORTm_ENUM,
    BCM56560_A0_EGR_PORT_1m_ENUM,
    BCM56560_A0_EGR_PORT_BUFFER_CLK_SHUTDOWNr_ENUM,
    BCM56560_A0_EGR_PORT_CREDIT_RESETm_ENUM,
    BCM56560_A0_EGR_PORT_REQUESTSm_ENUM,
    BCM56560_A0_EGR_PRI_CNG_MAPm_ENUM,
    BCM56560_A0_EGR_PVLAN_EPORT_CONTROLr_ENUM,
    BCM56560_A0_EGR_PW_INIT_COUNTERSm_ENUM,
    BCM56560_A0_EGR_QCN_CNM_CONTROL_1r_ENUM,
    BCM56560_A0_EGR_QCN_CNM_CONTROL_2r_ENUM,
    BCM56560_A0_EGR_QCN_CNM_CONTROL_TABLEm_ENUM,
    BCM56560_A0_EGR_QCN_CNM_ETHERTYPEr_ENUM,
    BCM56560_A0_EGR_QCN_CNM_LBMH_CONTROLr_ENUM,
    BCM56560_A0_EGR_QCN_CNTAG_ETHERTYPEr_ENUM,
    BCM56560_A0_EGR_QCN_CNTAG_ETHERTYPE_2r_ENUM,
    BCM56560_A0_EGR_Q_BEGINr_ENUM,
    BCM56560_A0_EGR_Q_ENDr_ENUM,
    BCM56560_A0_EGR_RDB_DROP_VECTOR_MASKr_ENUM,
    BCM56560_A0_EGR_SER_FIFOm_ENUM,
    BCM56560_A0_EGR_SER_FIFO_CTRLr_ENUM,
    BCM56560_A0_EGR_SER_FIFO_STATUSr_ENUM,
    BCM56560_A0_EGR_SF_SRC_MODID_CHECKr_ENUM,
    BCM56560_A0_EGR_SHAPING_CONTROLm_ENUM,
    BCM56560_A0_EGR_SUBPORT_TAG_DOT1P_MAPm_ENUM,
    BCM56560_A0_EGR_SUBPORT_TAG_TPIDr_ENUM,
    BCM56560_A0_EGR_SYS_RSVD_VIDr_ENUM,
    BCM56560_A0_EGR_TDM_ERR_0r_ENUM,
    BCM56560_A0_EGR_TDM_ERR_1r_ENUM,
    BCM56560_A0_EGR_TRILL_HEADER_ATTRIBUTESr_ENUM,
    BCM56560_A0_EGR_TRILL_PARSE_CONTROLm_ENUM,
    BCM56560_A0_EGR_TRILL_PARSE_CONTROL_2m_ENUM,
    BCM56560_A0_EGR_TRILL_RBRIDGE_NICKNAMESm_ENUM,
    BCM56560_A0_EGR_TRILL_TREE_PROFILEm_ENUM,
    BCM56560_A0_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_ENUM,
    BCM56560_A0_EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr_ENUM,
    BCM56560_A0_EGR_TRILL_TX_PKTSr_ENUM,
    BCM56560_A0_EGR_TUNNEL_ID_MASKr_ENUM,
    BCM56560_A0_EGR_TUNNEL_PIMDR1_CFG0r_ENUM,
    BCM56560_A0_EGR_TUNNEL_PIMDR1_CFG1r_ENUM,
    BCM56560_A0_EGR_TUNNEL_PIMDR2_CFG0r_ENUM,
    BCM56560_A0_EGR_TUNNEL_PIMDR2_CFG1r_ENUM,
    BCM56560_A0_EGR_TX_PROT_GROUP_TABLEm_ENUM,
    BCM56560_A0_EGR_VFIm_ENUM,
    BCM56560_A0_EGR_VFT_FIELDS_PROFILEm_ENUM,
    BCM56560_A0_EGR_VFT_PRI_MAPm_ENUM,
    BCM56560_A0_EGR_VLANm_ENUM,
    BCM56560_A0_EGR_VLAN_CONTROL_1m_ENUM,
    BCM56560_A0_EGR_VLAN_CONTROL_2m_ENUM,
    BCM56560_A0_EGR_VLAN_CONTROL_3m_ENUM,
    BCM56560_A0_EGR_VLAN_RAM_CONTROL_0r_ENUM,
    BCM56560_A0_EGR_VLAN_RAM_CONTROL_1r_ENUM,
    BCM56560_A0_EGR_VLAN_RAM_CONTROL_2r_ENUM,
    BCM56560_A0_EGR_VLAN_RAM_CONTROL_3r_ENUM,
    BCM56560_A0_EGR_VLAN_RAM_CONTROL_4r_ENUM,
    BCM56560_A0_EGR_VLAN_RAM_CONTROL_5r_ENUM,
    BCM56560_A0_EGR_VLAN_RAM_CONTROL_6r_ENUM,
    BCM56560_A0_EGR_VLAN_RAM_CONTROL_7r_ENUM,
    BCM56560_A0_EGR_VLAN_RAM_CONTROL_8r_ENUM,
    BCM56560_A0_EGR_VLAN_RAM_CONTROL_9r_ENUM,
    BCM56560_A0_EGR_VLAN_SER_CONTROLr_ENUM,
    BCM56560_A0_EGR_VLAN_STGm_ENUM,
    BCM56560_A0_EGR_VLAN_TAG_ACTION_PROFILEm_ENUM,
    BCM56560_A0_EGR_VLAN_VFI_MEMBERSHIPm_ENUM,
    BCM56560_A0_EGR_VLAN_XLATEm_ENUM,
    BCM56560_A0_EGR_VLAN_XLATE_CONTROLr_ENUM,
    BCM56560_A0_EGR_VLAN_XLATE_ECCm_ENUM,
    BCM56560_A0_EGR_VLAN_XLATE_HASH_CONTROLr_ENUM,
    BCM56560_A0_EGR_VLAN_XLATE_LPm_ENUM,
    BCM56560_A0_EGR_VPLAG_GROUPm_ENUM,
    BCM56560_A0_EGR_VPLAG_MEMBERm_ENUM,
    BCM56560_A0_EGR_VP_GROUP_CHECK_ENABLEr_ENUM,
    BCM56560_A0_EGR_VP_VLAN_MEMBERSHIPm_ENUM,
    BCM56560_A0_EGR_VP_VLAN_MEMBERSHIP_ACTION_Am_ENUM,
    BCM56560_A0_EGR_VP_VLAN_MEMBERSHIP_ACTION_Bm_ENUM,
    BCM56560_A0_EGR_VP_VLAN_MEMBERSHIP_HASH_CONTROLr_ENUM,
    BCM56560_A0_EGR_VP_VLAN_MEMBERSHIP_REMAP_Am_ENUM,
    BCM56560_A0_EGR_VP_VLAN_MEMBERSHIP_REMAP_Bm_ENUM,
    BCM56560_A0_EGR_VSAN_INTPRI_MAPm_ENUM,
    BCM56560_A0_EGR_VXLAN_CONTROLr_ENUM,
    BCM56560_A0_EGR_WESP_PROTO_CONTROLr_ENUM,
    BCM56560_A0_EINITBUF_DEBUG_CONTROLr_ENUM,
    BCM56560_A0_EMIRROR_CONTROLm_ENUM,
    BCM56560_A0_EMIRROR_CONTROL1m_ENUM,
    BCM56560_A0_EMIRROR_CONTROL2m_ENUM,
    BCM56560_A0_EMIRROR_CONTROL3m_ENUM,
    BCM56560_A0_EM_MTP_INDEXm_ENUM,
    BCM56560_A0_ENDPOINT_COS_MAPm_ENUM,
    BCM56560_A0_ENDPOINT_QUEUE_MAPm_ENUM,
    BCM56560_A0_ENDPOINT_QUEUE_MAP_HASH_CONTROLr_ENUM,
    BCM56560_A0_ENHANCED_HASHING_CONTROLr_ENUM,
    BCM56560_A0_ENQ_ASF_ERRORr_ENUM,
    BCM56560_A0_ENQ_ASF_HS_OVERSUB_ENr_ENUM,
    BCM56560_A0_ENQ_ASF_LRCT_OVERSUB_ENr_ENUM,
    BCM56560_A0_ENQ_ASF_SUPPRESS_ES_OVERSUB_HS_PICKr_ENUM,
    BCM56560_A0_ENQ_CCBI_ERRORr_ENUM,
    BCM56560_A0_ENQ_CCBI_ERROR_MASKr_ENUM,
    BCM56560_A0_ENQ_CONFIGr_ENUM,
    BCM56560_A0_ENQ_CTRL_PKT_MODEr_ENUM,
    BCM56560_A0_ENQ_PRI_TO_RQE_CPU_HI_QUEUE_MAPPINGr_ENUM,
    BCM56560_A0_ENQ_PRI_TO_RQE_CPU_LO_QUEUE_MAPPINGr_ENUM,
    BCM56560_A0_ENQ_PRI_TO_RQE_MIRROR_QUEUE_MAPPINGr_ENUM,
    BCM56560_A0_EPC_LINK_BMAPm_ENUM,
    BCM56560_A0_EP_CTC_RES_TABLEm_ENUM,
    BCM56560_A0_EP_REDIRECT_EM_MTP_INDEXm_ENUM,
    BCM56560_A0_EP_REDIR_CONTROLr_ENUM,
    BCM56560_A0_ES_PIPE0_ASF_CREDIT_THRESH_HIr_ENUM,
    BCM56560_A0_ES_PIPE0_ASF_CREDIT_THRESH_LOr_ENUM,
    BCM56560_A0_ES_PIPE0_GRP_WT_SELECTr_ENUM,
    BCM56560_A0_ES_PIPE0_MIN_SPACINGr_ENUM,
    BCM56560_A0_ES_PIPE0_MMU_1DBG_A_HIr_ENUM,
    BCM56560_A0_ES_PIPE0_MMU_1DBG_A_LOr_ENUM,
    BCM56560_A0_ES_PIPE0_MMU_1DBG_A_MIDr_ENUM,
    BCM56560_A0_ES_PIPE0_MMU_1DBG_Cr_ENUM,
    BCM56560_A0_ES_PIPE0_MMU_2DBG_C_0r_ENUM,
    BCM56560_A0_ES_PIPE0_MMU_2DBG_C_1r_ENUM,
    BCM56560_A0_ES_PIPE0_MMU_3DBG_Cr_ENUM,
    BCM56560_A0_ES_PIPE0_MMU_DI_THRr_ENUM,
    BCM56560_A0_ES_PIPE0_MMU_PORT_CREDITr_ENUM,
    BCM56560_A0_ES_PIPE0_MMU_PORT_CURRENT_CREDITr_ENUM,
    BCM56560_A0_ES_PIPE0_OVR_SUB_GRP0_TBLr_ENUM,
    BCM56560_A0_ES_PIPE0_OVR_SUB_GRP1_TBLr_ENUM,
    BCM56560_A0_ES_PIPE0_OVR_SUB_GRP2_TBLr_ENUM,
    BCM56560_A0_ES_PIPE0_OVR_SUB_GRP3_TBLr_ENUM,
    BCM56560_A0_ES_PIPE0_OVR_SUB_GRP4_TBLr_ENUM,
    BCM56560_A0_ES_PIPE0_OVR_SUB_GRP5_TBLr_ENUM,
    BCM56560_A0_ES_PIPE0_OVR_SUB_GRP6_TBLr_ENUM,
    BCM56560_A0_ES_PIPE0_OVR_SUB_GRP7_TBLr_ENUM,
    BCM56560_A0_ES_PIPE0_OVR_SUB_GRP_CFGr_ENUM,
    BCM56560_A0_ES_PIPE0_OVR_SUB_GRP_TBLr_ENUM,
    BCM56560_A0_ES_PIPE0_OVR_SUB_GRP_WT0r_ENUM,
    BCM56560_A0_ES_PIPE0_OVR_SUB_GRP_WT1r_ENUM,
    BCM56560_A0_ES_PIPE0_OVR_SUB_GRP_WT2r_ENUM,
    BCM56560_A0_ES_PIPE0_OVR_SUB_GRP_WT3r_ENUM,
    BCM56560_A0_ES_PIPE0_TDM_CONFIGr_ENUM,
    BCM56560_A0_ES_PIPE0_TDM_TABLE_0m_ENUM,
    BCM56560_A0_ES_PIPE0_TDM_TABLE_1m_ENUM,
    BCM56560_A0_ES_PIPE0_TDM_TBL_DEBUGr_ENUM,
    BCM56560_A0_ETAG_MULTICAST_RANGEr_ENUM,
    BCM56560_A0_EXT_TM_MANAGED_PORTm_ENUM,
    BCM56560_A0_FCOE_HOP_COUNT_FNm_ENUM,
    BCM56560_A0_FCOE_ING_CONTROLr_ENUM,
    BCM56560_A0_FC_MAP_DEBUG_TMr_ENUM,
    BCM56560_A0_FC_MAP_PROFILEm_ENUM,
    BCM56560_A0_FC_STTB_BITWR_ENABLEr_ENUM,
    BCM56560_A0_FLEXIBLE_IPV6_EXT_HDRr_ENUM,
    BCM56560_A0_FP_CAM_BIST_ENABLE_LOWERr_ENUM,
    BCM56560_A0_FP_CAM_BIST_STATUSr_ENUM,
    BCM56560_A0_FP_CAM_CONTROL_SLICE_11_4r_ENUM,
    BCM56560_A0_FP_CAM_CONTROL_SLICE_3_0r_ENUM,
    BCM56560_A0_FP_CAM_DEBUG_CONTROLr_ENUM,
    BCM56560_A0_FP_CAM_DEBUG_DATAr_ENUM,
    BCM56560_A0_FP_CAM_DEBUG_SENDr_ENUM,
    BCM56560_A0_FP_COUNTER_TABLEm_ENUM,
    BCM56560_A0_FP_ECMP_HASH_CONTROLr_ENUM,
    BCM56560_A0_FP_FORCE_FORWARDING_FIELDr_ENUM,
    BCM56560_A0_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_11_4r_ENUM,
    BCM56560_A0_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0r_ENUM,
    BCM56560_A0_FP_GLOBAL_MASK_TCAMm_ENUM,
    BCM56560_A0_FP_GM_FIELDSm_ENUM,
    BCM56560_A0_FP_GM_TCAM_BLK_SEL0r_ENUM,
    BCM56560_A0_FP_GM_TCAM_BLK_SEL1r_ENUM,
    BCM56560_A0_FP_GM_TCAM_BLK_SEL2r_ENUM,
    BCM56560_A0_FP_GM_TCAM_BLK_SEL3r_ENUM,
    BCM56560_A0_FP_GM_TCAM_BLK_SEL4r_ENUM,
    BCM56560_A0_FP_GM_TCAM_BLK_SEL5r_ENUM,
    BCM56560_A0_FP_GM_TCAM_BLK_SEL6r_ENUM,
    BCM56560_A0_FP_GM_TCAM_BLK_SEL7r_ENUM,
    BCM56560_A0_FP_HG_CLASSID_SELECTm_ENUM,
    BCM56560_A0_FP_I2E_CLASSID_SELECTm_ENUM,
    BCM56560_A0_FP_METER_CONTROLm_ENUM,
    BCM56560_A0_FP_METER_TABLEm_ENUM,
    BCM56560_A0_FP_POLICY_TABLEm_ENUM,
    BCM56560_A0_FP_PORT_FIELD_SELm_ENUM,
    BCM56560_A0_FP_PORT_METER_MAPm_ENUM,
    BCM56560_A0_FP_RANGE_CHECKm_ENUM,
    BCM56560_A0_FP_SLICE_ENABLEr_ENUM,
    BCM56560_A0_FP_SLICE_INDEX_CONTROLr_ENUM,
    BCM56560_A0_FP_SLICE_KEY_CONTROLm_ENUM,
    BCM56560_A0_FP_SLICE_MAPm_ENUM,
    BCM56560_A0_FP_SLICE_METER_MAP_ENABLEr_ENUM,
    BCM56560_A0_FP_STORM_CONTROL_METERSm_ENUM,
    BCM56560_A0_FP_TCAMm_ENUM,
    BCM56560_A0_FP_TCAM_BLK_SEL0r_ENUM,
    BCM56560_A0_FP_TCAM_BLK_SEL1r_ENUM,
    BCM56560_A0_FP_TCAM_BLK_SEL2r_ENUM,
    BCM56560_A0_FP_TCAM_BLK_SEL3r_ENUM,
    BCM56560_A0_FP_TCAM_BLK_SEL4r_ENUM,
    BCM56560_A0_FP_TCAM_BLK_SEL5r_ENUM,
    BCM56560_A0_FP_TCAM_BLK_SEL6r_ENUM,
    BCM56560_A0_FP_TCAM_BLK_SEL7r_ENUM,
    BCM56560_A0_FP_UDF_OFFSETm_ENUM,
    BCM56560_A0_FP_UDF_TCAMm_ENUM,
    BCM56560_A0_FREE_LIST_DEBUG_TMr_ENUM,
    BCM56560_A0_GLOBAL_MPLS_RANGE_1_LOWERr_ENUM,
    BCM56560_A0_GLOBAL_MPLS_RANGE_1_UPPERr_ENUM,
    BCM56560_A0_GLOBAL_MPLS_RANGE_2_LOWERr_ENUM,
    BCM56560_A0_GLOBAL_MPLS_RANGE_2_UPPERr_ENUM,
    BCM56560_A0_GLOBAL_MPLS_RANGE_LOWERr_ENUM,
    BCM56560_A0_GLOBAL_MPLS_RANGE_UPPERr_ENUM,
    BCM56560_A0_GTP_PORT_TABLEm_ENUM,
    BCM56560_A0_HASH_CONTROLr_ENUM,
    BCM56560_A0_HCFC_ERRr_ENUM,
    BCM56560_A0_HG_EH_CONTROLr_ENUM,
    BCM56560_A0_HG_LOOKUP_DESTINATIONr_ENUM,
    BCM56560_A0_HG_TRUNK_BITMAPm_ENUM,
    BCM56560_A0_HG_TRUNK_FAILOVER_ENABLEm_ENUM,
    BCM56560_A0_HG_TRUNK_FAILOVER_SETm_ENUM,
    BCM56560_A0_HG_TRUNK_GROUPm_ENUM,
    BCM56560_A0_HG_TRUNK_MEMBERm_ENUM,
    BCM56560_A0_HIGIG_TRUNK_CONTROLm_ENUM,
    BCM56560_A0_HSP_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_HSP_MEMORY_TM_0r_ENUM,
    BCM56560_A0_HSP_MEMORY_TM_1r_ENUM,
    BCM56560_A0_HSP_PIPEX_SPECIAL_CONFIGr_ENUM,
    BCM56560_A0_HSP_SCHED_GLOBAL_CONFIGr_ENUM,
    BCM56560_A0_HSP_SCHED_L0_ACCUM_COMP_MEM_0m_ENUM,
    BCM56560_A0_HSP_SCHED_L0_CREDIT_MEM_0m_ENUM,
    BCM56560_A0_HSP_SCHED_L0_NODE_CONFIGr_ENUM,
    BCM56560_A0_HSP_SCHED_L0_NODE_CONNECTION_CONFIGr_ENUM,
    BCM56560_A0_HSP_SCHED_L0_NODE_WEIGHTr_ENUM,
    BCM56560_A0_HSP_SCHED_L1_ACCUM_COMP_MEM_0m_ENUM,
    BCM56560_A0_HSP_SCHED_L1_CREDIT_MEM_0m_ENUM,
    BCM56560_A0_HSP_SCHED_L1_NODE_CONFIGr_ENUM,
    BCM56560_A0_HSP_SCHED_L1_NODE_WEIGHTr_ENUM,
    BCM56560_A0_HSP_SCHED_L2_ACCUM_COMP_MEM_0m_ENUM,
    BCM56560_A0_HSP_SCHED_L2_CREDIT_MEM_0m_ENUM,
    BCM56560_A0_HSP_SCHED_L2_MC_QUEUE_CONFIGr_ENUM,
    BCM56560_A0_HSP_SCHED_L2_MC_QUEUE_WEIGHTr_ENUM,
    BCM56560_A0_HSP_SCHED_L2_UC_QUEUE_CONFIGr_ENUM,
    BCM56560_A0_HSP_SCHED_L2_UC_QUEUE_WEIGHTr_ENUM,
    BCM56560_A0_HSP_SCHED_PORT_CONFIGr_ENUM,
    BCM56560_A0_IARB_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_IARB_ING_PORT_TABLEm_ENUM,
    BCM56560_A0_IARB_LEARN_CONTROLr_ENUM,
    BCM56560_A0_IARB_LEARN_FIFO_2B_ERROR_STATUSr_ENUM,
    BCM56560_A0_IARB_MAIN_TDMm_ENUM,
    BCM56560_A0_IARB_MY_MODID_SET_64r_ENUM,
    BCM56560_A0_IARB_OLP_CONFIGr_ENUM,
    BCM56560_A0_IARB_OLP_CONFIG_1r_ENUM,
    BCM56560_A0_IARB_OPP_SCH_CONTROLr_ENUM,
    BCM56560_A0_IARB_SBUS_TIMERr_ENUM,
    BCM56560_A0_IARB_SER_CONTROLr_ENUM,
    BCM56560_A0_IARB_TDM_CONTROLr_ENUM,
    BCM56560_A0_IBCASTr_ENUM,
    BCM56560_A0_ICFG_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_ICMP_ERROR_TYPEr_ENUM,
    BCM56560_A0_ICONTROL_OPCODE_BITMAPm_ENUM,
    BCM56560_A0_ICTRLr_ENUM,
    BCM56560_A0_IDB_DBG_Br_ENUM,
    BCM56560_A0_IDB_OBM0_BANK_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM0_CA_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM0_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM0_CT_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM0_DATA_ECC_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM0_DBG_Ar_ENUM,
    BCM56560_A0_IDB_OBM0_DSCP_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM0_DSCP_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM0_DSCP_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM0_DSCP_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM0_ETAG_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM0_ETAG_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM0_ETAG_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM0_ETAG_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM0_FC_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM0_FLOW_CONTROL_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM0_FLOW_CONTROL_EVENT_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM0_INNER_TPIDr_ENUM,
    BCM56560_A0_IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM0_MAX_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM0_MAX_USAGE_SELECTr_ENUM,
    BCM56560_A0_IDB_OBM0_NIV_ETHERTYPEr_ENUM,
    BCM56560_A0_IDB_OBM0_OUTER_TPIDr_ENUM,
    BCM56560_A0_IDB_OBM0_OUTER_TPID_0r_ENUM,
    BCM56560_A0_IDB_OBM0_OUTER_TPID_1r_ENUM,
    BCM56560_A0_IDB_OBM0_OUTER_TPID_2r_ENUM,
    BCM56560_A0_IDB_OBM0_OUTER_TPID_3r_ENUM,
    BCM56560_A0_IDB_OBM0_OVERSUB_MON_PARITY_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM0_PE_ETHERTYPEr_ENUM,
    BCM56560_A0_IDB_OBM0_PORT_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM0_POWER_SAVEr_ENUM,
    BCM56560_A0_IDB_OBM0_PRI_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM0_PRI_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM0_PRI_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM0_PRI_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM0_PROTOCOL_CONTROL_0r_ENUM,
    BCM56560_A0_IDB_OBM0_PROTOCOL_CONTROL_1r_ENUM,
    BCM56560_A0_IDB_OBM0_PROTOCOL_CONTROL_2r_ENUM,
    BCM56560_A0_IDB_OBM0_QUEUE_ECC_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM0_QUEUE_SER_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM0_RAM_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM0_SER_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM0_SHARED_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM0_SHARED_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM0_SPARE_REGr_ENUM,
    BCM56560_A0_IDB_OBM0_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM0_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM1_BANK_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM1_CA_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM1_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM1_CT_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM1_DATA_ECC_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM1_DBG_Ar_ENUM,
    BCM56560_A0_IDB_OBM1_DSCP_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM1_DSCP_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM1_DSCP_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM1_DSCP_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM1_ETAG_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM1_ETAG_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM1_ETAG_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM1_ETAG_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM1_FC_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM1_FLOW_CONTROL_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM1_FLOW_CONTROL_EVENT_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM1_INNER_TPIDr_ENUM,
    BCM56560_A0_IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM1_MAX_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM1_MAX_USAGE_SELECTr_ENUM,
    BCM56560_A0_IDB_OBM1_NIV_ETHERTYPEr_ENUM,
    BCM56560_A0_IDB_OBM1_OUTER_TPIDr_ENUM,
    BCM56560_A0_IDB_OBM1_OUTER_TPID_0r_ENUM,
    BCM56560_A0_IDB_OBM1_OUTER_TPID_1r_ENUM,
    BCM56560_A0_IDB_OBM1_OUTER_TPID_2r_ENUM,
    BCM56560_A0_IDB_OBM1_OUTER_TPID_3r_ENUM,
    BCM56560_A0_IDB_OBM1_OVERSUB_MON_PARITY_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM1_PE_ETHERTYPEr_ENUM,
    BCM56560_A0_IDB_OBM1_PORT_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM1_POWER_SAVEr_ENUM,
    BCM56560_A0_IDB_OBM1_PRI_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM1_PRI_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM1_PRI_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM1_PRI_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM1_PROTOCOL_CONTROL_0r_ENUM,
    BCM56560_A0_IDB_OBM1_PROTOCOL_CONTROL_1r_ENUM,
    BCM56560_A0_IDB_OBM1_PROTOCOL_CONTROL_2r_ENUM,
    BCM56560_A0_IDB_OBM1_QUEUE_ECC_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM1_QUEUE_SER_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM1_RAM_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM1_SER_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM1_SHARED_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM1_SHARED_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM1_SPARE_REGr_ENUM,
    BCM56560_A0_IDB_OBM1_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM1_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM2_BANK_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM2_CA_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM2_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM2_CT_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM2_DATA_ECC_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM2_DBG_Ar_ENUM,
    BCM56560_A0_IDB_OBM2_DSCP_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM2_DSCP_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM2_DSCP_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM2_DSCP_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM2_ETAG_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM2_ETAG_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM2_ETAG_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM2_ETAG_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM2_FC_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM2_FLOW_CONTROL_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM2_FLOW_CONTROL_EVENT_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM2_INNER_TPIDr_ENUM,
    BCM56560_A0_IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM2_MAX_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM2_MAX_USAGE_SELECTr_ENUM,
    BCM56560_A0_IDB_OBM2_NIV_ETHERTYPEr_ENUM,
    BCM56560_A0_IDB_OBM2_OUTER_TPIDr_ENUM,
    BCM56560_A0_IDB_OBM2_OUTER_TPID_0r_ENUM,
    BCM56560_A0_IDB_OBM2_OUTER_TPID_1r_ENUM,
    BCM56560_A0_IDB_OBM2_OUTER_TPID_2r_ENUM,
    BCM56560_A0_IDB_OBM2_OUTER_TPID_3r_ENUM,
    BCM56560_A0_IDB_OBM2_OVERSUB_MON_PARITY_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM2_PE_ETHERTYPEr_ENUM,
    BCM56560_A0_IDB_OBM2_PORT_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM2_POWER_SAVEr_ENUM,
    BCM56560_A0_IDB_OBM2_PRI_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM2_PRI_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM2_PRI_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM2_PRI_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM2_PROTOCOL_CONTROL_0r_ENUM,
    BCM56560_A0_IDB_OBM2_PROTOCOL_CONTROL_1r_ENUM,
    BCM56560_A0_IDB_OBM2_PROTOCOL_CONTROL_2r_ENUM,
    BCM56560_A0_IDB_OBM2_QUEUE_ECC_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM2_QUEUE_SER_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM2_RAM_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM2_SER_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM2_SHARED_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM2_SHARED_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM2_SPARE_REGr_ENUM,
    BCM56560_A0_IDB_OBM2_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM2_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM3_BANK_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM3_CA_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM3_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM3_CT_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM3_DATA_ECC_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM3_DBG_Ar_ENUM,
    BCM56560_A0_IDB_OBM3_DSCP_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM3_DSCP_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM3_DSCP_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM3_DSCP_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM3_ETAG_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM3_ETAG_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM3_ETAG_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM3_ETAG_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM3_FC_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM3_FLOW_CONTROL_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM3_FLOW_CONTROL_EVENT_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM3_INNER_TPIDr_ENUM,
    BCM56560_A0_IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM3_MAX_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM3_MAX_USAGE_SELECTr_ENUM,
    BCM56560_A0_IDB_OBM3_NIV_ETHERTYPEr_ENUM,
    BCM56560_A0_IDB_OBM3_OUTER_TPIDr_ENUM,
    BCM56560_A0_IDB_OBM3_OUTER_TPID_0r_ENUM,
    BCM56560_A0_IDB_OBM3_OUTER_TPID_1r_ENUM,
    BCM56560_A0_IDB_OBM3_OUTER_TPID_2r_ENUM,
    BCM56560_A0_IDB_OBM3_OUTER_TPID_3r_ENUM,
    BCM56560_A0_IDB_OBM3_OVERSUB_MON_PARITY_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM3_PE_ETHERTYPEr_ENUM,
    BCM56560_A0_IDB_OBM3_PORT_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM3_POWER_SAVEr_ENUM,
    BCM56560_A0_IDB_OBM3_PRI_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM3_PRI_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM3_PRI_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM3_PRI_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM3_PROTOCOL_CONTROL_0r_ENUM,
    BCM56560_A0_IDB_OBM3_PROTOCOL_CONTROL_1r_ENUM,
    BCM56560_A0_IDB_OBM3_PROTOCOL_CONTROL_2r_ENUM,
    BCM56560_A0_IDB_OBM3_QUEUE_ECC_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM3_QUEUE_SER_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM3_RAM_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM3_SER_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM3_SHARED_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM3_SHARED_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM3_SPARE_REGr_ENUM,
    BCM56560_A0_IDB_OBM3_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM3_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM4_BANK_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM4_CA_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM4_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM4_CT_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM4_DATA_ECC_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM4_DBG_Ar_ENUM,
    BCM56560_A0_IDB_OBM4_DSCP_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM4_DSCP_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM4_DSCP_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM4_DSCP_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM4_ETAG_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM4_ETAG_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM4_ETAG_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM4_ETAG_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM4_FC_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM4_FLOW_CONTROL_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM4_FLOW_CONTROL_EVENT_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM4_INNER_TPIDr_ENUM,
    BCM56560_A0_IDB_OBM4_LOSSLESS0_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM4_LOSSLESS0_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM4_LOSSLESS1_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM4_LOSSLESS1_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM4_LOSSY_HI_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM4_LOSSY_HI_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM4_LOSSY_LO_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM4_LOSSY_LO_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM4_MAX_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM4_MAX_USAGE_SELECTr_ENUM,
    BCM56560_A0_IDB_OBM4_NIV_ETHERTYPEr_ENUM,
    BCM56560_A0_IDB_OBM4_OUTER_TPIDr_ENUM,
    BCM56560_A0_IDB_OBM4_OUTER_TPID_0r_ENUM,
    BCM56560_A0_IDB_OBM4_OUTER_TPID_1r_ENUM,
    BCM56560_A0_IDB_OBM4_OUTER_TPID_2r_ENUM,
    BCM56560_A0_IDB_OBM4_OUTER_TPID_3r_ENUM,
    BCM56560_A0_IDB_OBM4_OVERSUB_MON_PARITY_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM4_PE_ETHERTYPEr_ENUM,
    BCM56560_A0_IDB_OBM4_PORT_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM4_POWER_SAVEr_ENUM,
    BCM56560_A0_IDB_OBM4_PRI_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM4_PRI_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM4_PRI_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM4_PRI_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM4_PROTOCOL_CONTROL_0r_ENUM,
    BCM56560_A0_IDB_OBM4_PROTOCOL_CONTROL_1r_ENUM,
    BCM56560_A0_IDB_OBM4_PROTOCOL_CONTROL_2r_ENUM,
    BCM56560_A0_IDB_OBM4_QUEUE_ECC_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM4_QUEUE_SER_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM4_RAM_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM4_SER_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM4_SHARED_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM4_SHARED_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM4_SPARE_REGr_ENUM,
    BCM56560_A0_IDB_OBM4_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM4_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM5_BANK_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM5_CA_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM5_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM5_CT_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM5_DATA_ECC_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM5_DBG_Ar_ENUM,
    BCM56560_A0_IDB_OBM5_DSCP_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM5_DSCP_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM5_DSCP_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM5_DSCP_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM5_ETAG_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM5_ETAG_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM5_ETAG_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM5_ETAG_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM5_FC_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM5_FLOW_CONTROL_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM5_FLOW_CONTROL_EVENT_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM5_INNER_TPIDr_ENUM,
    BCM56560_A0_IDB_OBM5_LOSSLESS0_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM5_LOSSLESS0_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM5_LOSSLESS1_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM5_LOSSLESS1_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM5_LOSSY_HI_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM5_LOSSY_HI_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM5_LOSSY_LO_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM5_LOSSY_LO_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM5_MAX_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM5_MAX_USAGE_SELECTr_ENUM,
    BCM56560_A0_IDB_OBM5_NIV_ETHERTYPEr_ENUM,
    BCM56560_A0_IDB_OBM5_OUTER_TPIDr_ENUM,
    BCM56560_A0_IDB_OBM5_OUTER_TPID_0r_ENUM,
    BCM56560_A0_IDB_OBM5_OUTER_TPID_1r_ENUM,
    BCM56560_A0_IDB_OBM5_OUTER_TPID_2r_ENUM,
    BCM56560_A0_IDB_OBM5_OUTER_TPID_3r_ENUM,
    BCM56560_A0_IDB_OBM5_OVERSUB_MON_PARITY_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM5_PE_ETHERTYPEr_ENUM,
    BCM56560_A0_IDB_OBM5_PORT_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM5_POWER_SAVEr_ENUM,
    BCM56560_A0_IDB_OBM5_PRI_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM5_PRI_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM5_PRI_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM5_PRI_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM5_PROTOCOL_CONTROL_0r_ENUM,
    BCM56560_A0_IDB_OBM5_PROTOCOL_CONTROL_1r_ENUM,
    BCM56560_A0_IDB_OBM5_PROTOCOL_CONTROL_2r_ENUM,
    BCM56560_A0_IDB_OBM5_QUEUE_ECC_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM5_QUEUE_SER_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM5_RAM_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM5_SER_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM5_SHARED_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM5_SHARED_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM5_SPARE_REGr_ENUM,
    BCM56560_A0_IDB_OBM5_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM5_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM6_BANK_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM6_CA_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM6_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM6_CT_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM6_DATA_ECC_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM6_DBG_Ar_ENUM,
    BCM56560_A0_IDB_OBM6_DSCP_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM6_DSCP_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM6_DSCP_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM6_DSCP_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM6_ETAG_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM6_ETAG_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM6_ETAG_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM6_ETAG_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM6_FC_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM6_FLOW_CONTROL_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM6_FLOW_CONTROL_EVENT_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM6_INNER_TPIDr_ENUM,
    BCM56560_A0_IDB_OBM6_LOSSLESS0_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM6_LOSSLESS0_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM6_LOSSLESS1_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM6_LOSSLESS1_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM6_LOSSY_HI_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM6_LOSSY_HI_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM6_LOSSY_LO_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM6_LOSSY_LO_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM6_MAX_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM6_MAX_USAGE_SELECTr_ENUM,
    BCM56560_A0_IDB_OBM6_NIV_ETHERTYPEr_ENUM,
    BCM56560_A0_IDB_OBM6_OUTER_TPIDr_ENUM,
    BCM56560_A0_IDB_OBM6_OUTER_TPID_0r_ENUM,
    BCM56560_A0_IDB_OBM6_OUTER_TPID_1r_ENUM,
    BCM56560_A0_IDB_OBM6_OUTER_TPID_2r_ENUM,
    BCM56560_A0_IDB_OBM6_OUTER_TPID_3r_ENUM,
    BCM56560_A0_IDB_OBM6_OVERSUB_MON_PARITY_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM6_PE_ETHERTYPEr_ENUM,
    BCM56560_A0_IDB_OBM6_PORT_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM6_POWER_SAVEr_ENUM,
    BCM56560_A0_IDB_OBM6_PRI_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM6_PRI_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM6_PRI_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM6_PRI_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM6_PROTOCOL_CONTROL_0r_ENUM,
    BCM56560_A0_IDB_OBM6_PROTOCOL_CONTROL_1r_ENUM,
    BCM56560_A0_IDB_OBM6_PROTOCOL_CONTROL_2r_ENUM,
    BCM56560_A0_IDB_OBM6_QUEUE_ECC_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM6_QUEUE_SER_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM6_RAM_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM6_SER_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM6_SHARED_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM6_SHARED_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM6_SPARE_REGr_ENUM,
    BCM56560_A0_IDB_OBM6_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM6_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM7_BANK_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM7_CA_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM7_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM7_CT_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM7_DATA_ECC_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM7_DBG_Ar_ENUM,
    BCM56560_A0_IDB_OBM7_DSCP_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM7_DSCP_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM7_DSCP_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM7_DSCP_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM7_ETAG_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM7_ETAG_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM7_ETAG_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM7_ETAG_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM7_FC_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM7_FLOW_CONTROL_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM7_FLOW_CONTROL_EVENT_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM7_INNER_TPIDr_ENUM,
    BCM56560_A0_IDB_OBM7_LOSSLESS0_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM7_LOSSLESS0_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM7_LOSSLESS1_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM7_LOSSLESS1_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM7_LOSSY_HI_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM7_LOSSY_HI_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM7_LOSSY_LO_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM7_LOSSY_LO_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM7_MAX_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM7_MAX_USAGE_SELECTr_ENUM,
    BCM56560_A0_IDB_OBM7_NIV_ETHERTYPEr_ENUM,
    BCM56560_A0_IDB_OBM7_OUTER_TPIDr_ENUM,
    BCM56560_A0_IDB_OBM7_OUTER_TPID_0r_ENUM,
    BCM56560_A0_IDB_OBM7_OUTER_TPID_1r_ENUM,
    BCM56560_A0_IDB_OBM7_OUTER_TPID_2r_ENUM,
    BCM56560_A0_IDB_OBM7_OUTER_TPID_3r_ENUM,
    BCM56560_A0_IDB_OBM7_OVERSUB_MON_PARITY_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM7_PE_ETHERTYPEr_ENUM,
    BCM56560_A0_IDB_OBM7_PORT_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM7_POWER_SAVEr_ENUM,
    BCM56560_A0_IDB_OBM7_PRI_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM7_PRI_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM7_PRI_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM7_PRI_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM7_PROTOCOL_CONTROL_0r_ENUM,
    BCM56560_A0_IDB_OBM7_PROTOCOL_CONTROL_1r_ENUM,
    BCM56560_A0_IDB_OBM7_PROTOCOL_CONTROL_2r_ENUM,
    BCM56560_A0_IDB_OBM7_QUEUE_ECC_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM7_QUEUE_SER_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM7_RAM_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM7_SER_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM7_SHARED_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM7_SHARED_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM7_SPARE_REGr_ENUM,
    BCM56560_A0_IDB_OBM7_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM7_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM8_BANK_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM8_CA_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM8_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM8_CT_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM8_DATA_ECC_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM8_DBG_Ar_ENUM,
    BCM56560_A0_IDB_OBM8_DSCP_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM8_DSCP_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM8_DSCP_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM8_DSCP_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM8_ETAG_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM8_ETAG_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM8_ETAG_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM8_ETAG_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM8_FC_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM8_FLOW_CONTROL_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM8_FLOW_CONTROL_EVENT_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM8_INNER_TPIDr_ENUM,
    BCM56560_A0_IDB_OBM8_LOSSLESS0_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM8_LOSSLESS0_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM8_LOSSLESS1_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM8_LOSSLESS1_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM8_LOSSY_HI_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM8_LOSSY_HI_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM8_LOSSY_LO_BYTE_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM8_LOSSY_LO_PKT_DROP_COUNTr_ENUM,
    BCM56560_A0_IDB_OBM8_MAX_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM8_MAX_USAGE_SELECTr_ENUM,
    BCM56560_A0_IDB_OBM8_NIV_ETHERTYPEr_ENUM,
    BCM56560_A0_IDB_OBM8_OUTER_TPIDr_ENUM,
    BCM56560_A0_IDB_OBM8_OUTER_TPID_0r_ENUM,
    BCM56560_A0_IDB_OBM8_OUTER_TPID_1r_ENUM,
    BCM56560_A0_IDB_OBM8_OUTER_TPID_2r_ENUM,
    BCM56560_A0_IDB_OBM8_OUTER_TPID_3r_ENUM,
    BCM56560_A0_IDB_OBM8_OVERSUB_MON_PARITY_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM8_PE_ETHERTYPEr_ENUM,
    BCM56560_A0_IDB_OBM8_PORT_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM8_POWER_SAVEr_ENUM,
    BCM56560_A0_IDB_OBM8_PRI_MAP_PORT0m_ENUM,
    BCM56560_A0_IDB_OBM8_PRI_MAP_PORT1m_ENUM,
    BCM56560_A0_IDB_OBM8_PRI_MAP_PORT2m_ENUM,
    BCM56560_A0_IDB_OBM8_PRI_MAP_PORT3m_ENUM,
    BCM56560_A0_IDB_OBM8_PROTOCOL_CONTROL_0r_ENUM,
    BCM56560_A0_IDB_OBM8_PROTOCOL_CONTROL_1r_ENUM,
    BCM56560_A0_IDB_OBM8_PROTOCOL_CONTROL_2r_ENUM,
    BCM56560_A0_IDB_OBM8_QUEUE_ECC_STATUSr_ENUM,
    BCM56560_A0_IDB_OBM8_QUEUE_SER_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM8_RAM_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM8_SER_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM8_SHARED_CONFIGr_ENUM,
    BCM56560_A0_IDB_OBM8_SHARED_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM8_SPARE_REGr_ENUM,
    BCM56560_A0_IDB_OBM8_THRESHOLDr_ENUM,
    BCM56560_A0_IDB_OBM8_USAGEr_ENUM,
    BCM56560_A0_IDB_OBM_CA_CONTROLr_ENUM,
    BCM56560_A0_IDB_OBM_MAX_USAGE_SELECTr_ENUM,
    BCM56560_A0_IE2E_CONTROLr_ENUM,
    BCM56560_A0_IEEE1588_TIME_CONTROLr_ENUM,
    BCM56560_A0_IEEE1588_TIME_FRAC_SEC_LOWERr_ENUM,
    BCM56560_A0_IEEE1588_TIME_FRAC_SEC_UPPERr_ENUM,
    BCM56560_A0_IEEE1588_TIME_FREQ_CONTROLr_ENUM,
    BCM56560_A0_IEEE1588_TIME_LEAP_SEC_CONTROLr_ENUM,
    BCM56560_A0_IEEE1588_TIME_SECr_ENUM,
    BCM56560_A0_IFP_COS_MAPm_ENUM,
    BCM56560_A0_IFP_COUNTER_MUX_RAM_CONTROLr_ENUM,
    BCM56560_A0_IFP_COUNTER_RAM_CONTROLr_ENUM,
    BCM56560_A0_IFP_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_IFP_GM_LOGICAL_TO_PHYSICAL_MAPPINGr_ENUM,
    BCM56560_A0_IFP_METER_MUX_RAM_CONTROLr_ENUM,
    BCM56560_A0_IFP_METER_RAM_CONTROLr_ENUM,
    BCM56560_A0_IFP_PARITY_CONTROLr_ENUM,
    BCM56560_A0_IFP_POLICY_RAM_CONTROLr_ENUM,
    BCM56560_A0_IFP_PORT_METER_MAP_RAM_CONTROLr_ENUM,
    BCM56560_A0_IFP_PWR_WATCH_DOG_CONTROLr_ENUM,
    BCM56560_A0_IFP_PWR_WATCH_DOG_STATUSr_ENUM,
    BCM56560_A0_IFP_REDIRECTION_PROFILEm_ENUM,
    BCM56560_A0_IFP_STORM_RAM_CONTROLr_ENUM,
    BCM56560_A0_IGMP_MLD_PKT_CONTROLr_ENUM,
    BCM56560_A0_IHG_LOOKUPr_ENUM,
    BCM56560_A0_IIPMCr_ENUM,
    BCM56560_A0_IL2L3_BUS_SER_CONTROLr_ENUM,
    BCM56560_A0_IL2LU_INTR_ENABLEr_ENUM,
    BCM56560_A0_IL2LU_INTR_STATUSr_ENUM,
    BCM56560_A0_IL2LU_PWR_WATCH_DOG_CONTROLr_ENUM,
    BCM56560_A0_IL2LU_PWR_WATCH_DOG_STATUSr_ENUM,
    BCM56560_A0_ILPM_MEMORY_DBGCTRL_1r_ENUM,
    BCM56560_A0_ILPM_SER_CONTROLr_ENUM,
    BCM56560_A0_ILPM_SER_CONTROL_1r_ENUM,
    BCM56560_A0_ILTOMCr_ENUM,
    BCM56560_A0_IMIRROR_BITMAPm_ENUM,
    BCM56560_A0_IMPLS_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_IMRP4r_ENUM,
    BCM56560_A0_IMRP6r_ENUM,
    BCM56560_A0_IM_MTP_INDEXm_ENUM,
    BCM56560_A0_ING_1588_INGRESS_CTRLm_ENUM,
    BCM56560_A0_ING_1588_PARSING_CONTROLr_ENUM,
    BCM56560_A0_ING_1588OMPLSr_ENUM,
    BCM56560_A0_ING_ACTIVE_L3_IIF_PROFILEm_ENUM,
    BCM56560_A0_ING_BYPASS_CTRLr_ENUM,
    BCM56560_A0_ING_CONFIG_64r_ENUM,
    BCM56560_A0_ING_COS_MODE_64r_ENUM,
    BCM56560_A0_ING_DEST_PORT_ENABLEm_ENUM,
    BCM56560_A0_ING_DNAT_ADDRESS_TYPEm_ENUM,
    BCM56560_A0_ING_DNAT_ADDRESS_TYPE_HASH_CONTROLr_ENUM,
    BCM56560_A0_ING_DNAT_ADDRESS_TYPE_RAM_CONTROLr_ENUM,
    BCM56560_A0_ING_DVP_2_TABLEm_ENUM,
    BCM56560_A0_ING_DVP_TABLEm_ENUM,
    BCM56560_A0_ING_EGRMSKBMAPm_ENUM,
    BCM56560_A0_ING_EN_EFILTER_BITMAPm_ENUM,
    BCM56560_A0_ING_ETAG_PCP_MAPPINGm_ENUM,
    BCM56560_A0_ING_ETAG_PCP_MAPPING_CONTROL_DBGCTRLr_ENUM,
    BCM56560_A0_ING_EVENT_DEBUGr_ENUM,
    BCM56560_A0_ING_EVENT_DEBUG_2r_ENUM,
    BCM56560_A0_ING_EVENT_DEBUG_3r_ENUM,
    BCM56560_A0_ING_FCOE_ETHERTYPEr_ENUM,
    BCM56560_A0_ING_FC_HEADER_TYPEm_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_0m_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_1m_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_2m_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_3m_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_4m_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_5m_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_6m_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_7m_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_LM_CONFIGr_ENUM,
    BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_0m_ENUM,
    BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_1m_ENUM,
    BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_2m_ENUM,
    BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_3m_ENUM,
    BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_4m_ENUM,
    BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_5m_ENUM,
    BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_6m_ENUM,
    BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_7m_ENUM,
    BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_10r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_11r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_12r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_13r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_14r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_15r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_16r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_17r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_18r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_19r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_20r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_21r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_22r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_23r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_24r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_25r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_26r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_27r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_28r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_29r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_30r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_31r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_8r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_9r_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_PRI_MAPm_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PKT_RES_MAPm_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PORT_MAPm_ENUM,
    BCM56560_A0_ING_FLEX_CTR_PRI_CNG_MAPm_ENUM,
    BCM56560_A0_ING_FLEX_CTR_TOS_MAPm_ENUM,
    BCM56560_A0_ING_GTP_CONTROLr_ENUM,
    BCM56560_A0_ING_HASH_CONFIG_0r_ENUM,
    BCM56560_A0_ING_HBFC_CNM_ETHERTYPEr_ENUM,
    BCM56560_A0_ING_HBFC_CNTAG_ETHERTYPEr_ENUM,
    BCM56560_A0_ING_HIGIG_TRUNK_OVERRIDE_PROFILEm_ENUM,
    BCM56560_A0_ING_HW_RESET_CONTROL_1r_ENUM,
    BCM56560_A0_ING_HW_RESET_CONTROL_2r_ENUM,
    BCM56560_A0_ING_ICNM_IDr_ENUM,
    BCM56560_A0_ING_ICNM_MACDA_LSr_ENUM,
    BCM56560_A0_ING_ICNM_MACDA_MSr_ENUM,
    BCM56560_A0_ING_ICNM_MACSA_LSr_ENUM,
    BCM56560_A0_ING_ICNM_MACSA_MSr_ENUM,
    BCM56560_A0_ING_IPV6_MC_RESERVED_ADDRESSm_ENUM,
    BCM56560_A0_ING_L2_TUNNEL_PARSE_CONTROLr_ENUM,
    BCM56560_A0_ING_L3_NEXT_HOPm_ENUM,
    BCM56560_A0_ING_L3_NEXT_HOP_BANK_SELr_ENUM,
    BCM56560_A0_ING_MIRROR_COS_CONTROLr_ENUM,
    BCM56560_A0_ING_MISC_CONFIGr_ENUM,
    BCM56560_A0_ING_MISC_CONFIG2r_ENUM,
    BCM56560_A0_ING_MISC_PORT_CONFIGr_ENUM,
    BCM56560_A0_ING_MODMAP_CTRLr_ENUM,
    BCM56560_A0_ING_MOD_MAP_TABLEm_ENUM,
    BCM56560_A0_ING_MPLS_EXP_MAPPINGm_ENUM,
    BCM56560_A0_ING_MPLS_EXP_MAPPING_1m_ENUM,
    BCM56560_A0_ING_MPLS_INNER_TPIDr_ENUM,
    BCM56560_A0_ING_MPLS_TPIDr_ENUM,
    BCM56560_A0_ING_MPLS_TPID_0r_ENUM,
    BCM56560_A0_ING_MPLS_TPID_1r_ENUM,
    BCM56560_A0_ING_MPLS_TPID_2r_ENUM,
    BCM56560_A0_ING_MPLS_TPID_3r_ENUM,
    BCM56560_A0_ING_NETWORK_PRUNE_CONTROLm_ENUM,
    BCM56560_A0_ING_NIV_CONFIGr_ENUM,
    BCM56560_A0_ING_NIV_RX_FRAMES_ERROR_DROPr_ENUM,
    BCM56560_A0_ING_NIV_RX_FRAMES_FORWARDING_DROPr_ENUM,
    BCM56560_A0_ING_NIV_RX_FRAMES_VLAN_TAGGEDr_ENUM,
    BCM56560_A0_ING_OLP_CONFIG_0_64r_ENUM,
    BCM56560_A0_ING_OLP_CONFIG_1_64r_ENUM,
    BCM56560_A0_ING_OUTER_DOT1P_MAPPING_TABLEm_ENUM,
    BCM56560_A0_ING_OUTER_TPIDr_ENUM,
    BCM56560_A0_ING_OUTER_TPID_0r_ENUM,
    BCM56560_A0_ING_OUTER_TPID_1r_ENUM,
    BCM56560_A0_ING_OUTER_TPID_2r_ENUM,
    BCM56560_A0_ING_OUTER_TPID_3r_ENUM,
    BCM56560_A0_ING_PACKET_PROCESSING_CONTROLr_ENUM,
    BCM56560_A0_ING_PACKET_PROCESSING_CONTROL_0r_ENUM,
    BCM56560_A0_ING_PACKET_PROCESSING_CONTROL_1r_ENUM,
    BCM56560_A0_ING_PBI_DEBUG_CTRL_0_64r_ENUM,
    BCM56560_A0_ING_PBI_DEBUG_CTRL_1_64r_ENUM,
    BCM56560_A0_ING_PHYS_TO_LOGIC_MAPm_ENUM,
    BCM56560_A0_ING_PRI_CNG_MAPm_ENUM,
    BCM56560_A0_ING_PW_TERM_SEQ_NUMm_ENUM,
    BCM56560_A0_ING_QCN_CNM_ETHERTYPEr_ENUM,
    BCM56560_A0_ING_QCN_CNTAG_ETHERTYPEr_ENUM,
    BCM56560_A0_ING_Q_BEGINr_ENUM,
    BCM56560_A0_ING_ROUTED_INT_PRI_MAPPINGm_ENUM,
    BCM56560_A0_ING_SCTP_CONTROLr_ENUM,
    BCM56560_A0_ING_SER_FIFOm_ENUM,
    BCM56560_A0_ING_SER_FIFO_CTRLr_ENUM,
    BCM56560_A0_ING_SNATm_ENUM,
    BCM56560_A0_ING_SNAT_CAM_BIST_CONFIGr_ENUM,
    BCM56560_A0_ING_SNAT_CAM_BIST_CONTROLr_ENUM,
    BCM56560_A0_ING_SNAT_CAM_BIST_DBG_DATAr_ENUM,
    BCM56560_A0_ING_SNAT_CAM_BIST_STATUSr_ENUM,
    BCM56560_A0_ING_SNAT_DATA_ONLYm_ENUM,
    BCM56560_A0_ING_SNAT_HIT_ONLYm_ENUM,
    BCM56560_A0_ING_SNAT_ONLYm_ENUM,
    BCM56560_A0_ING_SVM_CONTROLr_ENUM,
    BCM56560_A0_ING_SVM_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr_ENUM,
    BCM56560_A0_ING_SVM_METER_TABLE_COM_CONTROLr_ENUM,
    BCM56560_A0_ING_SVM_METER_TABLE_CONFIG_CONTROLr_ENUM,
    BCM56560_A0_ING_SVM_METER_TABLE_EXC_CONTROLr_ENUM,
    BCM56560_A0_ING_SVM_METER_TABLE_LRN_CONTROLr_ENUM,
    BCM56560_A0_ING_SVM_OFFSET_TABLE_CONTROLr_ENUM,
    BCM56560_A0_ING_SVM_PKT_ATTR_SELECTOR_KEYr_ENUM,
    BCM56560_A0_ING_SVM_PKT_ATTR_SELECTOR_KEY_0r_ENUM,
    BCM56560_A0_ING_SVM_PKT_ATTR_SELECTOR_KEY_1r_ENUM,
    BCM56560_A0_ING_SVM_PKT_ATTR_SELECTOR_KEY_2r_ENUM,
    BCM56560_A0_ING_SVM_PKT_ATTR_SELECTOR_KEY_3r_ENUM,
    BCM56560_A0_ING_SVM_PKT_PRI_MAPm_ENUM,
    BCM56560_A0_ING_SVM_PKT_RES_MAPm_ENUM,
    BCM56560_A0_ING_SVM_POLICY_TABLE_CONTROLr_ENUM,
    BCM56560_A0_ING_SVM_PORT_MAPm_ENUM,
    BCM56560_A0_ING_SVM_PRI_CNG_MAPm_ENUM,
    BCM56560_A0_ING_SVM_SER_CONTROLr_ENUM,
    BCM56560_A0_ING_SVM_TOS_MAPm_ENUM,
    BCM56560_A0_ING_SYS_RSVD_VIDr_ENUM,
    BCM56560_A0_ING_TRILL_ADJACENCYr_ENUM,
    BCM56560_A0_ING_TRILL_PARSE_CONTROLm_ENUM,
    BCM56560_A0_ING_TRILL_PAYLOAD_PARSE_CONTROLm_ENUM,
    BCM56560_A0_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_ENUM,
    BCM56560_A0_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr_ENUM,
    BCM56560_A0_ING_TRILL_RX_PKTSr_ENUM,
    BCM56560_A0_ING_UNTAGGED_PHBm_ENUM,
    BCM56560_A0_ING_VFT_PRI_MAPm_ENUM,
    BCM56560_A0_ING_VLAN_RANGEm_ENUM,
    BCM56560_A0_ING_VLAN_TAG_ACTION_PROFILEm_ENUM,
    BCM56560_A0_ING_VLAN_TAG_ACTION_PROFILE_CONTROL_DBGCTRLr_ENUM,
    BCM56560_A0_ING_VLAN_VFI_MEMBERSHIPm_ENUM,
    BCM56560_A0_ING_VOQFC_IDr_ENUM,
    BCM56560_A0_ING_VOQFC_MACDA_LSr_ENUM,
    BCM56560_A0_ING_VOQFC_MACDA_MSr_ENUM,
    BCM56560_A0_ING_VP_VLAN_MEMBERSHIPm_ENUM,
    BCM56560_A0_ING_VP_VLAN_MEMBERSHIP_ACTION_Am_ENUM,
    BCM56560_A0_ING_VP_VLAN_MEMBERSHIP_ACTION_Bm_ENUM,
    BCM56560_A0_ING_VP_VLAN_MEMBERSHIP_HASH_CONTROLr_ENUM,
    BCM56560_A0_ING_VP_VLAN_MEMBERSHIP_RAM_CONTROLr_ENUM,
    BCM56560_A0_ING_VP_VLAN_MEMBERSHIP_REMAP_Am_ENUM,
    BCM56560_A0_ING_VP_VLAN_MEMBERSHIP_REMAP_Bm_ENUM,
    BCM56560_A0_ING_VSANm_ENUM,
    BCM56560_A0_ING_WESP_PROTO_CONTROLr_ENUM,
    BCM56560_A0_INITIAL_ING_L3_NEXT_HOPm_ENUM,
    BCM56560_A0_INITIAL_ING_L3_NEXT_HOP_BANK_SELr_ENUM,
    BCM56560_A0_INITIAL_L3_ECMPm_ENUM,
    BCM56560_A0_INITIAL_L3_ECMP_GROUPm_ENUM,
    BCM56560_A0_INITIAL_PROT_NHI_DOUBLE_WIDE_TABLEm_ENUM,
    BCM56560_A0_INITIAL_PROT_NHI_TABLEm_ENUM,
    BCM56560_A0_INITIAL_PROT_NHI_TABLE_1m_ENUM,
    BCM56560_A0_INITIAL_PROT_OFFSET_TABLEm_ENUM,
    BCM56560_A0_INTFI_CFGr_ENUM,
    BCM56560_A0_INTFI_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_INTFI_MAP_L0_TBL_ADDRr_ENUM,
    BCM56560_A0_INTFI_MAP_L1_TBL_ADDRr_ENUM,
    BCM56560_A0_INTFI_MAP_L2_TBL_ADDRr_ENUM,
    BCM56560_A0_INTFI_MAP_S1_TBL_ADDRr_ENUM,
    BCM56560_A0_INTFI_OOBFC_MSG_RX_FAILED_CNTr_ENUM,
    BCM56560_A0_INTFO_CONGST_STr_ENUM,
    BCM56560_A0_INTFO_E2ECC_MERGE_MCQ_POOLr_ENUM,
    BCM56560_A0_INTFO_E2ECC_MERGE_RQE_POOLr_ENUM,
    BCM56560_A0_INTFO_E2ECC_POOL_STATE_REPORT_ENABLEr_ENUM,
    BCM56560_A0_INTFO_FCN_ENr_ENUM,
    BCM56560_A0_INTFO_HW_UPDATE_DISr_ENUM,
    BCM56560_A0_INTFO_OOBFC_MSG_RX_FAILED_CNTr_ENUM,
    BCM56560_A0_INTFO_OOBFC_MSG_RX_FAILED_CNT0r_ENUM,
    BCM56560_A0_INTFO_OOBFC_MSG_RX_FAILED_CNT1r_ENUM,
    BCM56560_A0_INTFO_OOBFC_MSG_RX_FAILED_CNT2r_ENUM,
    BCM56560_A0_INTFO_OOBFC_MSG_RX_FAILED_CNT3r_ENUM,
    BCM56560_A0_INTFO_QCN_SRAM_TMr_ENUM,
    BCM56560_A0_IP0_INTR_ENABLEr_ENUM,
    BCM56560_A0_IP0_INTR_STATUSr_ENUM,
    BCM56560_A0_IPARS_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_IPARS_PACKET_BUFFER_CONTROL_INFOr_ENUM,
    BCM56560_A0_IPARS_SER_CONTROLr_ENUM,
    BCM56560_A0_IPMC_MEMORY_DEBUG_TMr_ENUM,
    BCM56560_A0_IPROC_WRAP_PCIE_PERST_CNT_MAX_VALr_ENUM,
    BCM56560_A0_IPROC_WRAP_PCIE_PERST_CTRLr_ENUM,
    BCM56560_A0_IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_ENUM,
    BCM56560_A0_IPV6_MIN_FRAG_SIZEr_ENUM,
    BCM56560_A0_IP_MULTICAST_TCAMm_ENUM,
    BCM56560_A0_IP_MULTICAST_TCAM_BIST_CONFIGr_ENUM,
    BCM56560_A0_IP_MULTICAST_TCAM_BIST_CONTROLr_ENUM,
    BCM56560_A0_IP_MULTICAST_TCAM_BIST_DBG_DATAr_ENUM,
    BCM56560_A0_IP_MULTICAST_TCAM_BIST_STATUSr_ENUM,
    BCM56560_A0_IP_OPTION_CONTROL_PROFILE_TABLEm_ENUM,
    BCM56560_A0_IP_TO_CMICM_CREDIT_TRANSFERr_ENUM,
    BCM56560_A0_IRSEL1_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_IRSEL1_SER_CONTROLr_ENUM,
    BCM56560_A0_IRSEL2_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_IRSEL2_SER_CONTROLr_ENUM,
    BCM56560_A0_ISS_LOG_TO_PHY_BANK_MAP_2r_ENUM,
    BCM56560_A0_ISS_MEMORY_CONTROL_0r_ENUM,
    BCM56560_A0_ISS_MEMORY_CONTROL_1r_ENUM,
    BCM56560_A0_ISS_MEMORY_CONTROL_2r_ENUM,
    BCM56560_A0_ISS_MEMORY_CONTROL_3r_ENUM,
    BCM56560_A0_ISS_MEMORY_CONTROL_4r_ENUM,
    BCM56560_A0_ISS_MEMORY_CONTROL_5r_ENUM,
    BCM56560_A0_ISS_MEMORY_CONTROL_84r_ENUM,
    BCM56560_A0_ISW1_SER_CONTROLr_ENUM,
    BCM56560_A0_ISW2_SER_CONTROL_0r_ENUM,
    BCM56560_A0_ISW2_SER_CONTROL_1r_ENUM,
    BCM56560_A0_ISW2_SER_CONTROL_2r_ENUM,
    BCM56560_A0_IUNHGIr_ENUM,
    BCM56560_A0_IUNKOPCr_ENUM,
    BCM56560_A0_IVXLT_SER_CONTROLr_ENUM,
    BCM56560_A0_KNOWN_MCAST_BLOCK_MASKm_ENUM,
    BCM56560_A0_L2GRE_CONTROLr_ENUM,
    BCM56560_A0_L2GRE_DEFAULT_NETWORK_SVPr_ENUM,
    BCM56560_A0_L2MCm_ENUM,
    BCM56560_A0_L2Xm_ENUM,
    BCM56560_A0_L2_AGE_DEBUGr_ENUM,
    BCM56560_A0_L2_AGE_DEBUG_2r_ENUM,
    BCM56560_A0_L2_AGE_TIMERr_ENUM,
    BCM56560_A0_L2_BULK_CONTROLr_ENUM,
    BCM56560_A0_L2_BULK_ECC_STATUSr_ENUM,
    BCM56560_A0_L2_BULK_MATCH_DATAm_ENUM,
    BCM56560_A0_L2_BULK_MATCH_MASKm_ENUM,
    BCM56560_A0_L2_BULK_REPLACE_DATAm_ENUM,
    BCM56560_A0_L2_BULK_REPLACE_MASKm_ENUM,
    BCM56560_A0_L2_ENDPOINT_IDm_ENUM,
    BCM56560_A0_L2_ENDPOINT_ID_DBGCTRL_0r_ENUM,
    BCM56560_A0_L2_ENDPOINT_ID_DBGCTRL_1r_ENUM,
    BCM56560_A0_L2_ENDPOINT_ID_HASH_CONTROLr_ENUM,
    BCM56560_A0_L2_ENTRY_CONTROL_0r_ENUM,
    BCM56560_A0_L2_ENTRY_CONTROL_6r_ENUM,
    BCM56560_A0_L2_ENTRY_ISS_LPm_ENUM,
    BCM56560_A0_L2_ENTRY_LPm_ENUM,
    BCM56560_A0_L2_ENTRY_ONLYm_ENUM,
    BCM56560_A0_L2_ENTRY_ONLY_ECCm_ENUM,
    BCM56560_A0_L2_ENTRY_PARITY_CONTROLr_ENUM,
    BCM56560_A0_L2_HITDA_ONLYm_ENUM,
    BCM56560_A0_L2_HITSA_ONLYm_ENUM,
    BCM56560_A0_L2_HIT_DBGCTRL_0r_ENUM,
    BCM56560_A0_L2_HIT_DBGCTRL_01r_ENUM,
    BCM56560_A0_L2_HIT_DBGCTRL_02r_ENUM,
    BCM56560_A0_L2_HIT_DBGCTRL_1r_ENUM,
    BCM56560_A0_L2_HIT_DBGCTRL_2r_ENUM,
    BCM56560_A0_L2_ISS_BANK_CONFIGr_ENUM,
    BCM56560_A0_L2_ISS_LOG_TO_PHY_BANK_MAPr_ENUM,
    BCM56560_A0_L2_LEARN_INSERT_FAILUREm_ENUM,
    BCM56560_A0_L2_LP_CONTROL_0r_ENUM,
    BCM56560_A0_L2_MOD_FIFOm_ENUM,
    BCM56560_A0_L2_MOD_FIFO_CNTr_ENUM,
    BCM56560_A0_L2_MOD_FIFO_DBGCTRLr_ENUM,
    BCM56560_A0_L2_MOD_FIFO_PARITY_CONTROLr_ENUM,
    BCM56560_A0_L2_MOD_FIFO_RD_PTRr_ENUM,
    BCM56560_A0_L2_MOD_FIFO_WR_PTRr_ENUM,
    BCM56560_A0_L2_TABLE_HASH_CONTROLr_ENUM,
    BCM56560_A0_L2_USER_ENTRYm_ENUM,
    BCM56560_A0_L2_USER_ENTRY_CAM_BIST_CONFIGr_ENUM,
    BCM56560_A0_L2_USER_ENTRY_CAM_BIST_DBGCTRLr_ENUM,
    BCM56560_A0_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_ENUM,
    BCM56560_A0_L2_USER_ENTRY_CAM_BIST_STATUSr_ENUM,
    BCM56560_A0_L2_USER_ENTRY_CAM_DBGCTRLr_ENUM,
    BCM56560_A0_L2_USER_ENTRY_DATA_DBGCTRLr_ENUM,
    BCM56560_A0_L2_USER_ENTRY_DATA_ONLYm_ENUM,
    BCM56560_A0_L2_USER_ENTRY_DATA_PARITY_CONTROLr_ENUM,
    BCM56560_A0_L2_USER_ENTRY_ONLYm_ENUM,
    BCM56560_A0_L3_DEFIPm_ENUM,
    BCM56560_A0_L3_DEFIP_ALPM_CFGr_ENUM,
    BCM56560_A0_L3_DEFIP_ALPM_ECCm_ENUM,
    BCM56560_A0_L3_DEFIP_ALPM_HIT_ONLYm_ENUM,
    BCM56560_A0_L3_DEFIP_ALPM_IPV4m_ENUM,
    BCM56560_A0_L3_DEFIP_ALPM_IPV4_1m_ENUM,
    BCM56560_A0_L3_DEFIP_ALPM_IPV6_128m_ENUM,
    BCM56560_A0_L3_DEFIP_ALPM_IPV6_64m_ENUM,
    BCM56560_A0_L3_DEFIP_ALPM_IPV6_64_1m_ENUM,
    BCM56560_A0_L3_DEFIP_ALPM_RAWm_ENUM,
    BCM56560_A0_L3_DEFIP_AUX_CTRLr_ENUM,
    BCM56560_A0_L3_DEFIP_AUX_CTRL_1r_ENUM,
    BCM56560_A0_L3_DEFIP_AUX_HITBIT_UPDATEm_ENUM,
    BCM56560_A0_L3_DEFIP_AUX_RAM_CTRL_0r_ENUM,
    BCM56560_A0_L3_DEFIP_AUX_RAM_CTRL_1r_ENUM,
    BCM56560_A0_L3_DEFIP_AUX_SCRATCHm_ENUM,
    BCM56560_A0_L3_DEFIP_AUX_TABLEm_ENUM,
    BCM56560_A0_L3_DEFIP_CAM_BIST_CONFIGr_ENUM,
    BCM56560_A0_L3_DEFIP_CAM_BIST_DBGCTRLr_ENUM,
    BCM56560_A0_L3_DEFIP_CAM_BIST_DBG_DATAr_ENUM,
    BCM56560_A0_L3_DEFIP_CAM_BIST_STATUSr_ENUM,
    BCM56560_A0_L3_DEFIP_CAM_DBGCTRL0r_ENUM,
    BCM56560_A0_L3_DEFIP_CAM_DBGCTRL1r_ENUM,
    BCM56560_A0_L3_DEFIP_CAM_DBGCTRL2r_ENUM,
    BCM56560_A0_L3_DEFIP_CAM_DBGCTRL3r_ENUM,
    BCM56560_A0_L3_DEFIP_CAM_DBGCTRL4r_ENUM,
    BCM56560_A0_L3_DEFIP_CAM_DBGCTRL5r_ENUM,
    BCM56560_A0_L3_DEFIP_CAM_ENABLEr_ENUM,
    BCM56560_A0_L3_DEFIP_DATA_DBGCTRL_0r_ENUM,
    BCM56560_A0_L3_DEFIP_DATA_DBGCTRL_1r_ENUM,
    BCM56560_A0_L3_DEFIP_DATA_ONLYm_ENUM,
    BCM56560_A0_L3_DEFIP_HIT_ONLYm_ENUM,
    BCM56560_A0_L3_DEFIP_KEY_SELr_ENUM,
    BCM56560_A0_L3_DEFIP_ONLYm_ENUM,
    BCM56560_A0_L3_DEFIP_PAIR_128m_ENUM,
    BCM56560_A0_L3_DEFIP_PAIR_128_DATA_ONLYm_ENUM,
    BCM56560_A0_L3_DEFIP_PAIR_128_HIT_ONLYm_ENUM,
    BCM56560_A0_L3_DEFIP_PAIR_128_ONLYm_ENUM,
    BCM56560_A0_L3_DEFIP_RPF_CONTROLr_ENUM,
    BCM56560_A0_L3_ECMPm_ENUM,
    BCM56560_A0_L3_ECMP_COUNTm_ENUM,
    BCM56560_A0_L3_ENTRY_CONTROL_0r_ENUM,
    BCM56560_A0_L3_ENTRY_CONTROL_10r_ENUM,
    BCM56560_A0_L3_ENTRY_HIT_ONLYm_ENUM,
    BCM56560_A0_L3_ENTRY_IPV4_MULTICASTm_ENUM,
    BCM56560_A0_L3_ENTRY_IPV4_UNICASTm_ENUM,
    BCM56560_A0_L3_ENTRY_IPV6_MULTICASTm_ENUM,
    BCM56560_A0_L3_ENTRY_IPV6_UNICASTm_ENUM,
    BCM56560_A0_L3_ENTRY_ISS_LPm_ENUM,
    BCM56560_A0_L3_ENTRY_LPm_ENUM,
    BCM56560_A0_L3_ENTRY_ONLYm_ENUM,
    BCM56560_A0_L3_ENTRY_ONLY_ECCm_ENUM,
    BCM56560_A0_L3_ENTRY_PARITY_CONTROLr_ENUM,
    BCM56560_A0_L3_IIFm_ENUM,
    BCM56560_A0_L3_IIF_PARITY_CONTROLr_ENUM,
    BCM56560_A0_L3_IIF_PROFILEm_ENUM,
    BCM56560_A0_L3_IPMCm_ENUM,
    BCM56560_A0_L3_IPMC_1m_ENUM,
    BCM56560_A0_L3_IPMC_REMAPm_ENUM,
    BCM56560_A0_L3_ISS_BANK_CONFIGr_ENUM,
    BCM56560_A0_L3_ISS_LOG_TO_PHY_BANK_MAPr_ENUM,
    BCM56560_A0_L3_LP_CONTROL_0r_ENUM,
    BCM56560_A0_L3_MTU_VALUESm_ENUM,
    BCM56560_A0_L3_TABLE_HASH_CONTROLr_ENUM,
    BCM56560_A0_L3_TUNNELm_ENUM,
    BCM56560_A0_L3_TUNNEL_CAM_BIST_CONFIGr_ENUM,
    BCM56560_A0_L3_TUNNEL_CAM_BIST_DBG_DATAr_ENUM,
    BCM56560_A0_L3_TUNNEL_CAM_BIST_STATUSr_ENUM,
    BCM56560_A0_L3_TUNNEL_CAM_DBGCTRLr_ENUM,
    BCM56560_A0_L3_TUNNEL_DATA_ONLYm_ENUM,
    BCM56560_A0_L3_TUNNEL_ONLYm_ENUM,
    BCM56560_A0_LINK_LIST_DEBUG_TMr_ENUM,
    BCM56560_A0_LINK_STATUSm_ENUM,
    BCM56560_A0_LLS_ACTIVATION_EVENT_SEENr_ENUM,
    BCM56560_A0_LLS_ACT_ECC_DEBUGr_ENUM,
    BCM56560_A0_LLS_CAPT_ENQUEUE_VIOL_IDr_ENUM,
    BCM56560_A0_LLS_CAPT_LIST_HEAD_MISMATCH_IDr_ENUM,
    BCM56560_A0_LLS_CAPT_PORT_1_IN_4_VIOL_IDr_ENUM,
    BCM56560_A0_LLS_CAPT_PORT_L2_COUNT_OVERFLOW_IDr_ENUM,
    BCM56560_A0_LLS_CAPT_PORT_L2_COUNT_UNDERRUN_IDr_ENUM,
    BCM56560_A0_LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr_ENUM,
    BCM56560_A0_LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr_ENUM,
    BCM56560_A0_LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr_ENUM,
    BCM56560_A0_LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr_ENUM,
    BCM56560_A0_LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr_ENUM,
    BCM56560_A0_LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr_ENUM,
    BCM56560_A0_LLS_CAPT_UPD2_S1_ERROR_OVERFLOW_IDr_ENUM,
    BCM56560_A0_LLS_CAPT_UPD2_S1_ERROR_UNDERRUN_IDr_ENUM,
    BCM56560_A0_LLS_CONFIG0r_ENUM,
    BCM56560_A0_LLS_CONFIG_SP_MIN_PRIORITYr_ENUM,
    BCM56560_A0_LLS_DEBUG_DEQ_BLOCKr_ENUM,
    BCM56560_A0_LLS_DEBUG_ENQ_BLOCK_ON_Lr_ENUM,
    BCM56560_A0_LLS_DEBUG_ENQ_BLOCK_ON_L0r_ENUM,
    BCM56560_A0_LLS_DEBUG_ENQ_BLOCK_ON_L1r_ENUM,
    BCM56560_A0_LLS_DEBUG_ENQ_BLOCK_ON_L2r_ENUM,
    BCM56560_A0_LLS_DEBUG_ENQ_BLOCK_ON_PORTr_ENUM,
    BCM56560_A0_LLS_DEBUG_FORCE_CPU_COSMASKr_ENUM,
    BCM56560_A0_LLS_DEBUG_FORCE_CPU_COSMASK0r_ENUM,
    BCM56560_A0_LLS_DEBUG_FORCE_CPU_COSMASK1r_ENUM,
    BCM56560_A0_LLS_DEBUG_INJECT_ACTIVATIONr_ENUM,
    BCM56560_A0_LLS_DEBUG_INJECT_FLOWCONTROL1r_ENUM,
    BCM56560_A0_LLS_DEBUG_INJECT_FLOWCONTROL2r_ENUM,
    BCM56560_A0_LLS_DEBUG_INJECT_FLOWCONTROL3r_ENUM,
    BCM56560_A0_LLS_DEBUG_INJECT_S1_MAX_ACTIVATIONr_ENUM,
    BCM56560_A0_LLS_DEBUG_P_WERR_MAX_SC_RESETr_ENUM,
    BCM56560_A0_LLS_DEQUEUE_EVENT_SEENr_ENUM,
    BCM56560_A0_LLS_DYNAMIC_UPDATE_INTr_ENUM,
    BCM56560_A0_LLS_DYNAMIC_UPDATE_INT_MASKr_ENUM,
    BCM56560_A0_LLS_EN_COR_ERR_RPT_L0r_ENUM,
    BCM56560_A0_LLS_EN_COR_ERR_RPT_L1r_ENUM,
    BCM56560_A0_LLS_EN_COR_ERR_RPT_L2r_ENUM,
    BCM56560_A0_LLS_EN_COR_ERR_RPT_PORTr_ENUM,
    BCM56560_A0_LLS_ERRORr_ENUM,
    BCM56560_A0_LLS_ERROR2r_ENUM,
    BCM56560_A0_LLS_ERROR2_MASKr_ENUM,
    BCM56560_A0_LLS_ERROR_ECC_DEBUGr_ENUM,
    BCM56560_A0_LLS_ERROR_MASKr_ENUM,
    BCM56560_A0_LLS_ERROR_UPD2r_ENUM,
    BCM56560_A0_LLS_ERROR_UPD2_MASKr_ENUM,
    BCM56560_A0_LLS_FC_CONFIGr_ENUM,
    BCM56560_A0_LLS_INITr_ENUM,
    BCM56560_A0_LLS_L0_CHILD_STATE1m_ENUM,
    BCM56560_A0_LLS_L0_CHILD_WEIGHT_CFG_CNTm_ENUM,
    BCM56560_A0_LLS_L0_CONFIGm_ENUM,
    BCM56560_A0_LLS_L0_ECC_DEBUGr_ENUM,
    BCM56560_A0_LLS_L0_ECC_DEBUG1r_ENUM,
    BCM56560_A0_LLS_L0_EMPTY_SEEN_STATUSr_ENUM,
    BCM56560_A0_LLS_L0_ERRORm_ENUM,
    BCM56560_A0_LLS_L0_HEADS_TAILS_1m_ENUM,
    BCM56560_A0_LLS_L0_HEADS_TAILS_2m_ENUM,
    BCM56560_A0_LLS_L0_MIN_NEXTm_ENUM,
    BCM56560_A0_LLS_L0_PARENTm_ENUM,
    BCM56560_A0_LLS_L0_PARENT_STATEm_ENUM,
    BCM56560_A0_LLS_L0_WERR_MAX_SCm_ENUM,
    BCM56560_A0_LLS_L0_WERR_NEXTm_ENUM,
    BCM56560_A0_LLS_L0_XOFFm_ENUM,
    BCM56560_A0_LLS_L1_ACT_MINm_ENUM,
    BCM56560_A0_LLS_L1_ACT_SHAPERm_ENUM,
    BCM56560_A0_LLS_L1_ACT_XONm_ENUM,
    BCM56560_A0_LLS_L1_CHILD_STATE1m_ENUM,
    BCM56560_A0_LLS_L1_CHILD_WEIGHT_CFG_CNTm_ENUM,
    BCM56560_A0_LLS_L1_CONFIGm_ENUM,
    BCM56560_A0_LLS_L1_ECC_DEBUG1r_ENUM,
    BCM56560_A0_LLS_L1_ECC_DEBUG1Ar_ENUM,
    BCM56560_A0_LLS_L1_EMPTY_SEEN_STATUSr_ENUM,
    BCM56560_A0_LLS_L1_ERRORm_ENUM,
    BCM56560_A0_LLS_L1_HEADS_TAILS_1m_ENUM,
    BCM56560_A0_LLS_L1_HEADS_TAILS_2m_ENUM,
    BCM56560_A0_LLS_L1_MC_XOFFm_ENUM,
    BCM56560_A0_LLS_L1_MIN_NEXTm_ENUM,
    BCM56560_A0_LLS_L1_PARENTm_ENUM,
    BCM56560_A0_LLS_L1_PARENT_STATEm_ENUM,
    BCM56560_A0_LLS_L1_WERR_MAX_SCm_ENUM,
    BCM56560_A0_LLS_L1_WERR_NEXTm_ENUM,
    BCM56560_A0_LLS_L1_XOFFm_ENUM,
    BCM56560_A0_LLS_L2_ACT_ENQm_ENUM,
    BCM56560_A0_LLS_L2_ACT_MINm_ENUM,
    BCM56560_A0_LLS_L2_ACT_SHAPERm_ENUM,
    BCM56560_A0_LLS_L2_ACT_XONm_ENUM,
    BCM56560_A0_LLS_L2_CHILD_STATE1m_ENUM,
    BCM56560_A0_LLS_L2_CHILD_WEIGHT_CFG_CNTm_ENUM,
    BCM56560_A0_LLS_L2_ECC_DEBUG1r_ENUM,
    BCM56560_A0_LLS_L2_EMPTY_SEEN_STATUSr_ENUM,
    BCM56560_A0_LLS_L2_ERRORm_ENUM,
    BCM56560_A0_LLS_L2_MC_CHILD_WEIGHT_CFG_CNTm_ENUM,
    BCM56560_A0_LLS_L2_MC_XOFFm_ENUM,
    BCM56560_A0_LLS_L2_MIN_NEXTm_ENUM,
    BCM56560_A0_LLS_L2_PARENTm_ENUM,
    BCM56560_A0_LLS_L2_SHAPER_STATE_MAXm_ENUM,
    BCM56560_A0_LLS_L2_SHAPER_STATE_MINm_ENUM,
    BCM56560_A0_LLS_L2_WERR_NEXTm_ENUM,
    BCM56560_A0_LLS_L2_XOFFm_ENUM,
    BCM56560_A0_LLS_LB_L0_COSr_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L0_0r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L0_1r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L0_2r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L0_3r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L0_4Br_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L0_5r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L0_6r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L0_7r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L0_ERRORr_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L1_1Ar_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L1_1Br_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L1_2r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L1_3r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L1_3Ar_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L1_4Ar_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L1_5r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L1_6r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L1_7r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L1_ACT_MINr_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L1_ACT_SHAPERr_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L1_ACT_XONr_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L1_ERRORr_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L1_XOFFr_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L2_1Ar_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L2_2r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L2_2Ar_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L2_3r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L2_5r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L2_ACT_ENQr_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L2_ACT_MINr_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L2_ACT_SHAPERr_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L2_ACT_XONr_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L2_ERRORr_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L2_SHAPER_STATE_MAXr_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L2_SHAPER_STATE_MINr_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_L2_XOFFr_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_PORT_WERR_MAX_SCr_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_S1_1r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_S1_2r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_S1_3r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_S1_4r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_S1_5r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_S1_6r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_S1_7r_ENUM,
    BCM56560_A0_LLS_MEM_DEBUG_S1_ERRORr_ENUM,
    BCM56560_A0_LLS_MIN_CONFIGr_ENUM,
    BCM56560_A0_LLS_PER_PORT_WRR_PKT_MODEr_ENUM,
    BCM56560_A0_LLS_PER_PORT_WRR_PKT_MODE_0r_ENUM,
    BCM56560_A0_LLS_PER_PORT_WRR_PKT_MODE_1r_ENUM,
    BCM56560_A0_LLS_PER_PORT_WRR_PKT_MODE_2r_ENUM,
    BCM56560_A0_LLS_PKT_ACC_CONFIG1r_ENUM,
    BCM56560_A0_LLS_PKT_ACC_CONFIG2r_ENUM,
    BCM56560_A0_LLS_PKT_ACC_CONFIG3r_ENUM,
    BCM56560_A0_LLS_PORT_EMPTY_SEEN_STATUSr_ENUM,
    BCM56560_A0_LLS_PORT_HEADSm_ENUM,
    BCM56560_A0_LLS_PORT_L2_COUNT_CPU_ADDRr_ENUM,
    BCM56560_A0_LLS_PORT_L2_COUNT_CPU_DATAr_ENUM,
    BCM56560_A0_LLS_PORT_SEQ_NUMm_ENUM,
    BCM56560_A0_LLS_PORT_TAILSm_ENUM,
    BCM56560_A0_LLS_PORT_WERR_MAX_SCm_ENUM,
    BCM56560_A0_LLS_PORT_XOFFm_ENUM,
    BCM56560_A0_LLS_S1_CHILD_STATEm_ENUM,
    BCM56560_A0_LLS_S1_CHILD_WEIGHT_CFG_CNTm_ENUM,
    BCM56560_A0_LLS_S1_CONFIGm_ENUM,
    BCM56560_A0_LLS_S1_ECC_DEBUGr_ENUM,
    BCM56560_A0_LLS_S1_ERRORm_ENUM,
    BCM56560_A0_LLS_S1_HEADS_TAILSm_ENUM,
    BCM56560_A0_LLS_S1_L0_LOOKUPm_ENUM,
    BCM56560_A0_LLS_S1_NEXTm_ENUM,
    BCM56560_A0_LLS_S1_PARENTm_ENUM,
    BCM56560_A0_LLS_S1_PARENT_STATEm_ENUM,
    BCM56560_A0_LLS_S1_WERR_MAX_SCm_ENUM,
    BCM56560_A0_LLS_S1_XOFFm_ENUM,
    BCM56560_A0_LLS_SPARE_REGSr_ENUM,
    BCM56560_A0_LLS_SPARE_REGS1r_ENUM,
    BCM56560_A0_LLS_SPARE_REGS2r_ENUM,
    BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_0Ar_ENUM,
    BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_0Br_ENUM,
    BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_0Cr_ENUM,
    BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_1Ar_ENUM,
    BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_1Br_ENUM,
    BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_1Cr_ENUM,
    BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_2Ar_ENUM,
    BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_2Br_ENUM,
    BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_2Cr_ENUM,
    BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_3Ar_ENUM,
    BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_3Br_ENUM,
    BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_3Cr_ENUM,
    BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_Ar_ENUM,
    BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_Br_ENUM,
    BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_Cr_ENUM,
    BCM56560_A0_LLS_TREX2_DEBUG_ENABLEr_ENUM,
    BCM56560_A0_LLS_XOFF_ECC_DEBUGr_ENUM,
    BCM56560_A0_LOCAL_SW_DISABLE_CTRLr_ENUM,
    BCM56560_A0_LOCAL_SW_DISABLE_DEFAULT_PBMm_ENUM,
    BCM56560_A0_LOCAL_SW_DISABLE_DEFAULT_PBM_2m_ENUM,
    BCM56560_A0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm_ENUM,
    BCM56560_A0_LPM_LOG_TO_PHY_BANK_MAPr_ENUM,
    BCM56560_A0_LPORT_TABm_ENUM,
    BCM56560_A0_MAC_BLOCKm_ENUM,
    BCM56560_A0_MB_MEMDEBUGr_ENUM,
    BCM56560_A0_MCFP_MEM_DEBUG_TMr_ENUM,
    BCM56560_A0_MCQE_MEM_DEBUG_TMr_ENUM,
    BCM56560_A0_MCQN_MEM_DEBUG_TMr_ENUM,
    BCM56560_A0_MC_CONTROL_1r_ENUM,
    BCM56560_A0_MC_CONTROL_2r_ENUM,
    BCM56560_A0_MC_CONTROL_3r_ENUM,
    BCM56560_A0_MC_CONTROL_4r_ENUM,
    BCM56560_A0_MC_CONTROL_5r_ENUM,
    BCM56560_A0_MEM0_DEBUGr_ENUM,
    BCM56560_A0_MEM_FAIL_INT_CLEARr_ENUM,
    BCM56560_A0_MEM_FAIL_INT_CTRr_ENUM,
    BCM56560_A0_MEM_FAIL_INT_ENr_ENUM,
    BCM56560_A0_MEM_FAIL_INT_STATr_ENUM,
    BCM56560_A0_MEM_SER_FIFO_STSr_ENUM,
    BCM56560_A0_MIM_DEFAULT_NETWORK_SVPr_ENUM,
    BCM56560_A0_MIM_ETHERTYPEr_ENUM,
    BCM56560_A0_MIRROR_CONTROLm_ENUM,
    BCM56560_A0_MIRROR_SELECTr_ENUM,
    BCM56560_A0_MISCCONFIGr_ENUM,
    BCM56560_A0_MMRP_CONTROL_1r_ENUM,
    BCM56560_A0_MMRP_CONTROL_2r_ENUM,
    BCM56560_A0_MMU_AGING_CTRm_ENUM,
    BCM56560_A0_MMU_AGING_EXPm_ENUM,
    BCM56560_A0_MMU_AGING_MASK_TBL_PIPE0m_ENUM,
    BCM56560_A0_MMU_CBPDATA0m_ENUM,
    BCM56560_A0_MMU_CBPDATA1m_ENUM,
    BCM56560_A0_MMU_CBPDATA2m_ENUM,
    BCM56560_A0_MMU_CBPDATA3m_ENUM,
    BCM56560_A0_MMU_CCP0_RESEQ_MEMm_ENUM,
    BCM56560_A0_MMU_CCP_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_MMU_CCP_MEMm_ENUM,
    BCM56560_A0_MMU_CELL_LINKm_ENUM,
    BCM56560_A0_MMU_CFAPI0_BITMAPm_ENUM,
    BCM56560_A0_MMU_CFAPI0_STACKm_ENUM,
    BCM56560_A0_MMU_CFAPI1_BITMAPm_ENUM,
    BCM56560_A0_MMU_CFAPI1_STACKm_ENUM,
    BCM56560_A0_MMU_CHFC_SYSPORT_MAPPINGm_ENUM,
    BCM56560_A0_MMU_CNM_FORCE_GENr_ENUM,
    BCM56560_A0_MMU_CTR_COLOR_DROP_MEMm_ENUM,
    BCM56560_A0_MMU_CTR_ING_DROP_MEMm_ENUM,
    BCM56560_A0_MMU_CTR_MC_DROP_MEM0m_ENUM,
    BCM56560_A0_MMU_CTR_MTRI_DROP_MEMm_ENUM,
    BCM56560_A0_MMU_CTR_UC_DROP_MEMm_ENUM,
    BCM56560_A0_MMU_DEQ_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_MMU_ENQ_DEBUGr_ENUM,
    BCM56560_A0_MMU_ENQ_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_MMU_ENQ_LOGICAL_PORT_TO_PORT_AGG_MAPr_ENUM,
    BCM56560_A0_MMU_ENQ_PBI_DBm_ENUM,
    BCM56560_A0_MMU_ENQ_PBI_SOP_DB_TMr_ENUM,
    BCM56560_A0_MMU_ENQ_PORT_EMPTY_BMPr_ENUM,
    BCM56560_A0_MMU_ENQ_PORT_EMPTY_BMP0r_ENUM,
    BCM56560_A0_MMU_ENQ_PORT_EMPTY_BMP1r_ENUM,
    BCM56560_A0_MMU_ENQ_REPL_PORT_AGG_MAPr_ENUM,
    BCM56560_A0_MMU_EPRG_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_MMU_EPRG_FIFO_CONFIGr_ENUM,
    BCM56560_A0_MMU_EPRG_FIFO_STATUSr_ENUM,
    BCM56560_A0_MMU_EPRG_MEMm_ENUM,
    BCM56560_A0_MMU_EPRG_MEM_TMr_ENUM,
    BCM56560_A0_MMU_INTFI_BASE_INDEX_TBLm_ENUM,
    BCM56560_A0_MMU_INTFI_FC_ST_TBL0m_ENUM,
    BCM56560_A0_MMU_INTFI_FC_ST_TBL1m_ENUM,
    BCM56560_A0_MMU_INTFI_FC_ST_TBL2m_ENUM,
    BCM56560_A0_MMU_INTFI_MERGE_ST_TBLm_ENUM,
    BCM56560_A0_MMU_INTFI_OFFSET_MAP_TBLm_ENUM,
    BCM56560_A0_MMU_INTFI_PFC_ST_TBLm_ENUM,
    BCM56560_A0_MMU_INTFI_PORT_COEFC_TBm_ENUM,
    BCM56560_A0_MMU_INTFI_S1_ST_TBm_ENUM,
    BCM56560_A0_MMU_INTFI_ST_TRANS_TBLm_ENUM,
    BCM56560_A0_MMU_INTFI_XPIPE_FC_MAP_TBL0m_ENUM,
    BCM56560_A0_MMU_INTFI_XPIPE_FC_MAP_TBL1m_ENUM,
    BCM56560_A0_MMU_INTFI_XPIPE_FC_MAP_TBL2m_ENUM,
    BCM56560_A0_MMU_INTFI_XPIPE_FC_MAP_TBS1m_ENUM,
    BCM56560_A0_MMU_INTFO_QCN_CNM_RVD_TBLm_ENUM,
    BCM56560_A0_MMU_INTFO_QCN_CNM_TIMER_TBLm_ENUM,
    BCM56560_A0_MMU_INTFO_QCN_TBID_TBLm_ENUM,
    BCM56560_A0_MMU_INTFO_QCN_TOV_TBLm_ENUM,
    BCM56560_A0_MMU_INTFO_TC2PRI_MAPPINGm_ENUM,
    BCM56560_A0_MMU_LLFC_TX_CONFIG_1r_ENUM,
    BCM56560_A0_MMU_LLFC_TX_CONFIG_2r_ENUM,
    BCM56560_A0_MMU_MAPPER_X_LSBm_ENUM,
    BCM56560_A0_MMU_MAPPER_Y_LSBm_ENUM,
    BCM56560_A0_MMU_MCFPm_ENUM,
    BCM56560_A0_MMU_MCQDB0m_ENUM,
    BCM56560_A0_MMU_MCQDB1m_ENUM,
    BCM56560_A0_MMU_MCQEm_ENUM,
    BCM56560_A0_MMU_MCQNm_ENUM,
    BCM56560_A0_MMU_MEM_FAIL_ADDR_64r_ENUM,
    BCM56560_A0_MMU_MTRI_BKPMETERINGBUCKET_MEM_0m_ENUM,
    BCM56560_A0_MMU_MTRI_BKPMETERINGCONFIG_MEM_0m_ENUM,
    BCM56560_A0_MMU_MTRO_BUCKET_L0_MEM_0m_ENUM,
    BCM56560_A0_MMU_MTRO_BUCKET_L1_MEM_0m_ENUM,
    BCM56560_A0_MMU_MTRO_BUCKET_L1_MEM_1m_ENUM,
    BCM56560_A0_MMU_MTRO_BUCKET_L2_MEM_0m_ENUM,
    BCM56560_A0_MMU_MTRO_BUCKET_L2_MEM_1m_ENUM,
    BCM56560_A0_MMU_MTRO_BUCKET_L2_MEM_2m_ENUM,
    BCM56560_A0_MMU_MTRO_BUCKET_L2_MEM_3m_ENUM,
    BCM56560_A0_MMU_MTRO_BUCKET_L2_MEM_4m_ENUM,
    BCM56560_A0_MMU_MTRO_BUCKET_L2_MEM_5m_ENUM,
    BCM56560_A0_MMU_MTRO_BUCKET_L2_MEM_6m_ENUM,
    BCM56560_A0_MMU_MTRO_BUCKET_L2_MEM_7m_ENUM,
    BCM56560_A0_MMU_MTRO_BUCKET_S1_MEM_0m_ENUM,
    BCM56560_A0_MMU_MTRO_EGRMETERINGBUCKET_MEM_0m_ENUM,
    BCM56560_A0_MMU_MTRO_EGRMETERINGCONFIG_MEM_0m_ENUM,
    BCM56560_A0_MMU_MTRO_L0_MEM_0m_ENUM,
    BCM56560_A0_MMU_MTRO_L1_MEM_0m_ENUM,
    BCM56560_A0_MMU_MTRO_L1_MEM_1m_ENUM,
    BCM56560_A0_MMU_MTRO_L2_MEM_0m_ENUM,
    BCM56560_A0_MMU_MTRO_L2_MEM_1m_ENUM,
    BCM56560_A0_MMU_MTRO_L2_MEM_2m_ENUM,
    BCM56560_A0_MMU_MTRO_L2_MEM_3m_ENUM,
    BCM56560_A0_MMU_MTRO_L2_MEM_4m_ENUM,
    BCM56560_A0_MMU_MTRO_L2_MEM_5m_ENUM,
    BCM56560_A0_MMU_MTRO_L2_MEM_6m_ENUM,
    BCM56560_A0_MMU_MTRO_L2_MEM_7m_ENUM,
    BCM56560_A0_MMU_MTRO_S1_MEM_0m_ENUM,
    BCM56560_A0_MMU_PDB0m_ENUM,
    BCM56560_A0_MMU_PKTHDRm_ENUM,
    BCM56560_A0_MMU_PKT_LINKm_ENUM,
    BCM56560_A0_MMU_PORTCNTm_ENUM,
    BCM56560_A0_MMU_PORT_TO_LOGIC_PORT_MAPPINGr_ENUM,
    BCM56560_A0_MMU_PORT_TO_PHY_PORT_MAPPINGr_ENUM,
    BCM56560_A0_MMU_PQE0_MEMm_ENUM,
    BCM56560_A0_MMU_PQE_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_MMU_PQE_LVMr_ENUM,
    BCM56560_A0_MMU_QCN_CNM_COUNTERm_ENUM,
    BCM56560_A0_MMU_QCN_CNM_CTRL_0_64r_ENUM,
    BCM56560_A0_MMU_QCN_CNM_CTRL_1_64r_ENUM,
    BCM56560_A0_MMU_QCN_CNM_LIMITr_ENUM,
    BCM56560_A0_MMU_QCN_CNM_QUEUE0m_ENUM,
    BCM56560_A0_MMU_QCN_CPQST_QLENm_ENUM,
    BCM56560_A0_MMU_QCN_CPQST_TSSLSm_ENUM,
    BCM56560_A0_MMU_QCN_CPQ_SEQr_ENUM,
    BCM56560_A0_MMU_QCN_ENABLE_0m_ENUM,
    BCM56560_A0_MMU_QCN_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_MMU_QCN_MEM_TMr_ENUM,
    BCM56560_A0_MMU_QCN_MEM_TM_1r_ENUM,
    BCM56560_A0_MMU_QCN_QFBTBm_ENUM,
    BCM56560_A0_MMU_QCN_QLEN_SHADOW0m_ENUM,
    BCM56560_A0_MMU_QCN_QUEUE_STSr_ENUM,
    BCM56560_A0_MMU_QCN_SITBm_ENUM,
    BCM56560_A0_MMU_REPL_GROUP_INFO0m_ENUM,
    BCM56560_A0_MMU_REPL_GROUP_INITIAL_COPY_COUNTm_ENUM,
    BCM56560_A0_MMU_REPL_HEAD_TBLm_ENUM,
    BCM56560_A0_MMU_REPL_HEAD_TBL_PIPE0m_ENUM,
    BCM56560_A0_MMU_REPL_LIST_TBLm_ENUM,
    BCM56560_A0_MMU_REPL_LIST_TBL_PIPE0m_ENUM,
    BCM56560_A0_MMU_REPL_STATE_TBL_PIPE0m_ENUM,
    BCM56560_A0_MMU_RXD_NODST_PKTr_ENUM,
    BCM56560_A0_MMU_RXD_PKTr_ENUM,
    BCM56560_A0_MMU_TDM_DEBUGr_ENUM,
    BCM56560_A0_MMU_TDM_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILEr_ENUM,
    BCM56560_A0_MMU_THDM_DB_DEVICE_BST_STATr_ENUM,
    BCM56560_A0_MMU_THDM_DB_DEVICE_BYPASSr_ENUM,
    BCM56560_A0_MMU_THDM_DB_DEVICE_THR_CONFIGr_ENUM,
    BCM56560_A0_MMU_THDM_DB_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_MMU_THDM_DB_MEMORY_TMr_ENUM,
    BCM56560_A0_MMU_THDM_DB_PKTPTR_CACHEr_ENUM,
    BCM56560_A0_MMU_THDM_DB_POOL_DROP_STATESr_ENUM,
    BCM56560_A0_MMU_THDM_DB_POOL_MCUC_BST_STATr_ENUM,
    BCM56560_A0_MMU_THDM_DB_POOL_MCUC_BST_THRESHOLDr_ENUM,
    BCM56560_A0_MMU_THDM_DB_POOL_MC_BST_STATr_ENUM,
    BCM56560_A0_MMU_THDM_DB_POOL_MC_BST_THRESHOLDr_ENUM,
    BCM56560_A0_MMU_THDM_DB_POOL_MC_SHARED_COUNTr_ENUM,
    BCM56560_A0_MMU_THDM_DB_POOL_RED_RESUME_LIMITr_ENUM,
    BCM56560_A0_MMU_THDM_DB_POOL_RED_SHARED_LIMITr_ENUM,
    BCM56560_A0_MMU_THDM_DB_POOL_RESUME_LIMITr_ENUM,
    BCM56560_A0_MMU_THDM_DB_POOL_SHARED_COUNTr_ENUM,
    BCM56560_A0_MMU_THDM_DB_POOL_SHARED_LIMITr_ENUM,
    BCM56560_A0_MMU_THDM_DB_POOL_YELLOW_RESUME_LIMITr_ENUM,
    BCM56560_A0_MMU_THDM_DB_POOL_YELLOW_SHARED_LIMITr_ENUM,
    BCM56560_A0_MMU_THDM_DB_PORTSP_BST_0m_ENUM,
    BCM56560_A0_MMU_THDM_DB_PORTSP_BST_THRESHOLDr_ENUM,
    BCM56560_A0_MMU_THDM_DB_PORTSP_CONFIG_0m_ENUM,
    BCM56560_A0_MMU_THDM_DB_PORTSP_CONFIG_0Am_ENUM,
    BCM56560_A0_MMU_THDM_DB_PORTSP_CONFIG_0Bm_ENUM,
    BCM56560_A0_MMU_THDM_DB_PORTSP_CONFIG_0Cm_ENUM,
    BCM56560_A0_MMU_THDM_DB_PORTSP_DROP_STATE_BMP0_64r_ENUM,
    BCM56560_A0_MMU_THDM_DB_PORTSP_DROP_STATE_BMP1_64r_ENUM,
    BCM56560_A0_MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP0_64r_ENUM,
    BCM56560_A0_MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP1_64r_ENUM,
    BCM56560_A0_MMU_THDM_DB_PORTSP_RX_ENABLE0_64r_ENUM,
    BCM56560_A0_MMU_THDM_DB_PORTSP_RX_ENABLE1_64r_ENUM,
    BCM56560_A0_MMU_THDM_DB_PORTSP_SHARED_COUNTr_ENUM,
    BCM56560_A0_MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SELr_ENUM,
    BCM56560_A0_MMU_THDM_DB_PORTSP_TOTAL_COUNTr_ENUM,
    BCM56560_A0_MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP0_64r_ENUM,
    BCM56560_A0_MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP1_64r_ENUM,
    BCM56560_A0_MMU_THDM_DB_QUEUE_BST_0m_ENUM,
    BCM56560_A0_MMU_THDM_DB_QUEUE_CONFIG_0m_ENUM,
    BCM56560_A0_MMU_THDM_DB_QUEUE_CONFIG_0Am_ENUM,
    BCM56560_A0_MMU_THDM_DB_QUEUE_CONFIG_0Bm_ENUM,
    BCM56560_A0_MMU_THDM_DB_QUEUE_CONFIG_0Cm_ENUM,
    BCM56560_A0_MMU_THDM_DB_QUEUE_COUNT_0m_ENUM,
    BCM56560_A0_MMU_THDM_DB_QUEUE_E2E_DS_0r_ENUM,
    BCM56560_A0_MMU_THDM_DB_QUEUE_E2E_DS_EN_0r_ENUM,
    BCM56560_A0_MMU_THDM_DB_QUEUE_E2E_SPID_0r_ENUM,
    BCM56560_A0_MMU_THDM_DB_QUEUE_MC_BST_THRESHOLD_PROFILEr_ENUM,
    BCM56560_A0_MMU_THDM_DB_QUEUE_OFFSET_0m_ENUM,
    BCM56560_A0_MMU_THDM_DB_QUEUE_OFFSET_0Am_ENUM,
    BCM56560_A0_MMU_THDM_DB_QUEUE_OFFSET_0Bm_ENUM,
    BCM56560_A0_MMU_THDM_DB_QUEUE_OFFSET_0Cm_ENUM,
    BCM56560_A0_MMU_THDM_DB_QUEUE_RESUME_0m_ENUM,
    BCM56560_A0_MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_REDr_ENUM,
    BCM56560_A0_MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_YELLOWr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_CPUQUEUE_BST_THRESHOLD_PROFILEr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_DEVICE_BST_STATr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_DEVICE_BYPASSr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_DEVICE_THR_CONFIGr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_MEMORY_TMr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_POOL_DROP_STATESr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_POOL_MC_BST_STATr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_POOL_MC_BST_THRESHOLDr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_POOL_RED_RESUME_LIMITr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_POOL_RED_SHARED_LIMITr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_POOL_RESUME_LIMITr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_POOL_SHARED_COUNTr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_POOL_SHARED_LIMITr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_POOL_YELLOW_RESUME_LIMITr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_POOL_YELLOW_SHARED_LIMITr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_PORTSP_BST_0m_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_PORTSP_BST_THRESHOLDr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_PORTSP_CONFIG_0m_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_PORTSP_CONFIG_0Am_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_PORTSP_CONFIG_0Bm_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP0_64r_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP1_64r_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP0_64r_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP1_64r_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_PORTSP_RX_ENABLE0_64r_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_PORTSP_RX_ENABLE1_64r_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_PORTSP_SHARED_COUNTr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_PORTSP_THRESHOLD_PROFILE_SELr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_PORTSP_TOTAL_COUNTr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64r_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP1_64r_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_QUEUE_BST_0m_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_QUEUE_CONFIG_0m_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_QUEUE_CONFIG_0Am_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_QUEUE_CONFIG_0Bm_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_QUEUE_CONFIG_0Cm_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_QUEUE_COUNT_0m_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_QUEUE_MC_BST_THRESHOLD_PROFILEr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_QUEUE_OFFSET_0m_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_QUEUE_OFFSET_0Am_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_QUEUE_OFFSET_0Bm_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_QUEUE_OFFSET_0Cm_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_QUEUE_RESUME_0m_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_QUEUE_RESUME_OFFSET_PROFILE_REDr_ENUM,
    BCM56560_A0_MMU_THDM_MCQE_QUEUE_RESUME_OFFSET_PROFILE_YELLOWr_ENUM,
    BCM56560_A0_MMU_THDR_DB_BST_STATr_ENUM,
    BCM56560_A0_MMU_THDR_DB_BST_STAT_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_DB_BST_STAT_SPr_ENUM,
    BCM56560_A0_MMU_THDR_DB_BST_THRESHOLD_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_DB_BST_THRESHOLD_SPr_ENUM,
    BCM56560_A0_MMU_THDR_DB_BYPASSr_ENUM,
    BCM56560_A0_MMU_THDR_DB_CONFIGr_ENUM,
    BCM56560_A0_MMU_THDR_DB_CONFIG1_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_DB_CONFIG_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_DB_CONFIG_SPr_ENUM,
    BCM56560_A0_MMU_THDR_DB_LIMIT_COLOR_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_DB_LIMIT_MIN_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_DB_MIN_COUNT_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_DB_RESET_OFFSET_COLOR_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_DB_RESUME_COLOR_LIMIT_CALCULATED_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_DB_RESUME_COLOR_LIMIT_SPr_ENUM,
    BCM56560_A0_MMU_THDR_DB_SHARED_COUNT_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_DB_SHARED_COUNT_SPr_ENUM,
    BCM56560_A0_MMU_THDR_DB_SP_SHARED_LIMITr_ENUM,
    BCM56560_A0_MMU_THDR_DB_STATUS_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_DB_STATUS_SPr_ENUM,
    BCM56560_A0_MMU_THDR_QE_BST_STATr_ENUM,
    BCM56560_A0_MMU_THDR_QE_BST_STAT_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_QE_BST_STAT_SPr_ENUM,
    BCM56560_A0_MMU_THDR_QE_BST_THRESHOLD_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_QE_BST_THRESHOLD_SPr_ENUM,
    BCM56560_A0_MMU_THDR_QE_BYPASSr_ENUM,
    BCM56560_A0_MMU_THDR_QE_CONFIGr_ENUM,
    BCM56560_A0_MMU_THDR_QE_CONFIG1_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_QE_CONFIG_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_QE_CONFIG_SPr_ENUM,
    BCM56560_A0_MMU_THDR_QE_DEBUGr_ENUM,
    BCM56560_A0_MMU_THDR_QE_LIMIT_COLOR_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_QE_LIMIT_MIN_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_QE_MIN_COUNT_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_QE_RESUME_COLOR_LIMIT_CALCULATED_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr_ENUM,
    BCM56560_A0_MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr_ENUM,
    BCM56560_A0_MMU_THDR_QE_SHARED_COUNT_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_QE_SHARED_COUNT_SPr_ENUM,
    BCM56560_A0_MMU_THDR_QE_STATUSr_ENUM,
    BCM56560_A0_MMU_THDR_QE_STATUS_PRIQr_ENUM,
    BCM56560_A0_MMU_THDR_QE_STATUS_SPr_ENUM,
    BCM56560_A0_MMU_THDU_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_MMU_THDU_QGROUP_TICKETm_ENUM,
    BCM56560_A0_MMU_THDU_QUEUE_TICKETm_ENUM,
    BCM56560_A0_MMU_THDU_XPIPE_BST_PORTm_ENUM,
    BCM56560_A0_MMU_THDU_XPIPE_BST_QGROUPm_ENUM,
    BCM56560_A0_MMU_THDU_XPIPE_BST_QUEUEm_ENUM,
    BCM56560_A0_MMU_THDU_XPIPE_CONFIG_PORTm_ENUM,
    BCM56560_A0_MMU_THDU_XPIPE_CONFIG_QGROUPm_ENUM,
    BCM56560_A0_MMU_THDU_XPIPE_CONFIG_QUEUEm_ENUM,
    BCM56560_A0_MMU_THDU_XPIPE_COUNTER_PORTm_ENUM,
    BCM56560_A0_MMU_THDU_XPIPE_COUNTER_QGROUPm_ENUM,
    BCM56560_A0_MMU_THDU_XPIPE_COUNTER_QUEUEm_ENUM,
    BCM56560_A0_MMU_THDU_XPIPE_OFFSET_QGROUPm_ENUM,
    BCM56560_A0_MMU_THDU_XPIPE_OFFSET_QUEUEm_ENUM,
    BCM56560_A0_MMU_THDU_XPIPE_Q_TO_QGRP_MAPm_ENUM,
    BCM56560_A0_MMU_THDU_XPIPE_RESUME_PORTm_ENUM,
    BCM56560_A0_MMU_THDU_XPIPE_RESUME_QGROUPm_ENUM,
    BCM56560_A0_MMU_THDU_XPIPE_RESUME_QUEUEm_ENUM,
    BCM56560_A0_MMU_TOQ_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_MMU_TOQ_REPL_PORT_AGG_MAPr_ENUM,
    BCM56560_A0_MMU_TO_XPORT_BKPr_ENUM,
    BCM56560_A0_MMU_UCQDB0m_ENUM,
    BCM56560_A0_MMU_WRED_AVG_QSIZE_X_PIPEm_ENUM,
    BCM56560_A0_MMU_WRED_CONFIG_X_PIPEm_ENUM,
    BCM56560_A0_MMU_WRED_DROP_CURVE_PROFILE_0_X_PIPEm_ENUM,
    BCM56560_A0_MMU_WRED_DROP_CURVE_PROFILE_1_X_PIPEm_ENUM,
    BCM56560_A0_MMU_WRED_DROP_CURVE_PROFILE_2_X_PIPEm_ENUM,
    BCM56560_A0_MMU_WRED_DROP_CURVE_PROFILE_3_X_PIPEm_ENUM,
    BCM56560_A0_MMU_WRED_DROP_CURVE_PROFILE_4_X_PIPEm_ENUM,
    BCM56560_A0_MMU_WRED_DROP_CURVE_PROFILE_5_X_PIPEm_ENUM,
    BCM56560_A0_MMU_WRED_PORT_SP_DROP_THD_X_PIPEm_ENUM,
    BCM56560_A0_MMU_WRED_PORT_SP_SHARED_COUNT_X_PIPEm_ENUM,
    BCM56560_A0_MMU_WRED_QGROUP_DROP_THD_X_PIPEm_ENUM,
    BCM56560_A0_MMU_WRED_QGROUP_SHARED_COUNT_X_PIPEm_ENUM,
    BCM56560_A0_MMU_WRED_UC_QUEUE_DROP_THD_DEQ_X_PIPE_0m_ENUM,
    BCM56560_A0_MMU_WRED_UC_QUEUE_DROP_THD_ENQ_X_PIPE_0m_ENUM,
    BCM56560_A0_MMU_WRED_UC_QUEUE_TOTAL_COUNT_X_PIPEm_ENUM,
    BCM56560_A0_MODID_BASE_PTRm_ENUM,
    BCM56560_A0_MODPORT_MAP_M0m_ENUM,
    BCM56560_A0_MODPORT_MAP_M1m_ENUM,
    BCM56560_A0_MODPORT_MAP_M2m_ENUM,
    BCM56560_A0_MODPORT_MAP_M3m_ENUM,
    BCM56560_A0_MODPORT_MAP_MIRRORm_ENUM,
    BCM56560_A0_MODPORT_MAP_SELr_ENUM,
    BCM56560_A0_MODPORT_MAP_SUBPORTm_ENUM,
    BCM56560_A0_MODPORT_MAP_SUBPORT_M0m_ENUM,
    BCM56560_A0_MODPORT_MAP_SUBPORT_M1m_ENUM,
    BCM56560_A0_MODPORT_MAP_SUBPORT_M2m_ENUM,
    BCM56560_A0_MODPORT_MAP_SUBPORT_M3m_ENUM,
    BCM56560_A0_MODPORT_MAP_SUBPORT_MIRRORm_ENUM,
    BCM56560_A0_MODPORT_MAP_SWm_ENUM,
    BCM56560_A0_MOD_FIFO_CNTr_ENUM,
    BCM56560_A0_MPLS_CAM_DBGCTRL_0r_ENUM,
    BCM56560_A0_MPLS_ENTROPY_LABEL_CONFIG_64r_ENUM,
    BCM56560_A0_MPLS_ENTROPY_LABEL_DATAm_ENUM,
    BCM56560_A0_MPLS_ENTRYm_ENUM,
    BCM56560_A0_MPLS_ENTRY_DBGCTRL_0r_ENUM,
    BCM56560_A0_MPLS_ENTRY_DBGCTRL_1r_ENUM,
    BCM56560_A0_MPLS_ENTRY_DBGCTRL_2r_ENUM,
    BCM56560_A0_MPLS_ENTRY_DBGCTRL_3r_ENUM,
    BCM56560_A0_MPLS_ENTRY_DBGCTRL_4r_ENUM,
    BCM56560_A0_MPLS_ENTRY_HASH_CONTROLr_ENUM,
    BCM56560_A0_MPLS_MEMORY_DBGCTRL_0r_ENUM,
    BCM56560_A0_MPLS_MEMORY_DBGCTRL_1r_ENUM,
    BCM56560_A0_MPLS_MEMORY_DBGCTRL_2r_ENUM,
    BCM56560_A0_MPLS_MEMORY_DBGCTRL_3r_ENUM,
    BCM56560_A0_MPLS_SER_CONTROLr_ENUM,
    BCM56560_A0_MSPI_CDRAMr_ENUM,
    BCM56560_A0_MSPI_CDRAM_00r_ENUM,
    BCM56560_A0_MSPI_CDRAM_01r_ENUM,
    BCM56560_A0_MSPI_CDRAM_02r_ENUM,
    BCM56560_A0_MSPI_CDRAM_03r_ENUM,
    BCM56560_A0_MSPI_CDRAM_04r_ENUM,
    BCM56560_A0_MSPI_CDRAM_05r_ENUM,
    BCM56560_A0_MSPI_CDRAM_06r_ENUM,
    BCM56560_A0_MSPI_CDRAM_07r_ENUM,
    BCM56560_A0_MSPI_CDRAM_08r_ENUM,
    BCM56560_A0_MSPI_CDRAM_09r_ENUM,
    BCM56560_A0_MSPI_CDRAM_10r_ENUM,
    BCM56560_A0_MSPI_CDRAM_11r_ENUM,
    BCM56560_A0_MSPI_CDRAM_12r_ENUM,
    BCM56560_A0_MSPI_CDRAM_13r_ENUM,
    BCM56560_A0_MSPI_CDRAM_14r_ENUM,
    BCM56560_A0_MSPI_CDRAM_15r_ENUM,
    BCM56560_A0_MSPI_CPTQPr_ENUM,
    BCM56560_A0_MSPI_ENDQPr_ENUM,
    BCM56560_A0_MSPI_NEWQPr_ENUM,
    BCM56560_A0_MSPI_RXRAMr_ENUM,
    BCM56560_A0_MSPI_RXRAM_00r_ENUM,
    BCM56560_A0_MSPI_RXRAM_01r_ENUM,
    BCM56560_A0_MSPI_RXRAM_02r_ENUM,
    BCM56560_A0_MSPI_RXRAM_03r_ENUM,
    BCM56560_A0_MSPI_RXRAM_04r_ENUM,
    BCM56560_A0_MSPI_RXRAM_05r_ENUM,
    BCM56560_A0_MSPI_RXRAM_06r_ENUM,
    BCM56560_A0_MSPI_RXRAM_07r_ENUM,
    BCM56560_A0_MSPI_RXRAM_08r_ENUM,
    BCM56560_A0_MSPI_RXRAM_09r_ENUM,
    BCM56560_A0_MSPI_RXRAM_10r_ENUM,
    BCM56560_A0_MSPI_RXRAM_11r_ENUM,
    BCM56560_A0_MSPI_RXRAM_12r_ENUM,
    BCM56560_A0_MSPI_RXRAM_13r_ENUM,
    BCM56560_A0_MSPI_RXRAM_14r_ENUM,
    BCM56560_A0_MSPI_RXRAM_15r_ENUM,
    BCM56560_A0_MSPI_RXRAM_16r_ENUM,
    BCM56560_A0_MSPI_RXRAM_17r_ENUM,
    BCM56560_A0_MSPI_RXRAM_18r_ENUM,
    BCM56560_A0_MSPI_RXRAM_19r_ENUM,
    BCM56560_A0_MSPI_RXRAM_20r_ENUM,
    BCM56560_A0_MSPI_RXRAM_21r_ENUM,
    BCM56560_A0_MSPI_RXRAM_22r_ENUM,
    BCM56560_A0_MSPI_RXRAM_23r_ENUM,
    BCM56560_A0_MSPI_RXRAM_24r_ENUM,
    BCM56560_A0_MSPI_RXRAM_25r_ENUM,
    BCM56560_A0_MSPI_RXRAM_26r_ENUM,
    BCM56560_A0_MSPI_RXRAM_27r_ENUM,
    BCM56560_A0_MSPI_RXRAM_28r_ENUM,
    BCM56560_A0_MSPI_RXRAM_29r_ENUM,
    BCM56560_A0_MSPI_RXRAM_30r_ENUM,
    BCM56560_A0_MSPI_RXRAM_31r_ENUM,
    BCM56560_A0_MSPI_SPCR0_LSBr_ENUM,
    BCM56560_A0_MSPI_SPCR0_MSBr_ENUM,
    BCM56560_A0_MSPI_SPCR1_LSBr_ENUM,
    BCM56560_A0_MSPI_SPCR1_MSBr_ENUM,
    BCM56560_A0_MSPI_SPCR2r_ENUM,
    BCM56560_A0_MSPI_STATUSr_ENUM,
    BCM56560_A0_MSPI_TXRAMr_ENUM,
    BCM56560_A0_MSPI_TXRAM_00r_ENUM,
    BCM56560_A0_MSPI_TXRAM_01r_ENUM,
    BCM56560_A0_MSPI_TXRAM_02r_ENUM,
    BCM56560_A0_MSPI_TXRAM_03r_ENUM,
    BCM56560_A0_MSPI_TXRAM_04r_ENUM,
    BCM56560_A0_MSPI_TXRAM_05r_ENUM,
    BCM56560_A0_MSPI_TXRAM_06r_ENUM,
    BCM56560_A0_MSPI_TXRAM_07r_ENUM,
    BCM56560_A0_MSPI_TXRAM_08r_ENUM,
    BCM56560_A0_MSPI_TXRAM_09r_ENUM,
    BCM56560_A0_MSPI_TXRAM_10r_ENUM,
    BCM56560_A0_MSPI_TXRAM_11r_ENUM,
    BCM56560_A0_MSPI_TXRAM_12r_ENUM,
    BCM56560_A0_MSPI_TXRAM_13r_ENUM,
    BCM56560_A0_MSPI_TXRAM_14r_ENUM,
    BCM56560_A0_MSPI_TXRAM_15r_ENUM,
    BCM56560_A0_MSPI_TXRAM_16r_ENUM,
    BCM56560_A0_MSPI_TXRAM_17r_ENUM,
    BCM56560_A0_MSPI_TXRAM_18r_ENUM,
    BCM56560_A0_MSPI_TXRAM_19r_ENUM,
    BCM56560_A0_MSPI_TXRAM_20r_ENUM,
    BCM56560_A0_MSPI_TXRAM_21r_ENUM,
    BCM56560_A0_MSPI_TXRAM_22r_ENUM,
    BCM56560_A0_MSPI_TXRAM_23r_ENUM,
    BCM56560_A0_MSPI_TXRAM_24r_ENUM,
    BCM56560_A0_MSPI_TXRAM_25r_ENUM,
    BCM56560_A0_MSPI_TXRAM_26r_ENUM,
    BCM56560_A0_MSPI_TXRAM_27r_ENUM,
    BCM56560_A0_MSPI_TXRAM_28r_ENUM,
    BCM56560_A0_MSPI_TXRAM_29r_ENUM,
    BCM56560_A0_MSPI_TXRAM_30r_ENUM,
    BCM56560_A0_MSPI_TXRAM_31r_ENUM,
    BCM56560_A0_MTP_COSr_ENUM,
    BCM56560_A0_MTRI_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_MTRI_IFGr_ENUM,
    BCM56560_A0_MTRI_MEMDEBUGr_ENUM,
    BCM56560_A0_MTRI_REFRESH_CONFIGr_ENUM,
    BCM56560_A0_MTROMEMDEBUG_CONFIG_0_L0r_ENUM,
    BCM56560_A0_MTROMEMDEBUG_CONFIG_0_L1r_ENUM,
    BCM56560_A0_MTROMEMDEBUG_CONFIG_0_L2r_ENUM,
    BCM56560_A0_MTROMEMDEBUG_CONFIG_0_PORTr_ENUM,
    BCM56560_A0_MTROMEMDEBUG_CONFIG_0_S1r_ENUM,
    BCM56560_A0_MTRO_EN_COR_ERR_RPT_0r_ENUM,
    BCM56560_A0_MTRO_OVERFLOW_SEEN_L0_MAX_IDr_ENUM,
    BCM56560_A0_MTRO_OVERFLOW_SEEN_L0_MIN_IDr_ENUM,
    BCM56560_A0_MTRO_OVERFLOW_SEEN_L1_MAX_IDr_ENUM,
    BCM56560_A0_MTRO_OVERFLOW_SEEN_L1_MIN_IDr_ENUM,
    BCM56560_A0_MTRO_OVERFLOW_SEEN_L2_MAX_IDr_ENUM,
    BCM56560_A0_MTRO_OVERFLOW_SEEN_L2_MIN_IDr_ENUM,
    BCM56560_A0_MTRO_OVERFLOW_SEEN_PORT_IDr_ENUM,
    BCM56560_A0_MTRO_OVERFLOW_SEEN_S1_IDr_ENUM,
    BCM56560_A0_MTRO_OVERFLOW_UNDERRUN_STATUSr_ENUM,
    BCM56560_A0_MTRO_REFRESH_CONFIGr_ENUM,
    BCM56560_A0_MTRO_REFRESH_STATUSr_ENUM,
    BCM56560_A0_MTRO_UNDERRUN_CHECKER_0_0r_ENUM,
    BCM56560_A0_MTRO_UNDERRUN_CHECKER_0_1r_ENUM,
    BCM56560_A0_MTRO_UNDERRUN_CHECKER_0_2r_ENUM,
    BCM56560_A0_MTRO_UNDERRUN_CHECKER_0_3r_ENUM,
    BCM56560_A0_MTRO_UNDERRUN_MONITOR_STATUSr_ENUM,
    BCM56560_A0_MTRO_UNDERRUN_SEEN_L0_MAX_IDr_ENUM,
    BCM56560_A0_MTRO_UNDERRUN_SEEN_L0_MIN_IDr_ENUM,
    BCM56560_A0_MTRO_UNDERRUN_SEEN_L1_MAX_IDr_ENUM,
    BCM56560_A0_MTRO_UNDERRUN_SEEN_L1_MIN_IDr_ENUM,
    BCM56560_A0_MTRO_UNDERRUN_SEEN_L2_MAX_IDr_ENUM,
    BCM56560_A0_MTRO_UNDERRUN_SEEN_L2_MIN_IDr_ENUM,
    BCM56560_A0_MTRO_UNDERRUN_SEEN_PORT_IDr_ENUM,
    BCM56560_A0_MTRO_UNDERRUN_SEEN_S1_IDr_ENUM,
    BCM56560_A0_MULTIPASS_LOOPBACK_BITMAPm_ENUM,
    BCM56560_A0_MY_MODID_CONFIGr_ENUM,
    BCM56560_A0_MY_MODID_CONFIG_2r_ENUM,
    BCM56560_A0_MY_MODID_SET_2_64r_ENUM,
    BCM56560_A0_MY_MODID_SET_3_64r_ENUM,
    BCM56560_A0_MY_MODID_SET_4_64r_ENUM,
    BCM56560_A0_MY_MODID_SET_64r_ENUM,
    BCM56560_A0_MY_STATION_2_CAM_BIST_CONFIGr_ENUM,
    BCM56560_A0_MY_STATION_2_CAM_BIST_CONTROLr_ENUM,
    BCM56560_A0_MY_STATION_2_CAM_BIST_DBG_DATAr_ENUM,
    BCM56560_A0_MY_STATION_2_CAM_BIST_STATUSr_ENUM,
    BCM56560_A0_MY_STATION_2_CAM_CONTROLr_ENUM,
    BCM56560_A0_MY_STATION_2_DATA_CONTROLr_ENUM,
    BCM56560_A0_MY_STATION_CAM_BIST_CONFIGr_ENUM,
    BCM56560_A0_MY_STATION_CAM_BIST_CONTROLr_ENUM,
    BCM56560_A0_MY_STATION_CAM_BIST_DBG_DATAr_ENUM,
    BCM56560_A0_MY_STATION_CAM_BIST_STATUSr_ENUM,
    BCM56560_A0_MY_STATION_DATA_PARITY_CONTROLr_ENUM,
    BCM56560_A0_MY_STATION_TCAMm_ENUM,
    BCM56560_A0_MY_STATION_TCAM_2m_ENUM,
    BCM56560_A0_MY_STATION_TCAM_2_DATA_ONLYm_ENUM,
    BCM56560_A0_MY_STATION_TCAM_2_ENTRY_ONLYm_ENUM,
    BCM56560_A0_MY_STATION_TCAM_DATA_ONLYm_ENUM,
    BCM56560_A0_MY_STATION_TCAM_ENTRY_ONLYm_ENUM,
    BCM56560_A0_NIV_ETHERTYPEr_ENUM,
    BCM56560_A0_NONUCAST_TRUNK_BLOCK_MASKm_ENUM,
    BCM56560_A0_NTP_TIME_CONTROLr_ENUM,
    BCM56560_A0_NTP_TIME_FRAC_SEC_LOWERr_ENUM,
    BCM56560_A0_NTP_TIME_FRAC_SEC_UPPERr_ENUM,
    BCM56560_A0_NTP_TIME_FREQ_CONTROLr_ENUM,
    BCM56560_A0_NTP_TIME_LEAP_SEC_CONTROLr_ENUM,
    BCM56560_A0_NTP_TIME_SECr_ENUM,
    BCM56560_A0_NUM_QCN_CNM_RECEIVEDm_ENUM,
    BCM56560_A0_OOBFC_CHANNEL_BASE_64r_ENUM,
    BCM56560_A0_OOBFC_CHIF_CFGr_ENUM,
    BCM56560_A0_OOBFC_CHIF_CFG0r_ENUM,
    BCM56560_A0_OOBFC_CHIF_CFG1r_ENUM,
    BCM56560_A0_OOBFC_CHIF_CFG2r_ENUM,
    BCM56560_A0_OOBFC_CHIF_CFG3r_ENUM,
    BCM56560_A0_OOBFC_ENG_PORT_EN0_64r_ENUM,
    BCM56560_A0_OOBFC_ENG_PORT_EN1_64r_ENUM,
    BCM56560_A0_OOBFC_ENG_PORT_QSEL0_64r_ENUM,
    BCM56560_A0_OOBFC_ENG_PORT_QSEL1_64r_ENUM,
    BCM56560_A0_OOBFC_GCSr_ENUM,
    BCM56560_A0_OOBFC_ING_PORT_EN0_64r_ENUM,
    BCM56560_A0_OOBFC_ING_PORT_EN1_64r_ENUM,
    BCM56560_A0_OOBFC_MSG_CRC_CNTr_ENUM,
    BCM56560_A0_OOBFC_MSG_CRC_CNT0r_ENUM,
    BCM56560_A0_OOBFC_MSG_CRC_CNT1r_ENUM,
    BCM56560_A0_OOBFC_MSG_CRC_CNT2r_ENUM,
    BCM56560_A0_OOBFC_MSG_CRC_CNT3r_ENUM,
    BCM56560_A0_OOBFC_MSG_REGr_ENUM,
    BCM56560_A0_OOBFC_MSG_REG0r_ENUM,
    BCM56560_A0_OOBFC_MSG_REG1r_ENUM,
    BCM56560_A0_OOBFC_MSG_RX_TOT_CNTr_ENUM,
    BCM56560_A0_OOBFC_MSG_RX_TOT_CNT0r_ENUM,
    BCM56560_A0_OOBFC_MSG_RX_TOT_CNT1r_ENUM,
    BCM56560_A0_OOBFC_MSG_RX_TOT_CNT2r_ENUM,
    BCM56560_A0_OOBFC_MSG_RX_TOT_CNT3r_ENUM,
    BCM56560_A0_OOBFC_MSG_TX_CNTr_ENUM,
    BCM56560_A0_OOBFC_STSr_ENUM,
    BCM56560_A0_OOBFC_TX_IDLEr_ENUM,
    BCM56560_A0_OOBIF_DEBUGr_ENUM,
    BCM56560_A0_OOBIF_RX_TESTr_ENUM,
    BCM56560_A0_OOBIF_TX_TESTr_ENUM,
    BCM56560_A0_OP_THDU_CONFIGr_ENUM,
    BCM56560_A0_OP_UC_PORT_BST_THRESHOLDr_ENUM,
    BCM56560_A0_OP_UC_PORT_DROP_STATE_X0r_ENUM,
    BCM56560_A0_OP_UC_PORT_DROP_STATE_X1r_ENUM,
    BCM56560_A0_OP_UC_PORT_RED_DROP_STATE_X0r_ENUM,
    BCM56560_A0_OP_UC_PORT_RED_DROP_STATE_X1r_ENUM,
    BCM56560_A0_OP_UC_PORT_YELLOW_DROP_STATE_X0r_ENUM,
    BCM56560_A0_OP_UC_PORT_YELLOW_DROP_STATE_X1r_ENUM,
    BCM56560_A0_OP_UC_QGROUP_BST_THRESHOLDr_ENUM,
    BCM56560_A0_OP_UC_QGROUP_DROP_STATEm_ENUM,
    BCM56560_A0_OP_UC_QGROUP_MINOKm_ENUM,
    BCM56560_A0_OP_UC_QUEUE_BST_THRESHOLDr_ENUM,
    BCM56560_A0_OP_UC_QUEUE_DROP_STATEm_ENUM,
    BCM56560_A0_OP_UC_QUEUE_MINOKm_ENUM,
    BCM56560_A0_PARITY_ENr_ENUM,
    BCM56560_A0_PARS_RAM_DBGCTRLr_ENUM,
    BCM56560_A0_PARS_RAM_DBGCTRL_1r_ENUM,
    BCM56560_A0_PARS_RAM_DBGCTRL_2r_ENUM,
    BCM56560_A0_PCIE_RST_CONTROLr_ENUM,
    BCM56560_A0_PE_ETHERTYPEr_ENUM,
    BCM56560_A0_PFS_PACKET_TYPE_OFFSETm_ENUM,
    BCM56560_A0_PGW_BOD_CLP0_ECC_STATUSr_ENUM,
    BCM56560_A0_PGW_BOD_CLP1_ECC_STATUSr_ENUM,
    BCM56560_A0_PGW_BOD_ECC_ENABLEr_ENUM,
    BCM56560_A0_PGW_BOD_STATUS0r_ENUM,
    BCM56560_A0_PGW_BOD_STATUS1r_ENUM,
    BCM56560_A0_PGW_BOD_XLP0_ECC_STATUSr_ENUM,
    BCM56560_A0_PGW_BOD_XLP1_ECC_STATUSr_ENUM,
    BCM56560_A0_PGW_BOD_XLP2_ECC_STATUSr_ENUM,
    BCM56560_A0_PGW_BOD_XLP3_ECC_STATUSr_ENUM,
    BCM56560_A0_PGW_BOD_XLP4_ECC_STATUSr_ENUM,
    BCM56560_A0_PGW_BOD_XLP5_ECC_STATUSr_ENUM,
    BCM56560_A0_PGW_BOD_XLP6_ECC_STATUSr_ENUM,
    BCM56560_A0_PGW_BOD_XLP_ECC_STATUSr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_CLP0_FIFO_0_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_CLP0_FIFO_1_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_CLP0_FIFO_2_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_CLP0_FIFO_3_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_CLP0_FIFO_4_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_CLP0_FIFO_5_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_CLP0_FIFO_6_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_CLP1_FIFO_0_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_CLP1_FIFO_1_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_CLP1_FIFO_2_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_CLP1_FIFO_3_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_CLP1_FIFO_4_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_CLP1_FIFO_5_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_CLP1_FIFO_6_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_CLP1_FIFO_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_EMBEDDED_HG_CONTROL0r_ENUM,
    BCM56560_A0_PGW_CELL_ASM_EMBEDDED_HG_CONTROL1r_ENUM,
    BCM56560_A0_PGW_CELL_ASM_EMBEDDED_HG_ETHERTYPEr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP0_FIFO_0_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP0_FIFO_1_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP0_FIFO_2_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP0_FIFO_3_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP0_FIFO_4_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP0_FIFO_5_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP0_FIFO_6_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP0_FIFO_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP1_FIFO_0_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP1_FIFO_1_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP1_FIFO_2_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP1_FIFO_3_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP1_FIFO_4_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP1_FIFO_5_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP1_FIFO_6_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP2_FIFO_0_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP2_FIFO_1_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP2_FIFO_2_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP2_FIFO_3_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP2_FIFO_4_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP2_FIFO_5_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP2_FIFO_6_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP2_FIFO_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP3_FIFO_0_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP3_FIFO_1_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP3_FIFO_2_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP3_FIFO_3_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP3_FIFO_4_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP3_FIFO_5_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP3_FIFO_6_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP4_FIFO_0_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP4_FIFO_1_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP4_FIFO_2_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP4_FIFO_3_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP4_FIFO_4_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP4_FIFO_5_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP4_FIFO_6_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP5_FIFO_0_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP5_FIFO_1_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP5_FIFO_2_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP5_FIFO_3_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP5_FIFO_4_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP5_FIFO_5_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP5_FIFO_6_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP6_FIFO_0_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP6_FIFO_1_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP6_FIFO_2_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP6_FIFO_3_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP6_FIFO_4_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP6_FIFO_5_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP6_FIFO_6_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CELL_ASM_XLP6_FIFO_TM_CONTROLr_ENUM,
    BCM56560_A0_PGW_CLP_POWER_DOWN_ENABLEr_ENUM,
    BCM56560_A0_PGW_ETM_MODEr_ENUM,
    BCM56560_A0_PGW_GENERAL_SPARE0r_ENUM,
    BCM56560_A0_PGW_HSP_CONFIGr_ENUM,
    BCM56560_A0_PGW_HSP_CONFIG_0r_ENUM,
    BCM56560_A0_PGW_HSP_CONFIG_1r_ENUM,
    BCM56560_A0_PGW_HSP_CONFIG_2r_ENUM,
    BCM56560_A0_PGW_HSP_CONFIG_3r_ENUM,
    BCM56560_A0_PGW_HSP_CONFIG_4r_ENUM,
    BCM56560_A0_PGW_HSP_CONFIG_5r_ENUM,
    BCM56560_A0_PGW_HSP_CONFIG_6r_ENUM,
    BCM56560_A0_PGW_HSP_CONFIG_7r_ENUM,
    BCM56560_A0_PGW_HSP_CONFIG_8r_ENUM,
    BCM56560_A0_PGW_ING_HW_RESET_CONTROL_2r_ENUM,
    BCM56560_A0_PGW_INTR_ENABLEr_ENUM,
    BCM56560_A0_PGW_INTR_STATUSr_ENUM,
    BCM56560_A0_PGW_LR_TDM2_REGr_ENUM,
    BCM56560_A0_PGW_LR_TDM2_REG_0r_ENUM,
    BCM56560_A0_PGW_LR_TDM2_REG_1r_ENUM,
    BCM56560_A0_PGW_LR_TDM2_REG_10r_ENUM,
    BCM56560_A0_PGW_LR_TDM2_REG_11r_ENUM,
    BCM56560_A0_PGW_LR_TDM2_REG_12r_ENUM,
    BCM56560_A0_PGW_LR_TDM2_REG_13r_ENUM,
    BCM56560_A0_PGW_LR_TDM2_REG_14r_ENUM,
    BCM56560_A0_PGW_LR_TDM2_REG_15r_ENUM,
    BCM56560_A0_PGW_LR_TDM2_REG_2r_ENUM,
    BCM56560_A0_PGW_LR_TDM2_REG_3r_ENUM,
    BCM56560_A0_PGW_LR_TDM2_REG_4r_ENUM,
    BCM56560_A0_PGW_LR_TDM2_REG_5r_ENUM,
    BCM56560_A0_PGW_LR_TDM2_REG_6r_ENUM,
    BCM56560_A0_PGW_LR_TDM2_REG_7r_ENUM,
    BCM56560_A0_PGW_LR_TDM2_REG_8r_ENUM,
    BCM56560_A0_PGW_LR_TDM2_REG_9r_ENUM,
    BCM56560_A0_PGW_LR_TDM_REGr_ENUM,
    BCM56560_A0_PGW_LR_TDM_REG_0r_ENUM,
    BCM56560_A0_PGW_LR_TDM_REG_1r_ENUM,
    BCM56560_A0_PGW_LR_TDM_REG_10r_ENUM,
    BCM56560_A0_PGW_LR_TDM_REG_11r_ENUM,
    BCM56560_A0_PGW_LR_TDM_REG_12r_ENUM,
    BCM56560_A0_PGW_LR_TDM_REG_13r_ENUM,
    BCM56560_A0_PGW_LR_TDM_REG_14r_ENUM,
    BCM56560_A0_PGW_LR_TDM_REG_15r_ENUM,
    BCM56560_A0_PGW_LR_TDM_REG_2r_ENUM,
    BCM56560_A0_PGW_LR_TDM_REG_3r_ENUM,
    BCM56560_A0_PGW_LR_TDM_REG_4r_ENUM,
    BCM56560_A0_PGW_LR_TDM_REG_5r_ENUM,
    BCM56560_A0_PGW_LR_TDM_REG_6r_ENUM,
    BCM56560_A0_PGW_LR_TDM_REG_7r_ENUM,
    BCM56560_A0_PGW_LR_TDM_REG_8r_ENUM,
    BCM56560_A0_PGW_LR_TDM_REG_9r_ENUM,
    BCM56560_A0_PGW_OBM_MON_HW_CONTROLr_ENUM,
    BCM56560_A0_PGW_OS_PORT_SPACING_REGr_ENUM,
    BCM56560_A0_PGW_OS_PORT_SPACING_REG_0r_ENUM,
    BCM56560_A0_PGW_OS_PORT_SPACING_REG_1r_ENUM,
    BCM56560_A0_PGW_OS_PORT_SPACING_REG_2r_ENUM,
    BCM56560_A0_PGW_OS_PORT_SPACING_REG_3r_ENUM,
    BCM56560_A0_PGW_OS_PORT_SPACING_REG_4r_ENUM,
    BCM56560_A0_PGW_OS_PORT_SPACING_REG_5r_ENUM,
    BCM56560_A0_PGW_OS_PORT_SPACING_REG_6r_ENUM,
    BCM56560_A0_PGW_OS_PORT_SPACING_REG_7r_ENUM,
    BCM56560_A0_PGW_OS_PORT_SPACING_REG_8r_ENUM,
    BCM56560_A0_PGW_OS_PORT_SPACING_REG_9r_ENUM,
    BCM56560_A0_PGW_OS_TDM_REGr_ENUM,
    BCM56560_A0_PGW_OS_TDM_REG_0r_ENUM,
    BCM56560_A0_PGW_OS_TDM_REG_1r_ENUM,
    BCM56560_A0_PGW_OS_TDM_REG_2r_ENUM,
    BCM56560_A0_PGW_OS_TDM_REG_3r_ENUM,
    BCM56560_A0_PGW_OS_TDM_REG_4r_ENUM,
    BCM56560_A0_PGW_OS_TDM_REG_5r_ENUM,
    BCM56560_A0_PGW_OS_TDM_REG_6r_ENUM,
    BCM56560_A0_PGW_OS_TDM_REG_7r_ENUM,
    BCM56560_A0_PGW_OS_TDM_REG_8r_ENUM,
    BCM56560_A0_PGW_OS_TDM_REG_9r_ENUM,
    BCM56560_A0_PGW_SER_CONTROLr_ENUM,
    BCM56560_A0_PGW_TDM_CONTROLr_ENUM,
    BCM56560_A0_PGW_XLP_POWER_DOWN_ENABLEr_ENUM,
    BCM56560_A0_PHB2_COS_MAPm_ENUM,
    BCM56560_A0_PKTAGINGLIMIT0r_ENUM,
    BCM56560_A0_PKTAGINGLIMIT1r_ENUM,
    BCM56560_A0_PKTAGINGTIMERr_ENUM,
    BCM56560_A0_PKTHDRMEMDEBUGr_ENUM,
    BCM56560_A0_PKT_LINK_MEM_DEBUG_TMr_ENUM,
    BCM56560_A0_PORTCNTMEMDEBUGr_ENUM,
    BCM56560_A0_PORT_BRIDGE_BMAPm_ENUM,
    BCM56560_A0_PORT_BRIDGE_MIRROR_BMAPm_ENUM,
    BCM56560_A0_PORT_CBL_TABLEm_ENUM,
    BCM56560_A0_PORT_CBL_TABLE_MODBASEm_ENUM,
    BCM56560_A0_PORT_COS_MAPm_ENUM,
    BCM56560_A0_PORT_INITIAL_COPY_COUNT_WIDTHr_ENUM,
    BCM56560_A0_PORT_LAG_FAILOVER_SETm_ENUM,
    BCM56560_A0_PORT_PFC_CFGr_ENUM,
    BCM56560_A0_PORT_PFC_CFG0r_ENUM,
    BCM56560_A0_PORT_PFC_CFG1r_ENUM,
    BCM56560_A0_PORT_PFC_CFG2r_ENUM,
    BCM56560_A0_PORT_TABm_ENUM,
    BCM56560_A0_PORT_TABLE_ECC_STATUS_NACKr_ENUM,
    BCM56560_A0_PQE0_FIFOEMPTYr_ENUM,
    BCM56560_A0_PQE0_FIFOEMPTY0r_ENUM,
    BCM56560_A0_PQE0_FIFOEMPTY1r_ENUM,
    BCM56560_A0_PQE0_FIFOOVERFLOWr_ENUM,
    BCM56560_A0_PQE0_FIFOOVERFLOW0r_ENUM,
    BCM56560_A0_PQE0_FIFOOVERFLOW1r_ENUM,
    BCM56560_A0_PQE0_FIFOPTREQUALr_ENUM,
    BCM56560_A0_PQE0_FIFOPTREQUAL0r_ENUM,
    BCM56560_A0_PQE0_FIFOPTREQUAL1r_ENUM,
    BCM56560_A0_PQE0_MEMCFGr_ENUM,
    BCM56560_A0_PQE0_MEMDEBUGr_ENUM,
    BCM56560_A0_PQE0_QCNEMPTYr_ENUM,
    BCM56560_A0_PQE0_QCNEMPTY0r_ENUM,
    BCM56560_A0_PQE0_QCNEMPTY1r_ENUM,
    BCM56560_A0_PRIO2COS_PROFILEr_ENUM,
    BCM56560_A0_PRIORITY_CONTROLr_ENUM,
    BCM56560_A0_PROTOCOL_PKT_CONTROLr_ENUM,
    BCM56560_A0_PTP_LABEL_RANGE_PROFILE_TABLEm_ENUM,
    BCM56560_A0_PWR_WATCH_DOG_CONTROL_MBXr_ENUM,
    BCM56560_A0_PWR_WATCH_DOG_STATUS_MBXr_ENUM,
    BCM56560_A0_QCN_CNM_PRP_CNTr_ENUM,
    BCM56560_A0_QCN_CNM_PRP_CTRLr_ENUM,
    BCM56560_A0_QCN_CNM_PRP_DLF_COUNTr_ENUM,
    BCM56560_A0_QCN_PFC_STATEr_ENUM,
    BCM56560_A0_QDB_MEM_DEBUG_TMr_ENUM,
    BCM56560_A0_R1023r_ENUM,
    BCM56560_A0_R127r_ENUM,
    BCM56560_A0_R1518r_ENUM,
    BCM56560_A0_R16383r_ENUM,
    BCM56560_A0_R2047r_ENUM,
    BCM56560_A0_R255r_ENUM,
    BCM56560_A0_R4095r_ENUM,
    BCM56560_A0_R511r_ENUM,
    BCM56560_A0_R64r_ENUM,
    BCM56560_A0_R9216r_ENUM,
    BCM56560_A0_RALNr_ENUM,
    BCM56560_A0_RBCAr_ENUM,
    BCM56560_A0_RBYTr_ENUM,
    BCM56560_A0_RDBGC0r_ENUM,
    BCM56560_A0_RDBGC0_SELECTr_ENUM,
    BCM56560_A0_RDBGC1r_ENUM,
    BCM56560_A0_RDBGC1_SELECTr_ENUM,
    BCM56560_A0_RDBGC2r_ENUM,
    BCM56560_A0_RDBGC2_SELECTr_ENUM,
    BCM56560_A0_RDBGC3r_ENUM,
    BCM56560_A0_RDBGC3_SELECTr_ENUM,
    BCM56560_A0_RDBGC4r_ENUM,
    BCM56560_A0_RDBGC4_SELECTr_ENUM,
    BCM56560_A0_RDBGC5r_ENUM,
    BCM56560_A0_RDBGC5_SELECTr_ENUM,
    BCM56560_A0_RDBGC6r_ENUM,
    BCM56560_A0_RDBGC6_SELECTr_ENUM,
    BCM56560_A0_RDBGC7r_ENUM,
    BCM56560_A0_RDBGC7_SELECTr_ENUM,
    BCM56560_A0_RDBGC8r_ENUM,
    BCM56560_A0_RDBGC8_SELECTr_ENUM,
    BCM56560_A0_RDBGC_SELECT_2_64r_ENUM,
    BCM56560_A0_RDB_ALIGNER_STATUSr_ENUM,
    BCM56560_A0_RDB_BANK_0_0m_ENUM,
    BCM56560_A0_RDB_BANK_0_1m_ENUM,
    BCM56560_A0_RDB_BANK_1_0m_ENUM,
    BCM56560_A0_RDB_BANK_1_1m_ENUM,
    BCM56560_A0_RDB_BANK_2_0m_ENUM,
    BCM56560_A0_RDB_BANK_2_1m_ENUM,
    BCM56560_A0_RDB_BANK_3_0m_ENUM,
    BCM56560_A0_RDB_BANK_3_1m_ENUM,
    BCM56560_A0_RDB_CELm_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_BANKr_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_BANK_0r_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_BANK_0_MAXr_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_BANK_0_TRIGGERr_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_BANK_1r_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_BANK_1_MAXr_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_BANK_1_TRIGGERr_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_BANK_2r_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_BANK_2_MAXr_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_BANK_2_TRIGGERr_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_BANK_3r_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_BANK_3_MAXr_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_BANK_3_TRIGGERr_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_BANK_MAXr_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_BANK_TRIGGERr_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_SKEWr_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_SKEW_MAXr_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_TOTALr_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_TOTAL_MAXr_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_TOTAL_TRIGGERr_ENUM,
    BCM56560_A0_RDB_CELLS_IN_USE_TRIGGER_CTRLr_ENUM,
    BCM56560_A0_RDB_CNTR_DEQ_ADMIT_CTC_IP_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_DEQ_ADMIT_CTC_IP_PKTr_ENUM,
    BCM56560_A0_RDB_CNTR_DEQ_ADMIT_IP_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_DEQ_ADMIT_IP_PKTr_ENUM,
    BCM56560_A0_RDB_CNTR_DEQ_ADMIT_RDB_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_DEQ_ADMIT_REDIR_IP_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_DEQ_ADMIT_REDIR_IP_PKTr_ENUM,
    BCM56560_A0_RDB_CNTR_DEQ_DROP_IP_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_DEQ_DROP_IP_PKTr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_ADMIT_CT_EP_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_ADMIT_CT_PKTr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_ADMIT_CT_RDB_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_ADMIT_HI_EP_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_ADMIT_HI_PKTr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_ADMIT_HI_RDB_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_ADMIT_LO_EP_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_ADMIT_LO_PKTr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_ADMIT_LO_RDB_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_ADMIT_MID_EP_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_ADMIT_MID_PKTr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_ADMIT_MID_RDB_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_DROP_CT_EP_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_DROP_CT_PKTr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_DROP_CT_RDB_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_DROP_HI_EP_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_DROP_HI_PKTr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_DROP_HI_RDB_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_DROP_LO_EP_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_DROP_LO_PKTr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_DROP_LO_RDB_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_DROP_MID_EP_CELr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_DROP_MID_PKTr_ENUM,
    BCM56560_A0_RDB_CNTR_ENQ_DROP_MID_RDB_CELr_ENUM,
    BCM56560_A0_RDB_CONTEXTm_ENUM,
    BCM56560_A0_RDB_CREDIT_ENABLEr_ENUM,
    BCM56560_A0_RDB_CUT_THRU_CELL_COUNTr_ENUM,
    BCM56560_A0_RDB_CXT_ABm_ENUM,
    BCM56560_A0_RDB_CXT_CDm_ENUM,
    BCM56560_A0_RDB_DEBUGr_ENUM,
    BCM56560_A0_RDB_DROP_STATEr_ENUM,
    BCM56560_A0_RDB_ECC_STATUS_BANKr_ENUM,
    BCM56560_A0_RDB_ECC_STATUS_BANK_0r_ENUM,
    BCM56560_A0_RDB_ECC_STATUS_BANK_1r_ENUM,
    BCM56560_A0_RDB_ECC_STATUS_BANK_2r_ENUM,
    BCM56560_A0_RDB_ECC_STATUS_BANK_3r_ENUM,
    BCM56560_A0_RDB_ECC_STATUS_CELr_ENUM,
    BCM56560_A0_RDB_ECC_STATUS_CXT_ABr_ENUM,
    BCM56560_A0_RDB_ECC_STATUS_CXT_CDr_ENUM,
    BCM56560_A0_RDB_ECC_STATUS_FCPr_ENUM,
    BCM56560_A0_RDB_ECC_STATUS_FCP_0r_ENUM,
    BCM56560_A0_RDB_ECC_STATUS_FCP_1r_ENUM,
    BCM56560_A0_RDB_ECC_STATUS_FCP_2r_ENUM,
    BCM56560_A0_RDB_ECC_STATUS_FCP_3r_ENUM,
    BCM56560_A0_RDB_ECC_STATUS_PKTr_ENUM,
    BCM56560_A0_RDB_ENABLEr_ENUM,
    BCM56560_A0_RDB_FCP_0m_ENUM,
    BCM56560_A0_RDB_FCP_1m_ENUM,
    BCM56560_A0_RDB_FCP_2m_ENUM,
    BCM56560_A0_RDB_FCP_3m_ENUM,
    BCM56560_A0_RDB_FCP_BUFr_ENUM,
    BCM56560_A0_RDB_FCP_BUF_0r_ENUM,
    BCM56560_A0_RDB_FCP_BUF_1r_ENUM,
    BCM56560_A0_RDB_FCP_BUF_2r_ENUM,
    BCM56560_A0_RDB_FCP_BUF_3r_ENUM,
    BCM56560_A0_RDB_FCP_PTRSr_ENUM,
    BCM56560_A0_RDB_FCP_PTRS_0r_ENUM,
    BCM56560_A0_RDB_FCP_PTRS_1r_ENUM,
    BCM56560_A0_RDB_FCP_PTRS_2r_ENUM,
    BCM56560_A0_RDB_FCP_PTRS_3r_ENUM,
    BCM56560_A0_RDB_FCP_SDWr_ENUM,
    BCM56560_A0_RDB_FCP_SDW_0r_ENUM,
    BCM56560_A0_RDB_FCP_SDW_1r_ENUM,
    BCM56560_A0_RDB_FCP_SDW_2r_ENUM,
    BCM56560_A0_RDB_FCP_SDW_3r_ENUM,
    BCM56560_A0_RDB_FIRST_PASSr_ENUM,
    BCM56560_A0_RDB_FORCE_EOP_AND_STOPr_ENUM,
    BCM56560_A0_RDB_FORCE_EOP_AND_STOP_MASKr_ENUM,
    BCM56560_A0_RDB_INTR_MASKr_ENUM,
    BCM56560_A0_RDB_INTR_STATUSr_ENUM,
    BCM56560_A0_RDB_IP_CREDIT_COUNTERr_ENUM,
    BCM56560_A0_RDB_IP_STATUSr_ENUM,
    BCM56560_A0_RDB_MEM_READ_ONCEr_ENUM,
    BCM56560_A0_RDB_OUTPUT_QUEUEr_ENUM,
    BCM56560_A0_RDB_PKTm_ENUM,
    BCM56560_A0_RDB_PKT_STATEr_ENUM,
    BCM56560_A0_RDB_PURGE_QUEUEr_ENUM,
    BCM56560_A0_RDB_QUEUEm_ENUM,
    BCM56560_A0_RDB_RESERVED_CELLSr_ENUM,
    BCM56560_A0_RDB_RX_ENABLEr_ENUM,
    BCM56560_A0_RDB_SER_CONTROLr_ENUM,
    BCM56560_A0_RDB_SER_SEC_INTRr_ENUM,
    BCM56560_A0_RDB_STATUSr_ENUM,
    BCM56560_A0_RDB_THRESHOLD_HIr_ENUM,
    BCM56560_A0_RDB_THRESHOLD_LOr_ENUM,
    BCM56560_A0_RDB_THRESHOLD_MEDr_ENUM,
    BCM56560_A0_RDB_TM_BANKr_ENUM,
    BCM56560_A0_RDB_TM_CEL_PKTr_ENUM,
    BCM56560_A0_RDB_TM_CXT_ABr_ENUM,
    BCM56560_A0_RDB_TM_CXT_CDr_ENUM,
    BCM56560_A0_RDB_TM_FCPr_ENUM,
    BCM56560_A0_RDISCr_ENUM,
    BCM56560_A0_RDVLNr_ENUM,
    BCM56560_A0_REMOTE_CPU_DA_LSr_ENUM,
    BCM56560_A0_REMOTE_CPU_DA_MSr_ENUM,
    BCM56560_A0_REMOTE_CPU_LENGTH_TYPEr_ENUM,
    BCM56560_A0_REPLICATION_FIFO_BANK0m_ENUM,
    BCM56560_A0_REPLICATION_FIFO_BANK1m_ENUM,
    BCM56560_A0_REPLICATION_FIFO_DEBUG_TMr_ENUM,
    BCM56560_A0_REPL_GROUP_INFO0_MEM_DEBUG_TMr_ENUM,
    BCM56560_A0_REP_FIFO_SNAPSHOT_DONEr_ENUM,
    BCM56560_A0_REP_FIFO_SNAPSHOT_ENr_ENUM,
    BCM56560_A0_REP_FIFO_SNAPSHOT_INITr_ENUM,
    BCM56560_A0_REP_ID_REMAP_CONTROLr_ENUM,
    BCM56560_A0_RERPKTr_ENUM,
    BCM56560_A0_RFCRr_ENUM,
    BCM56560_A0_RFCSr_ENUM,
    BCM56560_A0_RFLRr_ENUM,
    BCM56560_A0_RFRGr_ENUM,
    BCM56560_A0_RH_ECMP_DROPSm_ENUM,
    BCM56560_A0_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROLr_ENUM,
    BCM56560_A0_RH_ECMP_ETHERTYPE_ELIGIBILITY_MAPm_ENUM,
    BCM56560_A0_RH_ECMP_FLOWSETm_ENUM,
    BCM56560_A0_RH_ECMP_FLOWSET_BANK_SELr_ENUM,
    BCM56560_A0_RH_HGT_DROPSm_ENUM,
    BCM56560_A0_RH_HGT_ETHERTYPE_ELIGIBILITY_CONTROLr_ENUM,
    BCM56560_A0_RH_HGT_ETHERTYPE_ELIGIBILITY_MAPm_ENUM,
    BCM56560_A0_RH_HGT_FLOWSETm_ENUM,
    BCM56560_A0_RH_HGT_GROUP_CONTROLm_ENUM,
    BCM56560_A0_RH_LAG_DROPSm_ENUM,
    BCM56560_A0_RH_LAG_ETHERTYPE_ELIGIBILITY_CONTROLr_ENUM,
    BCM56560_A0_RH_LAG_ETHERTYPE_ELIGIBILITY_MAPm_ENUM,
    BCM56560_A0_RH_LAG_FLOWSETm_ENUM,
    BCM56560_A0_RIPC4r_ENUM,
    BCM56560_A0_RIPC6r_ENUM,
    BCM56560_A0_RIPD4r_ENUM,
    BCM56560_A0_RIPD6r_ENUM,
    BCM56560_A0_RIPHE4r_ENUM,
    BCM56560_A0_RIPHE6r_ENUM,
    BCM56560_A0_RJBRr_ENUM,
    BCM56560_A0_RMCAr_ENUM,
    BCM56560_A0_RMCRCr_ENUM,
    BCM56560_A0_RMGVr_ENUM,
    BCM56560_A0_RMTUEr_ENUM,
    BCM56560_A0_ROVRr_ENUM,
    BCM56560_A0_RPFCr_ENUM,
    BCM56560_A0_RPFC0r_ENUM,
    BCM56560_A0_RPFC1r_ENUM,
    BCM56560_A0_RPFC2r_ENUM,
    BCM56560_A0_RPFC3r_ENUM,
    BCM56560_A0_RPFC4r_ENUM,
    BCM56560_A0_RPFC5r_ENUM,
    BCM56560_A0_RPFC6r_ENUM,
    BCM56560_A0_RPFC7r_ENUM,
    BCM56560_A0_RPFCOFFr_ENUM,
    BCM56560_A0_RPFCOFF0r_ENUM,
    BCM56560_A0_RPFCOFF1r_ENUM,
    BCM56560_A0_RPFCOFF2r_ENUM,
    BCM56560_A0_RPFCOFF3r_ENUM,
    BCM56560_A0_RPFCOFF4r_ENUM,
    BCM56560_A0_RPFCOFF5r_ENUM,
    BCM56560_A0_RPFCOFF6r_ENUM,
    BCM56560_A0_RPFCOFF7r_ENUM,
    BCM56560_A0_RPKTr_ENUM,
    BCM56560_A0_RPOKr_ENUM,
    BCM56560_A0_RPORTDr_ENUM,
    BCM56560_A0_RPRMr_ENUM,
    BCM56560_A0_RQE_DEBUG_FREE_LIST_MEMr_ENUM,
    BCM56560_A0_RQE_DEBUG_FREE_LIST_OOP_CLRr_ENUM,
    BCM56560_A0_RQE_DEBUG_SAME_PORT_THDM_ERRORr_ENUM,
    BCM56560_A0_RQE_DEBUG_THDM_CHOKE_COUNTERr_ENUM,
    BCM56560_A0_RQE_ENABLE_THDM_PAUSEr_ENUM,
    BCM56560_A0_RQE_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_RQE_FREE_LISTm_ENUM,
    BCM56560_A0_RQE_LINK_LISTm_ENUM,
    BCM56560_A0_RQE_MAX_SHAPER_ENr_ENUM,
    BCM56560_A0_RQE_MAX_SHAPER_LIMIT_COUNTr_ENUM,
    BCM56560_A0_RQE_MAX_SHAPER_RATEr_ENUM,
    BCM56560_A0_RQE_MAX_SHAPER_THRESHOLDr_ENUM,
    BCM56560_A0_RQE_MAX_SHAPER_THRESHOLD_CLEARr_ENUM,
    BCM56560_A0_RQE_PRIORITY_QUEUE_ENTRYr_ENUM,
    BCM56560_A0_RQE_PRIORITY_QUEUE_HEADr_ENUM,
    BCM56560_A0_RQE_PRIORITY_QUEUE_TAILr_ENUM,
    BCM56560_A0_RQE_PRIORITY_SCHEDULING_TYPEr_ENUM,
    BCM56560_A0_RQE_PRIORITY_WERR_WEIGHTr_ENUM,
    BCM56560_A0_RQE_REPLICATION_ENTRY_COUNTr_ENUM,
    BCM56560_A0_RQE_REPLICATION_ENTRY_THRESHOLDr_ENUM,
    BCM56560_A0_RQE_REP_BUF_THRESHOLDr_ENUM,
    BCM56560_A0_RQE_REP_BUF_WATERMARKr_ENUM,
    BCM56560_A0_RQE_REP_BUF_WATERMARK_CLEARr_ENUM,
    BCM56560_A0_RQE_WERR_MAXSC_CLEARr_ENUM,
    BCM56560_A0_RQE_WERR_MAXSC_RESETr_ENUM,
    BCM56560_A0_RQE_WERR_WORKING_COUNTSr_ENUM,
    BCM56560_A0_RQE_WERR_WORKING_COUNTS_CLEARr_ENUM,
    BCM56560_A0_RQE_WORK_FIFO_ENTRY_COUNTr_ENUM,
    BCM56560_A0_RQE_WORK_FIFO_ENTRY_THRESHOLDr_ENUM,
    BCM56560_A0_RRBYTr_ENUM,
    BCM56560_A0_RRPKTr_ENUM,
    BCM56560_A0_RSCHCRCr_ENUM,
    BCM56560_A0_RSEL1_RAM_DBGCTRL2_64r_ENUM,
    BCM56560_A0_RSEL1_RAM_DBGCTRL3_64r_ENUM,
    BCM56560_A0_RSEL1_RAM_DBGCTRL4_64r_ENUM,
    BCM56560_A0_RSEL1_RAM_DBGCTRL_64r_ENUM,
    BCM56560_A0_RSEL2_CAM_DBGCTRLr_ENUM,
    BCM56560_A0_RSEL2_RAM_DBGCTRL2_64r_ENUM,
    BCM56560_A0_RSEL2_RAM_DBGCTRL3_64r_ENUM,
    BCM56560_A0_RSEL2_RAM_DBGCTRL4_64r_ENUM,
    BCM56560_A0_RSEL2_RAM_DBGCTRL_64r_ENUM,
    BCM56560_A0_RSEL2_XOR_MEMORY_DEBUGr_ENUM,
    BCM56560_A0_RTAG7_FCOE_HASH_FIELD_BMAPr_ENUM,
    BCM56560_A0_RTAG7_FLOW_BASED_HASHm_ENUM,
    BCM56560_A0_RTAG7_HASH_CONTROLr_ENUM,
    BCM56560_A0_RTAG7_HASH_CONTROL_2_64r_ENUM,
    BCM56560_A0_RTAG7_HASH_CONTROL_3r_ENUM,
    BCM56560_A0_RTAG7_HASH_CONTROL_4r_ENUM,
    BCM56560_A0_RTAG7_HASH_CONTROL_L2GRE_MASK_Ar_ENUM,
    BCM56560_A0_RTAG7_HASH_CONTROL_L2GRE_MASK_Br_ENUM,
    BCM56560_A0_RTAG7_HASH_FIELD_BMAP_1r_ENUM,
    BCM56560_A0_RTAG7_HASH_FIELD_BMAP_2r_ENUM,
    BCM56560_A0_RTAG7_HASH_FIELD_BMAP_3r_ENUM,
    BCM56560_A0_RTAG7_HASH_FIELD_BMAP_5r_ENUM,
    BCM56560_A0_RTAG7_HASH_SEED_Ar_ENUM,
    BCM56560_A0_RTAG7_HASH_SEED_Br_ENUM,
    BCM56560_A0_RTAG7_HASH_SELr_ENUM,
    BCM56560_A0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM,
    BCM56560_A0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM,
    BCM56560_A0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM,
    BCM56560_A0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM,
    BCM56560_A0_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAPr_ENUM,
    BCM56560_A0_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM,
    BCM56560_A0_RTAG7_MIM_OUTER_HASH_FIELD_BMAPr_ENUM,
    BCM56560_A0_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr_ENUM,
    BCM56560_A0_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM,
    BCM56560_A0_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr_ENUM,
    BCM56560_A0_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM,
    BCM56560_A0_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr_ENUM,
    BCM56560_A0_RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr_ENUM,
    BCM56560_A0_RTAG7_PORT_BASED_HASHm_ENUM,
    BCM56560_A0_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr_ENUM,
    BCM56560_A0_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM,
    BCM56560_A0_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr_ENUM,
    BCM56560_A0_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr_ENUM,
    BCM56560_A0_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM,
    BCM56560_A0_RTRFUr_ENUM,
    BCM56560_A0_RUCr_ENUM,
    BCM56560_A0_RUCAr_ENUM,
    BCM56560_A0_RUNDr_ENUM,
    BCM56560_A0_RVLNr_ENUM,
    BCM56560_A0_RXCFr_ENUM,
    BCM56560_A0_RXPFr_ENUM,
    BCM56560_A0_RXPPr_ENUM,
    BCM56560_A0_RXUDAr_ENUM,
    BCM56560_A0_RXUOr_ENUM,
    BCM56560_A0_RXWSAr_ENUM,
    BCM56560_A0_RX_DCB_ENUM,
    BCM56560_A0_RX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM56560_A0_RX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM56560_A0_RX_HCFC_COUNTERr_ENUM,
    BCM56560_A0_RX_HCFC_CRC_COUNTERr_ENUM,
    BCM56560_A0_RX_LLFC_CRC_COUNTERr_ENUM,
    BCM56560_A0_RX_LLFC_LOG_COUNTERr_ENUM,
    BCM56560_A0_RX_LLFC_PHY_COUNTERr_ENUM,
    BCM56560_A0_RX_PROT_GROUP_TABLEm_ENUM,
    BCM56560_A0_RX_PROT_GROUP_TABLE_1m_ENUM,
    BCM56560_A0_SCQM_QGRPr_ENUM,
    BCM56560_A0_SERVICE_COS_MAPm_ENUM,
    BCM56560_A0_SERVICE_PORT_MAPm_ENUM,
    BCM56560_A0_SERVICE_QUEUE_MAPm_ENUM,
    BCM56560_A0_SER_ACC_TYPE_MAPm_ENUM,
    BCM56560_A0_SER_CONFIG_REGr_ENUM,
    BCM56560_A0_SER_ERROR_0r_ENUM,
    BCM56560_A0_SER_ERROR_1r_ENUM,
    BCM56560_A0_SER_MEMORYm_ENUM,
    BCM56560_A0_SER_MISSED_EVENTr_ENUM,
    BCM56560_A0_SER_RANGE_0_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_0_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_0_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_0_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_0_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_0_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_0_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_0_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_0_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_0_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_0_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_10_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_10_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_10_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_10_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_10_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_10_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_10_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_10_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_10_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_10_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_10_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_11_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_11_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_11_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_11_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_11_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_11_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_11_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_11_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_11_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_11_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_11_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_12_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_12_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_12_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_12_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_12_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_12_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_12_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_12_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_12_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_12_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_12_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_13_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_13_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_13_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_13_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_13_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_13_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_13_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_13_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_13_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_13_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_13_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_14_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_14_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_14_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_14_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_14_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_14_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_14_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_14_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_14_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_14_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_14_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_15_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_15_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_15_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_15_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_15_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_15_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_15_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_15_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_15_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_15_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_15_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_16_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_16_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_16_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_16_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_16_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_16_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_16_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_16_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_16_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_16_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_16_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_17_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_17_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_17_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_17_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_17_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_17_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_17_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_17_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_17_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_17_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_17_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_18_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_18_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_18_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_18_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_18_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_18_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_18_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_18_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_18_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_18_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_18_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_19_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_19_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_19_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_19_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_19_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_19_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_19_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_19_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_19_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_19_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_19_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_1_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_1_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_1_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_1_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_1_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_1_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_1_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_1_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_1_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_1_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_1_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_20_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_20_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_20_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_20_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_20_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_20_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_20_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_20_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_20_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_20_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_20_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_21_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_21_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_21_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_21_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_21_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_21_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_21_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_21_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_21_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_21_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_21_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_22_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_22_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_22_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_22_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_22_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_22_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_22_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_22_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_22_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_22_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_22_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_23_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_23_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_23_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_23_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_23_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_23_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_23_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_23_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_23_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_23_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_23_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_24_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_24_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_24_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_24_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_24_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_24_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_24_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_24_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_24_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_24_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_24_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_25_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_25_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_25_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_25_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_25_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_25_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_25_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_25_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_25_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_25_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_25_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_26_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_26_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_26_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_26_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_26_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_26_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_26_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_26_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_26_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_26_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_26_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_27_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_27_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_27_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_27_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_27_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_27_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_27_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_27_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_27_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_27_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_27_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_28_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_28_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_28_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_28_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_28_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_28_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_28_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_28_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_28_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_28_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_28_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_29_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_29_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_29_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_29_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_29_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_29_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_29_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_29_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_29_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_29_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_29_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_2_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_2_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_2_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_2_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_2_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_2_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_2_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_2_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_2_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_2_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_2_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_30_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_30_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_30_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_30_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_30_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_30_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_30_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_30_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_30_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_30_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_30_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_31_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_31_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_31_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_31_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_31_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_31_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_31_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_31_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_31_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_31_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_31_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_3_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_3_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_3_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_3_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_3_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_3_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_3_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_3_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_3_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_3_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_3_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_4_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_4_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_4_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_4_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_4_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_4_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_4_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_4_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_4_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_4_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_4_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_5_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_5_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_5_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_5_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_5_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_5_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_5_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_5_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_5_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_5_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_5_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_6_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_6_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_6_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_6_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_6_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_6_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_6_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_6_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_6_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_6_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_6_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_7_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_7_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_7_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_7_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_7_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_7_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_7_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_7_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_7_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_7_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_7_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_8_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_8_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_8_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_8_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_8_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_8_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_8_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_8_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_8_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_8_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_8_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_9_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_9_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_9_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_9_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_9_PROT_WORDr_ENUM,
    BCM56560_A0_SER_RANGE_9_PROT_WORD_0r_ENUM,
    BCM56560_A0_SER_RANGE_9_PROT_WORD_1r_ENUM,
    BCM56560_A0_SER_RANGE_9_PROT_WORD_2r_ENUM,
    BCM56560_A0_SER_RANGE_9_PROT_WORD_3r_ENUM,
    BCM56560_A0_SER_RANGE_9_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_9_STARTr_ENUM,
    BCM56560_A0_SER_RANGE_ADDR_BITSr_ENUM,
    BCM56560_A0_SER_RANGE_CONFIGr_ENUM,
    BCM56560_A0_SER_RANGE_DISABLEr_ENUM,
    BCM56560_A0_SER_RANGE_ENABLEr_ENUM,
    BCM56560_A0_SER_RANGE_ENDr_ENUM,
    BCM56560_A0_SER_RANGE_RESULTr_ENUM,
    BCM56560_A0_SER_RANGE_STARTr_ENUM,
    BCM56560_A0_SER_RESULT_0m_ENUM,
    BCM56560_A0_SER_RESULT_1m_ENUM,
    BCM56560_A0_SER_RESULT_DATA_0m_ENUM,
    BCM56560_A0_SER_RESULT_DATA_1m_ENUM,
    BCM56560_A0_SER_RESULT_EXPECTED_0m_ENUM,
    BCM56560_A0_SER_RESULT_EXPECTED_1m_ENUM,
    BCM56560_A0_SER_RESULT_MEM_LVMr_ENUM,
    BCM56560_A0_SER_RESULT_MEM_TMr_ENUM,
    BCM56560_A0_SER_RING_ERR_CTRLr_ENUM,
    BCM56560_A0_SFLOW_EGR_RAND_SEEDr_ENUM,
    BCM56560_A0_SFLOW_EGR_THRESHOLDr_ENUM,
    BCM56560_A0_SFLOW_ING_RAND_SEEDr_ENUM,
    BCM56560_A0_SFLOW_ING_THRESHOLDr_ENUM,
    BCM56560_A0_SHARED_TABLE_HASH_CONTROLr_ENUM,
    BCM56560_A0_SMBUS_TIMING_CONFIG_2r_ENUM,
    BCM56560_A0_SNAT_DISCARDSr_ENUM,
    BCM56560_A0_SNAT_TRANSLATIONSr_ENUM,
    BCM56560_A0_SNAT_TRANSLATIONS_NEEDEDr_ENUM,
    BCM56560_A0_SOFTWARE_BLOCKMAP_ENUM,
    BCM56560_A0_SOURCE_MOD_PROXY_TABLEm_ENUM,
    BCM56560_A0_SOURCE_TRUNK_MAP_MODBASEm_ENUM,
    BCM56560_A0_SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr_ENUM,
    BCM56560_A0_SOURCE_TRUNK_MAP_TABLEm_ENUM,
    BCM56560_A0_SOURCE_VPm_ENUM,
    BCM56560_A0_SOURCE_VP_2m_ENUM,
    BCM56560_A0_SOURCE_VP_PARITY_CONTROLr_ENUM,
    BCM56560_A0_SRC_MODID_EGRESSm_ENUM,
    BCM56560_A0_SRC_MODID_EGRESS_SELr_ENUM,
    BCM56560_A0_SRC_MODID_INGRESS_BLOCKm_ENUM,
    BCM56560_A0_SRP_CONTROL_1r_ENUM,
    BCM56560_A0_SRP_CONTROL_2r_ENUM,
    BCM56560_A0_START_BY_START_ERRORr_ENUM,
    BCM56560_A0_START_BY_START_ERROR_0r_ENUM,
    BCM56560_A0_START_BY_START_ERROR_1r_ENUM,
    BCM56560_A0_STG_TABm_ENUM,
    BCM56560_A0_STORM_CONTROL_METER_CONFIGr_ENUM,
    BCM56560_A0_STORM_CONTROL_METER_MAPPINGr_ENUM,
    BCM56560_A0_SUBPORT_TAG_SGPP_MAPm_ENUM,
    BCM56560_A0_SUBPORT_TAG_SGPP_MAP_CAM_BIST_CONFIGr_ENUM,
    BCM56560_A0_SUBPORT_TAG_SGPP_MAP_CAM_BIST_DBGCTRLr_ENUM,
    BCM56560_A0_SUBPORT_TAG_SGPP_MAP_CAM_BIST_DBG_DATAr_ENUM,
    BCM56560_A0_SUBPORT_TAG_SGPP_MAP_CAM_BIST_STATUSr_ENUM,
    BCM56560_A0_SUBPORT_TAG_SGPP_MAP_CAM_DBGCTRLr_ENUM,
    BCM56560_A0_SUBPORT_TAG_SGPP_MAP_DATA_ONLYm_ENUM,
    BCM56560_A0_SUBPORT_TAG_SGPP_MAP_ONLYm_ENUM,
    BCM56560_A0_SUBPORT_TAG_TPIDr_ENUM,
    BCM56560_A0_SVM_DBG_01m_ENUM,
    BCM56560_A0_SVM_DBG_02m_ENUM,
    BCM56560_A0_SVM_DBG_03m_ENUM,
    BCM56560_A0_SVM_MACROFLOW_INDEX_TABLEm_ENUM,
    BCM56560_A0_SVM_METER_TABLEm_ENUM,
    BCM56560_A0_SVM_OFFSET_TABLEm_ENUM,
    BCM56560_A0_SVM_POLICY_TABLEm_ENUM,
    BCM56560_A0_SW1_RAM_DBGCTRL2_64r_ENUM,
    BCM56560_A0_SW1_RAM_DBGCTRL3_64r_ENUM,
    BCM56560_A0_SW1_RAM_DBGCTRL_64r_ENUM,
    BCM56560_A0_SW2_FP_DST_ACTION_CONTROLr_ENUM,
    BCM56560_A0_SW2_HW_CONTROLr_ENUM,
    BCM56560_A0_SW2_RAM_CONTROL_0r_ENUM,
    BCM56560_A0_SW2_RAM_CONTROL_1r_ENUM,
    BCM56560_A0_SW2_RAM_CONTROL_10r_ENUM,
    BCM56560_A0_SW2_RAM_CONTROL_11r_ENUM,
    BCM56560_A0_SW2_RAM_CONTROL_12r_ENUM,
    BCM56560_A0_SW2_RAM_CONTROL_13r_ENUM,
    BCM56560_A0_SW2_RAM_CONTROL_2r_ENUM,
    BCM56560_A0_SW2_RAM_CONTROL_3r_ENUM,
    BCM56560_A0_SW2_RAM_CONTROL_4r_ENUM,
    BCM56560_A0_SW2_RAM_CONTROL_5r_ENUM,
    BCM56560_A0_SW2_RAM_CONTROL_6r_ENUM,
    BCM56560_A0_SW2_RAM_CONTROL_7r_ENUM,
    BCM56560_A0_SW2_RAM_CONTROL_8r_ENUM,
    BCM56560_A0_SW2_RAM_CONTROL_9r_ENUM,
    BCM56560_A0_SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr_ENUM,
    BCM56560_A0_SYSTEM_CONFIG_PARITY_CONTROLr_ENUM,
    BCM56560_A0_SYSTEM_CONFIG_TABLEm_ENUM,
    BCM56560_A0_SYSTEM_CONFIG_TABLE_MODBASEm_ENUM,
    BCM56560_A0_SYS_CONTROLr_ENUM,
    BCM56560_A0_T1023r_ENUM,
    BCM56560_A0_T127r_ENUM,
    BCM56560_A0_T1518r_ENUM,
    BCM56560_A0_T16383r_ENUM,
    BCM56560_A0_T2047r_ENUM,
    BCM56560_A0_T255r_ENUM,
    BCM56560_A0_T4095r_ENUM,
    BCM56560_A0_T511r_ENUM,
    BCM56560_A0_T64r_ENUM,
    BCM56560_A0_T9216r_ENUM,
    BCM56560_A0_TBCAr_ENUM,
    BCM56560_A0_TBYTr_ENUM,
    BCM56560_A0_TCP_FNm_ENUM,
    BCM56560_A0_TDBGCr_ENUM,
    BCM56560_A0_TDBGC0r_ENUM,
    BCM56560_A0_TDBGC0_SELECTr_ENUM,
    BCM56560_A0_TDBGC1r_ENUM,
    BCM56560_A0_TDBGC10r_ENUM,
    BCM56560_A0_TDBGC10_SELECTr_ENUM,
    BCM56560_A0_TDBGC11r_ENUM,
    BCM56560_A0_TDBGC11_SELECTr_ENUM,
    BCM56560_A0_TDBGC1_SELECTr_ENUM,
    BCM56560_A0_TDBGC2r_ENUM,
    BCM56560_A0_TDBGC2_SELECTr_ENUM,
    BCM56560_A0_TDBGC3r_ENUM,
    BCM56560_A0_TDBGC3_SELECTr_ENUM,
    BCM56560_A0_TDBGC4r_ENUM,
    BCM56560_A0_TDBGC4_SELECTr_ENUM,
    BCM56560_A0_TDBGC5r_ENUM,
    BCM56560_A0_TDBGC5_SELECTr_ENUM,
    BCM56560_A0_TDBGC6r_ENUM,
    BCM56560_A0_TDBGC6_SELECTr_ENUM,
    BCM56560_A0_TDBGC7r_ENUM,
    BCM56560_A0_TDBGC7_SELECTr_ENUM,
    BCM56560_A0_TDBGC8r_ENUM,
    BCM56560_A0_TDBGC8_SELECTr_ENUM,
    BCM56560_A0_TDBGC9r_ENUM,
    BCM56560_A0_TDBGC9_SELECTr_ENUM,
    BCM56560_A0_TDBGC_SELECTr_ENUM,
    BCM56560_A0_TDBGC_SELECT_2r_ENUM,
    BCM56560_A0_TDFRr_ENUM,
    BCM56560_A0_TDVLNr_ENUM,
    BCM56560_A0_TEDFr_ENUM,
    BCM56560_A0_TERRr_ENUM,
    BCM56560_A0_TFCSr_ENUM,
    BCM56560_A0_TFRGr_ENUM,
    BCM56560_A0_THDI_BST_PG_HDRM_PROFILEr_ENUM,
    BCM56560_A0_THDI_BST_PG_SHARED_PROFILEr_ENUM,
    BCM56560_A0_THDI_BST_SP_GLOBAL_SHARED_CNTr_ENUM,
    BCM56560_A0_THDI_BST_SP_GLOBAL_SHARED_PROFILEr_ENUM,
    BCM56560_A0_THDI_BST_SP_SHARED_PROFILEr_ENUM,
    BCM56560_A0_THDI_BST_TRIGGER_STATUS_PIPEXr_ENUM,
    BCM56560_A0_THDI_BST_TRIGGER_STATUS_TYPE_PIPEXr_ENUM,
    BCM56560_A0_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOLr_ENUM,
    BCM56560_A0_THDI_BUFFER_CELL_LIMIT_SPr_ENUM,
    BCM56560_A0_THDI_BYPASSr_ENUM,
    BCM56560_A0_THDI_CELL_RESET_LIMIT_OFFSET_SPr_ENUM,
    BCM56560_A0_THDI_CELL_SPAP_RED_OFFSET_SPr_ENUM,
    BCM56560_A0_THDI_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM,
    BCM56560_A0_THDI_EN_COR_ERR_RPTr_ENUM,
    BCM56560_A0_THDI_FDR_EVENT_STATUSr_ENUM,
    BCM56560_A0_THDI_FLOW_CONTROL_XOFF_STATEr_ENUM,
    BCM56560_A0_THDI_GLOBAL_HDRM_COUNT_PIPEXr_ENUM,
    BCM56560_A0_THDI_GLOBAL_HDRM_LIMIT_PIPEXr_ENUM,
    BCM56560_A0_THDI_GLOBAL_HDRM_RESERVED_PIPEXr_ENUM,
    BCM56560_A0_THDI_INPUT_PORT_XON_ENABLESr_ENUM,
    BCM56560_A0_THDI_MEMORY_PTPG_CFG_MEM_TM_0r_ENUM,
    BCM56560_A0_THDI_MEMORY_PTSP_CFG_MEM_TM_0r_ENUM,
    BCM56560_A0_THDI_MEMORY_TM_0r_ENUM,
    BCM56560_A0_THDI_MEM_INIT_STATUSr_ENUM,
    BCM56560_A0_THDI_PG_FDR_MODE_ENABLEr_ENUM,
    BCM56560_A0_THDI_POOL_CONFIGr_ENUM,
    BCM56560_A0_THDI_POOL_DROP_STATEr_ENUM,
    BCM56560_A0_THDI_POOL_SHARED_COUNT_SPr_ENUM,
    BCM56560_A0_THDI_PORT_LIMIT_STATESr_ENUM,
    BCM56560_A0_THDI_PORT_MAX_PKT_SIZEr_ENUM,
    BCM56560_A0_THDI_PORT_PG_BST_Xm_ENUM,
    BCM56560_A0_THDI_PORT_PG_CNTRS_RT1_Xm_ENUM,
    BCM56560_A0_THDI_PORT_PG_CNTRS_RT2_Xm_ENUM,
    BCM56560_A0_THDI_PORT_PG_CNTRS_SH1_Xm_ENUM,
    BCM56560_A0_THDI_PORT_PG_CNTRS_SH2_Xm_ENUM,
    BCM56560_A0_THDI_PORT_PG_CONFIG_Xm_ENUM,
    BCM56560_A0_THDI_PORT_PG_SPIDr_ENUM,
    BCM56560_A0_THDI_PORT_PRI_GRPr_ENUM,
    BCM56560_A0_THDI_PORT_PRI_GRP0r_ENUM,
    BCM56560_A0_THDI_PORT_PRI_GRP1r_ENUM,
    BCM56560_A0_THDI_PORT_SP_BST_Xm_ENUM,
    BCM56560_A0_THDI_PORT_SP_CNTRS_RT_Xm_ENUM,
    BCM56560_A0_THDI_PORT_SP_CNTRS_SH_Xm_ENUM,
    BCM56560_A0_THDI_PORT_SP_CONFIG0_Xm_ENUM,
    BCM56560_A0_THDI_PORT_SP_CONFIG1_Xm_ENUM,
    BCM56560_A0_THDI_PORT_SP_CONFIG_Xm_ENUM,
    BCM56560_A0_THDI_TOTAL_CELL_COUNT_PUBLIC_POOLr_ENUM,
    BCM56560_A0_THDI_TO_OOBFC_SP_STr_ENUM,
    BCM56560_A0_THDO_TO_OOBFC_SP_STr_ENUM,
    BCM56560_A0_THDU_BST_STATr_ENUM,
    BCM56560_A0_THDU_BYPASSr_ENUM,
    BCM56560_A0_THDU_CNG_STATE_RESET_Xr_ENUM,
    BCM56560_A0_THDU_DEBUGr_ENUM,
    BCM56560_A0_THDU_MEMORY_0_TMr_ENUM,
    BCM56560_A0_THDU_MEMORY_1_TMr_ENUM,
    BCM56560_A0_THDU_OUTPUT_PORT_RX_ENABLE0_64r_ENUM,
    BCM56560_A0_THDU_OUTPUT_PORT_RX_ENABLE1_64r_ENUM,
    BCM56560_A0_THDU_PORT_E2ECC_COS_SPIDr_ENUM,
    BCM56560_A0_TIME_DOMAINr_ENUM,
    BCM56560_A0_TJBRr_ENUM,
    BCM56560_A0_TLCLr_ENUM,
    BCM56560_A0_TMCAr_ENUM,
    BCM56560_A0_TMCLr_ENUM,
    BCM56560_A0_TMGVr_ENUM,
    BCM56560_A0_TM_RESEQMEMr_ENUM,
    BCM56560_A0_TNCLr_ENUM,
    BCM56560_A0_TOP_ARS_WRAP_CLK_PMB_ENr_ENUM,
    BCM56560_A0_TOP_AVS_TMON_RESULTr_ENUM,
    BCM56560_A0_TOP_BS_PLL0_CTRL_0r_ENUM,
    BCM56560_A0_TOP_BS_PLL0_CTRL_1r_ENUM,
    BCM56560_A0_TOP_BS_PLL0_CTRL_2r_ENUM,
    BCM56560_A0_TOP_BS_PLL0_CTRL_3r_ENUM,
    BCM56560_A0_TOP_BS_PLL0_CTRL_4r_ENUM,
    BCM56560_A0_TOP_BS_PLL0_CTRL_5r_ENUM,
    BCM56560_A0_TOP_BS_PLL0_CTRL_6r_ENUM,
    BCM56560_A0_TOP_BS_PLL0_CTRL_7r_ENUM,
    BCM56560_A0_TOP_BS_PLL0_STATUSr_ENUM,
    BCM56560_A0_TOP_BS_PLL1_CTRL_0r_ENUM,
    BCM56560_A0_TOP_BS_PLL1_CTRL_1r_ENUM,
    BCM56560_A0_TOP_BS_PLL1_CTRL_2r_ENUM,
    BCM56560_A0_TOP_BS_PLL1_CTRL_3r_ENUM,
    BCM56560_A0_TOP_BS_PLL1_CTRL_4r_ENUM,
    BCM56560_A0_TOP_BS_PLL1_CTRL_5r_ENUM,
    BCM56560_A0_TOP_BS_PLL1_CTRL_6r_ENUM,
    BCM56560_A0_TOP_BS_PLL1_CTRL_7r_ENUM,
    BCM56560_A0_TOP_BS_PLL1_STATUSr_ENUM,
    BCM56560_A0_TOP_BS_PLL_CTRL_0r_ENUM,
    BCM56560_A0_TOP_BS_PLL_CTRL_1r_ENUM,
    BCM56560_A0_TOP_BS_PLL_CTRL_2r_ENUM,
    BCM56560_A0_TOP_BS_PLL_CTRL_3r_ENUM,
    BCM56560_A0_TOP_BS_PLL_CTRL_4r_ENUM,
    BCM56560_A0_TOP_BS_PLL_CTRL_5r_ENUM,
    BCM56560_A0_TOP_BS_PLL_CTRL_6r_ENUM,
    BCM56560_A0_TOP_BS_PLL_CTRL_7r_ENUM,
    BCM56560_A0_TOP_BS_PLL_STATUSr_ENUM,
    BCM56560_A0_TOP_CLOCKING_ENFORCE_PCGr_ENUM,
    BCM56560_A0_TOP_CLOCKING_ENFORCE_PSGr_ENUM,
    BCM56560_A0_TOP_CORE_CLK_FREQ_SELr_ENUM,
    BCM56560_A0_TOP_CORE_LDO_CTRLr_ENUM,
    BCM56560_A0_TOP_CORE_PLL_CTRL_0r_ENUM,
    BCM56560_A0_TOP_CORE_PLL_CTRL_1r_ENUM,
    BCM56560_A0_TOP_CORE_PLL_CTRL_2r_ENUM,
    BCM56560_A0_TOP_CORE_PLL_CTRL_3r_ENUM,
    BCM56560_A0_TOP_CORE_PLL_CTRL_4r_ENUM,
    BCM56560_A0_TOP_CORE_PLL_CTRL_5r_ENUM,
    BCM56560_A0_TOP_CORE_PLL_STATUSr_ENUM,
    BCM56560_A0_TOP_CPU2TAP_MEM_TMr_ENUM,
    BCM56560_A0_TOP_DEV_REV_IDr_ENUM,
    BCM56560_A0_TOP_DPLL_LDO_CTRLr_ENUM,
    BCM56560_A0_TOP_FUNC_DEBUG_STATUS_0r_ENUM,
    BCM56560_A0_TOP_FUNC_DEBUG_STATUS_1r_ENUM,
    BCM56560_A0_TOP_FUNC_DEBUG_STATUS_SELr_ENUM,
    BCM56560_A0_TOP_HW_TAP_CONTROLr_ENUM,
    BCM56560_A0_TOP_HW_TAP_MEM_DEBUGr_ENUM,
    BCM56560_A0_TOP_HW_TAP_MEM_ECC_STATUSr_ENUM,
    BCM56560_A0_TOP_HW_TAP_MEM_IF_ECC_CTRLr_ENUM,
    BCM56560_A0_TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr_ENUM,
    BCM56560_A0_TOP_INTR_STATUSr_ENUM,
    BCM56560_A0_TOP_INT_REV_ID_REGr_ENUM,
    BCM56560_A0_TOP_IPROC_GPIO_CONTROLr_ENUM,
    BCM56560_A0_TOP_IPROC_PLL_CTRL_0r_ENUM,
    BCM56560_A0_TOP_IPROC_PLL_CTRL_1r_ENUM,
    BCM56560_A0_TOP_IPROC_PLL_CTRL_2r_ENUM,
    BCM56560_A0_TOP_IPROC_PLL_CTRL_3r_ENUM,
    BCM56560_A0_TOP_IPROC_PLL_CTRL_4r_ENUM,
    BCM56560_A0_TOP_IPROC_PLL_CTRL_5r_ENUM,
    BCM56560_A0_TOP_IPROC_PLL_CTRL_6r_ENUM,
    BCM56560_A0_TOP_IPROC_PLL_STATUSr_ENUM,
    BCM56560_A0_TOP_L1_RCVD_CLK_BKUP_CTRLr_ENUM,
    BCM56560_A0_TOP_L1_RCVD_CLK_CTRLr_ENUM,
    BCM56560_A0_TOP_L1_RCVD_CLK_VALID_STATUS_0r_ENUM,
    BCM56560_A0_TOP_L1_RCVD_CLK_VALID_STATUS_1r_ENUM,
    BCM56560_A0_TOP_L1_RCVD_CLK_VALID_STATUS_2r_ENUM,
    BCM56560_A0_TOP_MISC_CONTROLr_ENUM,
    BCM56560_A0_TOP_MISC_CONTROL_2r_ENUM,
    BCM56560_A0_TOP_MISC_STATUSr_ENUM,
    BCM56560_A0_TOP_OOBFC_CONTROLr_ENUM,
    BCM56560_A0_TOP_OSC_COUNT_STATr_ENUM,
    BCM56560_A0_TOP_PM_PORT_EN_STATUSr_ENUM,
    BCM56560_A0_TOP_PM_PORT_EN_STATUS_0r_ENUM,
    BCM56560_A0_TOP_PM_PORT_EN_STATUS_1r_ENUM,
    BCM56560_A0_TOP_PM_PORT_EN_STATUS_2r_ENUM,
    BCM56560_A0_TOP_PVTMON_0_INTR_THRESHOLDr_ENUM,
    BCM56560_A0_TOP_PVTMON_1_INTR_THRESHOLDr_ENUM,
    BCM56560_A0_TOP_PVTMON_2_1_0_DAC_DATAr_ENUM,
    BCM56560_A0_TOP_PVTMON_2_INTR_THRESHOLDr_ENUM,
    BCM56560_A0_TOP_PVTMON_3_INTR_THRESHOLDr_ENUM,
    BCM56560_A0_TOP_PVTMON_4_INTR_THRESHOLDr_ENUM,
    BCM56560_A0_TOP_PVTMON_5_4_3_DAC_DATAr_ENUM,
    BCM56560_A0_TOP_PVTMON_5_INTR_THRESHOLDr_ENUM,
    BCM56560_A0_TOP_PVTMON_6_INTR_THRESHOLDr_ENUM,
    BCM56560_A0_TOP_PVTMON_7_6_DAC_DATAr_ENUM,
    BCM56560_A0_TOP_PVTMON_7_INTR_THRESHOLDr_ENUM,
    BCM56560_A0_TOP_PVTMON_8_INTR_THRESHOLDr_ENUM,
    BCM56560_A0_TOP_PVTMON_CTRL_0r_ENUM,
    BCM56560_A0_TOP_PVTMON_CTRL_1r_ENUM,
    BCM56560_A0_TOP_PVTMON_INTR_THRESHOLDr_ENUM,
    BCM56560_A0_TOP_PVTMON_MASKr_ENUM,
    BCM56560_A0_TOP_PVTMON_RESULTr_ENUM,
    BCM56560_A0_TOP_PVTMON_RESULT_0r_ENUM,
    BCM56560_A0_TOP_PVTMON_RESULT_1r_ENUM,
    BCM56560_A0_TOP_PVTMON_RESULT_2r_ENUM,
    BCM56560_A0_TOP_PVTMON_RESULT_3r_ENUM,
    BCM56560_A0_TOP_PVTMON_RESULT_4r_ENUM,
    BCM56560_A0_TOP_PVTMON_RESULT_5r_ENUM,
    BCM56560_A0_TOP_PVTMON_RESULT_6r_ENUM,
    BCM56560_A0_TOP_PVTMON_RESULT_7r_ENUM,
    BCM56560_A0_TOP_PVTMON_RESULT_8r_ENUM,
    BCM56560_A0_TOP_QUAD0_LDO_CTRLr_ENUM,
    BCM56560_A0_TOP_QUAD1_LDO_CTRLr_ENUM,
    BCM56560_A0_TOP_QUAD2_LDO_CTRLr_ENUM,
    BCM56560_A0_TOP_QUAD3_LDO_CTRLr_ENUM,
    BCM56560_A0_TOP_QUAD_LDO_CTRLr_ENUM,
    BCM56560_A0_TOP_RESCAL0_CTRLr_ENUM,
    BCM56560_A0_TOP_RESCAL0_RESULT_0r_ENUM,
    BCM56560_A0_TOP_RESCAL0_RESULT_1r_ENUM,
    BCM56560_A0_TOP_RESCAL1_CTRLr_ENUM,
    BCM56560_A0_TOP_RESCAL1_RESULT_0r_ENUM,
    BCM56560_A0_TOP_RESCAL1_RESULT_1r_ENUM,
    BCM56560_A0_TOP_RESCAL2_CTRLr_ENUM,
    BCM56560_A0_TOP_RESCAL2_RESULT_0r_ENUM,
    BCM56560_A0_TOP_RESCAL2_RESULT_1r_ENUM,
    BCM56560_A0_TOP_RESCAL3_CTRLr_ENUM,
    BCM56560_A0_TOP_RESCAL3_RESULT_0r_ENUM,
    BCM56560_A0_TOP_RESCAL3_RESULT_1r_ENUM,
    BCM56560_A0_TOP_RESCAL_CTRLr_ENUM,
    BCM56560_A0_TOP_RING_OSC_CTRLr_ENUM,
    BCM56560_A0_TOP_RING_OSC_V1P8_CTRLr_ENUM,
    BCM56560_A0_TOP_SOFT_RESET_REGr_ENUM,
    BCM56560_A0_TOP_SOFT_RESET_REG_2r_ENUM,
    BCM56560_A0_TOP_SOFT_RESET_REG_3r_ENUM,
    BCM56560_A0_TOP_SPARE_CTRLr_ENUM,
    BCM56560_A0_TOP_SPARE_CTRL0r_ENUM,
    BCM56560_A0_TOP_SPARE_CTRL1r_ENUM,
    BCM56560_A0_TOP_SWITCH_FEATURE_ENABLEr_ENUM,
    BCM56560_A0_TOP_TAP_CONTROLr_ENUM,
    BCM56560_A0_TOP_TDPLL_SOFT_RESET_REGr_ENUM,
    BCM56560_A0_TOP_TSC_0_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_10_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_11_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_12_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_13_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_14_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_15_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_16_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_17_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_1_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_2_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_3_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_4_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_5_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_6_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_7_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_8_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_9_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_AFE_PLL_STATUSr_ENUM,
    BCM56560_A0_TOP_TSC_ENABLEr_ENUM,
    BCM56560_A0_TOP_TSC_RESOLVED_SPEED_STATUSr_ENUM,
    BCM56560_A0_TOP_TS_PLL_CTRL_0r_ENUM,
    BCM56560_A0_TOP_TS_PLL_CTRL_1r_ENUM,
    BCM56560_A0_TOP_TS_PLL_CTRL_2r_ENUM,
    BCM56560_A0_TOP_TS_PLL_CTRL_3r_ENUM,
    BCM56560_A0_TOP_TS_PLL_CTRL_4r_ENUM,
    BCM56560_A0_TOP_TS_PLL_CTRL_5r_ENUM,
    BCM56560_A0_TOP_TS_PLL_STATUSr_ENUM,
    BCM56560_A0_TOP_UC_TAP_CONTROLr_ENUM,
    BCM56560_A0_TOP_UC_TAP_READ_DATAr_ENUM,
    BCM56560_A0_TOP_UC_TAP_WRITE_DATAr_ENUM,
    BCM56560_A0_TOP_UPI_CTRL_0r_ENUM,
    BCM56560_A0_TOP_UPI_CTRL_1r_ENUM,
    BCM56560_A0_TOP_UPI_STATUS_0r_ENUM,
    BCM56560_A0_TOP_UPI_STATUS_1r_ENUM,
    BCM56560_A0_TOP_UPI_STATUS_10r_ENUM,
    BCM56560_A0_TOP_UPI_STATUS_11r_ENUM,
    BCM56560_A0_TOP_UPI_STATUS_12r_ENUM,
    BCM56560_A0_TOP_UPI_STATUS_13r_ENUM,
    BCM56560_A0_TOP_UPI_STATUS_14r_ENUM,
    BCM56560_A0_TOP_UPI_STATUS_15r_ENUM,
    BCM56560_A0_TOP_UPI_STATUS_16r_ENUM,
    BCM56560_A0_TOP_UPI_STATUS_2r_ENUM,
    BCM56560_A0_TOP_UPI_STATUS_3r_ENUM,
    BCM56560_A0_TOP_UPI_STATUS_4r_ENUM,
    BCM56560_A0_TOP_UPI_STATUS_5r_ENUM,
    BCM56560_A0_TOP_UPI_STATUS_6r_ENUM,
    BCM56560_A0_TOP_UPI_STATUS_7r_ENUM,
    BCM56560_A0_TOP_UPI_STATUS_8r_ENUM,
    BCM56560_A0_TOP_UPI_STATUS_9r_ENUM,
    BCM56560_A0_TOP_XG_PLL0_CTRL_0r_ENUM,
    BCM56560_A0_TOP_XG_PLL0_CTRL_1r_ENUM,
    BCM56560_A0_TOP_XG_PLL0_CTRL_2r_ENUM,
    BCM56560_A0_TOP_XG_PLL0_CTRL_3r_ENUM,
    BCM56560_A0_TOP_XG_PLL0_CTRL_4r_ENUM,
    BCM56560_A0_TOP_XG_PLL0_CTRL_5r_ENUM,
    BCM56560_A0_TOP_XG_PLL0_CTRL_6r_ENUM,
    BCM56560_A0_TOP_XG_PLL0_CTRL_7r_ENUM,
    BCM56560_A0_TOP_XG_PLL0_CTRL_8r_ENUM,
    BCM56560_A0_TOP_XG_PLL0_CTRL_9r_ENUM,
    BCM56560_A0_TOP_XG_PLL0_STATUSr_ENUM,
    BCM56560_A0_TOP_XG_PLL1_CTRL_0r_ENUM,
    BCM56560_A0_TOP_XG_PLL1_CTRL_1r_ENUM,
    BCM56560_A0_TOP_XG_PLL1_CTRL_2r_ENUM,
    BCM56560_A0_TOP_XG_PLL1_CTRL_3r_ENUM,
    BCM56560_A0_TOP_XG_PLL1_CTRL_4r_ENUM,
    BCM56560_A0_TOP_XG_PLL1_CTRL_5r_ENUM,
    BCM56560_A0_TOP_XG_PLL1_CTRL_6r_ENUM,
    BCM56560_A0_TOP_XG_PLL1_CTRL_7r_ENUM,
    BCM56560_A0_TOP_XG_PLL1_CTRL_8r_ENUM,
    BCM56560_A0_TOP_XG_PLL1_CTRL_9r_ENUM,
    BCM56560_A0_TOP_XG_PLL1_STATUSr_ENUM,
    BCM56560_A0_TOP_XG_PLL2_CTRL_0r_ENUM,
    BCM56560_A0_TOP_XG_PLL2_CTRL_1r_ENUM,
    BCM56560_A0_TOP_XG_PLL2_CTRL_2r_ENUM,
    BCM56560_A0_TOP_XG_PLL2_CTRL_3r_ENUM,
    BCM56560_A0_TOP_XG_PLL2_CTRL_4r_ENUM,
    BCM56560_A0_TOP_XG_PLL2_CTRL_5r_ENUM,
    BCM56560_A0_TOP_XG_PLL2_CTRL_6r_ENUM,
    BCM56560_A0_TOP_XG_PLL2_CTRL_7r_ENUM,
    BCM56560_A0_TOP_XG_PLL2_CTRL_8r_ENUM,
    BCM56560_A0_TOP_XG_PLL2_CTRL_9r_ENUM,
    BCM56560_A0_TOP_XG_PLL2_STATUSr_ENUM,
    BCM56560_A0_TOP_XG_PLL3_CTRL_0r_ENUM,
    BCM56560_A0_TOP_XG_PLL3_CTRL_1r_ENUM,
    BCM56560_A0_TOP_XG_PLL3_CTRL_2r_ENUM,
    BCM56560_A0_TOP_XG_PLL3_CTRL_3r_ENUM,
    BCM56560_A0_TOP_XG_PLL3_CTRL_4r_ENUM,
    BCM56560_A0_TOP_XG_PLL3_CTRL_5r_ENUM,
    BCM56560_A0_TOP_XG_PLL3_CTRL_6r_ENUM,
    BCM56560_A0_TOP_XG_PLL3_CTRL_7r_ENUM,
    BCM56560_A0_TOP_XG_PLL3_CTRL_8r_ENUM,
    BCM56560_A0_TOP_XG_PLL3_CTRL_9r_ENUM,
    BCM56560_A0_TOP_XG_PLL3_STATUSr_ENUM,
    BCM56560_A0_TOP_XG_PLL_CTRL_0r_ENUM,
    BCM56560_A0_TOP_XG_PLL_CTRL_1r_ENUM,
    BCM56560_A0_TOP_XG_PLL_CTRL_2r_ENUM,
    BCM56560_A0_TOP_XG_PLL_CTRL_3r_ENUM,
    BCM56560_A0_TOP_XG_PLL_CTRL_4r_ENUM,
    BCM56560_A0_TOP_XG_PLL_CTRL_5r_ENUM,
    BCM56560_A0_TOP_XG_PLL_CTRL_6r_ENUM,
    BCM56560_A0_TOP_XG_PLL_CTRL_7r_ENUM,
    BCM56560_A0_TOP_XG_PLL_CTRL_8r_ENUM,
    BCM56560_A0_TOP_XG_PLL_CTRL_9r_ENUM,
    BCM56560_A0_TOP_XG_PLL_STATUSr_ENUM,
    BCM56560_A0_TOP_XTAL_CTRLr_ENUM,
    BCM56560_A0_TOQ_DEBUG_REG1r_ENUM,
    BCM56560_A0_TOQ_FATALr_ENUM,
    BCM56560_A0_TOQ_MC_CACHE_COUNT_DEBUGr_ENUM,
    BCM56560_A0_TOQ_MC_CACHE_DEBUGr_ENUM,
    BCM56560_A0_TOQ_MC_CFG0r_ENUM,
    BCM56560_A0_TOQ_MC_CFG1r_ENUM,
    BCM56560_A0_TOQ_MC_CFG2r_ENUM,
    BCM56560_A0_TOQ_STATUSr_ENUM,
    BCM56560_A0_TOQ_UC_CACHE_COUNT_DEBUGr_ENUM,
    BCM56560_A0_TOQ_UC_CACHE_DEBUGr_ENUM,
    BCM56560_A0_TOS_FNm_ENUM,
    BCM56560_A0_TOVRr_ENUM,
    BCM56560_A0_TPCEr_ENUM,
    BCM56560_A0_TPFCr_ENUM,
    BCM56560_A0_TPFC0r_ENUM,
    BCM56560_A0_TPFC1r_ENUM,
    BCM56560_A0_TPFC2r_ENUM,
    BCM56560_A0_TPFC3r_ENUM,
    BCM56560_A0_TPFC4r_ENUM,
    BCM56560_A0_TPFC5r_ENUM,
    BCM56560_A0_TPFC6r_ENUM,
    BCM56560_A0_TPFC7r_ENUM,
    BCM56560_A0_TPKTr_ENUM,
    BCM56560_A0_TPOKr_ENUM,
    BCM56560_A0_TRILL_DROP_CONTROLr_ENUM,
    BCM56560_A0_TRILL_DROP_STATSm_ENUM,
    BCM56560_A0_TRILL_RBRIDGE_NICKNAME_SELECTr_ENUM,
    BCM56560_A0_TRPKTr_ENUM,
    BCM56560_A0_TRUNK_BITMAPm_ENUM,
    BCM56560_A0_TRUNK_CBL_TABLEm_ENUM,
    BCM56560_A0_TRUNK_GROUPm_ENUM,
    BCM56560_A0_TRUNK_MEMBERm_ENUM,
    BCM56560_A0_TSCLr_ENUM,
    BCM56560_A0_TS_TO_CORE_SYNC_ENABLEr_ENUM,
    BCM56560_A0_TTL_FNm_ENUM,
    BCM56560_A0_TUCAr_ENUM,
    BCM56560_A0_TUFLr_ENUM,
    BCM56560_A0_TVLNr_ENUM,
    BCM56560_A0_TXCFr_ENUM,
    BCM56560_A0_TXCLr_ENUM,
    BCM56560_A0_TXPFr_ENUM,
    BCM56560_A0_TXPPr_ENUM,
    BCM56560_A0_TX_CNT_CONFIG_64r_ENUM,
    BCM56560_A0_TX_DCB_ENUM,
    BCM56560_A0_TX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM56560_A0_TX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM56560_A0_TX_HCFC_COUNTERr_ENUM,
    BCM56560_A0_TX_LLFC_LOG_COUNTERr_ENUM,
    BCM56560_A0_TX_PKT_CNTr_ENUM,
    BCM56560_A0_TX_PROT_GROUP_1_1_TABLEm_ENUM,
    BCM56560_A0_TX_PROT_GROUP_1_TABLEm_ENUM,
    BCM56560_A0_UDF_CAM_BIST_CONFIGr_ENUM,
    BCM56560_A0_UDF_CAM_BIST_DBG_DATAr_ENUM,
    BCM56560_A0_UDF_CAM_BIST_STATUSr_ENUM,
    BCM56560_A0_UDF_CAM_DBGCTRLr_ENUM,
    BCM56560_A0_UDF_CONDITIONAL_CHECK_TABLE_CAMm_ENUM,
    BCM56560_A0_UDF_CONDITIONAL_CHECK_TABLE_RAMm_ENUM,
    BCM56560_A0_UNKNOWN_HGI_BITMAPm_ENUM,
    BCM56560_A0_UNKNOWN_MCAST_BLOCK_MASKm_ENUM,
    BCM56560_A0_UNKNOWN_UCAST_BLOCK_MASKm_ENUM,
    BCM56560_A0_VFIm_ENUM,
    BCM56560_A0_VFI_1m_ENUM,
    BCM56560_A0_VFI_1_PARITY_CONTROLr_ENUM,
    BCM56560_A0_VFI_PARITY_CONTROLr_ENUM,
    BCM56560_A0_VFI_PROFILEm_ENUM,
    BCM56560_A0_VFI_PROFILE_2m_ENUM,
    BCM56560_A0_VFP_CAM_BIST_CONFIGr_ENUM,
    BCM56560_A0_VFP_CAM_BIST_CONTROLr_ENUM,
    BCM56560_A0_VFP_CAM_BIST_DBG_DATAr_ENUM,
    BCM56560_A0_VFP_CAM_BIST_STATUSr_ENUM,
    BCM56560_A0_VFP_CAM_CONTROL_SLICE_3_0r_ENUM,
    BCM56560_A0_VFP_HASH_FIELD_BMAP_TABLE_Am_ENUM,
    BCM56560_A0_VFP_HASH_FIELD_BMAP_TABLE_Bm_ENUM,
    BCM56560_A0_VFP_KEY_CONTROL_1r_ENUM,
    BCM56560_A0_VFP_KEY_CONTROL_2r_ENUM,
    BCM56560_A0_VFP_POLICY_TABLEm_ENUM,
    BCM56560_A0_VFP_POLICY_TABLE_RAM_CONTROLr_ENUM,
    BCM56560_A0_VFP_SLICE_CONTROLr_ENUM,
    BCM56560_A0_VFP_SLICE_MAPr_ENUM,
    BCM56560_A0_VFP_TCAMm_ENUM,
    BCM56560_A0_VLAN_CTRLr_ENUM,
    BCM56560_A0_VLAN_MACm_ENUM,
    BCM56560_A0_VLAN_MEMORY_DBGCTRLr_ENUM,
    BCM56560_A0_VLAN_MEMORY_DBGCTRL_1r_ENUM,
    BCM56560_A0_VLAN_MPLSm_ENUM,
    BCM56560_A0_VLAN_MPLS_PARITY_CONTROLr_ENUM,
    BCM56560_A0_VLAN_PARITY_CONTROLr_ENUM,
    BCM56560_A0_VLAN_PROFILE_2m_ENUM,
    BCM56560_A0_VLAN_PROFILE_TABm_ENUM,
    BCM56560_A0_VLAN_PROTOCOLm_ENUM,
    BCM56560_A0_VLAN_PROTOCOL_DATAm_ENUM,
    BCM56560_A0_VLAN_PROTOCOL_DATA_DBGCTRLr_ENUM,
    BCM56560_A0_VLAN_STG_PARITY_CONTROLr_ENUM,
    BCM56560_A0_VLAN_SUBNETm_ENUM,
    BCM56560_A0_VLAN_SUBNET_CAM_BIST_CONFIGr_ENUM,
    BCM56560_A0_VLAN_SUBNET_CAM_BIST_DBG_DATAr_ENUM,
    BCM56560_A0_VLAN_SUBNET_CAM_BIST_STATUSr_ENUM,
    BCM56560_A0_VLAN_SUBNET_CAM_DBGCTRLr_ENUM,
    BCM56560_A0_VLAN_SUBNET_DATA_DBGCTRLr_ENUM,
    BCM56560_A0_VLAN_SUBNET_DATA_ONLYm_ENUM,
    BCM56560_A0_VLAN_SUBNET_ONLYm_ENUM,
    BCM56560_A0_VLAN_TABm_ENUM,
    BCM56560_A0_VLAN_XLATEm_ENUM,
    BCM56560_A0_VLAN_XLATE_DBGCTRL_0r_ENUM,
    BCM56560_A0_VLAN_XLATE_DBGCTRL_1r_ENUM,
    BCM56560_A0_VLAN_XLATE_ECCm_ENUM,
    BCM56560_A0_VLAN_XLATE_HASH_CONTROLr_ENUM,
    BCM56560_A0_VLAN_XLATE_LPm_ENUM,
    BCM56560_A0_VLAN_XLATE_LP_DATA_DBGCTRL_0r_ENUM,
    BCM56560_A0_VLAN_XLATE_LP_DATA_DBGCTRL_1r_ENUM,
    BCM56560_A0_VLAN_XLATE_LP_DATA_DBGCTRL_2r_ENUM,
    BCM56560_A0_VOQ_COS_MAPm_ENUM,
    BCM56560_A0_VOQ_MOD_MAPm_ENUM,
    BCM56560_A0_VOQ_PORT_MAPm_ENUM,
    BCM56560_A0_VP_CAM_DBGCTRLr_ENUM,
    BCM56560_A0_VP_GROUP_CHECK_ENABLEr_ENUM,
    BCM56560_A0_VP_RAM_CONTROL_0r_ENUM,
    BCM56560_A0_VP_RAM_CONTROL_1r_ENUM,
    BCM56560_A0_VP_SER_CONTROLr_ENUM,
    BCM56560_A0_VRFm_ENUM,
    BCM56560_A0_VRF_MASKr_ENUM,
    BCM56560_A0_VRF_PARITY_CONTROLr_ENUM,
    BCM56560_A0_VXLAN_CONTROLr_ENUM,
    BCM56560_A0_VXLAN_DEFAULT_NETWORK_SVPr_ENUM,
    BCM56560_A0_WREDMEMDEBUG_AVG_QSIZE_X_PIPE_TMr_ENUM,
    BCM56560_A0_WREDMEMDEBUG_CONFIG_X_PIPE_TMr_ENUM,
    BCM56560_A0_WREDMEMDEBUG_DROP_CURVE_PROFILE_TMr_ENUM,
    BCM56560_A0_WREDMEMDEBUG_PORT_SP_DROP_THD_X_PIPE_TMr_ENUM,
    BCM56560_A0_WREDMEMDEBUG_PORT_SP_SHARED_COUNT_X_PIPE_TMr_ENUM,
    BCM56560_A0_WREDMEMDEBUG_QGROUP_DROP_THD_X_PIPE_TMr_ENUM,
    BCM56560_A0_WREDMEMDEBUG_QGROUP_SHARED_COUNT_X_PIPE_TMr_ENUM,
    BCM56560_A0_WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_X_PIPE_0_TMr_ENUM,
    BCM56560_A0_WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_X_PIPE_0_TMr_ENUM,
    BCM56560_A0_WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNT_X_PIPE_TMr_ENUM,
    BCM56560_A0_WRED_EN_COR_ERR_RPT_X_PIPEr_ENUM,
    BCM56560_A0_WRED_REFRESH_CONTROLr_ENUM,
    BCM56560_A0_WRED_REFRESH_TICK_ERROR_STATUSr_ENUM,
    BCM56560_A0_XLMAC_B0_CLEAR_ECC_STATUSr_ENUM,
    BCM56560_A0_XLMAC_B0_CLEAR_FIFO_STATUSr_ENUM,
    BCM56560_A0_XLMAC_B0_CLEAR_RX_LSS_STATUSr_ENUM,
    BCM56560_A0_XLMAC_B0_CTRLr_ENUM,
    BCM56560_A0_XLMAC_B0_E2ECC_DATA_HDR_0r_ENUM,
    BCM56560_A0_XLMAC_B0_E2ECC_DATA_HDR_1r_ENUM,
    BCM56560_A0_XLMAC_B0_E2ECC_MODULE_HDR_0r_ENUM,
    BCM56560_A0_XLMAC_B0_E2ECC_MODULE_HDR_1r_ENUM,
    BCM56560_A0_XLMAC_B0_E2EFC_DATA_HDR_0r_ENUM,
    BCM56560_A0_XLMAC_B0_E2EFC_DATA_HDR_1r_ENUM,
    BCM56560_A0_XLMAC_B0_E2EFC_MODULE_HDR_0r_ENUM,
    BCM56560_A0_XLMAC_B0_E2EFC_MODULE_HDR_1r_ENUM,
    BCM56560_A0_XLMAC_B0_E2E_CTRLr_ENUM,
    BCM56560_A0_XLMAC_B0_ECC_CTRLr_ENUM,
    BCM56560_A0_XLMAC_B0_ECC_FORCE_DOUBLE_BIT_ERRr_ENUM,
    BCM56560_A0_XLMAC_B0_ECC_FORCE_SINGLE_BIT_ERRr_ENUM,
    BCM56560_A0_XLMAC_B0_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM,
    BCM56560_A0_XLMAC_B0_EEE_CTRLr_ENUM,
    BCM56560_A0_XLMAC_B0_EEE_TIMERSr_ENUM,
    BCM56560_A0_XLMAC_B0_FIFO_STATUSr_ENUM,
    BCM56560_A0_XLMAC_B0_GMII_EEE_CTRLr_ENUM,
    BCM56560_A0_XLMAC_B0_HIGIG_HDRr_ENUM,
    BCM56560_A0_XLMAC_B0_HIGIG_HDR_0r_ENUM,
    BCM56560_A0_XLMAC_B0_HIGIG_HDR_1r_ENUM,
    BCM56560_A0_XLMAC_B0_LAG_FAILOVER_STATUSr_ENUM,
    BCM56560_A0_XLMAC_B0_LLFC_CTRLr_ENUM,
    BCM56560_A0_XLMAC_B0_MEM_CTRLr_ENUM,
    BCM56560_A0_XLMAC_B0_MODEr_ENUM,
    BCM56560_A0_XLMAC_B0_PAUSE_CTRLr_ENUM,
    BCM56560_A0_XLMAC_B0_PFC_CTRLr_ENUM,
    BCM56560_A0_XLMAC_B0_PFC_DAr_ENUM,
    BCM56560_A0_XLMAC_B0_PFC_OPCODEr_ENUM,
    BCM56560_A0_XLMAC_B0_PFC_TYPEr_ENUM,
    BCM56560_A0_XLMAC_B0_RX_CDC_ECC_STATUSr_ENUM,
    BCM56560_A0_XLMAC_B0_RX_CTRLr_ENUM,
    BCM56560_A0_XLMAC_B0_RX_LLFC_MSG_FIELDSr_ENUM,
    BCM56560_A0_XLMAC_B0_RX_LSS_CTRLr_ENUM,
    BCM56560_A0_XLMAC_B0_RX_LSS_STATUSr_ENUM,
    BCM56560_A0_XLMAC_B0_RX_MAC_SAr_ENUM,
    BCM56560_A0_XLMAC_B0_RX_MAX_SIZEr_ENUM,
    BCM56560_A0_XLMAC_B0_RX_VLAN_TAGr_ENUM,
    BCM56560_A0_XLMAC_B0_SPAREr_ENUM,
    BCM56560_A0_XLMAC_B0_SPARE0r_ENUM,
    BCM56560_A0_XLMAC_B0_SPARE1r_ENUM,
    BCM56560_A0_XLMAC_B0_TIMESTAMP_ADJUSTr_ENUM,
    BCM56560_A0_XLMAC_B0_TIMESTAMP_BYTE_ADJUSTr_ENUM,
    BCM56560_A0_XLMAC_B0_TXFIFO_CELL_CNTr_ENUM,
    BCM56560_A0_XLMAC_B0_TXFIFO_CELL_REQ_CNTr_ENUM,
    BCM56560_A0_XLMAC_B0_TX_CDC_ECC_STATUSr_ENUM,
    BCM56560_A0_XLMAC_B0_TX_CRC_CORRUPT_CTRLr_ENUM,
    BCM56560_A0_XLMAC_B0_TX_CTRLr_ENUM,
    BCM56560_A0_XLMAC_B0_TX_LLFC_MSG_FIELDSr_ENUM,
    BCM56560_A0_XLMAC_B0_TX_MAC_SAr_ENUM,
    BCM56560_A0_XLMAC_B0_TX_TIMESTAMP_FIFO_DATAr_ENUM,
    BCM56560_A0_XLMAC_B0_TX_TIMESTAMP_FIFO_STATUSr_ENUM,
    BCM56560_A0_XLMAC_B0_VERSION_IDr_ENUM,
    BCM56560_A0_XLMAC_CLEAR_ECC_STATUSr_ENUM,
    BCM56560_A0_XLMAC_CLEAR_FIFO_STATUSr_ENUM,
    BCM56560_A0_XLMAC_CLEAR_RX_LSS_STATUSr_ENUM,
    BCM56560_A0_XLMAC_CTRLr_ENUM,
    BCM56560_A0_XLMAC_E2ECC_DATA_HDRr_ENUM,
    BCM56560_A0_XLMAC_E2ECC_DATA_HDR_0r_ENUM,
    BCM56560_A0_XLMAC_E2ECC_DATA_HDR_1r_ENUM,
    BCM56560_A0_XLMAC_E2ECC_MODULE_HDRr_ENUM,
    BCM56560_A0_XLMAC_E2ECC_MODULE_HDR_0r_ENUM,
    BCM56560_A0_XLMAC_E2ECC_MODULE_HDR_1r_ENUM,
    BCM56560_A0_XLMAC_E2EFC_DATA_HDRr_ENUM,
    BCM56560_A0_XLMAC_E2EFC_DATA_HDR_0r_ENUM,
    BCM56560_A0_XLMAC_E2EFC_DATA_HDR_1r_ENUM,
    BCM56560_A0_XLMAC_E2EFC_MODULE_HDRr_ENUM,
    BCM56560_A0_XLMAC_E2EFC_MODULE_HDR_0r_ENUM,
    BCM56560_A0_XLMAC_E2EFC_MODULE_HDR_1r_ENUM,
    BCM56560_A0_XLMAC_E2E_CTRLr_ENUM,
    BCM56560_A0_XLMAC_ECC_CTRLr_ENUM,
    BCM56560_A0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_ENUM,
    BCM56560_A0_XLMAC_ECC_FORCE_SINGLE_BIT_ERRr_ENUM,
    BCM56560_A0_XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM,
    BCM56560_A0_XLMAC_EEE_CTRLr_ENUM,
    BCM56560_A0_XLMAC_EEE_TIMERSr_ENUM,
    BCM56560_A0_XLMAC_FIFO_STATUSr_ENUM,
    BCM56560_A0_XLMAC_GMII_EEE_CTRLr_ENUM,
    BCM56560_A0_XLMAC_HIGIG_HDRr_ENUM,
    BCM56560_A0_XLMAC_HIGIG_HDR_0r_ENUM,
    BCM56560_A0_XLMAC_HIGIG_HDR_1r_ENUM,
    BCM56560_A0_XLMAC_LAG_FAILOVER_STATUSr_ENUM,
    BCM56560_A0_XLMAC_LLFC_CTRLr_ENUM,
    BCM56560_A0_XLMAC_MEM_CTRLr_ENUM,
    BCM56560_A0_XLMAC_MODEr_ENUM,
    BCM56560_A0_XLMAC_PAUSE_CTRLr_ENUM,
    BCM56560_A0_XLMAC_PFC_CTRLr_ENUM,
    BCM56560_A0_XLMAC_PFC_DAr_ENUM,
    BCM56560_A0_XLMAC_PFC_OPCODEr_ENUM,
    BCM56560_A0_XLMAC_PFC_TYPEr_ENUM,
    BCM56560_A0_XLMAC_RX_CDC_ECC_STATUSr_ENUM,
    BCM56560_A0_XLMAC_RX_CTRLr_ENUM,
    BCM56560_A0_XLMAC_RX_LLFC_MSG_FIELDSr_ENUM,
    BCM56560_A0_XLMAC_RX_LSS_CTRLr_ENUM,
    BCM56560_A0_XLMAC_RX_LSS_STATUSr_ENUM,
    BCM56560_A0_XLMAC_RX_MAC_SAr_ENUM,
    BCM56560_A0_XLMAC_RX_MAX_SIZEr_ENUM,
    BCM56560_A0_XLMAC_RX_VLAN_TAGr_ENUM,
    BCM56560_A0_XLMAC_SPAREr_ENUM,
    BCM56560_A0_XLMAC_SPARE0r_ENUM,
    BCM56560_A0_XLMAC_SPARE1r_ENUM,
    BCM56560_A0_XLMAC_TIMESTAMP_ADJUSTr_ENUM,
    BCM56560_A0_XLMAC_TXFIFO_CELL_CNTr_ENUM,
    BCM56560_A0_XLMAC_TXFIFO_CELL_REQ_CNTr_ENUM,
    BCM56560_A0_XLMAC_TX_CDC_ECC_STATUSr_ENUM,
    BCM56560_A0_XLMAC_TX_CRC_CORRUPT_CTRLr_ENUM,
    BCM56560_A0_XLMAC_TX_CTRLr_ENUM,
    BCM56560_A0_XLMAC_TX_LLFC_MSG_FIELDSr_ENUM,
    BCM56560_A0_XLMAC_TX_MAC_SAr_ENUM,
    BCM56560_A0_XLMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM,
    BCM56560_A0_XLMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM,
    BCM56560_A0_XLMAC_VERSION_IDr_ENUM,
    BCM56560_A0_XLPORT_CNTMAXSIZEr_ENUM,
    BCM56560_A0_XLPORT_CONFIGr_ENUM,
    BCM56560_A0_XLPORT_ECC_CONTROLr_ENUM,
    BCM56560_A0_XLPORT_EEE_CLOCK_GATEr_ENUM,
    BCM56560_A0_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM,
    BCM56560_A0_XLPORT_EEE_COUNTER_MODEr_ENUM,
    BCM56560_A0_XLPORT_EEE_DURATION_TIMER_PULSEr_ENUM,
    BCM56560_A0_XLPORT_ENABLE_REGr_ENUM,
    BCM56560_A0_XLPORT_FAULT_LINK_STATUSr_ENUM,
    BCM56560_A0_XLPORT_FLOW_CONTROL_CONFIGr_ENUM,
    BCM56560_A0_XLPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM,
    BCM56560_A0_XLPORT_FORCE_SINGLE_BIT_ERRORr_ENUM,
    BCM56560_A0_XLPORT_INTR_ENABLEr_ENUM,
    BCM56560_A0_XLPORT_INTR_STATUSr_ENUM,
    BCM56560_A0_XLPORT_LAG_FAILOVER_CONFIGr_ENUM,
    BCM56560_A0_XLPORT_LED_CHAIN_CONFIGr_ENUM,
    BCM56560_A0_XLPORT_LINKSTATUS_DOWNr_ENUM,
    BCM56560_A0_XLPORT_LINKSTATUS_DOWN_CLEARr_ENUM,
    BCM56560_A0_XLPORT_MAC_CONTROLr_ENUM,
    BCM56560_A0_XLPORT_MAC_RSV_MASKr_ENUM,
    BCM56560_A0_XLPORT_MIB_RESETr_ENUM,
    BCM56560_A0_XLPORT_MIB_RSC0_ECC_STATUSr_ENUM,
    BCM56560_A0_XLPORT_MIB_RSC1_ECC_STATUSr_ENUM,
    BCM56560_A0_XLPORT_MIB_RSC_ECC_STATUSr_ENUM,
    BCM56560_A0_XLPORT_MIB_RSC_RAM_CONTROLr_ENUM,
    BCM56560_A0_XLPORT_MIB_TSC0_ECC_STATUSr_ENUM,
    BCM56560_A0_XLPORT_MIB_TSC1_ECC_STATUSr_ENUM,
    BCM56560_A0_XLPORT_MIB_TSC_ECC_STATUSr_ENUM,
    BCM56560_A0_XLPORT_MIB_TSC_RAM_CONTROLr_ENUM,
    BCM56560_A0_XLPORT_MODE_REGr_ENUM,
    BCM56560_A0_XLPORT_POWER_SAVEr_ENUM,
    BCM56560_A0_XLPORT_SBUS_CONTROLr_ENUM,
    BCM56560_A0_XLPORT_SGNDET_EARLYCRSr_ENUM,
    BCM56560_A0_XLPORT_SOFT_RESETr_ENUM,
    BCM56560_A0_XLPORT_SPARE0_REGr_ENUM,
    BCM56560_A0_XLPORT_SW_FLOW_CONTROLr_ENUM,
    BCM56560_A0_XLPORT_TSC_PLL_LOCK_STATUSr_ENUM,
    BCM56560_A0_XLPORT_TS_TIMER_31_0_REGr_ENUM,
    BCM56560_A0_XLPORT_TS_TIMER_47_32_REGr_ENUM,
    BCM56560_A0_XLPORT_WC_UCMEM_CTRLr_ENUM,
    BCM56560_A0_XLPORT_WC_UCMEM_DATAm_ENUM,
    BCM56560_A0_XLPORT_XGXS0_CTRL_REGr_ENUM,
    BCM56560_A0_XLPORT_XGXS0_LN0_STATUS0_REGr_ENUM,
    BCM56560_A0_XLPORT_XGXS0_LN1_STATUS0_REGr_ENUM,
    BCM56560_A0_XLPORT_XGXS0_LN2_STATUS0_REGr_ENUM,
    BCM56560_A0_XLPORT_XGXS0_LN3_STATUS0_REGr_ENUM,
    BCM56560_A0_XLPORT_XGXS0_STATUS0_REGr_ENUM,
    BCM56560_A0_XLPORT_XGXS_COUNTER_MODEr_ENUM,
    BCM56560_A0_XPORT_TO_MMU_BKPr_ENUM,
    BCM56560_A0_XTHOLr_ENUM,
    BCM56560_A0_ENUM_COUNT = 6152
} BCM56560_A0_ENUM_t;


#ifndef CDK_EXCLUDE_CHIPLESS_TYPES

#define ALTERNATE_EMIRROR_BITMAPm_ENUM BCM56560_A0_ALTERNATE_EMIRROR_BITMAPm_ENUM
#define ARB_RAM_DBGCTRLr_ENUM BCM56560_A0_ARB_RAM_DBGCTRLr_ENUM
#define ASF_PORT_CFGr_ENUM BCM56560_A0_ASF_PORT_CFGr_ENUM
#define AUX_ARB_CONTROLr_ENUM BCM56560_A0_AUX_ARB_CONTROLr_ENUM
#define AUX_ARB_CONTROL_2_64r_ENUM BCM56560_A0_AUX_ARB_CONTROL_2_64r_ENUM
#define AVS_CTRLr_ENUM BCM56560_A0_AVS_CTRLr_ENUM
#define AVS_REG_HW_MNTR_ADC_SETTLING_TIMEr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_ADC_SETTLING_TIMEr_ENUM
#define AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGSr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGSr_ENUM
#define AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr_ENUM
#define AVS_REG_HW_MNTR_AVS_REGISTERS_LOCKSr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_AVS_REGISTERS_LOCKSr_ENUM
#define AVS_REG_HW_MNTR_AVS_SPAREr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_AVS_SPAREr_ENUM
#define AVS_REG_HW_MNTR_AVS_SPARE_0r_ENUM BCM56560_A0_AVS_REG_HW_MNTR_AVS_SPARE_0r_ENUM
#define AVS_REG_HW_MNTR_AVS_SPARE_1r_ENUM BCM56560_A0_AVS_REG_HW_MNTR_AVS_SPARE_1r_ENUM
#define AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSCr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSCr_ENUM
#define AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r_ENUM BCM56560_A0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r_ENUM
#define AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r_ENUM BCM56560_A0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r_ENUM
#define AVS_REG_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr_ENUM
#define AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSCr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSCr_ENUM
#define AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r_ENUM BCM56560_A0_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r_ENUM
#define AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r_ENUM BCM56560_A0_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r_ENUM
#define AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_ENr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_ENr_ENUM
#define AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_EN_1r_ENUM BCM56560_A0_AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_EN_1r_ENUM
#define AVS_REG_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr_ENUM
#define AVS_REG_HW_MNTR_LAST_MEASURED_SENSORr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_LAST_MEASURED_SENSORr_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSCr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSCr_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r_ENUM BCM56560_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r_ENUM BCM56560_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSCr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSCr_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r_ENUM BCM56560_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_1r_ENUM BCM56560_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_1r_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_2r_ENUM BCM56560_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_2r_ENUM
#define AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPEr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPEr_ENUM
#define AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPE_1r_ENUM BCM56560_A0_AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPE_1r_ENUM
#define AVS_REG_HW_MNTR_ROSC_COUNTING_MODEr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_ROSC_COUNTING_MODEr_ENUM
#define AVS_REG_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_INITr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_SEQUENCER_INITr_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSCr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSCr_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r_ENUM BCM56560_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r_ENUM BCM56560_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSCr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSCr_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r_ENUM BCM56560_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_1r_ENUM BCM56560_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_1r_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_2r_ENUM BCM56560_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_2r_ENUM
#define AVS_REG_HW_MNTR_SW_CONTROLSr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_SW_CONTROLSr_ENUM
#define AVS_REG_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr_ENUM
#define AVS_REG_HW_MNTR_TEMPERATURE_RESET_ENABLEr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_TEMPERATURE_RESET_ENABLEr_ENUM
#define AVS_REG_HW_MNTR_TEMPERATURE_THRESHOLDr_ENUM BCM56560_A0_AVS_REG_HW_MNTR_TEMPERATURE_THRESHOLDr_ENUM
#define AVS_REG_MISC_CONTROL_0r_ENUM BCM56560_A0_AVS_REG_MISC_CONTROL_0r_ENUM
#define AVS_REG_MISC_CONTROL_1r_ENUM BCM56560_A0_AVS_REG_MISC_CONTROL_1r_ENUM
#define AVS_REG_MISC_CONTROL_2r_ENUM BCM56560_A0_AVS_REG_MISC_CONTROL_2r_ENUM
#define AVS_REG_MISC_CONTROL_3r_ENUM BCM56560_A0_AVS_REG_MISC_CONTROL_3r_ENUM
#define AVS_REG_MISC_STATUSr_ENUM BCM56560_A0_AVS_REG_MISC_STATUSr_ENUM
#define AVS_REG_MISC_STATUS_0r_ENUM BCM56560_A0_AVS_REG_MISC_STATUS_0r_ENUM
#define AVS_REG_MISC_STATUS_1r_ENUM BCM56560_A0_AVS_REG_MISC_STATUS_1r_ENUM
#define AVS_REG_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr_ENUM BCM56560_A0_AVS_REG_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr_ENUM
#define AVS_REG_PMB_REGISTERS_PMB_ERROR_STATUSr_ENUM BCM56560_A0_AVS_REG_PMB_REGISTERS_PMB_ERROR_STATUSr_ENUM
#define AVS_REG_PMB_REGISTERS_PMB_TIMEOUTr_ENUM BCM56560_A0_AVS_REG_PMB_REGISTERS_PMB_TIMEOUTr_ENUM
#define AVS_REG_PMB_SLAVE_AVS_PWD_ACC_CONTROLr_ENUM BCM56560_A0_AVS_REG_PMB_SLAVE_AVS_PWD_ACC_CONTROLr_ENUM
#define AVS_REG_PMB_SLAVE_AVS_PWD_CONTROLr_ENUM BCM56560_A0_AVS_REG_PMB_SLAVE_AVS_PWD_CONTROLr_ENUM
#define AVS_REG_PMB_SLAVE_AVS_ROSC_CONTROLr_ENUM BCM56560_A0_AVS_REG_PMB_SLAVE_AVS_ROSC_CONTROLr_ENUM
#define AVS_REG_PMB_SLAVE_AVS_ROSC_COUNTr_ENUM BCM56560_A0_AVS_REG_PMB_SLAVE_AVS_ROSC_COUNTr_ENUM
#define AVS_REG_PMB_SLAVE_AVS_ROSC_H_THRESHOLDr_ENUM BCM56560_A0_AVS_REG_PMB_SLAVE_AVS_ROSC_H_THRESHOLDr_ENUM
#define AVS_REG_PMB_SLAVE_AVS_ROSC_S_THRESHOLDr_ENUM BCM56560_A0_AVS_REG_PMB_SLAVE_AVS_ROSC_S_THRESHOLDr_ENUM
#define AVS_REG_PMB_SLAVE_BPCM_CAPABILITYr_ENUM BCM56560_A0_AVS_REG_PMB_SLAVE_BPCM_CAPABILITYr_ENUM
#define AVS_REG_PMB_SLAVE_BPCM_CONTROLr_ENUM BCM56560_A0_AVS_REG_PMB_SLAVE_BPCM_CONTROLr_ENUM
#define AVS_REG_PMB_SLAVE_BPCM_IDr_ENUM BCM56560_A0_AVS_REG_PMB_SLAVE_BPCM_IDr_ENUM
#define AVS_REG_PMB_SLAVE_BPCM_STATUSr_ENUM BCM56560_A0_AVS_REG_PMB_SLAVE_BPCM_STATUSr_ENUM
#define AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr_ENUM BCM56560_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr_ENUM
#define AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r_ENUM BCM56560_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r_ENUM
#define AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r_ENUM BCM56560_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r_ENUM
#define AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r_ENUM BCM56560_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r_ENUM
#define AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r_ENUM BCM56560_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr_ENUM BCM56560_A0_AVS_REG_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_DAC_CODEr_ENUM BCM56560_A0_AVS_REG_PVT_MNTR_CONFIG_DAC_CODEr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr_ENUM BCM56560_A0_AVS_REG_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_MAX_DAC_CODEr_ENUM BCM56560_A0_AVS_REG_PVT_MNTR_CONFIG_MAX_DAC_CODEr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_MIN_DAC_CODEr_ENUM BCM56560_A0_AVS_REG_PVT_MNTR_CONFIG_MIN_DAC_CODEr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr_ENUM BCM56560_A0_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr_ENUM BCM56560_A0_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr_ENUM BCM56560_A0_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_1r_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_1r_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_2r_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_2r_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSCr_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSCr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_1r_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_1r_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_2r_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_2r_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSCr_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSCr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr_ENUM BCM56560_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr_ENUM
#define AVS_REG_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr_ENUM BCM56560_A0_AVS_REG_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr_ENUM
#define AVS_REG_RO_REGISTERS_0_CEN_ROSC_STATUSr_ENUM BCM56560_A0_AVS_REG_RO_REGISTERS_0_CEN_ROSC_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_ENUM BCM56560_A0_AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr_ENUM BCM56560_A0_AVS_REG_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr_ENUM BCM56560_A0_AVS_REG_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr_ENUM BCM56560_A0_AVS_REG_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr_ENUM BCM56560_A0_AVS_REG_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr_ENUM BCM56560_A0_AVS_REG_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr_ENUM BCM56560_A0_AVS_REG_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr_ENUM BCM56560_A0_AVS_REG_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr_ENUM BCM56560_A0_AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr_ENUM
#define AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_1r_ENUM BCM56560_A0_AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_1r_ENUM
#define AVS_REG_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr_ENUM BCM56560_A0_AVS_REG_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_1_RMT_ROSC_STATUSr_ENUM BCM56560_A0_AVS_REG_RO_REGISTERS_1_RMT_ROSC_STATUSr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_ENABLE_OVER_TEMPERATURE_RESETr_ENUM BCM56560_A0_AVS_REG_TEMPERATURE_MONITOR_ENABLE_OVER_TEMPERATURE_RESETr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_ENABLE_TEMPERATURE_INTERRUPT_SOURCESr_ENUM BCM56560_A0_AVS_REG_TEMPERATURE_MONITOR_ENABLE_TEMPERATURE_INTERRUPT_SOURCESr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_SPARE_0r_ENUM BCM56560_A0_AVS_REG_TEMPERATURE_MONITOR_SPARE_0r_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_IDLE_TIMEr_ENUM BCM56560_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_IDLE_TIMEr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_TEMPERATUREr_ENUM BCM56560_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_TEMPERATUREr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_THRESHOLDSr_ENUM BCM56560_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_THRESHOLDSr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_MEASUREMENT_STATUSr_ENUM BCM56560_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_MEASUREMENT_STATUSr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_RESET_THRESHOLDr_ENUM BCM56560_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_RESET_THRESHOLDr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_TP_TMON_TEST_ENABLEr_ENUM BCM56560_A0_AVS_REG_TEMPERATURE_MONITOR_TP_TMON_TEST_ENABLEr_ENUM
#define AVS_REG_TOP_CTRL_AVS_STATUS_INr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_AVS_STATUS_INr_ENUM
#define AVS_REG_TOP_CTRL_AVS_STATUS_OUTr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_AVS_STATUS_OUTr_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_ASSISTr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_ASSISTr_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_ASSIST_STATUSr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_ASSIST_STATUSr_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFECr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFECr_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC0r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC0r_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC1r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC1r_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC2r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC2r_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC3r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC3r_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_BSPr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_BSPr_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_HIFr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_HIFr_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_LEAPr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_LEAPr_ENUM
#define AVS_REG_TOP_CTRL_RMON_HZr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_RMON_HZr_ENUM
#define AVS_REG_TOP_CTRL_RMON_VTr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_RMON_VTr_ENUM
#define AVS_REG_TOP_CTRL_S2_STANDBY_STATUSr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_S2_STANDBY_STATUSr_ENUM
#define AVS_REG_TOP_CTRL_SPARE_HIGHr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SPARE_HIGHr_ENUM
#define AVS_REG_TOP_CTRL_SPARE_LOWr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SPARE_LOWr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFECr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFECr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDSr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDSr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_VECr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_VECr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFECr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFECr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDSr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDSr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr_ENUM
#define AVS_REG_TOP_CTRL_START_AVS_CPUr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_START_AVS_CPUr_ENUM
#define AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr_ENUM
#define AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr_ENUM
#define AVS_REG_TOP_CTRL_VTRAP_STATUSr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_VTRAP_STATUSr_ENUM
#define AVS_REG_TOP_CTRL_VTRAP_STATUS_CLEARr_ENUM BCM56560_A0_AVS_REG_TOP_CTRL_VTRAP_STATUS_CLEARr_ENUM
#define BCAST_BLOCK_MASKm_ENUM BCM56560_A0_BCAST_BLOCK_MASKm_ENUM
#define BFD_RX_ACH_TYPE_CONTROL0r_ENUM BCM56560_A0_BFD_RX_ACH_TYPE_CONTROL0r_ENUM
#define BFD_RX_ACH_TYPE_CONTROL1r_ENUM BCM56560_A0_BFD_RX_ACH_TYPE_CONTROL1r_ENUM
#define BFD_RX_ACH_TYPE_MPLSTPr_ENUM BCM56560_A0_BFD_RX_ACH_TYPE_MPLSTPr_ENUM
#define BFD_RX_ACH_TYPE_MPLSTP1r_ENUM BCM56560_A0_BFD_RX_ACH_TYPE_MPLSTP1r_ENUM
#define BFD_RX_UDP_CONTROL_1_64r_ENUM BCM56560_A0_BFD_RX_UDP_CONTROL_1_64r_ENUM
#define BFD_RX_UDP_CONTROL_64r_ENUM BCM56560_A0_BFD_RX_UDP_CONTROL_64r_ENUM
#define BKPMETERINGDISCSTATUSr_ENUM BCM56560_A0_BKPMETERINGDISCSTATUSr_ENUM
#define BKPMETERINGDISCSTATUS0r_ENUM BCM56560_A0_BKPMETERINGDISCSTATUS0r_ENUM
#define BKPMETERINGDISCSTATUS1r_ENUM BCM56560_A0_BKPMETERINGDISCSTATUS1r_ENUM
#define BKPMETERINGWARNSTATUSr_ENUM BCM56560_A0_BKPMETERINGWARNSTATUSr_ENUM
#define BKPMETERINGWARNSTATUS0r_ENUM BCM56560_A0_BKPMETERINGWARNSTATUS0r_ENUM
#define BKPMETERINGWARNSTATUS1r_ENUM BCM56560_A0_BKPMETERINGWARNSTATUS1r_ENUM
#define BST_HW_SNAPSHOT_ENr_ENUM BCM56560_A0_BST_HW_SNAPSHOT_ENr_ENUM
#define BST_SNAPSHOT_ACTION_ENr_ENUM BCM56560_A0_BST_SNAPSHOT_ACTION_ENr_ENUM
#define BST_TRACKING_ENABLEr_ENUM BCM56560_A0_BST_TRACKING_ENABLEr_ENUM
#define BUF_CFGr_ENUM BCM56560_A0_BUF_CFGr_ENUM
#define CBL_ATTRIBUTEr_ENUM BCM56560_A0_CBL_ATTRIBUTEr_ENUM
#define CCPMEMDEBUGr_ENUM BCM56560_A0_CCPMEMDEBUGr_ENUM
#define CCP_STSr_ENUM BCM56560_A0_CCP_STSr_ENUM
#define CELL_ASM_CUT_THRU_THRESHOLD0r_ENUM BCM56560_A0_CELL_ASM_CUT_THRU_THRESHOLD0r_ENUM
#define CELL_LINK_MEM_DEBUG_TMr_ENUM BCM56560_A0_CELL_LINK_MEM_DEBUG_TMr_ENUM
#define CFAPCONFIGr_ENUM BCM56560_A0_CFAPCONFIGr_ENUM
#define CFAPFULLRESETPOINTr_ENUM BCM56560_A0_CFAPFULLRESETPOINTr_ENUM
#define CFAPFULLSETPOINTr_ENUM BCM56560_A0_CFAPFULLSETPOINTr_ENUM
#define CFAPI0MEMDEBUG_BITMAPr_ENUM BCM56560_A0_CFAPI0MEMDEBUG_BITMAPr_ENUM
#define CFAPI0MEMDEBUG_STACKr_ENUM BCM56560_A0_CFAPI0MEMDEBUG_STACKr_ENUM
#define CFAPI0READPOINTERr_ENUM BCM56560_A0_CFAPI0READPOINTERr_ENUM
#define CFAPI0STACKSTATUSr_ENUM BCM56560_A0_CFAPI0STACKSTATUSr_ENUM
#define CFAPI0_BITMAP_ECC_STATUSr_ENUM BCM56560_A0_CFAPI0_BITMAP_ECC_STATUSr_ENUM
#define CFAPI0_ECC_DEBUGr_ENUM BCM56560_A0_CFAPI0_ECC_DEBUGr_ENUM
#define CFAPI0_ECC_ERRORr_ENUM BCM56560_A0_CFAPI0_ECC_ERRORr_ENUM
#define CFAPI0_ERROR_MASKr_ENUM BCM56560_A0_CFAPI0_ERROR_MASKr_ENUM
#define CFAPI0_STACK_ECC_STATUSr_ENUM BCM56560_A0_CFAPI0_STACK_ECC_STATUSr_ENUM
#define CFAPI1MEMDEBUG_BITMAPr_ENUM BCM56560_A0_CFAPI1MEMDEBUG_BITMAPr_ENUM
#define CFAPI1MEMDEBUG_STACKr_ENUM BCM56560_A0_CFAPI1MEMDEBUG_STACKr_ENUM
#define CFAPI1READPOINTERr_ENUM BCM56560_A0_CFAPI1READPOINTERr_ENUM
#define CFAPI1STACKSTATUSr_ENUM BCM56560_A0_CFAPI1STACKSTATUSr_ENUM
#define CFAPI1_BITMAP_ECC_STATUSr_ENUM BCM56560_A0_CFAPI1_BITMAP_ECC_STATUSr_ENUM
#define CFAPI1_ECC_DEBUGr_ENUM BCM56560_A0_CFAPI1_ECC_DEBUGr_ENUM
#define CFAPI1_ECC_ERRORr_ENUM BCM56560_A0_CFAPI1_ECC_ERRORr_ENUM
#define CFAPI1_ERROR_MASKr_ENUM BCM56560_A0_CFAPI1_ERROR_MASKr_ENUM
#define CFAPI1_STACK_ECC_STATUSr_ENUM BCM56560_A0_CFAPI1_STACK_ECC_STATUSr_ENUM
#define CFAPINITr_ENUM BCM56560_A0_CFAPINITr_ENUM
#define CFAPLOWWATERMARKr_ENUM BCM56560_A0_CFAPLOWWATERMARKr_ENUM
#define CFAPREADPOINTERr_ENUM BCM56560_A0_CFAPREADPOINTERr_ENUM
#define CFAP_BST_STATr_ENUM BCM56560_A0_CFAP_BST_STATr_ENUM
#define CFAP_BST_THRSr_ENUM BCM56560_A0_CFAP_BST_THRSr_ENUM
#define CFAP_BUFFER_POOL_CONG_STATEr_ENUM BCM56560_A0_CFAP_BUFFER_POOL_CONG_STATEr_ENUM
#define CFAP_ECC_1B_COUNTERr_ENUM BCM56560_A0_CFAP_ECC_1B_COUNTERr_ENUM
#define CFAP_ECC_2B_COUNTERr_ENUM BCM56560_A0_CFAP_ECC_2B_COUNTERr_ENUM
#define CFAP_ECC_B_COUNTERr_ENUM BCM56560_A0_CFAP_ECC_B_COUNTERr_ENUM
#define CFAP_EN_COR_ERR_RPTr_ENUM BCM56560_A0_CFAP_EN_COR_ERR_RPTr_ENUM
#define CFAP_POOL_CONG_DETECT_THRESH_0r_ENUM BCM56560_A0_CFAP_POOL_CONG_DETECT_THRESH_0r_ENUM
#define CFAP_POOL_CONG_DETECT_THRESH_1r_ENUM BCM56560_A0_CFAP_POOL_CONG_DETECT_THRESH_1r_ENUM
#define CFAP_POOL_CONG_DETECT_THRESH_2r_ENUM BCM56560_A0_CFAP_POOL_CONG_DETECT_THRESH_2r_ENUM
#define CFG_RAM_CONTROLr_ENUM BCM56560_A0_CFG_RAM_CONTROLr_ENUM
#define CFG_RAM_CONTROL_1r_ENUM BCM56560_A0_CFG_RAM_CONTROL_1r_ENUM
#define CFG_RAM_CONTROL_2r_ENUM BCM56560_A0_CFG_RAM_CONTROL_2r_ENUM
#define CFG_SER_CONTROLr_ENUM BCM56560_A0_CFG_SER_CONTROLr_ENUM
#define CHFC2PFC_STATEr_ENUM BCM56560_A0_CHFC2PFC_STATEr_ENUM
#define CH_BASE_EXPECTEDr_ENUM BCM56560_A0_CH_BASE_EXPECTEDr_ENUM
#define CLMAC_CLEAR_ECC_STATUSr_ENUM BCM56560_A0_CLMAC_CLEAR_ECC_STATUSr_ENUM
#define CLMAC_CLEAR_FIFO_STATUSr_ENUM BCM56560_A0_CLMAC_CLEAR_FIFO_STATUSr_ENUM
#define CLMAC_CLEAR_RX_LSS_STATUSr_ENUM BCM56560_A0_CLMAC_CLEAR_RX_LSS_STATUSr_ENUM
#define CLMAC_CTRLr_ENUM BCM56560_A0_CLMAC_CTRLr_ENUM
#define CLMAC_E2ECC_DATA_HDRr_ENUM BCM56560_A0_CLMAC_E2ECC_DATA_HDRr_ENUM
#define CLMAC_E2ECC_DATA_HDR_0r_ENUM BCM56560_A0_CLMAC_E2ECC_DATA_HDR_0r_ENUM
#define CLMAC_E2ECC_DATA_HDR_1r_ENUM BCM56560_A0_CLMAC_E2ECC_DATA_HDR_1r_ENUM
#define CLMAC_E2ECC_MODULE_HDRr_ENUM BCM56560_A0_CLMAC_E2ECC_MODULE_HDRr_ENUM
#define CLMAC_E2ECC_MODULE_HDR_0r_ENUM BCM56560_A0_CLMAC_E2ECC_MODULE_HDR_0r_ENUM
#define CLMAC_E2ECC_MODULE_HDR_1r_ENUM BCM56560_A0_CLMAC_E2ECC_MODULE_HDR_1r_ENUM
#define CLMAC_E2EFC_DATA_HDRr_ENUM BCM56560_A0_CLMAC_E2EFC_DATA_HDRr_ENUM
#define CLMAC_E2EFC_DATA_HDR_0r_ENUM BCM56560_A0_CLMAC_E2EFC_DATA_HDR_0r_ENUM
#define CLMAC_E2EFC_DATA_HDR_1r_ENUM BCM56560_A0_CLMAC_E2EFC_DATA_HDR_1r_ENUM
#define CLMAC_E2EFC_MODULE_HDRr_ENUM BCM56560_A0_CLMAC_E2EFC_MODULE_HDRr_ENUM
#define CLMAC_E2EFC_MODULE_HDR_0r_ENUM BCM56560_A0_CLMAC_E2EFC_MODULE_HDR_0r_ENUM
#define CLMAC_E2EFC_MODULE_HDR_1r_ENUM BCM56560_A0_CLMAC_E2EFC_MODULE_HDR_1r_ENUM
#define CLMAC_E2E_CTRLr_ENUM BCM56560_A0_CLMAC_E2E_CTRLr_ENUM
#define CLMAC_ECC_CTRLr_ENUM BCM56560_A0_CLMAC_ECC_CTRLr_ENUM
#define CLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_ENUM BCM56560_A0_CLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_ENUM
#define CLMAC_ECC_FORCE_SINGLE_BIT_ERRr_ENUM BCM56560_A0_CLMAC_ECC_FORCE_SINGLE_BIT_ERRr_ENUM
#define CLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM BCM56560_A0_CLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM
#define CLMAC_EEE_CTRLr_ENUM BCM56560_A0_CLMAC_EEE_CTRLr_ENUM
#define CLMAC_EEE_TIMERSr_ENUM BCM56560_A0_CLMAC_EEE_TIMERSr_ENUM
#define CLMAC_FIFO_STATUSr_ENUM BCM56560_A0_CLMAC_FIFO_STATUSr_ENUM
#define CLMAC_GMII_EEE_CTRLr_ENUM BCM56560_A0_CLMAC_GMII_EEE_CTRLr_ENUM
#define CLMAC_HIGIG_HDRr_ENUM BCM56560_A0_CLMAC_HIGIG_HDRr_ENUM
#define CLMAC_HIGIG_HDR_0r_ENUM BCM56560_A0_CLMAC_HIGIG_HDR_0r_ENUM
#define CLMAC_HIGIG_HDR_1r_ENUM BCM56560_A0_CLMAC_HIGIG_HDR_1r_ENUM
#define CLMAC_LAG_FAILOVER_STATUSr_ENUM BCM56560_A0_CLMAC_LAG_FAILOVER_STATUSr_ENUM
#define CLMAC_LLFC_CTRLr_ENUM BCM56560_A0_CLMAC_LLFC_CTRLr_ENUM
#define CLMAC_MEM_CTRLr_ENUM BCM56560_A0_CLMAC_MEM_CTRLr_ENUM
#define CLMAC_MODEr_ENUM BCM56560_A0_CLMAC_MODEr_ENUM
#define CLMAC_PAUSE_CTRLr_ENUM BCM56560_A0_CLMAC_PAUSE_CTRLr_ENUM
#define CLMAC_PFC_CTRLr_ENUM BCM56560_A0_CLMAC_PFC_CTRLr_ENUM
#define CLMAC_PFC_DAr_ENUM BCM56560_A0_CLMAC_PFC_DAr_ENUM
#define CLMAC_PFC_OPCODEr_ENUM BCM56560_A0_CLMAC_PFC_OPCODEr_ENUM
#define CLMAC_PFC_TYPEr_ENUM BCM56560_A0_CLMAC_PFC_TYPEr_ENUM
#define CLMAC_RX_CDC_ECC_STATUSr_ENUM BCM56560_A0_CLMAC_RX_CDC_ECC_STATUSr_ENUM
#define CLMAC_RX_CTRLr_ENUM BCM56560_A0_CLMAC_RX_CTRLr_ENUM
#define CLMAC_RX_LLFC_MSG_FIELDSr_ENUM BCM56560_A0_CLMAC_RX_LLFC_MSG_FIELDSr_ENUM
#define CLMAC_RX_LSS_CTRLr_ENUM BCM56560_A0_CLMAC_RX_LSS_CTRLr_ENUM
#define CLMAC_RX_LSS_STATUSr_ENUM BCM56560_A0_CLMAC_RX_LSS_STATUSr_ENUM
#define CLMAC_RX_MAC_SAr_ENUM BCM56560_A0_CLMAC_RX_MAC_SAr_ENUM
#define CLMAC_RX_MAX_SIZEr_ENUM BCM56560_A0_CLMAC_RX_MAX_SIZEr_ENUM
#define CLMAC_RX_TS_MEM_ECC_STATUSr_ENUM BCM56560_A0_CLMAC_RX_TS_MEM_ECC_STATUSr_ENUM
#define CLMAC_RX_VLAN_TAGr_ENUM BCM56560_A0_CLMAC_RX_VLAN_TAGr_ENUM
#define CLMAC_SPAREr_ENUM BCM56560_A0_CLMAC_SPAREr_ENUM
#define CLMAC_SPARE0r_ENUM BCM56560_A0_CLMAC_SPARE0r_ENUM
#define CLMAC_SPARE1r_ENUM BCM56560_A0_CLMAC_SPARE1r_ENUM
#define CLMAC_TIMESTAMP_ADJUSTr_ENUM BCM56560_A0_CLMAC_TIMESTAMP_ADJUSTr_ENUM
#define CLMAC_TXFIFO_CELL_CNTr_ENUM BCM56560_A0_CLMAC_TXFIFO_CELL_CNTr_ENUM
#define CLMAC_TXFIFO_CELL_REQ_CNTr_ENUM BCM56560_A0_CLMAC_TXFIFO_CELL_REQ_CNTr_ENUM
#define CLMAC_TX_CDC_ECC_STATUSr_ENUM BCM56560_A0_CLMAC_TX_CDC_ECC_STATUSr_ENUM
#define CLMAC_TX_CRC_CORRUPT_CTRLr_ENUM BCM56560_A0_CLMAC_TX_CRC_CORRUPT_CTRLr_ENUM
#define CLMAC_TX_CTRLr_ENUM BCM56560_A0_CLMAC_TX_CTRLr_ENUM
#define CLMAC_TX_LLFC_MSG_FIELDSr_ENUM BCM56560_A0_CLMAC_TX_LLFC_MSG_FIELDSr_ENUM
#define CLMAC_TX_MAC_SAr_ENUM BCM56560_A0_CLMAC_TX_MAC_SAr_ENUM
#define CLMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM BCM56560_A0_CLMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM
#define CLMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM BCM56560_A0_CLMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM
#define CLMAC_VERSION_IDr_ENUM BCM56560_A0_CLMAC_VERSION_IDr_ENUM
#define CLPORT_CNTMAXSIZEr_ENUM BCM56560_A0_CLPORT_CNTMAXSIZEr_ENUM
#define CLPORT_CONFIGr_ENUM BCM56560_A0_CLPORT_CONFIGr_ENUM
#define CLPORT_ECC_CONTROLr_ENUM BCM56560_A0_CLPORT_ECC_CONTROLr_ENUM
#define CLPORT_EEE_CLOCK_GATEr_ENUM BCM56560_A0_CLPORT_EEE_CLOCK_GATEr_ENUM
#define CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM BCM56560_A0_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM
#define CLPORT_EEE_COUNTER_MODEr_ENUM BCM56560_A0_CLPORT_EEE_COUNTER_MODEr_ENUM
#define CLPORT_EEE_DURATION_TIMER_PULSEr_ENUM BCM56560_A0_CLPORT_EEE_DURATION_TIMER_PULSEr_ENUM
#define CLPORT_ENABLE_REGr_ENUM BCM56560_A0_CLPORT_ENABLE_REGr_ENUM
#define CLPORT_FAULT_LINK_STATUSr_ENUM BCM56560_A0_CLPORT_FAULT_LINK_STATUSr_ENUM
#define CLPORT_FLOW_CONTROL_CONFIGr_ENUM BCM56560_A0_CLPORT_FLOW_CONTROL_CONFIGr_ENUM
#define CLPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM BCM56560_A0_CLPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM
#define CLPORT_FORCE_SINGLE_BIT_ERRORr_ENUM BCM56560_A0_CLPORT_FORCE_SINGLE_BIT_ERRORr_ENUM
#define CLPORT_INTR_ENABLEr_ENUM BCM56560_A0_CLPORT_INTR_ENABLEr_ENUM
#define CLPORT_INTR_STATUSr_ENUM BCM56560_A0_CLPORT_INTR_STATUSr_ENUM
#define CLPORT_LAG_FAILOVER_CONFIGr_ENUM BCM56560_A0_CLPORT_LAG_FAILOVER_CONFIGr_ENUM
#define CLPORT_LED_CHAIN_CONFIGr_ENUM BCM56560_A0_CLPORT_LED_CHAIN_CONFIGr_ENUM
#define CLPORT_LINKSTATUS_DOWNr_ENUM BCM56560_A0_CLPORT_LINKSTATUS_DOWNr_ENUM
#define CLPORT_LINKSTATUS_DOWN_CLEARr_ENUM BCM56560_A0_CLPORT_LINKSTATUS_DOWN_CLEARr_ENUM
#define CLPORT_MAC_CONTROLr_ENUM BCM56560_A0_CLPORT_MAC_CONTROLr_ENUM
#define CLPORT_MAC_RSV_MASKr_ENUM BCM56560_A0_CLPORT_MAC_RSV_MASKr_ENUM
#define CLPORT_MIB_RESETr_ENUM BCM56560_A0_CLPORT_MIB_RESETr_ENUM
#define CLPORT_MIB_RSC0_ECC_STATUSr_ENUM BCM56560_A0_CLPORT_MIB_RSC0_ECC_STATUSr_ENUM
#define CLPORT_MIB_RSC1_ECC_STATUSr_ENUM BCM56560_A0_CLPORT_MIB_RSC1_ECC_STATUSr_ENUM
#define CLPORT_MIB_RSC_ECC_STATUSr_ENUM BCM56560_A0_CLPORT_MIB_RSC_ECC_STATUSr_ENUM
#define CLPORT_MIB_RSC_RAM_CONTROLr_ENUM BCM56560_A0_CLPORT_MIB_RSC_RAM_CONTROLr_ENUM
#define CLPORT_MIB_TSC0_ECC_STATUSr_ENUM BCM56560_A0_CLPORT_MIB_TSC0_ECC_STATUSr_ENUM
#define CLPORT_MIB_TSC1_ECC_STATUSr_ENUM BCM56560_A0_CLPORT_MIB_TSC1_ECC_STATUSr_ENUM
#define CLPORT_MIB_TSC_ECC_STATUSr_ENUM BCM56560_A0_CLPORT_MIB_TSC_ECC_STATUSr_ENUM
#define CLPORT_MIB_TSC_RAM_CONTROLr_ENUM BCM56560_A0_CLPORT_MIB_TSC_RAM_CONTROLr_ENUM
#define CLPORT_MODE_REGr_ENUM BCM56560_A0_CLPORT_MODE_REGr_ENUM
#define CLPORT_POWER_SAVEr_ENUM BCM56560_A0_CLPORT_POWER_SAVEr_ENUM
#define CLPORT_SBUS_CONTROLr_ENUM BCM56560_A0_CLPORT_SBUS_CONTROLr_ENUM
#define CLPORT_SGNDET_EARLYCRSr_ENUM BCM56560_A0_CLPORT_SGNDET_EARLYCRSr_ENUM
#define CLPORT_SOFT_RESETr_ENUM BCM56560_A0_CLPORT_SOFT_RESETr_ENUM
#define CLPORT_SPARE0_REGr_ENUM BCM56560_A0_CLPORT_SPARE0_REGr_ENUM
#define CLPORT_SW_FLOW_CONTROLr_ENUM BCM56560_A0_CLPORT_SW_FLOW_CONTROLr_ENUM
#define CLPORT_TSC_PLL_LOCK_STATUSr_ENUM BCM56560_A0_CLPORT_TSC_PLL_LOCK_STATUSr_ENUM
#define CLPORT_TS_TIMER_31_0_REGr_ENUM BCM56560_A0_CLPORT_TS_TIMER_31_0_REGr_ENUM
#define CLPORT_TS_TIMER_47_32_REGr_ENUM BCM56560_A0_CLPORT_TS_TIMER_47_32_REGr_ENUM
#define CLPORT_WC_UCMEM_CTRLr_ENUM BCM56560_A0_CLPORT_WC_UCMEM_CTRLr_ENUM
#define CLPORT_WC_UCMEM_DATAm_ENUM BCM56560_A0_CLPORT_WC_UCMEM_DATAm_ENUM
#define CLPORT_XGXS0_CTRL_REGr_ENUM BCM56560_A0_CLPORT_XGXS0_CTRL_REGr_ENUM
#define CLPORT_XGXS0_LN0_STATUS0_REGr_ENUM BCM56560_A0_CLPORT_XGXS0_LN0_STATUS0_REGr_ENUM
#define CLPORT_XGXS0_LN1_STATUS0_REGr_ENUM BCM56560_A0_CLPORT_XGXS0_LN1_STATUS0_REGr_ENUM
#define CLPORT_XGXS0_LN2_STATUS0_REGr_ENUM BCM56560_A0_CLPORT_XGXS0_LN2_STATUS0_REGr_ENUM
#define CLPORT_XGXS0_LN3_STATUS0_REGr_ENUM BCM56560_A0_CLPORT_XGXS0_LN3_STATUS0_REGr_ENUM
#define CLPORT_XGXS0_STATUS0_REGr_ENUM BCM56560_A0_CLPORT_XGXS0_STATUS0_REGr_ENUM
#define CLPORT_XGXS_COUNTER_MODEr_ENUM BCM56560_A0_CLPORT_XGXS_COUNTER_MODEr_ENUM
#define CMICM_BSPI_B0_CNTRLr_ENUM BCM56560_A0_CMICM_BSPI_B0_CNTRLr_ENUM
#define CMICM_BSPI_B0_STATUSr_ENUM BCM56560_A0_CMICM_BSPI_B0_STATUSr_ENUM
#define CMICM_BSPI_B1_CNTRLr_ENUM BCM56560_A0_CMICM_BSPI_B1_CNTRLr_ENUM
#define CMICM_BSPI_B1_STATUSr_ENUM BCM56560_A0_CMICM_BSPI_B1_STATUSr_ENUM
#define CMICM_BSPI_BUSY_STATUSr_ENUM BCM56560_A0_CMICM_BSPI_BUSY_STATUSr_ENUM
#define CMICM_BSPI_B_CNTRLr_ENUM BCM56560_A0_CMICM_BSPI_B_CNTRLr_ENUM
#define CMICM_BSPI_B_STATUSr_ENUM BCM56560_A0_CMICM_BSPI_B_STATUSr_ENUM
#define CMICM_BSPI_INTR_STATUSr_ENUM BCM56560_A0_CMICM_BSPI_INTR_STATUSr_ENUM
#define CMICM_BSPI_MAST_N_BOOTr_ENUM BCM56560_A0_CMICM_BSPI_MAST_N_BOOTr_ENUM
#define CMICM_COMMON_CONFIGr_ENUM BCM56560_A0_CMICM_COMMON_CONFIGr_ENUM
#define CMICM_REVIDr_ENUM BCM56560_A0_CMICM_REVIDr_ENUM
#define CMIC_BROADSYNC_REF_CLK_GEN_CTRLr_ENUM BCM56560_A0_CMIC_BROADSYNC_REF_CLK_GEN_CTRLr_ENUM
#define CMIC_BS0_CLK_CTRLr_ENUM BCM56560_A0_CMIC_BS0_CLK_CTRLr_ENUM
#define CMIC_BS0_CONFIGr_ENUM BCM56560_A0_CMIC_BS0_CONFIGr_ENUM
#define CMIC_BS0_HEARTBEAT_CTRLr_ENUM BCM56560_A0_CMIC_BS0_HEARTBEAT_CTRLr_ENUM
#define CMIC_BS0_HEARTBEAT_DOWN_DURATIONr_ENUM BCM56560_A0_CMIC_BS0_HEARTBEAT_DOWN_DURATIONr_ENUM
#define CMIC_BS0_HEARTBEAT_UP_DURATIONr_ENUM BCM56560_A0_CMIC_BS0_HEARTBEAT_UP_DURATIONr_ENUM
#define CMIC_BS0_INITIAL_CRCr_ENUM BCM56560_A0_CMIC_BS0_INITIAL_CRCr_ENUM
#define CMIC_BS0_INPUT_TIME_0r_ENUM BCM56560_A0_CMIC_BS0_INPUT_TIME_0r_ENUM
#define CMIC_BS0_INPUT_TIME_1r_ENUM BCM56560_A0_CMIC_BS0_INPUT_TIME_1r_ENUM
#define CMIC_BS0_INPUT_TIME_2r_ENUM BCM56560_A0_CMIC_BS0_INPUT_TIME_2r_ENUM
#define CMIC_BS0_OUTPUT_TIME_0r_ENUM BCM56560_A0_CMIC_BS0_OUTPUT_TIME_0r_ENUM
#define CMIC_BS0_OUTPUT_TIME_1r_ENUM BCM56560_A0_CMIC_BS0_OUTPUT_TIME_1r_ENUM
#define CMIC_BS0_OUTPUT_TIME_2r_ENUM BCM56560_A0_CMIC_BS0_OUTPUT_TIME_2r_ENUM
#define CMIC_BS1_CLK_CTRLr_ENUM BCM56560_A0_CMIC_BS1_CLK_CTRLr_ENUM
#define CMIC_BS1_CONFIGr_ENUM BCM56560_A0_CMIC_BS1_CONFIGr_ENUM
#define CMIC_BS1_HEARTBEAT_CTRLr_ENUM BCM56560_A0_CMIC_BS1_HEARTBEAT_CTRLr_ENUM
#define CMIC_BS1_HEARTBEAT_DOWN_DURATIONr_ENUM BCM56560_A0_CMIC_BS1_HEARTBEAT_DOWN_DURATIONr_ENUM
#define CMIC_BS1_HEARTBEAT_UP_DURATIONr_ENUM BCM56560_A0_CMIC_BS1_HEARTBEAT_UP_DURATIONr_ENUM
#define CMIC_BS1_INITIAL_CRCr_ENUM BCM56560_A0_CMIC_BS1_INITIAL_CRCr_ENUM
#define CMIC_BS1_INPUT_TIME_0r_ENUM BCM56560_A0_CMIC_BS1_INPUT_TIME_0r_ENUM
#define CMIC_BS1_INPUT_TIME_1r_ENUM BCM56560_A0_CMIC_BS1_INPUT_TIME_1r_ENUM
#define CMIC_BS1_INPUT_TIME_2r_ENUM BCM56560_A0_CMIC_BS1_INPUT_TIME_2r_ENUM
#define CMIC_BS1_OUTPUT_TIME_0r_ENUM BCM56560_A0_CMIC_BS1_OUTPUT_TIME_0r_ENUM
#define CMIC_BS1_OUTPUT_TIME_1r_ENUM BCM56560_A0_CMIC_BS1_OUTPUT_TIME_1r_ENUM
#define CMIC_BS1_OUTPUT_TIME_2r_ENUM BCM56560_A0_CMIC_BS1_OUTPUT_TIME_2r_ENUM
#define CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_ENUM BCM56560_A0_CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM56560_A0_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC0_AXIIC_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC0_AXIIC_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_AXIIC_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC0_AXIIC_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_AXIIC_TM_CONTROL_2r_ENUM BCM56560_A0_CMIC_CMC0_AXIIC_TM_CONTROL_2r_ENUM
#define CMIC_CMC0_CCMDMA_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC0_CCMDMA_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_CCMDMA_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC0_CCMDMA_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_CCM_DMA_CFGr_ENUM BCM56560_A0_CMIC_CMC0_CCM_DMA_CFGr_ENUM
#define CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56560_A0_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56560_A0_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_ECCERR_ADDRr_ENUM BCM56560_A0_CMIC_CMC0_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_ENUM BCM56560_A0_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56560_A0_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56560_A0_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC0_CCM_DMA_STATr_ENUM
#define CMIC_CMC0_CCM_DMA_STATUS_CLRr_ENUM BCM56560_A0_CMIC_CMC0_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC0_CH0_COS_CTRL_RX_0r_ENUM BCM56560_A0_CMIC_CMC0_CH0_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH0_COS_CTRL_RX_1r_ENUM BCM56560_A0_CMIC_CMC0_CH0_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH0_DMA_CTRLr_ENUM BCM56560_A0_CMIC_CMC0_CH0_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH0_DMA_CURR_DESCr_ENUM BCM56560_A0_CMIC_CMC0_CH0_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56560_A0_CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC0_CH1_COS_CTRL_RX_0r_ENUM BCM56560_A0_CMIC_CMC0_CH1_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH1_COS_CTRL_RX_1r_ENUM BCM56560_A0_CMIC_CMC0_CH1_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH1_DMA_CTRLr_ENUM BCM56560_A0_CMIC_CMC0_CH1_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH1_DMA_CURR_DESCr_ENUM BCM56560_A0_CMIC_CMC0_CH1_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56560_A0_CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC0_CH2_COS_CTRL_RX_0r_ENUM BCM56560_A0_CMIC_CMC0_CH2_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH2_COS_CTRL_RX_1r_ENUM BCM56560_A0_CMIC_CMC0_CH2_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH2_DMA_CTRLr_ENUM BCM56560_A0_CMIC_CMC0_CH2_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH2_DMA_CURR_DESCr_ENUM BCM56560_A0_CMIC_CMC0_CH2_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56560_A0_CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC0_CH3_COS_CTRL_RX_0r_ENUM BCM56560_A0_CMIC_CMC0_CH3_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH3_COS_CTRL_RX_1r_ENUM BCM56560_A0_CMIC_CMC0_CH3_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH3_DMA_CTRLr_ENUM BCM56560_A0_CMIC_CMC0_CH3_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH3_DMA_CURR_DESCr_ENUM BCM56560_A0_CMIC_CMC0_CH3_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56560_A0_CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC0_CONFIGr_ENUM BCM56560_A0_CMIC_CMC0_CONFIGr_ENUM
#define CMIC_CMC0_DMA_CH0_DESC_HALT_ADDRr_ENUM BCM56560_A0_CMIC_CMC0_DMA_CH0_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC0_DMA_CH0_INTR_COALr_ENUM BCM56560_A0_CMIC_CMC0_DMA_CH0_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_CH1_DESC_HALT_ADDRr_ENUM BCM56560_A0_CMIC_CMC0_DMA_CH1_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC0_DMA_CH1_INTR_COALr_ENUM BCM56560_A0_CMIC_CMC0_DMA_CH1_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_CH2_DESC_HALT_ADDRr_ENUM BCM56560_A0_CMIC_CMC0_DMA_CH2_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC0_DMA_CH2_INTR_COALr_ENUM BCM56560_A0_CMIC_CMC0_DMA_CH2_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_CH3_DESC_HALT_ADDRr_ENUM BCM56560_A0_CMIC_CMC0_DMA_CH3_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC0_DMA_CH3_INTR_COALr_ENUM BCM56560_A0_CMIC_CMC0_DMA_CH3_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_DESC0r_ENUM BCM56560_A0_CMIC_CMC0_DMA_DESC0r_ENUM
#define CMIC_CMC0_DMA_DESC1r_ENUM BCM56560_A0_CMIC_CMC0_DMA_DESC1r_ENUM
#define CMIC_CMC0_DMA_DESC2r_ENUM BCM56560_A0_CMIC_CMC0_DMA_DESC2r_ENUM
#define CMIC_CMC0_DMA_DESC3r_ENUM BCM56560_A0_CMIC_CMC0_DMA_DESC3r_ENUM
#define CMIC_CMC0_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC0_DMA_STATr_ENUM
#define CMIC_CMC0_DMA_STAT_CLRr_ENUM BCM56560_A0_CMIC_CMC0_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_DMA_STAT_HIr_ENUM BCM56560_A0_CMIC_CMC0_DMA_STAT_HIr_ENUM
#define CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM BCM56560_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FSCHAN_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC0_FSCHAN_DATA32r_ENUM BCM56560_A0_CMIC_CMC0_FSCHAN_DATA32r_ENUM
#define CMIC_CMC0_FSCHAN_DATA64_HIr_ENUM BCM56560_A0_CMIC_CMC0_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC0_FSCHAN_DATA64_LOr_ENUM BCM56560_A0_CMIC_CMC0_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC0_FSCHAN_OPCODEr_ENUM BCM56560_A0_CMIC_CMC0_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC0_FSCHAN_STATUSr_ENUM BCM56560_A0_CMIC_CMC0_FSCHAN_STATUSr_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_ENUM BCM56560_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_ENUM BCM56560_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_ENUM BCM56560_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r_ENUM BCM56560_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r_ENUM
#define CMIC_CMC0_IRQ_STAT0r_ENUM BCM56560_A0_CMIC_CMC0_IRQ_STAT0r_ENUM
#define CMIC_CMC0_IRQ_STAT1r_ENUM BCM56560_A0_CMIC_CMC0_IRQ_STAT1r_ENUM
#define CMIC_CMC0_IRQ_STAT2r_ENUM BCM56560_A0_CMIC_CMC0_IRQ_STAT2r_ENUM
#define CMIC_CMC0_IRQ_STAT3r_ENUM BCM56560_A0_CMIC_CMC0_IRQ_STAT3r_ENUM
#define CMIC_CMC0_IRQ_STAT4r_ENUM BCM56560_A0_CMIC_CMC0_IRQ_STAT4r_ENUM
#define CMIC_CMC0_IRQ_STAT5r_ENUM BCM56560_A0_CMIC_CMC0_IRQ_STAT5r_ENUM
#define CMIC_CMC0_IRQ_STAT6r_ENUM BCM56560_A0_CMIC_CMC0_IRQ_STAT6r_ENUM
#define CMIC_CMC0_MIIM_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_MIIM_ADDRESSr_ENUM
#define CMIC_CMC0_MIIM_CTRLr_ENUM BCM56560_A0_CMIC_CMC0_MIIM_CTRLr_ENUM
#define CMIC_CMC0_MIIM_PARAMr_ENUM BCM56560_A0_CMIC_CMC0_MIIM_PARAMr_ENUM
#define CMIC_CMC0_MIIM_READ_DATAr_ENUM BCM56560_A0_CMIC_CMC0_MIIM_READ_DATAr_ENUM
#define CMIC_CMC0_MIIM_STATr_ENUM BCM56560_A0_CMIC_CMC0_MIIM_STATr_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_CMC0_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK1r_ENUM BCM56560_A0_CMIC_CMC0_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK2r_ENUM BCM56560_A0_CMIC_CMC0_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK3r_ENUM BCM56560_A0_CMIC_CMC0_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK4r_ENUM BCM56560_A0_CMIC_CMC0_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK5r_ENUM BCM56560_A0_CMIC_CMC0_PCIE_IRQ_MASK5r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK6r_ENUM BCM56560_A0_CMIC_CMC0_PCIE_IRQ_MASK6r_ENUM
#define CMIC_CMC0_PCIE_MISCELr_ENUM BCM56560_A0_CMIC_CMC0_PCIE_MISCELr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_ENUM BCM56560_A0_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_ENUM BCM56560_A0_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_ENUM BCM56560_A0_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_ENUM BCM56560_A0_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_ENUM BCM56560_A0_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_ENUM BCM56560_A0_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_ENUM BCM56560_A0_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_ENUM BCM56560_A0_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_RXPKTr_ENUM BCM56560_A0_CMIC_CMC0_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_TXPKTr_ENUM BCM56560_A0_CMIC_CMC0_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_ENUM BCM56560_A0_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_ENUM BCM56560_A0_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC0_RCPU_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_CMC0_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CONTROLr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_COUNTr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_OPCODEr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_REQUESTr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_STATUSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_TIMERr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_TIMERr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2r_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2r_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CONTROLr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_COUNTr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_OPCODEr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_REQUESTr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_STATUSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_TIMERr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_TIMERr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2r_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2r_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CONTROLr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_COUNTr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_OPCODEr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_REQUESTr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_STATUSr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_TIMERr_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_TIMERr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2r_ENUM BCM56560_A0_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2r_ENUM
#define CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56560_A0_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC0_SCHAN_CTRLr_ENUM BCM56560_A0_CMIC_CMC0_SCHAN_CTRLr_ENUM
#define CMIC_CMC0_SCHAN_ERRr_ENUM BCM56560_A0_CMIC_CMC0_SCHAN_ERRr_ENUM
#define CMIC_CMC0_SCHAN_MESSAGEr_ENUM BCM56560_A0_CMIC_CMC0_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC0_STATr_ENUM BCM56560_A0_CMIC_CMC0_STATr_ENUM
#define CMIC_CMC0_SW_INTR_CONFIGr_ENUM BCM56560_A0_CMIC_CMC0_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_CMC0_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK1r_ENUM BCM56560_A0_CMIC_CMC0_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK2r_ENUM BCM56560_A0_CMIC_CMC0_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK3r_ENUM BCM56560_A0_CMIC_CMC0_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK4r_ENUM BCM56560_A0_CMIC_CMC0_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK5r_ENUM BCM56560_A0_CMIC_CMC0_UC0_IRQ_MASK5r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK6r_ENUM BCM56560_A0_CMIC_CMC0_UC0_IRQ_MASK6r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_CMC0_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK1r_ENUM BCM56560_A0_CMIC_CMC0_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK2r_ENUM BCM56560_A0_CMIC_CMC0_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK3r_ENUM BCM56560_A0_CMIC_CMC0_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK4r_ENUM BCM56560_A0_CMIC_CMC0_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK5r_ENUM BCM56560_A0_CMIC_CMC0_UC1_IRQ_MASK5r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK6r_ENUM BCM56560_A0_CMIC_CMC0_UC1_IRQ_MASK6r_ENUM
#define CMIC_CMC1_2BIT_ECC_ERROR_STATUSr_ENUM BCM56560_A0_CMIC_CMC1_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM56560_A0_CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC1_AXIIC_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC1_AXIIC_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_AXIIC_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC1_AXIIC_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_AXIIC_TM_CONTROL_2r_ENUM BCM56560_A0_CMIC_CMC1_AXIIC_TM_CONTROL_2r_ENUM
#define CMIC_CMC1_CCMDMA_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC1_CCMDMA_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_CCMDMA_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC1_CCMDMA_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_CCM_DMA_CFGr_ENUM BCM56560_A0_CMIC_CMC1_CCM_DMA_CFGr_ENUM
#define CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56560_A0_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56560_A0_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_ECCERR_ADDRr_ENUM BCM56560_A0_CMIC_CMC1_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_ENUM BCM56560_A0_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56560_A0_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56560_A0_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC1_CCM_DMA_STATr_ENUM
#define CMIC_CMC1_CCM_DMA_STATUS_CLRr_ENUM BCM56560_A0_CMIC_CMC1_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC1_CH0_COS_CTRL_RX_0r_ENUM BCM56560_A0_CMIC_CMC1_CH0_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH0_COS_CTRL_RX_1r_ENUM BCM56560_A0_CMIC_CMC1_CH0_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH0_DMA_CTRLr_ENUM BCM56560_A0_CMIC_CMC1_CH0_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH0_DMA_CURR_DESCr_ENUM BCM56560_A0_CMIC_CMC1_CH0_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56560_A0_CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC1_CH1_COS_CTRL_RX_0r_ENUM BCM56560_A0_CMIC_CMC1_CH1_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH1_COS_CTRL_RX_1r_ENUM BCM56560_A0_CMIC_CMC1_CH1_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH1_DMA_CTRLr_ENUM BCM56560_A0_CMIC_CMC1_CH1_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH1_DMA_CURR_DESCr_ENUM BCM56560_A0_CMIC_CMC1_CH1_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56560_A0_CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC1_CH2_COS_CTRL_RX_0r_ENUM BCM56560_A0_CMIC_CMC1_CH2_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH2_COS_CTRL_RX_1r_ENUM BCM56560_A0_CMIC_CMC1_CH2_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH2_DMA_CTRLr_ENUM BCM56560_A0_CMIC_CMC1_CH2_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH2_DMA_CURR_DESCr_ENUM BCM56560_A0_CMIC_CMC1_CH2_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56560_A0_CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC1_CH3_COS_CTRL_RX_0r_ENUM BCM56560_A0_CMIC_CMC1_CH3_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH3_COS_CTRL_RX_1r_ENUM BCM56560_A0_CMIC_CMC1_CH3_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH3_DMA_CTRLr_ENUM BCM56560_A0_CMIC_CMC1_CH3_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH3_DMA_CURR_DESCr_ENUM BCM56560_A0_CMIC_CMC1_CH3_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56560_A0_CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC1_CONFIGr_ENUM BCM56560_A0_CMIC_CMC1_CONFIGr_ENUM
#define CMIC_CMC1_DMA_CH0_DESC_HALT_ADDRr_ENUM BCM56560_A0_CMIC_CMC1_DMA_CH0_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC1_DMA_CH0_INTR_COALr_ENUM BCM56560_A0_CMIC_CMC1_DMA_CH0_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_CH1_DESC_HALT_ADDRr_ENUM BCM56560_A0_CMIC_CMC1_DMA_CH1_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC1_DMA_CH1_INTR_COALr_ENUM BCM56560_A0_CMIC_CMC1_DMA_CH1_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_CH2_DESC_HALT_ADDRr_ENUM BCM56560_A0_CMIC_CMC1_DMA_CH2_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC1_DMA_CH2_INTR_COALr_ENUM BCM56560_A0_CMIC_CMC1_DMA_CH2_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_CH3_DESC_HALT_ADDRr_ENUM BCM56560_A0_CMIC_CMC1_DMA_CH3_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC1_DMA_CH3_INTR_COALr_ENUM BCM56560_A0_CMIC_CMC1_DMA_CH3_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_DESC0r_ENUM BCM56560_A0_CMIC_CMC1_DMA_DESC0r_ENUM
#define CMIC_CMC1_DMA_DESC1r_ENUM BCM56560_A0_CMIC_CMC1_DMA_DESC1r_ENUM
#define CMIC_CMC1_DMA_DESC2r_ENUM BCM56560_A0_CMIC_CMC1_DMA_DESC2r_ENUM
#define CMIC_CMC1_DMA_DESC3r_ENUM BCM56560_A0_CMIC_CMC1_DMA_DESC3r_ENUM
#define CMIC_CMC1_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC1_DMA_STATr_ENUM
#define CMIC_CMC1_DMA_STAT_CLRr_ENUM BCM56560_A0_CMIC_CMC1_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_DMA_STAT_HIr_ENUM BCM56560_A0_CMIC_CMC1_DMA_STAT_HIr_ENUM
#define CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM BCM56560_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FSCHAN_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC1_FSCHAN_DATA32r_ENUM BCM56560_A0_CMIC_CMC1_FSCHAN_DATA32r_ENUM
#define CMIC_CMC1_FSCHAN_DATA64_HIr_ENUM BCM56560_A0_CMIC_CMC1_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC1_FSCHAN_DATA64_LOr_ENUM BCM56560_A0_CMIC_CMC1_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC1_FSCHAN_OPCODEr_ENUM BCM56560_A0_CMIC_CMC1_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC1_FSCHAN_STATUSr_ENUM BCM56560_A0_CMIC_CMC1_FSCHAN_STATUSr_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_ENUM BCM56560_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_ENUM BCM56560_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_ENUM BCM56560_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r_ENUM BCM56560_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r_ENUM
#define CMIC_CMC1_IRQ_STAT0r_ENUM BCM56560_A0_CMIC_CMC1_IRQ_STAT0r_ENUM
#define CMIC_CMC1_IRQ_STAT1r_ENUM BCM56560_A0_CMIC_CMC1_IRQ_STAT1r_ENUM
#define CMIC_CMC1_IRQ_STAT2r_ENUM BCM56560_A0_CMIC_CMC1_IRQ_STAT2r_ENUM
#define CMIC_CMC1_IRQ_STAT3r_ENUM BCM56560_A0_CMIC_CMC1_IRQ_STAT3r_ENUM
#define CMIC_CMC1_IRQ_STAT4r_ENUM BCM56560_A0_CMIC_CMC1_IRQ_STAT4r_ENUM
#define CMIC_CMC1_IRQ_STAT5r_ENUM BCM56560_A0_CMIC_CMC1_IRQ_STAT5r_ENUM
#define CMIC_CMC1_IRQ_STAT6r_ENUM BCM56560_A0_CMIC_CMC1_IRQ_STAT6r_ENUM
#define CMIC_CMC1_MIIM_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_MIIM_ADDRESSr_ENUM
#define CMIC_CMC1_MIIM_CTRLr_ENUM BCM56560_A0_CMIC_CMC1_MIIM_CTRLr_ENUM
#define CMIC_CMC1_MIIM_PARAMr_ENUM BCM56560_A0_CMIC_CMC1_MIIM_PARAMr_ENUM
#define CMIC_CMC1_MIIM_READ_DATAr_ENUM BCM56560_A0_CMIC_CMC1_MIIM_READ_DATAr_ENUM
#define CMIC_CMC1_MIIM_STATr_ENUM BCM56560_A0_CMIC_CMC1_MIIM_STATr_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_CMC1_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK1r_ENUM BCM56560_A0_CMIC_CMC1_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK2r_ENUM BCM56560_A0_CMIC_CMC1_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK3r_ENUM BCM56560_A0_CMIC_CMC1_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK4r_ENUM BCM56560_A0_CMIC_CMC1_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK5r_ENUM BCM56560_A0_CMIC_CMC1_PCIE_IRQ_MASK5r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK6r_ENUM BCM56560_A0_CMIC_CMC1_PCIE_IRQ_MASK6r_ENUM
#define CMIC_CMC1_PCIE_MISCELr_ENUM BCM56560_A0_CMIC_CMC1_PCIE_MISCELr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_ENUM BCM56560_A0_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_ENUM BCM56560_A0_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_ENUM BCM56560_A0_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_ENUM BCM56560_A0_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_ENUM BCM56560_A0_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_ENUM BCM56560_A0_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_ENUM BCM56560_A0_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_ENUM BCM56560_A0_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_RXPKTr_ENUM BCM56560_A0_CMIC_CMC1_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_TXPKTr_ENUM BCM56560_A0_CMIC_CMC1_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_ENUM BCM56560_A0_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_ENUM BCM56560_A0_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC1_RCPU_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_CMC1_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CONTROLr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_COUNTr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_OPCODEr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_REQUESTr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_STATUSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_TIMERr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_TIMERr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2r_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2r_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CONTROLr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_COUNTr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_OPCODEr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_REQUESTr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_STATUSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_TIMERr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_TIMERr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2r_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2r_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CONTROLr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_COUNTr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_OPCODEr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_REQUESTr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_STATUSr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_TIMERr_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_TIMERr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2r_ENUM BCM56560_A0_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2r_ENUM
#define CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56560_A0_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC1_SCHAN_CTRLr_ENUM BCM56560_A0_CMIC_CMC1_SCHAN_CTRLr_ENUM
#define CMIC_CMC1_SCHAN_ERRr_ENUM BCM56560_A0_CMIC_CMC1_SCHAN_ERRr_ENUM
#define CMIC_CMC1_SCHAN_MESSAGEr_ENUM BCM56560_A0_CMIC_CMC1_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC1_STATr_ENUM BCM56560_A0_CMIC_CMC1_STATr_ENUM
#define CMIC_CMC1_SW_INTR_CONFIGr_ENUM BCM56560_A0_CMIC_CMC1_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_CMC1_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK1r_ENUM BCM56560_A0_CMIC_CMC1_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK2r_ENUM BCM56560_A0_CMIC_CMC1_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK3r_ENUM BCM56560_A0_CMIC_CMC1_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK4r_ENUM BCM56560_A0_CMIC_CMC1_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK5r_ENUM BCM56560_A0_CMIC_CMC1_UC0_IRQ_MASK5r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK6r_ENUM BCM56560_A0_CMIC_CMC1_UC0_IRQ_MASK6r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_CMC1_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK1r_ENUM BCM56560_A0_CMIC_CMC1_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK2r_ENUM BCM56560_A0_CMIC_CMC1_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK3r_ENUM BCM56560_A0_CMIC_CMC1_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK4r_ENUM BCM56560_A0_CMIC_CMC1_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK5r_ENUM BCM56560_A0_CMIC_CMC1_UC1_IRQ_MASK5r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK6r_ENUM BCM56560_A0_CMIC_CMC1_UC1_IRQ_MASK6r_ENUM
#define CMIC_CMC2_2BIT_ECC_ERROR_STATUSr_ENUM BCM56560_A0_CMIC_CMC2_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM56560_A0_CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC2_AXIIC_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC2_AXIIC_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_AXIIC_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC2_AXIIC_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_AXIIC_TM_CONTROL_2r_ENUM BCM56560_A0_CMIC_CMC2_AXIIC_TM_CONTROL_2r_ENUM
#define CMIC_CMC2_CCMDMA_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC2_CCMDMA_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_CCMDMA_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC2_CCMDMA_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_CCM_DMA_CFGr_ENUM BCM56560_A0_CMIC_CMC2_CCM_DMA_CFGr_ENUM
#define CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56560_A0_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56560_A0_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_ECCERR_ADDRr_ENUM BCM56560_A0_CMIC_CMC2_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_ENUM BCM56560_A0_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56560_A0_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56560_A0_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC2_CCM_DMA_STATr_ENUM
#define CMIC_CMC2_CCM_DMA_STATUS_CLRr_ENUM BCM56560_A0_CMIC_CMC2_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC2_CH0_COS_CTRL_RX_0r_ENUM BCM56560_A0_CMIC_CMC2_CH0_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH0_COS_CTRL_RX_1r_ENUM BCM56560_A0_CMIC_CMC2_CH0_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH0_DMA_CTRLr_ENUM BCM56560_A0_CMIC_CMC2_CH0_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH0_DMA_CURR_DESCr_ENUM BCM56560_A0_CMIC_CMC2_CH0_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56560_A0_CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC2_CH1_COS_CTRL_RX_0r_ENUM BCM56560_A0_CMIC_CMC2_CH1_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH1_COS_CTRL_RX_1r_ENUM BCM56560_A0_CMIC_CMC2_CH1_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH1_DMA_CTRLr_ENUM BCM56560_A0_CMIC_CMC2_CH1_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH1_DMA_CURR_DESCr_ENUM BCM56560_A0_CMIC_CMC2_CH1_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56560_A0_CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC2_CH2_COS_CTRL_RX_0r_ENUM BCM56560_A0_CMIC_CMC2_CH2_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH2_COS_CTRL_RX_1r_ENUM BCM56560_A0_CMIC_CMC2_CH2_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH2_DMA_CTRLr_ENUM BCM56560_A0_CMIC_CMC2_CH2_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH2_DMA_CURR_DESCr_ENUM BCM56560_A0_CMIC_CMC2_CH2_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56560_A0_CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC2_CH3_COS_CTRL_RX_0r_ENUM BCM56560_A0_CMIC_CMC2_CH3_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH3_COS_CTRL_RX_1r_ENUM BCM56560_A0_CMIC_CMC2_CH3_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH3_DMA_CTRLr_ENUM BCM56560_A0_CMIC_CMC2_CH3_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH3_DMA_CURR_DESCr_ENUM BCM56560_A0_CMIC_CMC2_CH3_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56560_A0_CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC2_CONFIGr_ENUM BCM56560_A0_CMIC_CMC2_CONFIGr_ENUM
#define CMIC_CMC2_DMA_CH0_DESC_HALT_ADDRr_ENUM BCM56560_A0_CMIC_CMC2_DMA_CH0_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC2_DMA_CH0_INTR_COALr_ENUM BCM56560_A0_CMIC_CMC2_DMA_CH0_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_CH1_DESC_HALT_ADDRr_ENUM BCM56560_A0_CMIC_CMC2_DMA_CH1_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC2_DMA_CH1_INTR_COALr_ENUM BCM56560_A0_CMIC_CMC2_DMA_CH1_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_CH2_DESC_HALT_ADDRr_ENUM BCM56560_A0_CMIC_CMC2_DMA_CH2_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC2_DMA_CH2_INTR_COALr_ENUM BCM56560_A0_CMIC_CMC2_DMA_CH2_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_CH3_DESC_HALT_ADDRr_ENUM BCM56560_A0_CMIC_CMC2_DMA_CH3_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC2_DMA_CH3_INTR_COALr_ENUM BCM56560_A0_CMIC_CMC2_DMA_CH3_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_DESC0r_ENUM BCM56560_A0_CMIC_CMC2_DMA_DESC0r_ENUM
#define CMIC_CMC2_DMA_DESC1r_ENUM BCM56560_A0_CMIC_CMC2_DMA_DESC1r_ENUM
#define CMIC_CMC2_DMA_DESC2r_ENUM BCM56560_A0_CMIC_CMC2_DMA_DESC2r_ENUM
#define CMIC_CMC2_DMA_DESC3r_ENUM BCM56560_A0_CMIC_CMC2_DMA_DESC3r_ENUM
#define CMIC_CMC2_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC2_DMA_STATr_ENUM
#define CMIC_CMC2_DMA_STAT_CLRr_ENUM BCM56560_A0_CMIC_CMC2_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_DMA_STAT_HIr_ENUM BCM56560_A0_CMIC_CMC2_DMA_STAT_HIr_ENUM
#define CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM BCM56560_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FSCHAN_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC2_FSCHAN_DATA32r_ENUM BCM56560_A0_CMIC_CMC2_FSCHAN_DATA32r_ENUM
#define CMIC_CMC2_FSCHAN_DATA64_HIr_ENUM BCM56560_A0_CMIC_CMC2_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC2_FSCHAN_DATA64_LOr_ENUM BCM56560_A0_CMIC_CMC2_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC2_FSCHAN_OPCODEr_ENUM BCM56560_A0_CMIC_CMC2_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC2_FSCHAN_STATUSr_ENUM BCM56560_A0_CMIC_CMC2_FSCHAN_STATUSr_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_ENUM BCM56560_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_ENUM BCM56560_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_ENUM BCM56560_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r_ENUM BCM56560_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r_ENUM
#define CMIC_CMC2_IRQ_STAT0r_ENUM BCM56560_A0_CMIC_CMC2_IRQ_STAT0r_ENUM
#define CMIC_CMC2_IRQ_STAT1r_ENUM BCM56560_A0_CMIC_CMC2_IRQ_STAT1r_ENUM
#define CMIC_CMC2_IRQ_STAT2r_ENUM BCM56560_A0_CMIC_CMC2_IRQ_STAT2r_ENUM
#define CMIC_CMC2_IRQ_STAT3r_ENUM BCM56560_A0_CMIC_CMC2_IRQ_STAT3r_ENUM
#define CMIC_CMC2_IRQ_STAT4r_ENUM BCM56560_A0_CMIC_CMC2_IRQ_STAT4r_ENUM
#define CMIC_CMC2_IRQ_STAT5r_ENUM BCM56560_A0_CMIC_CMC2_IRQ_STAT5r_ENUM
#define CMIC_CMC2_IRQ_STAT6r_ENUM BCM56560_A0_CMIC_CMC2_IRQ_STAT6r_ENUM
#define CMIC_CMC2_MIIM_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_MIIM_ADDRESSr_ENUM
#define CMIC_CMC2_MIIM_CTRLr_ENUM BCM56560_A0_CMIC_CMC2_MIIM_CTRLr_ENUM
#define CMIC_CMC2_MIIM_PARAMr_ENUM BCM56560_A0_CMIC_CMC2_MIIM_PARAMr_ENUM
#define CMIC_CMC2_MIIM_READ_DATAr_ENUM BCM56560_A0_CMIC_CMC2_MIIM_READ_DATAr_ENUM
#define CMIC_CMC2_MIIM_STATr_ENUM BCM56560_A0_CMIC_CMC2_MIIM_STATr_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_CMC2_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK1r_ENUM BCM56560_A0_CMIC_CMC2_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK2r_ENUM BCM56560_A0_CMIC_CMC2_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK3r_ENUM BCM56560_A0_CMIC_CMC2_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK4r_ENUM BCM56560_A0_CMIC_CMC2_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK5r_ENUM BCM56560_A0_CMIC_CMC2_PCIE_IRQ_MASK5r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK6r_ENUM BCM56560_A0_CMIC_CMC2_PCIE_IRQ_MASK6r_ENUM
#define CMIC_CMC2_PCIE_MISCELr_ENUM BCM56560_A0_CMIC_CMC2_PCIE_MISCELr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_ENUM BCM56560_A0_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_ENUM BCM56560_A0_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_ENUM BCM56560_A0_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_ENUM BCM56560_A0_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_ENUM BCM56560_A0_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_ENUM BCM56560_A0_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_ENUM BCM56560_A0_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_ENUM BCM56560_A0_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_RXPKTr_ENUM BCM56560_A0_CMIC_CMC2_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_TXPKTr_ENUM BCM56560_A0_CMIC_CMC2_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_ENUM BCM56560_A0_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_ENUM BCM56560_A0_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC2_RCPU_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_CMC2_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CONTROLr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_COUNTr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_OPCODEr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_REQUESTr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_STATUSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_TIMERr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_TIMERr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2r_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2r_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CONTROLr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_COUNTr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_OPCODEr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_REQUESTr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_STATUSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_TIMERr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_TIMERr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2r_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2r_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CONTROLr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_COUNTr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_OPCODEr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_REQUESTr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_STATUSr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_TIMERr_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_TIMERr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2r_ENUM BCM56560_A0_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2r_ENUM
#define CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56560_A0_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC2_SCHAN_CTRLr_ENUM BCM56560_A0_CMIC_CMC2_SCHAN_CTRLr_ENUM
#define CMIC_CMC2_SCHAN_ERRr_ENUM BCM56560_A0_CMIC_CMC2_SCHAN_ERRr_ENUM
#define CMIC_CMC2_SCHAN_MESSAGEr_ENUM BCM56560_A0_CMIC_CMC2_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC2_STATr_ENUM BCM56560_A0_CMIC_CMC2_STATr_ENUM
#define CMIC_CMC2_SW_INTR_CONFIGr_ENUM BCM56560_A0_CMIC_CMC2_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_CMC2_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK1r_ENUM BCM56560_A0_CMIC_CMC2_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK2r_ENUM BCM56560_A0_CMIC_CMC2_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK3r_ENUM BCM56560_A0_CMIC_CMC2_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK4r_ENUM BCM56560_A0_CMIC_CMC2_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK5r_ENUM BCM56560_A0_CMIC_CMC2_UC0_IRQ_MASK5r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK6r_ENUM BCM56560_A0_CMIC_CMC2_UC0_IRQ_MASK6r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_CMC2_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK1r_ENUM BCM56560_A0_CMIC_CMC2_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK2r_ENUM BCM56560_A0_CMIC_CMC2_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK3r_ENUM BCM56560_A0_CMIC_CMC2_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK4r_ENUM BCM56560_A0_CMIC_CMC2_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK5r_ENUM BCM56560_A0_CMIC_CMC2_UC1_IRQ_MASK5r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK6r_ENUM BCM56560_A0_CMIC_CMC2_UC1_IRQ_MASK6r_ENUM
#define CMIC_CMC_2BIT_ECC_ERROR_STATUSr_ENUM BCM56560_A0_CMIC_CMC_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM56560_A0_CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC_AXIIC_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC_AXIIC_TM_CONTROL_0r_ENUM
#define CMIC_CMC_AXIIC_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC_AXIIC_TM_CONTROL_1r_ENUM
#define CMIC_CMC_AXIIC_TM_CONTROL_2r_ENUM BCM56560_A0_CMIC_CMC_AXIIC_TM_CONTROL_2r_ENUM
#define CMIC_CMC_CCMDMA_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC_CCMDMA_TM_CONTROL_0r_ENUM
#define CMIC_CMC_CCMDMA_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC_CCMDMA_TM_CONTROL_1r_ENUM
#define CMIC_CMC_CCM_DMA_CFGr_ENUM BCM56560_A0_CMIC_CMC_CCM_DMA_CFGr_ENUM
#define CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56560_A0_CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56560_A0_CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_ECCERR_ADDRr_ENUM BCM56560_A0_CMIC_CMC_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_CCM_DMA_ENTRY_COUNTr_ENUM BCM56560_A0_CMIC_CMC_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56560_A0_CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56560_A0_CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC_CCM_DMA_STATr_ENUM
#define CMIC_CMC_CCM_DMA_STATUS_CLRr_ENUM BCM56560_A0_CMIC_CMC_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56560_A0_CMIC_CMC_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56560_A0_CMIC_CMC_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56560_A0_CMIC_CMC_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56560_A0_CMIC_CMC_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC_CONFIGr_ENUM BCM56560_A0_CMIC_CMC_CONFIGr_ENUM
#define CMIC_CMC_COS_CTRL_RX_0r_ENUM BCM56560_A0_CMIC_CMC_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC_COS_CTRL_RX_1r_ENUM BCM56560_A0_CMIC_CMC_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC_DMA_CTRLr_ENUM BCM56560_A0_CMIC_CMC_DMA_CTRLr_ENUM
#define CMIC_CMC_DMA_CURR_DESCr_ENUM BCM56560_A0_CMIC_CMC_DMA_CURR_DESCr_ENUM
#define CMIC_CMC_DMA_DESCr_ENUM BCM56560_A0_CMIC_CMC_DMA_DESCr_ENUM
#define CMIC_CMC_DMA_DESC_HALT_ADDRr_ENUM BCM56560_A0_CMIC_CMC_DMA_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC_DMA_INTR_COALr_ENUM BCM56560_A0_CMIC_CMC_DMA_INTR_COALr_ENUM
#define CMIC_CMC_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC_DMA_STATr_ENUM
#define CMIC_CMC_DMA_STAT_CLRr_ENUM BCM56560_A0_CMIC_CMC_DMA_STAT_CLRr_ENUM
#define CMIC_CMC_DMA_STAT_HIr_ENUM BCM56560_A0_CMIC_CMC_DMA_STAT_HIr_ENUM
#define CMIC_CMC_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM
#define CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM
#define CMIC_CMC_FIFO_RD_DMA_CFGr_ENUM BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_CFGr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_OPCODEr_ENUM BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_STATr_ENUM BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_STATr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_ENUM BCM56560_A0_CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC_FSCHAN_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC_FSCHAN_DATA32r_ENUM BCM56560_A0_CMIC_CMC_FSCHAN_DATA32r_ENUM
#define CMIC_CMC_FSCHAN_DATA64_HIr_ENUM BCM56560_A0_CMIC_CMC_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC_FSCHAN_DATA64_LOr_ENUM BCM56560_A0_CMIC_CMC_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC_FSCHAN_OPCODEr_ENUM BCM56560_A0_CMIC_CMC_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC_FSCHAN_STATUSr_ENUM BCM56560_A0_CMIC_CMC_FSCHAN_STATUSr_ENUM
#define CMIC_CMC_HOSTMEM_ADDR_REMAPr_ENUM BCM56560_A0_CMIC_CMC_HOSTMEM_ADDR_REMAPr_ENUM
#define CMIC_CMC_IRQ_STAT0r_ENUM BCM56560_A0_CMIC_CMC_IRQ_STAT0r_ENUM
#define CMIC_CMC_IRQ_STAT1r_ENUM BCM56560_A0_CMIC_CMC_IRQ_STAT1r_ENUM
#define CMIC_CMC_IRQ_STAT2r_ENUM BCM56560_A0_CMIC_CMC_IRQ_STAT2r_ENUM
#define CMIC_CMC_IRQ_STAT3r_ENUM BCM56560_A0_CMIC_CMC_IRQ_STAT3r_ENUM
#define CMIC_CMC_IRQ_STAT4r_ENUM BCM56560_A0_CMIC_CMC_IRQ_STAT4r_ENUM
#define CMIC_CMC_IRQ_STAT5r_ENUM BCM56560_A0_CMIC_CMC_IRQ_STAT5r_ENUM
#define CMIC_CMC_IRQ_STAT6r_ENUM BCM56560_A0_CMIC_CMC_IRQ_STAT6r_ENUM
#define CMIC_CMC_MIIM_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_MIIM_ADDRESSr_ENUM
#define CMIC_CMC_MIIM_CTRLr_ENUM BCM56560_A0_CMIC_CMC_MIIM_CTRLr_ENUM
#define CMIC_CMC_MIIM_PARAMr_ENUM BCM56560_A0_CMIC_CMC_MIIM_PARAMr_ENUM
#define CMIC_CMC_MIIM_READ_DATAr_ENUM BCM56560_A0_CMIC_CMC_MIIM_READ_DATAr_ENUM
#define CMIC_CMC_MIIM_STATr_ENUM BCM56560_A0_CMIC_CMC_MIIM_STATr_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_CMC_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK1r_ENUM BCM56560_A0_CMIC_CMC_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK2r_ENUM BCM56560_A0_CMIC_CMC_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK3r_ENUM BCM56560_A0_CMIC_CMC_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK4r_ENUM BCM56560_A0_CMIC_CMC_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK5r_ENUM BCM56560_A0_CMIC_CMC_PCIE_IRQ_MASK5r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK6r_ENUM BCM56560_A0_CMIC_CMC_PCIE_IRQ_MASK6r_ENUM
#define CMIC_CMC_PCIE_MISCELr_ENUM BCM56560_A0_CMIC_CMC_PCIE_MISCELr_ENUM
#define CMIC_CMC_PKT_COUNT_CH0_RXPKTr_ENUM BCM56560_A0_CMIC_CMC_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH0_TXPKTr_ENUM BCM56560_A0_CMIC_CMC_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH1_RXPKTr_ENUM BCM56560_A0_CMIC_CMC_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH1_TXPKTr_ENUM BCM56560_A0_CMIC_CMC_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH2_RXPKTr_ENUM BCM56560_A0_CMIC_CMC_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH2_TXPKTr_ENUM BCM56560_A0_CMIC_CMC_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH3_RXPKTr_ENUM BCM56560_A0_CMIC_CMC_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH3_TXPKTr_ENUM BCM56560_A0_CMIC_CMC_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_RXPKTr_ENUM BCM56560_A0_CMIC_CMC_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_TXPKTr_ENUM BCM56560_A0_CMIC_CMC_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC_PROGRAMMABLE_COS_MASK0r_ENUM BCM56560_A0_CMIC_CMC_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC_PROGRAMMABLE_COS_MASK1r_ENUM BCM56560_A0_CMIC_CMC_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC_RCPU_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_CMC_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CONTROLr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_COUNTr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_ITER_COUNTr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_ITER_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_OPCODEr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_REQUESTr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_STATUSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_TIMERr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_TIMERr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_2r_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_2r_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CONTROLr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_COUNTr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_ITER_COUNTr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_ITER_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_OPCODEr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_REQUESTr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_STATUSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_TIMERr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_TIMERr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_2r_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_2r_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CONTROLr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_COUNTr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_ITER_COUNTr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_ITER_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_OPCODEr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_REQUESTr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_STATUSr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_TIMERr_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_TIMERr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_0r_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_1r_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_2r_ENUM BCM56560_A0_CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_2r_ENUM
#define CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56560_A0_CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC_SCHAN_CTRLr_ENUM BCM56560_A0_CMIC_CMC_SCHAN_CTRLr_ENUM
#define CMIC_CMC_SCHAN_ERRr_ENUM BCM56560_A0_CMIC_CMC_SCHAN_ERRr_ENUM
#define CMIC_CMC_SCHAN_MESSAGEr_ENUM BCM56560_A0_CMIC_CMC_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC_STATr_ENUM BCM56560_A0_CMIC_CMC_STATr_ENUM
#define CMIC_CMC_SW_INTR_CONFIGr_ENUM BCM56560_A0_CMIC_CMC_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC_UC0_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_CMC_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK1r_ENUM BCM56560_A0_CMIC_CMC_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK2r_ENUM BCM56560_A0_CMIC_CMC_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK3r_ENUM BCM56560_A0_CMIC_CMC_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK4r_ENUM BCM56560_A0_CMIC_CMC_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK5r_ENUM BCM56560_A0_CMIC_CMC_UC0_IRQ_MASK5r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK6r_ENUM BCM56560_A0_CMIC_CMC_UC0_IRQ_MASK6r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_CMC_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK1r_ENUM BCM56560_A0_CMIC_CMC_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK2r_ENUM BCM56560_A0_CMIC_CMC_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK3r_ENUM BCM56560_A0_CMIC_CMC_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK4r_ENUM BCM56560_A0_CMIC_CMC_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK5r_ENUM BCM56560_A0_CMIC_CMC_UC1_IRQ_MASK5r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK6r_ENUM BCM56560_A0_CMIC_CMC_UC1_IRQ_MASK6r_ENUM
#define CMIC_COMMON_BSPI_BIGENDIANr_ENUM BCM56560_A0_CMIC_COMMON_BSPI_BIGENDIANr_ENUM
#define CMIC_COMMON_I2C_PIO_ENDIANESSr_ENUM BCM56560_A0_CMIC_COMMON_I2C_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_MIIM_ADDRESSr_ENUM BCM56560_A0_CMIC_COMMON_MIIM_ADDRESSr_ENUM
#define CMIC_COMMON_MIIM_CTRLr_ENUM BCM56560_A0_CMIC_COMMON_MIIM_CTRLr_ENUM
#define CMIC_COMMON_MIIM_PARAMr_ENUM BCM56560_A0_CMIC_COMMON_MIIM_PARAMr_ENUM
#define CMIC_COMMON_MIIM_READ_DATAr_ENUM BCM56560_A0_CMIC_COMMON_MIIM_READ_DATAr_ENUM
#define CMIC_COMMON_MIIM_STATr_ENUM BCM56560_A0_CMIC_COMMON_MIIM_STATr_ENUM
#define CMIC_COMMON_PCIE_PIO_ENDIANESSr_ENUM BCM56560_A0_CMIC_COMMON_PCIE_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_RPE_PIO_ENDIANESSr_ENUM BCM56560_A0_CMIC_COMMON_RPE_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56560_A0_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_COMMON_SCHAN_CTRLr_ENUM BCM56560_A0_CMIC_COMMON_SCHAN_CTRLr_ENUM
#define CMIC_COMMON_SCHAN_ERRr_ENUM BCM56560_A0_CMIC_COMMON_SCHAN_ERRr_ENUM
#define CMIC_COMMON_SCHAN_MESSAGEr_ENUM BCM56560_A0_CMIC_COMMON_SCHAN_MESSAGEr_ENUM
#define CMIC_COMMON_SPI_PIO_ENDIANESSr_ENUM BCM56560_A0_CMIC_COMMON_SPI_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_STRAP_STATUS_0r_ENUM BCM56560_A0_CMIC_COMMON_STRAP_STATUS_0r_ENUM
#define CMIC_COMMON_STRAP_STATUS_1r_ENUM BCM56560_A0_CMIC_COMMON_STRAP_STATUS_1r_ENUM
#define CMIC_COMMON_UC0_PIO_ENDIANESSr_ENUM BCM56560_A0_CMIC_COMMON_UC0_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_UC1_PIO_ENDIANESSr_ENUM BCM56560_A0_CMIC_COMMON_UC1_PIO_ENDIANESSr_ENUM
#define CMIC_CPS_RESETr_ENUM BCM56560_A0_CMIC_CPS_RESETr_ENUM
#define CMIC_DEV_REV_IDr_ENUM BCM56560_A0_CMIC_DEV_REV_IDr_ENUM
#define CMIC_FINE_GRAIN_COUNTERS_CTRLr_ENUM BCM56560_A0_CMIC_FINE_GRAIN_COUNTERS_CTRLr_ENUM
#define CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_ENUM BCM56560_A0_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_ENUM
#define CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_ENUM BCM56560_A0_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_ENUM
#define CMIC_FSCHAN_ADDRESSr_ENUM BCM56560_A0_CMIC_FSCHAN_ADDRESSr_ENUM
#define CMIC_FSCHAN_DATA32r_ENUM BCM56560_A0_CMIC_FSCHAN_DATA32r_ENUM
#define CMIC_FSCHAN_DATA64_HIr_ENUM BCM56560_A0_CMIC_FSCHAN_DATA64_HIr_ENUM
#define CMIC_FSCHAN_DATA64_LOr_ENUM BCM56560_A0_CMIC_FSCHAN_DATA64_LOr_ENUM
#define CMIC_FSCHAN_OPCODEr_ENUM BCM56560_A0_CMIC_FSCHAN_OPCODEr_ENUM
#define CMIC_FSCHAN_STATUSr_ENUM BCM56560_A0_CMIC_FSCHAN_STATUSr_ENUM
#define CMIC_FSRF_STBY_CONTROLr_ENUM BCM56560_A0_CMIC_FSRF_STBY_CONTROLr_ENUM
#define CMIC_GP_AUX_SELr_ENUM BCM56560_A0_CMIC_GP_AUX_SELr_ENUM
#define CMIC_GP_DATA_INr_ENUM BCM56560_A0_CMIC_GP_DATA_INr_ENUM
#define CMIC_GP_DATA_OUTr_ENUM BCM56560_A0_CMIC_GP_DATA_OUTr_ENUM
#define CMIC_GP_INIT_VALr_ENUM BCM56560_A0_CMIC_GP_INIT_VALr_ENUM
#define CMIC_GP_INT_CLRr_ENUM BCM56560_A0_CMIC_GP_INT_CLRr_ENUM
#define CMIC_GP_INT_DEr_ENUM BCM56560_A0_CMIC_GP_INT_DEr_ENUM
#define CMIC_GP_INT_EDGEr_ENUM BCM56560_A0_CMIC_GP_INT_EDGEr_ENUM
#define CMIC_GP_INT_MSKr_ENUM BCM56560_A0_CMIC_GP_INT_MSKr_ENUM
#define CMIC_GP_INT_MSTATr_ENUM BCM56560_A0_CMIC_GP_INT_MSTATr_ENUM
#define CMIC_GP_INT_STATr_ENUM BCM56560_A0_CMIC_GP_INT_STATr_ENUM
#define CMIC_GP_INT_TYPEr_ENUM BCM56560_A0_CMIC_GP_INT_TYPEr_ENUM
#define CMIC_GP_OUT_ENr_ENUM BCM56560_A0_CMIC_GP_OUT_ENr_ENUM
#define CMIC_GP_PAD_RESr_ENUM BCM56560_A0_CMIC_GP_PAD_RESr_ENUM
#define CMIC_GP_PRB_ENABLEr_ENUM BCM56560_A0_CMIC_GP_PRB_ENABLEr_ENUM
#define CMIC_GP_PRB_OEr_ENUM BCM56560_A0_CMIC_GP_PRB_OEr_ENUM
#define CMIC_GP_RES_ENr_ENUM BCM56560_A0_CMIC_GP_RES_ENr_ENUM
#define CMIC_GP_TEST_ENABLEr_ENUM BCM56560_A0_CMIC_GP_TEST_ENABLEr_ENUM
#define CMIC_GP_TEST_INPUTr_ENUM BCM56560_A0_CMIC_GP_TEST_INPUTr_ENUM
#define CMIC_GP_TEST_OUTPUTr_ENUM BCM56560_A0_CMIC_GP_TEST_OUTPUTr_ENUM
#define CMIC_I2CM_SMBUS_ADDRESSr_ENUM BCM56560_A0_CMIC_I2CM_SMBUS_ADDRESSr_ENUM
#define CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_ENUM BCM56560_A0_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_ENUM
#define CMIC_I2CM_SMBUS_CONFIGr_ENUM BCM56560_A0_CMIC_I2CM_SMBUS_CONFIGr_ENUM
#define CMIC_I2CM_SMBUS_EVENT_ENABLEr_ENUM BCM56560_A0_CMIC_I2CM_SMBUS_EVENT_ENABLEr_ENUM
#define CMIC_I2CM_SMBUS_EVENT_STATUSr_ENUM BCM56560_A0_CMIC_I2CM_SMBUS_EVENT_STATUSr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_COMMANDr_ENUM BCM56560_A0_CMIC_I2CM_SMBUS_MASTER_COMMANDr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_DATA_READr_ENUM BCM56560_A0_CMIC_I2CM_SMBUS_MASTER_DATA_READr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_ENUM BCM56560_A0_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_ENUM BCM56560_A0_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_COMMANDr_ENUM BCM56560_A0_CMIC_I2CM_SMBUS_SLAVE_COMMANDr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_DATA_READr_ENUM BCM56560_A0_CMIC_I2CM_SMBUS_SLAVE_DATA_READr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_ENUM BCM56560_A0_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_ENUM BCM56560_A0_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_ENUM
#define CMIC_I2CM_SMBUS_TIMING_CONFIGr_ENUM BCM56560_A0_CMIC_I2CM_SMBUS_TIMING_CONFIGr_ENUM
#define CMIC_INTR_PKT_PACING_DELAYr_ENUM BCM56560_A0_CMIC_INTR_PKT_PACING_DELAYr_ENUM
#define CMIC_LEDUP0_CLK_DIVr_ENUM BCM56560_A0_CMIC_LEDUP0_CLK_DIVr_ENUM
#define CMIC_LEDUP0_CLK_PARAMSr_ENUM BCM56560_A0_CMIC_LEDUP0_CLK_PARAMSr_ENUM
#define CMIC_LEDUP0_CTRLr_ENUM BCM56560_A0_CMIC_LEDUP0_CTRLr_ENUM
#define CMIC_LEDUP0_DATA_RAMr_ENUM BCM56560_A0_CMIC_LEDUP0_DATA_RAMr_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAPr_ENUM BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAPr_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_ENUM BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_ENUM BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_ENUM BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_ENUM BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_ENUM BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_ENUM BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_ENUM BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_ENUM BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_ENUM BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_ENUM BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_ENUM BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_ENUM BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_ENUM BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_ENUM BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_ENUM BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_ENUM BCM56560_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_ENUM
#define CMIC_LEDUP0_PROGRAM_RAMr_ENUM BCM56560_A0_CMIC_LEDUP0_PROGRAM_RAMr_ENUM
#define CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM BCM56560_A0_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM
#define CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_ENUM BCM56560_A0_CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_ENUM
#define CMIC_LEDUP0_STATUSr_ENUM BCM56560_A0_CMIC_LEDUP0_STATUSr_ENUM
#define CMIC_LEDUP0_TM_CONTROLr_ENUM BCM56560_A0_CMIC_LEDUP0_TM_CONTROLr_ENUM
#define CMIC_LEDUP1_CLK_DIVr_ENUM BCM56560_A0_CMIC_LEDUP1_CLK_DIVr_ENUM
#define CMIC_LEDUP1_CLK_PARAMSr_ENUM BCM56560_A0_CMIC_LEDUP1_CLK_PARAMSr_ENUM
#define CMIC_LEDUP1_CTRLr_ENUM BCM56560_A0_CMIC_LEDUP1_CTRLr_ENUM
#define CMIC_LEDUP1_DATA_RAMr_ENUM BCM56560_A0_CMIC_LEDUP1_DATA_RAMr_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAPr_ENUM BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAPr_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_ENUM BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_ENUM BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_ENUM BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_ENUM BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_ENUM BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_ENUM BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_ENUM BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_ENUM BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_ENUM BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_ENUM BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_ENUM BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_ENUM BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_ENUM BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_ENUM BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_ENUM BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_ENUM BCM56560_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_ENUM
#define CMIC_LEDUP1_PROGRAM_RAMr_ENUM BCM56560_A0_CMIC_LEDUP1_PROGRAM_RAMr_ENUM
#define CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM BCM56560_A0_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM
#define CMIC_LEDUP1_SCANOUT_COUNT_UPPERr_ENUM BCM56560_A0_CMIC_LEDUP1_SCANOUT_COUNT_UPPERr_ENUM
#define CMIC_LEDUP1_STATUSr_ENUM BCM56560_A0_CMIC_LEDUP1_STATUSr_ENUM
#define CMIC_LEDUP1_TM_CONTROLr_ENUM BCM56560_A0_CMIC_LEDUP1_TM_CONTROLr_ENUM
#define CMIC_LEDUP2_CLK_DIVr_ENUM BCM56560_A0_CMIC_LEDUP2_CLK_DIVr_ENUM
#define CMIC_LEDUP2_CLK_PARAMSr_ENUM BCM56560_A0_CMIC_LEDUP2_CLK_PARAMSr_ENUM
#define CMIC_LEDUP2_CTRLr_ENUM BCM56560_A0_CMIC_LEDUP2_CTRLr_ENUM
#define CMIC_LEDUP2_DATA_RAMr_ENUM BCM56560_A0_CMIC_LEDUP2_DATA_RAMr_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAPr_ENUM BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAPr_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_0_3r_ENUM BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_0_3r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_12_15r_ENUM BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_12_15r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_16_19r_ENUM BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_16_19r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_20_23r_ENUM BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_20_23r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_24_27r_ENUM BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_24_27r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_28_31r_ENUM BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_28_31r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_32_35r_ENUM BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_32_35r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_36_39r_ENUM BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_36_39r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_40_43r_ENUM BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_40_43r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_44_47r_ENUM BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_44_47r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_48_51r_ENUM BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_48_51r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_4_7r_ENUM BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_4_7r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_52_55r_ENUM BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_52_55r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_56_59r_ENUM BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_56_59r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_60_63r_ENUM BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_60_63r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_8_11r_ENUM BCM56560_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_8_11r_ENUM
#define CMIC_LEDUP2_PROGRAM_RAMr_ENUM BCM56560_A0_CMIC_LEDUP2_PROGRAM_RAMr_ENUM
#define CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM BCM56560_A0_CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM
#define CMIC_LEDUP2_SCANOUT_COUNT_UPPERr_ENUM BCM56560_A0_CMIC_LEDUP2_SCANOUT_COUNT_UPPERr_ENUM
#define CMIC_LEDUP2_STATUSr_ENUM BCM56560_A0_CMIC_LEDUP2_STATUSr_ENUM
#define CMIC_LEDUP2_TM_CONTROLr_ENUM BCM56560_A0_CMIC_LEDUP2_TM_CONTROLr_ENUM
#define CMIC_LEDUP3_CLK_DIVr_ENUM BCM56560_A0_CMIC_LEDUP3_CLK_DIVr_ENUM
#define CMIC_LEDUP3_CLK_PARAMSr_ENUM BCM56560_A0_CMIC_LEDUP3_CLK_PARAMSr_ENUM
#define CMIC_LEDUP3_CTRLr_ENUM BCM56560_A0_CMIC_LEDUP3_CTRLr_ENUM
#define CMIC_LEDUP3_DATA_RAMr_ENUM BCM56560_A0_CMIC_LEDUP3_DATA_RAMr_ENUM
#define CMIC_LEDUP3_PORT_ORDER_REMAPr_ENUM BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAPr_ENUM
#define CMIC_LEDUP3_PORT_ORDER_REMAP_0_3r_ENUM BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_0_3r_ENUM
#define CMIC_LEDUP3_PORT_ORDER_REMAP_12_15r_ENUM BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_12_15r_ENUM
#define CMIC_LEDUP3_PORT_ORDER_REMAP_16_19r_ENUM BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_16_19r_ENUM
#define CMIC_LEDUP3_PORT_ORDER_REMAP_20_23r_ENUM BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_20_23r_ENUM
#define CMIC_LEDUP3_PORT_ORDER_REMAP_24_27r_ENUM BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_24_27r_ENUM
#define CMIC_LEDUP3_PORT_ORDER_REMAP_28_31r_ENUM BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_28_31r_ENUM
#define CMIC_LEDUP3_PORT_ORDER_REMAP_32_35r_ENUM BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_32_35r_ENUM
#define CMIC_LEDUP3_PORT_ORDER_REMAP_36_39r_ENUM BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_36_39r_ENUM
#define CMIC_LEDUP3_PORT_ORDER_REMAP_40_43r_ENUM BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_40_43r_ENUM
#define CMIC_LEDUP3_PORT_ORDER_REMAP_44_47r_ENUM BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_44_47r_ENUM
#define CMIC_LEDUP3_PORT_ORDER_REMAP_48_51r_ENUM BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_48_51r_ENUM
#define CMIC_LEDUP3_PORT_ORDER_REMAP_4_7r_ENUM BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_4_7r_ENUM
#define CMIC_LEDUP3_PORT_ORDER_REMAP_52_55r_ENUM BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_52_55r_ENUM
#define CMIC_LEDUP3_PORT_ORDER_REMAP_56_59r_ENUM BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_56_59r_ENUM
#define CMIC_LEDUP3_PORT_ORDER_REMAP_60_63r_ENUM BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_60_63r_ENUM
#define CMIC_LEDUP3_PORT_ORDER_REMAP_8_11r_ENUM BCM56560_A0_CMIC_LEDUP3_PORT_ORDER_REMAP_8_11r_ENUM
#define CMIC_LEDUP3_PROGRAM_RAMr_ENUM BCM56560_A0_CMIC_LEDUP3_PROGRAM_RAMr_ENUM
#define CMIC_LEDUP3_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM BCM56560_A0_CMIC_LEDUP3_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM
#define CMIC_LEDUP3_SCANOUT_COUNT_UPPERr_ENUM BCM56560_A0_CMIC_LEDUP3_SCANOUT_COUNT_UPPERr_ENUM
#define CMIC_LEDUP3_STATUSr_ENUM BCM56560_A0_CMIC_LEDUP3_STATUSr_ENUM
#define CMIC_LEDUP3_TM_CONTROLr_ENUM BCM56560_A0_CMIC_LEDUP3_TM_CONTROLr_ENUM
#define CMIC_LEDUP4_CLK_DIVr_ENUM BCM56560_A0_CMIC_LEDUP4_CLK_DIVr_ENUM
#define CMIC_LEDUP4_CLK_PARAMSr_ENUM BCM56560_A0_CMIC_LEDUP4_CLK_PARAMSr_ENUM
#define CMIC_LEDUP4_CTRLr_ENUM BCM56560_A0_CMIC_LEDUP4_CTRLr_ENUM
#define CMIC_LEDUP4_DATA_RAMr_ENUM BCM56560_A0_CMIC_LEDUP4_DATA_RAMr_ENUM
#define CMIC_LEDUP4_PORT_ORDER_REMAPr_ENUM BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAPr_ENUM
#define CMIC_LEDUP4_PORT_ORDER_REMAP_0_3r_ENUM BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_0_3r_ENUM
#define CMIC_LEDUP4_PORT_ORDER_REMAP_12_15r_ENUM BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_12_15r_ENUM
#define CMIC_LEDUP4_PORT_ORDER_REMAP_16_19r_ENUM BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_16_19r_ENUM
#define CMIC_LEDUP4_PORT_ORDER_REMAP_20_23r_ENUM BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_20_23r_ENUM
#define CMIC_LEDUP4_PORT_ORDER_REMAP_24_27r_ENUM BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_24_27r_ENUM
#define CMIC_LEDUP4_PORT_ORDER_REMAP_28_31r_ENUM BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_28_31r_ENUM
#define CMIC_LEDUP4_PORT_ORDER_REMAP_32_35r_ENUM BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_32_35r_ENUM
#define CMIC_LEDUP4_PORT_ORDER_REMAP_36_39r_ENUM BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_36_39r_ENUM
#define CMIC_LEDUP4_PORT_ORDER_REMAP_40_43r_ENUM BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_40_43r_ENUM
#define CMIC_LEDUP4_PORT_ORDER_REMAP_44_47r_ENUM BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_44_47r_ENUM
#define CMIC_LEDUP4_PORT_ORDER_REMAP_48_51r_ENUM BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_48_51r_ENUM
#define CMIC_LEDUP4_PORT_ORDER_REMAP_4_7r_ENUM BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_4_7r_ENUM
#define CMIC_LEDUP4_PORT_ORDER_REMAP_52_55r_ENUM BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_52_55r_ENUM
#define CMIC_LEDUP4_PORT_ORDER_REMAP_56_59r_ENUM BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_56_59r_ENUM
#define CMIC_LEDUP4_PORT_ORDER_REMAP_60_63r_ENUM BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_60_63r_ENUM
#define CMIC_LEDUP4_PORT_ORDER_REMAP_8_11r_ENUM BCM56560_A0_CMIC_LEDUP4_PORT_ORDER_REMAP_8_11r_ENUM
#define CMIC_LEDUP4_PROGRAM_RAMr_ENUM BCM56560_A0_CMIC_LEDUP4_PROGRAM_RAMr_ENUM
#define CMIC_LEDUP4_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM BCM56560_A0_CMIC_LEDUP4_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM
#define CMIC_LEDUP4_SCANOUT_COUNT_UPPERr_ENUM BCM56560_A0_CMIC_LEDUP4_SCANOUT_COUNT_UPPERr_ENUM
#define CMIC_LEDUP4_STATUSr_ENUM BCM56560_A0_CMIC_LEDUP4_STATUSr_ENUM
#define CMIC_LEDUP4_TM_CONTROLr_ENUM BCM56560_A0_CMIC_LEDUP4_TM_CONTROLr_ENUM
#define CMIC_MIIM_AUTO_SCAN_ADDRESSr_ENUM BCM56560_A0_CMIC_MIIM_AUTO_SCAN_ADDRESSr_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_103_96r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_103_96r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_111_104r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_111_104r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_119_112r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_119_112r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_135_128r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_135_128r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_143_136r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_143_136r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_151_144r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_151_144r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_159_152r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_159_152r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_15_8r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_15_8r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_167_160r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_167_160r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_175_168r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_175_168r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_183_176r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_183_176r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_191_184r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_191_184r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_199_192r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_199_192r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_207_200r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_207_200r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_215_208r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_215_208r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_223_216r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_223_216r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_231_224r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_231_224r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_239_232r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_239_232r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_23_16r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_23_16r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_247_240r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_247_240r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_255_248r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_255_248r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_263_256r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_263_256r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_271_264r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_271_264r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_279_272r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_279_272r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_287_280r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_287_280r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_295_288r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_295_288r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_303_296r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_303_296r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_311_304r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_311_304r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_319_312r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_319_312r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_31_24r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_31_24r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_39_32r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_39_32r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_47_40r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_47_40r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_55_48r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_55_48r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_63_56r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_63_56r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_71_64r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_71_64r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_79_72r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_79_72r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_7_0r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_7_0r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_87_80r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_87_80r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_95_88r_ENUM BCM56560_A0_CMIC_MIIM_BUS_SEL_MAP_95_88r_ENUM
#define CMIC_MIIM_CLR_SCAN_STATUSr_ENUM BCM56560_A0_CMIC_MIIM_CLR_SCAN_STATUSr_ENUM
#define CMIC_MIIM_CONFIGr_ENUM BCM56560_A0_CMIC_MIIM_CONFIGr_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_195_192r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_195_192r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_199_196r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_199_196r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_203_200r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_203_200r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_207_204r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_207_204r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_211_208r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_211_208r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_215_212r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_215_212r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_219_216r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_219_216r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_223_220r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_223_220r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_227_224r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_227_224r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_231_228r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_231_228r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_235_232r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_235_232r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_239_236r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_239_236r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_243_240r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_243_240r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_247_244r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_247_244r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_251_248r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_251_248r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_255_252r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_255_252r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_259_256r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_259_256r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_263_260r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_263_260r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_267_264r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_267_264r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_271_268r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_271_268r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_275_272r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_275_272r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_279_276r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_279_276r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_283_280r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_283_280r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_287_284r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_287_284r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_291_288r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_291_288r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_295_292r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_295_292r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_299_296r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_299_296r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_303_300r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_303_300r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_307_304r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_307_304r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_311_308r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_311_308r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_315_312r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_315_312r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_319_316r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_319_316r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_ENUM BCM56560_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_0r_ENUM BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_0r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_1r_ENUM BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_1r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_2r_ENUM BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_2r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_3r_ENUM BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_3r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_4r_ENUM BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_4r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_5r_ENUM BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_5r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_6r_ENUM BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_6r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_7r_ENUM BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_7r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_8r_ENUM BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_8r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_9r_ENUM BCM56560_A0_CMIC_MIIM_INT_SEL_MAP_9r_ENUM
#define CMIC_MIIM_LINK_STATUS_0r_ENUM BCM56560_A0_CMIC_MIIM_LINK_STATUS_0r_ENUM
#define CMIC_MIIM_LINK_STATUS_1r_ENUM BCM56560_A0_CMIC_MIIM_LINK_STATUS_1r_ENUM
#define CMIC_MIIM_LINK_STATUS_2r_ENUM BCM56560_A0_CMIC_MIIM_LINK_STATUS_2r_ENUM
#define CMIC_MIIM_LINK_STATUS_3r_ENUM BCM56560_A0_CMIC_MIIM_LINK_STATUS_3r_ENUM
#define CMIC_MIIM_LINK_STATUS_4r_ENUM BCM56560_A0_CMIC_MIIM_LINK_STATUS_4r_ENUM
#define CMIC_MIIM_LINK_STATUS_5r_ENUM BCM56560_A0_CMIC_MIIM_LINK_STATUS_5r_ENUM
#define CMIC_MIIM_LINK_STATUS_6r_ENUM BCM56560_A0_CMIC_MIIM_LINK_STATUS_6r_ENUM
#define CMIC_MIIM_LINK_STATUS_7r_ENUM BCM56560_A0_CMIC_MIIM_LINK_STATUS_7r_ENUM
#define CMIC_MIIM_LINK_STATUS_8r_ENUM BCM56560_A0_CMIC_MIIM_LINK_STATUS_8r_ENUM
#define CMIC_MIIM_LINK_STATUS_9r_ENUM BCM56560_A0_CMIC_MIIM_LINK_STATUS_9r_ENUM
#define CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ENUM BCM56560_A0_CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ENUM BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ENUM BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ENUM BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_3r_ENUM BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_3r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_4r_ENUM BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_4r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_5r_ENUM BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_5r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_6r_ENUM BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_6r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_7r_ENUM BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_7r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_8r_ENUM BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_8r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_9r_ENUM BCM56560_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_9r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_0r_ENUM BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_0r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_1r_ENUM BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_1r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_2r_ENUM BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_2r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_3r_ENUM BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_3r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_4r_ENUM BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_4r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_5r_ENUM BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_5r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_6r_ENUM BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_6r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_7r_ENUM BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_7r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_8r_ENUM BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_8r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_9r_ENUM BCM56560_A0_CMIC_MIIM_PROTOCOL_MAP_9r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_4r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_4r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_5r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_5r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_6r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_6r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_7r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_7r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_8r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_8r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_9r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_9r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_6r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_6r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_7r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_7r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_8r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_8r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_9r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_9r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_0r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_0r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_1r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_1r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_2r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_2r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_3r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_3r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_4r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_4r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_5r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_5r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_6r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_6r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_7r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_7r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_8r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_8r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_9r_ENUM BCM56560_A0_CMIC_MIIM_RX_PAUSE_STATUS_9r_ENUM
#define CMIC_MIIM_SCAN_CTRLr_ENUM BCM56560_A0_CMIC_MIIM_SCAN_CTRLr_ENUM
#define CMIC_MIIM_SCAN_PORTS_0r_ENUM BCM56560_A0_CMIC_MIIM_SCAN_PORTS_0r_ENUM
#define CMIC_MIIM_SCAN_PORTS_1r_ENUM BCM56560_A0_CMIC_MIIM_SCAN_PORTS_1r_ENUM
#define CMIC_MIIM_SCAN_PORTS_2r_ENUM BCM56560_A0_CMIC_MIIM_SCAN_PORTS_2r_ENUM
#define CMIC_MIIM_SCAN_PORTS_3r_ENUM BCM56560_A0_CMIC_MIIM_SCAN_PORTS_3r_ENUM
#define CMIC_MIIM_SCAN_PORTS_4r_ENUM BCM56560_A0_CMIC_MIIM_SCAN_PORTS_4r_ENUM
#define CMIC_MIIM_SCAN_PORTS_5r_ENUM BCM56560_A0_CMIC_MIIM_SCAN_PORTS_5r_ENUM
#define CMIC_MIIM_SCAN_PORTS_6r_ENUM BCM56560_A0_CMIC_MIIM_SCAN_PORTS_6r_ENUM
#define CMIC_MIIM_SCAN_PORTS_7r_ENUM BCM56560_A0_CMIC_MIIM_SCAN_PORTS_7r_ENUM
#define CMIC_MIIM_SCAN_PORTS_8r_ENUM BCM56560_A0_CMIC_MIIM_SCAN_PORTS_8r_ENUM
#define CMIC_MIIM_SCAN_PORTS_9r_ENUM BCM56560_A0_CMIC_MIIM_SCAN_PORTS_9r_ENUM
#define CMIC_MIIM_SCAN_STATUSr_ENUM BCM56560_A0_CMIC_MIIM_SCAN_STATUSr_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_4r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_4r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_5r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_5r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_6r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_6r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_7r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_7r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_8r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_8r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_9r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_9r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_6r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_6r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_7r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_7r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_8r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_8r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_9r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_9r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_0r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_0r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_1r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_1r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_2r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_2r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_3r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_3r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_4r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_4r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_5r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_5r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_6r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_6r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_7r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_7r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_8r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_8r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_9r_ENUM BCM56560_A0_CMIC_MIIM_TX_PAUSE_STATUS_9r_ENUM
#define CMIC_MISC_CONTROLr_ENUM BCM56560_A0_CMIC_MISC_CONTROLr_ENUM
#define CMIC_MISC_STATUSr_ENUM BCM56560_A0_CMIC_MISC_STATUSr_ENUM
#define CMIC_MMU_COSLC_COUNT_ADDRr_ENUM BCM56560_A0_CMIC_MMU_COSLC_COUNT_ADDRr_ENUM
#define CMIC_MMU_COSLC_COUNT_DATAr_ENUM BCM56560_A0_CMIC_MMU_COSLC_COUNT_DATAr_ENUM
#define CMIC_OVERRIDE_STRAPr_ENUM BCM56560_A0_CMIC_OVERRIDE_STRAPr_ENUM
#define CMIC_PCIE_CONFIGr_ENUM BCM56560_A0_CMIC_PCIE_CONFIGr_ENUM
#define CMIC_PCIE_ERROR_STATUSr_ENUM BCM56560_A0_CMIC_PCIE_ERROR_STATUSr_ENUM
#define CMIC_PCIE_ERROR_STATUS_CLRr_ENUM BCM56560_A0_CMIC_PCIE_ERROR_STATUS_CLRr_ENUM
#define CMIC_PCIE_USERIF_PURGE_CONTROLr_ENUM BCM56560_A0_CMIC_PCIE_USERIF_PURGE_CONTROLr_ENUM
#define CMIC_PCIE_USERIF_PURGE_STATUSr_ENUM BCM56560_A0_CMIC_PCIE_USERIF_PURGE_STATUSr_ENUM
#define CMIC_PCIE_USERIF_STATUSr_ENUM BCM56560_A0_CMIC_PCIE_USERIF_STATUSr_ENUM
#define CMIC_PCIE_USERIF_STATUS_CLRr_ENUM BCM56560_A0_CMIC_PCIE_USERIF_STATUS_CLRr_ENUM
#define CMIC_PCIE_USERIF_STATUS_MASKr_ENUM BCM56560_A0_CMIC_PCIE_USERIF_STATUS_MASKr_ENUM
#define CMIC_PCIE_USERIF_TIMEOUTr_ENUM BCM56560_A0_CMIC_PCIE_USERIF_TIMEOUTr_ENUM
#define CMIC_PIO_IC_AR_ARB_MIr_ENUM BCM56560_A0_CMIC_PIO_IC_AR_ARB_MIr_ENUM
#define CMIC_PIO_IC_AR_ARB_MI0r_ENUM BCM56560_A0_CMIC_PIO_IC_AR_ARB_MI0r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI1r_ENUM BCM56560_A0_CMIC_PIO_IC_AR_ARB_MI1r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI2r_ENUM BCM56560_A0_CMIC_PIO_IC_AR_ARB_MI2r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI3r_ENUM BCM56560_A0_CMIC_PIO_IC_AR_ARB_MI3r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI4r_ENUM BCM56560_A0_CMIC_PIO_IC_AR_ARB_MI4r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI5r_ENUM BCM56560_A0_CMIC_PIO_IC_AR_ARB_MI5r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI6r_ENUM BCM56560_A0_CMIC_PIO_IC_AR_ARB_MI6r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI7r_ENUM BCM56560_A0_CMIC_PIO_IC_AR_ARB_MI7r_ENUM
#define CMIC_PIO_IC_AW_ARB_MIr_ENUM BCM56560_A0_CMIC_PIO_IC_AW_ARB_MIr_ENUM
#define CMIC_PIO_IC_AW_ARB_MI0r_ENUM BCM56560_A0_CMIC_PIO_IC_AW_ARB_MI0r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI1r_ENUM BCM56560_A0_CMIC_PIO_IC_AW_ARB_MI1r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI2r_ENUM BCM56560_A0_CMIC_PIO_IC_AW_ARB_MI2r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI3r_ENUM BCM56560_A0_CMIC_PIO_IC_AW_ARB_MI3r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI4r_ENUM BCM56560_A0_CMIC_PIO_IC_AW_ARB_MI4r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI5r_ENUM BCM56560_A0_CMIC_PIO_IC_AW_ARB_MI5r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI6r_ENUM BCM56560_A0_CMIC_PIO_IC_AW_ARB_MI6r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI7r_ENUM BCM56560_A0_CMIC_PIO_IC_AW_ARB_MI7r_ENUM
#define CMIC_PIO_IC_CFG_REG_0r_ENUM BCM56560_A0_CMIC_PIO_IC_CFG_REG_0r_ENUM
#define CMIC_PIO_IC_CFG_REG_1r_ENUM BCM56560_A0_CMIC_PIO_IC_CFG_REG_1r_ENUM
#define CMIC_PIO_IC_CFG_REG_2r_ENUM BCM56560_A0_CMIC_PIO_IC_CFG_REG_2r_ENUM
#define CMIC_PIO_IC_ID_REGr_ENUM BCM56560_A0_CMIC_PIO_IC_ID_REGr_ENUM
#define CMIC_PIO_IC_ID_REG_0r_ENUM BCM56560_A0_CMIC_PIO_IC_ID_REG_0r_ENUM
#define CMIC_PIO_IC_ID_REG_1r_ENUM BCM56560_A0_CMIC_PIO_IC_ID_REG_1r_ENUM
#define CMIC_PIO_IC_ID_REG_2r_ENUM BCM56560_A0_CMIC_PIO_IC_ID_REG_2r_ENUM
#define CMIC_PIO_IC_ID_REG_3r_ENUM BCM56560_A0_CMIC_PIO_IC_ID_REG_3r_ENUM
#define CMIC_PIO_IC_PER_REGr_ENUM BCM56560_A0_CMIC_PIO_IC_PER_REGr_ENUM
#define CMIC_PIO_IC_PER_REG_0r_ENUM BCM56560_A0_CMIC_PIO_IC_PER_REG_0r_ENUM
#define CMIC_PIO_IC_PER_REG_1r_ENUM BCM56560_A0_CMIC_PIO_IC_PER_REG_1r_ENUM
#define CMIC_PIO_IC_PER_REG_2r_ENUM BCM56560_A0_CMIC_PIO_IC_PER_REG_2r_ENUM
#define CMIC_PIO_IC_PER_REG_3r_ENUM BCM56560_A0_CMIC_PIO_IC_PER_REG_3r_ENUM
#define CMIC_PIO_MCS_ACCESS_PAGEr_ENUM BCM56560_A0_CMIC_PIO_MCS_ACCESS_PAGEr_ENUM
#define CMIC_PKT_COSr_ENUM BCM56560_A0_CMIC_PKT_COSr_ENUM
#define CMIC_PKT_COS_0r_ENUM BCM56560_A0_CMIC_PKT_COS_0r_ENUM
#define CMIC_PKT_COS_1r_ENUM BCM56560_A0_CMIC_PKT_COS_1r_ENUM
#define CMIC_PKT_COS_QUEUES_HIr_ENUM BCM56560_A0_CMIC_PKT_COS_QUEUES_HIr_ENUM
#define CMIC_PKT_COS_QUEUES_LOr_ENUM BCM56560_A0_CMIC_PKT_COS_QUEUES_LOr_ENUM
#define CMIC_PKT_COUNT_FROMCPUr_ENUM BCM56560_A0_CMIC_PKT_COUNT_FROMCPUr_ENUM
#define CMIC_PKT_COUNT_FROMCPU_MHr_ENUM BCM56560_A0_CMIC_PKT_COUNT_FROMCPU_MHr_ENUM
#define CMIC_PKT_COUNT_INTRr_ENUM BCM56560_A0_CMIC_PKT_COUNT_INTRr_ENUM
#define CMIC_PKT_COUNT_PIOr_ENUM BCM56560_A0_CMIC_PKT_COUNT_PIOr_ENUM
#define CMIC_PKT_COUNT_PIO_REPLYr_ENUM BCM56560_A0_CMIC_PKT_COUNT_PIO_REPLYr_ENUM
#define CMIC_PKT_COUNT_SCHANr_ENUM BCM56560_A0_CMIC_PKT_COUNT_SCHANr_ENUM
#define CMIC_PKT_COUNT_SCHAN_REPr_ENUM BCM56560_A0_CMIC_PKT_COUNT_SCHAN_REPr_ENUM
#define CMIC_PKT_COUNT_TOCPUDr_ENUM BCM56560_A0_CMIC_PKT_COUNT_TOCPUDr_ENUM
#define CMIC_PKT_COUNT_TOCPUDMr_ENUM BCM56560_A0_CMIC_PKT_COUNT_TOCPUDMr_ENUM
#define CMIC_PKT_COUNT_TOCPUEr_ENUM BCM56560_A0_CMIC_PKT_COUNT_TOCPUEr_ENUM
#define CMIC_PKT_COUNT_TOCPUEMr_ENUM BCM56560_A0_CMIC_PKT_COUNT_TOCPUEMr_ENUM
#define CMIC_PKT_CTRLr_ENUM BCM56560_A0_CMIC_PKT_CTRLr_ENUM
#define CMIC_PKT_ETHER_SIGr_ENUM BCM56560_A0_CMIC_PKT_ETHER_SIGr_ENUM
#define CMIC_PKT_LMAC0_HIr_ENUM BCM56560_A0_CMIC_PKT_LMAC0_HIr_ENUM
#define CMIC_PKT_LMAC0_LOr_ENUM BCM56560_A0_CMIC_PKT_LMAC0_LOr_ENUM
#define CMIC_PKT_LMAC1_HIr_ENUM BCM56560_A0_CMIC_PKT_LMAC1_HIr_ENUM
#define CMIC_PKT_LMAC1_LOr_ENUM BCM56560_A0_CMIC_PKT_LMAC1_LOr_ENUM
#define CMIC_PKT_LMAC_HIr_ENUM BCM56560_A0_CMIC_PKT_LMAC_HIr_ENUM
#define CMIC_PKT_LMAC_LOr_ENUM BCM56560_A0_CMIC_PKT_LMAC_LOr_ENUM
#define CMIC_PKT_PORTS_0r_ENUM BCM56560_A0_CMIC_PKT_PORTS_0r_ENUM
#define CMIC_PKT_PORTS_1r_ENUM BCM56560_A0_CMIC_PKT_PORTS_1r_ENUM
#define CMIC_PKT_PORTS_2r_ENUM BCM56560_A0_CMIC_PKT_PORTS_2r_ENUM
#define CMIC_PKT_PORTS_3r_ENUM BCM56560_A0_CMIC_PKT_PORTS_3r_ENUM
#define CMIC_PKT_PORTS_4r_ENUM BCM56560_A0_CMIC_PKT_PORTS_4r_ENUM
#define CMIC_PKT_PORTS_5r_ENUM BCM56560_A0_CMIC_PKT_PORTS_5r_ENUM
#define CMIC_PKT_PORTS_6r_ENUM BCM56560_A0_CMIC_PKT_PORTS_6r_ENUM
#define CMIC_PKT_PORTS_7r_ENUM BCM56560_A0_CMIC_PKT_PORTS_7r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRYr_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRYr_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_ENUM BCM56560_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_ENUM
#define CMIC_PKT_REASON_0_TYPEr_ENUM BCM56560_A0_CMIC_PKT_REASON_0_TYPEr_ENUM
#define CMIC_PKT_REASON_1_TYPEr_ENUM BCM56560_A0_CMIC_PKT_REASON_1_TYPEr_ENUM
#define CMIC_PKT_REASON_2_TYPEr_ENUM BCM56560_A0_CMIC_PKT_REASON_2_TYPEr_ENUM
#define CMIC_PKT_REASON_DIRECT_0_TYPEr_ENUM BCM56560_A0_CMIC_PKT_REASON_DIRECT_0_TYPEr_ENUM
#define CMIC_PKT_REASON_DIRECT_1_TYPEr_ENUM BCM56560_A0_CMIC_PKT_REASON_DIRECT_1_TYPEr_ENUM
#define CMIC_PKT_REASON_DIRECT_2_TYPEr_ENUM BCM56560_A0_CMIC_PKT_REASON_DIRECT_2_TYPEr_ENUM
#define CMIC_PKT_REASON_MINI_0_TYPEr_ENUM BCM56560_A0_CMIC_PKT_REASON_MINI_0_TYPEr_ENUM
#define CMIC_PKT_REASON_MINI_1_TYPEr_ENUM BCM56560_A0_CMIC_PKT_REASON_MINI_1_TYPEr_ENUM
#define CMIC_PKT_REASON_MINI_2_TYPEr_ENUM BCM56560_A0_CMIC_PKT_REASON_MINI_2_TYPEr_ENUM
#define CMIC_PKT_RMACr_ENUM BCM56560_A0_CMIC_PKT_RMACr_ENUM
#define CMIC_PKT_RMAC_HIr_ENUM BCM56560_A0_CMIC_PKT_RMAC_HIr_ENUM
#define CMIC_PKT_RMH0r_ENUM BCM56560_A0_CMIC_PKT_RMH0r_ENUM
#define CMIC_PKT_RMH1r_ENUM BCM56560_A0_CMIC_PKT_RMH1r_ENUM
#define CMIC_PKT_RMH2r_ENUM BCM56560_A0_CMIC_PKT_RMH2r_ENUM
#define CMIC_PKT_RMH3r_ENUM BCM56560_A0_CMIC_PKT_RMH3r_ENUM
#define CMIC_PKT_VLANr_ENUM BCM56560_A0_CMIC_PKT_VLANr_ENUM
#define CMIC_RATE_ADJUSTr_ENUM BCM56560_A0_CMIC_RATE_ADJUSTr_ENUM
#define CMIC_RATE_ADJUST_INT_MDIOr_ENUM BCM56560_A0_CMIC_RATE_ADJUST_INT_MDIOr_ENUM
#define CMIC_RPE0_MAX_CELL_LIMITr_ENUM BCM56560_A0_CMIC_RPE0_MAX_CELL_LIMITr_ENUM
#define CMIC_RPE1_MAX_CELL_LIMITr_ENUM BCM56560_A0_CMIC_RPE1_MAX_CELL_LIMITr_ENUM
#define CMIC_RPE_DEBUGr_ENUM BCM56560_A0_CMIC_RPE_DEBUGr_ENUM
#define CMIC_RPE_IRQ_STAT0r_ENUM BCM56560_A0_CMIC_RPE_IRQ_STAT0r_ENUM
#define CMIC_RPE_IRQ_STAT1r_ENUM BCM56560_A0_CMIC_RPE_IRQ_STAT1r_ENUM
#define CMIC_RPE_IRQ_STAT2r_ENUM BCM56560_A0_CMIC_RPE_IRQ_STAT2r_ENUM
#define CMIC_RPE_IRQ_STAT3r_ENUM BCM56560_A0_CMIC_RPE_IRQ_STAT3r_ENUM
#define CMIC_RPE_IRQ_STAT4r_ENUM BCM56560_A0_CMIC_RPE_IRQ_STAT4r_ENUM
#define CMIC_RPE_IRQ_STAT5r_ENUM BCM56560_A0_CMIC_RPE_IRQ_STAT5r_ENUM
#define CMIC_RPE_IRQ_STAT6r_ENUM BCM56560_A0_CMIC_RPE_IRQ_STAT6r_ENUM
#define CMIC_RPE_MAX_CELL_LIMITr_ENUM BCM56560_A0_CMIC_RPE_MAX_CELL_LIMITr_ENUM
#define CMIC_RPE_MIIM_ADDRESSr_ENUM BCM56560_A0_CMIC_RPE_MIIM_ADDRESSr_ENUM
#define CMIC_RPE_MIIM_CTRLr_ENUM BCM56560_A0_CMIC_RPE_MIIM_CTRLr_ENUM
#define CMIC_RPE_MIIM_PARAMr_ENUM BCM56560_A0_CMIC_RPE_MIIM_PARAMr_ENUM
#define CMIC_RPE_MIIM_READ_DATAr_ENUM BCM56560_A0_CMIC_RPE_MIIM_READ_DATAr_ENUM
#define CMIC_RPE_MIIM_STATr_ENUM BCM56560_A0_CMIC_RPE_MIIM_STATr_ENUM
#define CMIC_RPE_PCIE_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_RPE_PCIE_IRQ_MASK0r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_RPE_RCPU_IRQ_MASK0r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK1r_ENUM BCM56560_A0_CMIC_RPE_RCPU_IRQ_MASK1r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK2r_ENUM BCM56560_A0_CMIC_RPE_RCPU_IRQ_MASK2r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK3r_ENUM BCM56560_A0_CMIC_RPE_RCPU_IRQ_MASK3r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK4r_ENUM BCM56560_A0_CMIC_RPE_RCPU_IRQ_MASK4r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK5r_ENUM BCM56560_A0_CMIC_RPE_RCPU_IRQ_MASK5r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK6r_ENUM BCM56560_A0_CMIC_RPE_RCPU_IRQ_MASK6r_ENUM
#define CMIC_RPE_STATr_ENUM BCM56560_A0_CMIC_RPE_STATr_ENUM
#define CMIC_RPE_STAT_CLRr_ENUM BCM56560_A0_CMIC_RPE_STAT_CLRr_ENUM
#define CMIC_RPE_SW_INTR_CONFIGr_ENUM BCM56560_A0_CMIC_RPE_SW_INTR_CONFIGr_ENUM
#define CMIC_RPE_UC0_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_RPE_UC0_IRQ_MASK0r_ENUM
#define CMIC_RPE_UC1_IRQ_MASK0r_ENUM BCM56560_A0_CMIC_RPE_UC1_IRQ_MASK0r_ENUM
#define CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_ENUM BCM56560_A0_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_ENUM
#define CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_ENUM BCM56560_A0_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_ENUM
#define CMIC_RXBUF_CONFIGr_ENUM BCM56560_A0_CMIC_RXBUF_CONFIGr_ENUM
#define CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM BCM56560_A0_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM
#define CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM BCM56560_A0_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM
#define CMIC_RXBUF_DATABUF_TMr_ENUM BCM56560_A0_CMIC_RXBUF_DATABUF_TMr_ENUM
#define CMIC_RXBUF_DATABUF_TM_0r_ENUM BCM56560_A0_CMIC_RXBUF_DATABUF_TM_0r_ENUM
#define CMIC_RXBUF_DATABUF_TM_1r_ENUM BCM56560_A0_CMIC_RXBUF_DATABUF_TM_1r_ENUM
#define CMIC_RXBUF_DATABUF_TM_2r_ENUM BCM56560_A0_CMIC_RXBUF_DATABUF_TM_2r_ENUM
#define CMIC_RXBUF_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_RXBUF_ECCERR_CONTROLr_ENUM
#define CMIC_RXBUF_EP_BUF_DEPTHr_ENUM BCM56560_A0_CMIC_RXBUF_EP_BUF_DEPTHr_ENUM
#define CMIC_RXBUF_EP_MAX_CREDr_ENUM BCM56560_A0_CMIC_RXBUF_EP_MAX_CREDr_ENUM
#define CMIC_RXBUF_EP_RLS_CREDr_ENUM BCM56560_A0_CMIC_RXBUF_EP_RLS_CREDr_ENUM
#define CMIC_RXBUF_STATBUF_TM_0r_ENUM BCM56560_A0_CMIC_RXBUF_STATBUF_TM_0r_ENUM
#define CMIC_RXBUF_STATBUF_TM_1r_ENUM BCM56560_A0_CMIC_RXBUF_STATBUF_TM_1r_ENUM
#define CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_ENUM BCM56560_A0_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_ENUM
#define CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_ENUM BCM56560_A0_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_ENUM
#define CMIC_SBUS_RING_MAPr_ENUM BCM56560_A0_CMIC_SBUS_RING_MAPr_ENUM
#define CMIC_SBUS_RING_MAP_0_7r_ENUM BCM56560_A0_CMIC_SBUS_RING_MAP_0_7r_ENUM
#define CMIC_SBUS_RING_MAP_104_111r_ENUM BCM56560_A0_CMIC_SBUS_RING_MAP_104_111r_ENUM
#define CMIC_SBUS_RING_MAP_112_119r_ENUM BCM56560_A0_CMIC_SBUS_RING_MAP_112_119r_ENUM
#define CMIC_SBUS_RING_MAP_120_127r_ENUM BCM56560_A0_CMIC_SBUS_RING_MAP_120_127r_ENUM
#define CMIC_SBUS_RING_MAP_16_23r_ENUM BCM56560_A0_CMIC_SBUS_RING_MAP_16_23r_ENUM
#define CMIC_SBUS_RING_MAP_24_31r_ENUM BCM56560_A0_CMIC_SBUS_RING_MAP_24_31r_ENUM
#define CMIC_SBUS_RING_MAP_32_39r_ENUM BCM56560_A0_CMIC_SBUS_RING_MAP_32_39r_ENUM
#define CMIC_SBUS_RING_MAP_40_47r_ENUM BCM56560_A0_CMIC_SBUS_RING_MAP_40_47r_ENUM
#define CMIC_SBUS_RING_MAP_48_55r_ENUM BCM56560_A0_CMIC_SBUS_RING_MAP_48_55r_ENUM
#define CMIC_SBUS_RING_MAP_56_63r_ENUM BCM56560_A0_CMIC_SBUS_RING_MAP_56_63r_ENUM
#define CMIC_SBUS_RING_MAP_64_71r_ENUM BCM56560_A0_CMIC_SBUS_RING_MAP_64_71r_ENUM
#define CMIC_SBUS_RING_MAP_72_79r_ENUM BCM56560_A0_CMIC_SBUS_RING_MAP_72_79r_ENUM
#define CMIC_SBUS_RING_MAP_80_87r_ENUM BCM56560_A0_CMIC_SBUS_RING_MAP_80_87r_ENUM
#define CMIC_SBUS_RING_MAP_88_95r_ENUM BCM56560_A0_CMIC_SBUS_RING_MAP_88_95r_ENUM
#define CMIC_SBUS_RING_MAP_8_15r_ENUM BCM56560_A0_CMIC_SBUS_RING_MAP_8_15r_ENUM
#define CMIC_SBUS_RING_MAP_96_103r_ENUM BCM56560_A0_CMIC_SBUS_RING_MAP_96_103r_ENUM
#define CMIC_SBUS_TIMEOUTr_ENUM BCM56560_A0_CMIC_SBUS_TIMEOUTr_ENUM
#define CMIC_SCHAN_RCPU_RPIO_MESSAGEr_ENUM BCM56560_A0_CMIC_SCHAN_RCPU_RPIO_MESSAGEr_ENUM
#define CMIC_SEMAPHOREr_ENUM BCM56560_A0_CMIC_SEMAPHOREr_ENUM
#define CMIC_SEMAPHORE_1r_ENUM BCM56560_A0_CMIC_SEMAPHORE_1r_ENUM
#define CMIC_SEMAPHORE_10r_ENUM BCM56560_A0_CMIC_SEMAPHORE_10r_ENUM
#define CMIC_SEMAPHORE_10_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_10_SHADOWr_ENUM
#define CMIC_SEMAPHORE_11r_ENUM BCM56560_A0_CMIC_SEMAPHORE_11r_ENUM
#define CMIC_SEMAPHORE_11_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_11_SHADOWr_ENUM
#define CMIC_SEMAPHORE_12r_ENUM BCM56560_A0_CMIC_SEMAPHORE_12r_ENUM
#define CMIC_SEMAPHORE_12_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_12_SHADOWr_ENUM
#define CMIC_SEMAPHORE_13r_ENUM BCM56560_A0_CMIC_SEMAPHORE_13r_ENUM
#define CMIC_SEMAPHORE_13_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_13_SHADOWr_ENUM
#define CMIC_SEMAPHORE_14r_ENUM BCM56560_A0_CMIC_SEMAPHORE_14r_ENUM
#define CMIC_SEMAPHORE_14_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_14_SHADOWr_ENUM
#define CMIC_SEMAPHORE_15r_ENUM BCM56560_A0_CMIC_SEMAPHORE_15r_ENUM
#define CMIC_SEMAPHORE_15_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_15_SHADOWr_ENUM
#define CMIC_SEMAPHORE_16r_ENUM BCM56560_A0_CMIC_SEMAPHORE_16r_ENUM
#define CMIC_SEMAPHORE_16_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_16_SHADOWr_ENUM
#define CMIC_SEMAPHORE_17r_ENUM BCM56560_A0_CMIC_SEMAPHORE_17r_ENUM
#define CMIC_SEMAPHORE_17_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_17_SHADOWr_ENUM
#define CMIC_SEMAPHORE_18r_ENUM BCM56560_A0_CMIC_SEMAPHORE_18r_ENUM
#define CMIC_SEMAPHORE_18_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_18_SHADOWr_ENUM
#define CMIC_SEMAPHORE_19r_ENUM BCM56560_A0_CMIC_SEMAPHORE_19r_ENUM
#define CMIC_SEMAPHORE_19_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_19_SHADOWr_ENUM
#define CMIC_SEMAPHORE_1_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_1_SHADOWr_ENUM
#define CMIC_SEMAPHORE_2r_ENUM BCM56560_A0_CMIC_SEMAPHORE_2r_ENUM
#define CMIC_SEMAPHORE_20r_ENUM BCM56560_A0_CMIC_SEMAPHORE_20r_ENUM
#define CMIC_SEMAPHORE_20_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_20_SHADOWr_ENUM
#define CMIC_SEMAPHORE_21r_ENUM BCM56560_A0_CMIC_SEMAPHORE_21r_ENUM
#define CMIC_SEMAPHORE_21_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_21_SHADOWr_ENUM
#define CMIC_SEMAPHORE_22r_ENUM BCM56560_A0_CMIC_SEMAPHORE_22r_ENUM
#define CMIC_SEMAPHORE_22_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_22_SHADOWr_ENUM
#define CMIC_SEMAPHORE_23r_ENUM BCM56560_A0_CMIC_SEMAPHORE_23r_ENUM
#define CMIC_SEMAPHORE_23_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_23_SHADOWr_ENUM
#define CMIC_SEMAPHORE_24r_ENUM BCM56560_A0_CMIC_SEMAPHORE_24r_ENUM
#define CMIC_SEMAPHORE_24_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_24_SHADOWr_ENUM
#define CMIC_SEMAPHORE_25r_ENUM BCM56560_A0_CMIC_SEMAPHORE_25r_ENUM
#define CMIC_SEMAPHORE_25_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_25_SHADOWr_ENUM
#define CMIC_SEMAPHORE_26r_ENUM BCM56560_A0_CMIC_SEMAPHORE_26r_ENUM
#define CMIC_SEMAPHORE_26_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_26_SHADOWr_ENUM
#define CMIC_SEMAPHORE_27r_ENUM BCM56560_A0_CMIC_SEMAPHORE_27r_ENUM
#define CMIC_SEMAPHORE_27_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_27_SHADOWr_ENUM
#define CMIC_SEMAPHORE_28r_ENUM BCM56560_A0_CMIC_SEMAPHORE_28r_ENUM
#define CMIC_SEMAPHORE_28_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_28_SHADOWr_ENUM
#define CMIC_SEMAPHORE_29r_ENUM BCM56560_A0_CMIC_SEMAPHORE_29r_ENUM
#define CMIC_SEMAPHORE_29_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_29_SHADOWr_ENUM
#define CMIC_SEMAPHORE_2_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_2_SHADOWr_ENUM
#define CMIC_SEMAPHORE_3r_ENUM BCM56560_A0_CMIC_SEMAPHORE_3r_ENUM
#define CMIC_SEMAPHORE_30r_ENUM BCM56560_A0_CMIC_SEMAPHORE_30r_ENUM
#define CMIC_SEMAPHORE_30_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_30_SHADOWr_ENUM
#define CMIC_SEMAPHORE_31r_ENUM BCM56560_A0_CMIC_SEMAPHORE_31r_ENUM
#define CMIC_SEMAPHORE_31_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_31_SHADOWr_ENUM
#define CMIC_SEMAPHORE_32r_ENUM BCM56560_A0_CMIC_SEMAPHORE_32r_ENUM
#define CMIC_SEMAPHORE_32_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_32_SHADOWr_ENUM
#define CMIC_SEMAPHORE_3_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_3_SHADOWr_ENUM
#define CMIC_SEMAPHORE_4r_ENUM BCM56560_A0_CMIC_SEMAPHORE_4r_ENUM
#define CMIC_SEMAPHORE_4_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_4_SHADOWr_ENUM
#define CMIC_SEMAPHORE_5r_ENUM BCM56560_A0_CMIC_SEMAPHORE_5r_ENUM
#define CMIC_SEMAPHORE_5_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_5_SHADOWr_ENUM
#define CMIC_SEMAPHORE_6r_ENUM BCM56560_A0_CMIC_SEMAPHORE_6r_ENUM
#define CMIC_SEMAPHORE_6_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_6_SHADOWr_ENUM
#define CMIC_SEMAPHORE_7r_ENUM BCM56560_A0_CMIC_SEMAPHORE_7r_ENUM
#define CMIC_SEMAPHORE_7_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_7_SHADOWr_ENUM
#define CMIC_SEMAPHORE_8r_ENUM BCM56560_A0_CMIC_SEMAPHORE_8r_ENUM
#define CMIC_SEMAPHORE_8_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_8_SHADOWr_ENUM
#define CMIC_SEMAPHORE_9r_ENUM BCM56560_A0_CMIC_SEMAPHORE_9r_ENUM
#define CMIC_SEMAPHORE_9_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_9_SHADOWr_ENUM
#define CMIC_SEMAPHORE_SHADOWr_ENUM BCM56560_A0_CMIC_SEMAPHORE_SHADOWr_ENUM
#define CMIC_SRAM_TM0_CONTROLr_ENUM BCM56560_A0_CMIC_SRAM_TM0_CONTROLr_ENUM
#define CMIC_SRAM_TM1_CONTROLr_ENUM BCM56560_A0_CMIC_SRAM_TM1_CONTROLr_ENUM
#define CMIC_SRAM_TM2_CONTROLr_ENUM BCM56560_A0_CMIC_SRAM_TM2_CONTROLr_ENUM
#define CMIC_SRAM_TM3_CONTROLr_ENUM BCM56560_A0_CMIC_SRAM_TM3_CONTROLr_ENUM
#define CMIC_SW_RSTr_ENUM BCM56560_A0_CMIC_SW_RSTr_ENUM
#define CMIC_TIM0_TIMER1BGLOADr_ENUM BCM56560_A0_CMIC_TIM0_TIMER1BGLOADr_ENUM
#define CMIC_TIM0_TIMER1CONTROLr_ENUM BCM56560_A0_CMIC_TIM0_TIMER1CONTROLr_ENUM
#define CMIC_TIM0_TIMER1INTCLRr_ENUM BCM56560_A0_CMIC_TIM0_TIMER1INTCLRr_ENUM
#define CMIC_TIM0_TIMER1LOADr_ENUM BCM56560_A0_CMIC_TIM0_TIMER1LOADr_ENUM
#define CMIC_TIM0_TIMER1MISr_ENUM BCM56560_A0_CMIC_TIM0_TIMER1MISr_ENUM
#define CMIC_TIM0_TIMER1RISr_ENUM BCM56560_A0_CMIC_TIM0_TIMER1RISr_ENUM
#define CMIC_TIM0_TIMER1VALUEr_ENUM BCM56560_A0_CMIC_TIM0_TIMER1VALUEr_ENUM
#define CMIC_TIM0_TIMER2BGLOADr_ENUM BCM56560_A0_CMIC_TIM0_TIMER2BGLOADr_ENUM
#define CMIC_TIM0_TIMER2CONTROLr_ENUM BCM56560_A0_CMIC_TIM0_TIMER2CONTROLr_ENUM
#define CMIC_TIM0_TIMER2INTCLRr_ENUM BCM56560_A0_CMIC_TIM0_TIMER2INTCLRr_ENUM
#define CMIC_TIM0_TIMER2LOADr_ENUM BCM56560_A0_CMIC_TIM0_TIMER2LOADr_ENUM
#define CMIC_TIM0_TIMER2MISr_ENUM BCM56560_A0_CMIC_TIM0_TIMER2MISr_ENUM
#define CMIC_TIM0_TIMER2RISr_ENUM BCM56560_A0_CMIC_TIM0_TIMER2RISr_ENUM
#define CMIC_TIM0_TIMER2VALUEr_ENUM BCM56560_A0_CMIC_TIM0_TIMER2VALUEr_ENUM
#define CMIC_TIM0_TIMERBGLOADr_ENUM BCM56560_A0_CMIC_TIM0_TIMERBGLOADr_ENUM
#define CMIC_TIM0_TIMERCONTROLr_ENUM BCM56560_A0_CMIC_TIM0_TIMERCONTROLr_ENUM
#define CMIC_TIM0_TIMERITCRr_ENUM BCM56560_A0_CMIC_TIM0_TIMERITCRr_ENUM
#define CMIC_TIM0_TIMERITOPr_ENUM BCM56560_A0_CMIC_TIM0_TIMERITOPr_ENUM
#define CMIC_TIM0_TIMERINTCLRr_ENUM BCM56560_A0_CMIC_TIM0_TIMERINTCLRr_ENUM
#define CMIC_TIM0_TIMERLOADr_ENUM BCM56560_A0_CMIC_TIM0_TIMERLOADr_ENUM
#define CMIC_TIM0_TIMERMISr_ENUM BCM56560_A0_CMIC_TIM0_TIMERMISr_ENUM
#define CMIC_TIM0_TIMERPCELLID0r_ENUM BCM56560_A0_CMIC_TIM0_TIMERPCELLID0r_ENUM
#define CMIC_TIM0_TIMERPCELLID1r_ENUM BCM56560_A0_CMIC_TIM0_TIMERPCELLID1r_ENUM
#define CMIC_TIM0_TIMERPCELLID2r_ENUM BCM56560_A0_CMIC_TIM0_TIMERPCELLID2r_ENUM
#define CMIC_TIM0_TIMERPCELLID3r_ENUM BCM56560_A0_CMIC_TIM0_TIMERPCELLID3r_ENUM
#define CMIC_TIM0_TIMERPERIPHID0r_ENUM BCM56560_A0_CMIC_TIM0_TIMERPERIPHID0r_ENUM
#define CMIC_TIM0_TIMERPERIPHID1r_ENUM BCM56560_A0_CMIC_TIM0_TIMERPERIPHID1r_ENUM
#define CMIC_TIM0_TIMERPERIPHID2r_ENUM BCM56560_A0_CMIC_TIM0_TIMERPERIPHID2r_ENUM
#define CMIC_TIM0_TIMERPERIPHID3r_ENUM BCM56560_A0_CMIC_TIM0_TIMERPERIPHID3r_ENUM
#define CMIC_TIM0_TIMERRISr_ENUM BCM56560_A0_CMIC_TIM0_TIMERRISr_ENUM
#define CMIC_TIM0_TIMERVALUEr_ENUM BCM56560_A0_CMIC_TIM0_TIMERVALUEr_ENUM
#define CMIC_TIM1_TIMER1BGLOADr_ENUM BCM56560_A0_CMIC_TIM1_TIMER1BGLOADr_ENUM
#define CMIC_TIM1_TIMER1CONTROLr_ENUM BCM56560_A0_CMIC_TIM1_TIMER1CONTROLr_ENUM
#define CMIC_TIM1_TIMER1INTCLRr_ENUM BCM56560_A0_CMIC_TIM1_TIMER1INTCLRr_ENUM
#define CMIC_TIM1_TIMER1LOADr_ENUM BCM56560_A0_CMIC_TIM1_TIMER1LOADr_ENUM
#define CMIC_TIM1_TIMER1MISr_ENUM BCM56560_A0_CMIC_TIM1_TIMER1MISr_ENUM
#define CMIC_TIM1_TIMER1RISr_ENUM BCM56560_A0_CMIC_TIM1_TIMER1RISr_ENUM
#define CMIC_TIM1_TIMER1VALUEr_ENUM BCM56560_A0_CMIC_TIM1_TIMER1VALUEr_ENUM
#define CMIC_TIM1_TIMER2BGLOADr_ENUM BCM56560_A0_CMIC_TIM1_TIMER2BGLOADr_ENUM
#define CMIC_TIM1_TIMER2CONTROLr_ENUM BCM56560_A0_CMIC_TIM1_TIMER2CONTROLr_ENUM
#define CMIC_TIM1_TIMER2INTCLRr_ENUM BCM56560_A0_CMIC_TIM1_TIMER2INTCLRr_ENUM
#define CMIC_TIM1_TIMER2LOADr_ENUM BCM56560_A0_CMIC_TIM1_TIMER2LOADr_ENUM
#define CMIC_TIM1_TIMER2MISr_ENUM BCM56560_A0_CMIC_TIM1_TIMER2MISr_ENUM
#define CMIC_TIM1_TIMER2RISr_ENUM BCM56560_A0_CMIC_TIM1_TIMER2RISr_ENUM
#define CMIC_TIM1_TIMER2VALUEr_ENUM BCM56560_A0_CMIC_TIM1_TIMER2VALUEr_ENUM
#define CMIC_TIM1_TIMERBGLOADr_ENUM BCM56560_A0_CMIC_TIM1_TIMERBGLOADr_ENUM
#define CMIC_TIM1_TIMERCONTROLr_ENUM BCM56560_A0_CMIC_TIM1_TIMERCONTROLr_ENUM
#define CMIC_TIM1_TIMERITCRr_ENUM BCM56560_A0_CMIC_TIM1_TIMERITCRr_ENUM
#define CMIC_TIM1_TIMERITOPr_ENUM BCM56560_A0_CMIC_TIM1_TIMERITOPr_ENUM
#define CMIC_TIM1_TIMERINTCLRr_ENUM BCM56560_A0_CMIC_TIM1_TIMERINTCLRr_ENUM
#define CMIC_TIM1_TIMERLOADr_ENUM BCM56560_A0_CMIC_TIM1_TIMERLOADr_ENUM
#define CMIC_TIM1_TIMERMISr_ENUM BCM56560_A0_CMIC_TIM1_TIMERMISr_ENUM
#define CMIC_TIM1_TIMERPCELLID0r_ENUM BCM56560_A0_CMIC_TIM1_TIMERPCELLID0r_ENUM
#define CMIC_TIM1_TIMERPCELLID1r_ENUM BCM56560_A0_CMIC_TIM1_TIMERPCELLID1r_ENUM
#define CMIC_TIM1_TIMERPCELLID2r_ENUM BCM56560_A0_CMIC_TIM1_TIMERPCELLID2r_ENUM
#define CMIC_TIM1_TIMERPCELLID3r_ENUM BCM56560_A0_CMIC_TIM1_TIMERPCELLID3r_ENUM
#define CMIC_TIM1_TIMERPERIPHID0r_ENUM BCM56560_A0_CMIC_TIM1_TIMERPERIPHID0r_ENUM
#define CMIC_TIM1_TIMERPERIPHID1r_ENUM BCM56560_A0_CMIC_TIM1_TIMERPERIPHID1r_ENUM
#define CMIC_TIM1_TIMERPERIPHID2r_ENUM BCM56560_A0_CMIC_TIM1_TIMERPERIPHID2r_ENUM
#define CMIC_TIM1_TIMERPERIPHID3r_ENUM BCM56560_A0_CMIC_TIM1_TIMERPERIPHID3r_ENUM
#define CMIC_TIM1_TIMERRISr_ENUM BCM56560_A0_CMIC_TIM1_TIMERRISr_ENUM
#define CMIC_TIM1_TIMERVALUEr_ENUM BCM56560_A0_CMIC_TIM1_TIMERVALUEr_ENUM
#define CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_CAPTURE_STATUS_1r_ENUM BCM56560_A0_CMIC_TIMESYNC_CAPTURE_STATUS_1r_ENUM
#define CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r_ENUM BCM56560_A0_CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r_ENUM
#define CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr_ENUM BCM56560_A0_CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr_ENUM
#define CMIC_TIMESYNC_FIFO_STATUSr_ENUM BCM56560_A0_CMIC_TIMESYNC_FIFO_STATUSr_ENUM
#define CMIC_TIMESYNC_GPIO_0_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_0_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_1_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_1_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_2_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_2_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_3_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_3_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_4_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_4_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_5_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_5_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_INPUT_DIVISORr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr_ENUM BCM56560_A0_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr_ENUM
#define CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_ENUM BCM56560_A0_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_ENUM
#define CMIC_TIMESYNC_INTERRUPT_CLRr_ENUM BCM56560_A0_CMIC_TIMESYNC_INTERRUPT_CLRr_ENUM
#define CMIC_TIMESYNC_INTERRUPT_ENABLEr_ENUM BCM56560_A0_CMIC_TIMESYNC_INTERRUPT_ENABLEr_ENUM
#define CMIC_TIMESYNC_INTERRUPT_STATUSr_ENUM BCM56560_A0_CMIC_TIMESYNC_INTERRUPT_STATUSr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr_ENUM BCM56560_A0_CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr_ENUM BCM56560_A0_CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr_ENUM
#define CMIC_TIMESYNC_TIME_CAPTURE_MODEr_ENUM BCM56560_A0_CMIC_TIMESYNC_TIME_CAPTURE_MODEr_ENUM
#define CMIC_TIMESYNC_TMr_ENUM BCM56560_A0_CMIC_TIMESYNC_TMr_ENUM
#define CMIC_TIMESYNC_TS0_COUNTER_ENABLEr_ENUM BCM56560_A0_CMIC_TIMESYNC_TS0_COUNTER_ENABLEr_ENUM
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr_ENUM BCM56560_A0_CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr_ENUM
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr_ENUM BCM56560_A0_CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr_ENUM
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr_ENUM BCM56560_A0_CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr_ENUM
#define CMIC_TIMESYNC_TS1_COUNTER_ENABLEr_ENUM BCM56560_A0_CMIC_TIMESYNC_TS1_COUNTER_ENABLEr_ENUM
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr_ENUM BCM56560_A0_CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr_ENUM
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr_ENUM BCM56560_A0_CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr_ENUM
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr_ENUM BCM56560_A0_CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr_ENUM
#define CMIC_TIMESYNC_TS_COUNTER_ENABLEr_ENUM BCM56560_A0_CMIC_TIMESYNC_TS_COUNTER_ENABLEr_ENUM
#define CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr_ENUM BCM56560_A0_CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr_ENUM
#define CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr_ENUM BCM56560_A0_CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr_ENUM
#define CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr_ENUM BCM56560_A0_CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr_ENUM
#define CMIC_TXBUF_CMC0_PKT_CNTr_ENUM BCM56560_A0_CMIC_TXBUF_CMC0_PKT_CNTr_ENUM
#define CMIC_TXBUF_CMC1_PKT_CNTr_ENUM BCM56560_A0_CMIC_TXBUF_CMC1_PKT_CNTr_ENUM
#define CMIC_TXBUF_CMC2_PKT_CNTr_ENUM BCM56560_A0_CMIC_TXBUF_CMC2_PKT_CNTr_ENUM
#define CMIC_TXBUF_CMC_PKT_CNTr_ENUM BCM56560_A0_CMIC_TXBUF_CMC_PKT_CNTr_ENUM
#define CMIC_TXBUF_CONFIGr_ENUM BCM56560_A0_CMIC_TXBUF_CONFIGr_ENUM
#define CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM BCM56560_A0_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM
#define CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM BCM56560_A0_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM
#define CMIC_TXBUF_DATABUF_TM_0r_ENUM BCM56560_A0_CMIC_TXBUF_DATABUF_TM_0r_ENUM
#define CMIC_TXBUF_DATABUF_TM_1r_ENUM BCM56560_A0_CMIC_TXBUF_DATABUF_TM_1r_ENUM
#define CMIC_TXBUF_DEBUGr_ENUM BCM56560_A0_CMIC_TXBUF_DEBUGr_ENUM
#define CMIC_TXBUF_ECCERR_CONTROLr_ENUM BCM56560_A0_CMIC_TXBUF_ECCERR_CONTROLr_ENUM
#define CMIC_TXBUF_IP_BUF_DEPTHr_ENUM BCM56560_A0_CMIC_TXBUF_IP_BUF_DEPTHr_ENUM
#define CMIC_TXBUF_IP_CREDr_ENUM BCM56560_A0_CMIC_TXBUF_IP_CREDr_ENUM
#define CMIC_TXBUF_MAX_BUF_LIMITSr_ENUM BCM56560_A0_CMIC_TXBUF_MAX_BUF_LIMITSr_ENUM
#define CMIC_TXBUF_MHDRBUF_TM_0r_ENUM BCM56560_A0_CMIC_TXBUF_MHDRBUF_TM_0r_ENUM
#define CMIC_TXBUF_MIN_BUF_LIMITSr_ENUM BCM56560_A0_CMIC_TXBUF_MIN_BUF_LIMITSr_ENUM
#define CMIC_TXBUF_RPE_PKT_CNTr_ENUM BCM56560_A0_CMIC_TXBUF_RPE_PKT_CNTr_ENUM
#define CMIC_TXBUF_STATr_ENUM BCM56560_A0_CMIC_TXBUF_STATr_ENUM
#define CMIC_TXBUF_STAT_CLRr_ENUM BCM56560_A0_CMIC_TXBUF_STAT_CLRr_ENUM
#define CMIC_UC0_CONFIGr_ENUM BCM56560_A0_CMIC_UC0_CONFIGr_ENUM
#define CMIC_UC1_CONFIGr_ENUM BCM56560_A0_CMIC_UC1_CONFIGr_ENUM
#define CMIC_UC_CONFIGr_ENUM BCM56560_A0_CMIC_UC_CONFIGr_ENUM
#define CMIC_V3_MIIM_BUS_SEL_MAP_127_120r_ENUM BCM56560_A0_CMIC_V3_MIIM_BUS_SEL_MAP_127_120r_ENUM
#define CNM_VERSION_CONTROLr_ENUM BCM56560_A0_CNM_VERSION_CONTROLr_ENUM
#define COEFC_MSG0r_ENUM BCM56560_A0_COEFC_MSG0r_ENUM
#define COE_FLOW_CONTROL_CONFIGr_ENUM BCM56560_A0_COE_FLOW_CONTROL_CONFIGr_ENUM
#define COE_VLAN_PAUSE_IDr_ENUM BCM56560_A0_COE_VLAN_PAUSE_IDr_ENUM
#define COE_VLAN_PAUSE_MACDA_LSr_ENUM BCM56560_A0_COE_VLAN_PAUSE_MACDA_LSr_ENUM
#define COE_VLAN_PAUSE_MACDA_MSr_ENUM BCM56560_A0_COE_VLAN_PAUSE_MACDA_MSr_ENUM
#define CONGESTION_STATE_BYTESr_ENUM BCM56560_A0_CONGESTION_STATE_BYTESr_ENUM
#define COS_MAP_SELm_ENUM BCM56560_A0_COS_MAP_SELm_ENUM
#define COS_MODE_X_64_0r_ENUM BCM56560_A0_COS_MODE_X_64_0r_ENUM
#define COS_MODE_X_64_1r_ENUM BCM56560_A0_COS_MODE_X_64_1r_ENUM
#define CPU_CONTROL_0r_ENUM BCM56560_A0_CPU_CONTROL_0r_ENUM
#define CPU_CONTROL_1r_ENUM BCM56560_A0_CPU_CONTROL_1r_ENUM
#define CPU_CONTROL_Mr_ENUM BCM56560_A0_CPU_CONTROL_Mr_ENUM
#define CPU_COS_CAM_BIST_CONFIGr_ENUM BCM56560_A0_CPU_COS_CAM_BIST_CONFIGr_ENUM
#define CPU_COS_CAM_BIST_DBG_DATAr_ENUM BCM56560_A0_CPU_COS_CAM_BIST_DBG_DATAr_ENUM
#define CPU_COS_CAM_BIST_STATUSr_ENUM BCM56560_A0_CPU_COS_CAM_BIST_STATUSr_ENUM
#define CPU_COS_CAM_DBGCTRLr_ENUM BCM56560_A0_CPU_COS_CAM_DBGCTRLr_ENUM
#define CPU_COS_MAPm_ENUM BCM56560_A0_CPU_COS_MAPm_ENUM
#define CPU_COS_MAP_DATA_ONLYm_ENUM BCM56560_A0_CPU_COS_MAP_DATA_ONLYm_ENUM
#define CPU_COS_MAP_ONLYm_ENUM BCM56560_A0_CPU_COS_MAP_ONLYm_ENUM
#define CPU_PBMm_ENUM BCM56560_A0_CPU_PBMm_ENUM
#define CPU_PBM_2m_ENUM BCM56560_A0_CPU_PBM_2m_ENUM
#define CPU_TS_MAPm_ENUM BCM56560_A0_CPU_TS_MAPm_ENUM
#define CTR_MEM_TMr_ENUM BCM56560_A0_CTR_MEM_TMr_ENUM
#define CXXPORT_INTR_ENABLEr_ENUM BCM56560_A0_CXXPORT_INTR_ENABLEr_ENUM
#define CXXPORT_INTR_STATUSr_ENUM BCM56560_A0_CXXPORT_INTR_STATUSr_ENUM
#define CXXPORT_LED_CHAIN_CONFIGr_ENUM BCM56560_A0_CXXPORT_LED_CHAIN_CONFIGr_ENUM
#define CXXPORT_MODE_REGr_ENUM BCM56560_A0_CXXPORT_MODE_REGr_ENUM
#define CXXPORT_POWER_SAVEr_ENUM BCM56560_A0_CXXPORT_POWER_SAVEr_ENUM
#define CXXPORT_SBUS_CONTROLr_ENUM BCM56560_A0_CXXPORT_SBUS_CONTROLr_ENUM
#define CXXPORT_SOFT_RESETr_ENUM BCM56560_A0_CXXPORT_SOFT_RESETr_ENUM
#define CXXPORT_SPARE_REGr_ENUM BCM56560_A0_CXXPORT_SPARE_REGr_ENUM
#define CXXPORT_WC_UCMEM_CTRLr_ENUM BCM56560_A0_CXXPORT_WC_UCMEM_CTRLr_ENUM
#define CXXPORT_WC_UCMEM_CTRL0r_ENUM BCM56560_A0_CXXPORT_WC_UCMEM_CTRL0r_ENUM
#define CXXPORT_WC_UCMEM_CTRL1r_ENUM BCM56560_A0_CXXPORT_WC_UCMEM_CTRL1r_ENUM
#define CXXPORT_WC_UCMEM_CTRL2r_ENUM BCM56560_A0_CXXPORT_WC_UCMEM_CTRL2r_ENUM
#define CXXPORT_WC_UCMEM_DATA0m_ENUM BCM56560_A0_CXXPORT_WC_UCMEM_DATA0m_ENUM
#define CXXPORT_WC_UCMEM_DATA1m_ENUM BCM56560_A0_CXXPORT_WC_UCMEM_DATA1m_ENUM
#define CXXPORT_WC_UCMEM_DATA2m_ENUM BCM56560_A0_CXXPORT_WC_UCMEM_DATA2m_ENUM
#define CXXPORT_XGXS0_CTRL0_REGr_ENUM BCM56560_A0_CXXPORT_XGXS0_CTRL0_REGr_ENUM
#define CXXPORT_XGXS0_CTRL1_REGr_ENUM BCM56560_A0_CXXPORT_XGXS0_CTRL1_REGr_ENUM
#define CXXPORT_XGXS0_CTRL2_REGr_ENUM BCM56560_A0_CXXPORT_XGXS0_CTRL2_REGr_ENUM
#define DEBUG0r_ENUM BCM56560_A0_DEBUG0r_ENUM
#define DEBUG1r_ENUM BCM56560_A0_DEBUG1r_ENUM
#define DEQ_CT_PURGE_CNT_Xr_ENUM BCM56560_A0_DEQ_CT_PURGE_CNT_Xr_ENUM
#define DEQ_IPMC_ERASE_CNT_Xr_ENUM BCM56560_A0_DEQ_IPMC_ERASE_CNT_Xr_ENUM
#define DEQ_MEMDEBUG0r_ENUM BCM56560_A0_DEQ_MEMDEBUG0r_ENUM
#define DEQ_MEMDEBUG1r_ENUM BCM56560_A0_DEQ_MEMDEBUG1r_ENUM
#define DEQ_MEMDEBUG2r_ENUM BCM56560_A0_DEQ_MEMDEBUG2r_ENUM
#define DEQ_MEMDEBUG3r_ENUM BCM56560_A0_DEQ_MEMDEBUG3r_ENUM
#define DEQ_QCN_LB_COSr_ENUM BCM56560_A0_DEQ_QCN_LB_COSr_ENUM
#define DEQ_SOP_CNT_Xr_ENUM BCM56560_A0_DEQ_SOP_CNT_Xr_ENUM
#define DEST_TRUNK_BITMAPm_ENUM BCM56560_A0_DEST_TRUNK_BITMAPm_ENUM
#define DLB_HGT_CURRENT_TIMEr_ENUM BCM56560_A0_DLB_HGT_CURRENT_TIMEr_ENUM
#define DLB_HGT_ETHERTYPE_ELIGIBILITY_MAPm_ENUM BCM56560_A0_DLB_HGT_ETHERTYPE_ELIGIBILITY_MAPm_ENUM
#define DLB_HGT_FLOWSETm_ENUM BCM56560_A0_DLB_HGT_FLOWSETm_ENUM
#define DLB_HGT_FLOWSET_PDA_CONTROLr_ENUM BCM56560_A0_DLB_HGT_FLOWSET_PDA_CONTROLr_ENUM
#define DLB_HGT_FLOWSET_TIMESTAMP_PAGEm_ENUM BCM56560_A0_DLB_HGT_FLOWSET_TIMESTAMP_PAGEm_ENUM
#define DLB_HGT_GROUP_CONTROLm_ENUM BCM56560_A0_DLB_HGT_GROUP_CONTROLm_ENUM
#define DLB_HGT_GROUP_MEMBERSHIPm_ENUM BCM56560_A0_DLB_HGT_GROUP_MEMBERSHIPm_ENUM
#define DLB_HGT_GROUP_STATSm_ENUM BCM56560_A0_DLB_HGT_GROUP_STATSm_ENUM
#define DLB_HGT_HIST_LOADm_ENUM BCM56560_A0_DLB_HGT_HIST_LOADm_ENUM
#define DLB_HGT_INST_LOADm_ENUM BCM56560_A0_DLB_HGT_INST_LOADm_ENUM
#define DLB_HGT_MEMBER_ATTRIBUTEm_ENUM BCM56560_A0_DLB_HGT_MEMBER_ATTRIBUTEm_ENUM
#define DLB_HGT_MEMBER_HW_STATEm_ENUM BCM56560_A0_DLB_HGT_MEMBER_HW_STATEm_ENUM
#define DLB_HGT_MEMBER_STATUSm_ENUM BCM56560_A0_DLB_HGT_MEMBER_STATUSm_ENUM
#define DLB_HGT_MEMBER_SW_STATEm_ENUM BCM56560_A0_DLB_HGT_MEMBER_SW_STATEm_ENUM
#define DLB_HGT_OPTIMAL_CANDIDATEm_ENUM BCM56560_A0_DLB_HGT_OPTIMAL_CANDIDATEm_ENUM
#define DLB_HGT_PLA_QUANTIZE_THRESHOLDm_ENUM BCM56560_A0_DLB_HGT_PLA_QUANTIZE_THRESHOLDm_ENUM
#define DLB_HGT_PORT_MEMBER_MAPm_ENUM BCM56560_A0_DLB_HGT_PORT_MEMBER_MAPm_ENUM
#define DLB_HGT_QUALITY_CONTROLm_ENUM BCM56560_A0_DLB_HGT_QUALITY_CONTROLm_ENUM
#define DLB_HGT_QUALITY_MAPPINGm_ENUM BCM56560_A0_DLB_HGT_QUALITY_MAPPINGm_ENUM
#define DLB_HGT_QUALITY_MEASURE_CONTROLr_ENUM BCM56560_A0_DLB_HGT_QUALITY_MEASURE_CONTROLr_ENUM
#define DLB_HGT_QUALITY_RESULTm_ENUM BCM56560_A0_DLB_HGT_QUALITY_RESULTm_ENUM
#define DLB_HGT_RANDOM_SELECTION_CONTROLr_ENUM BCM56560_A0_DLB_HGT_RANDOM_SELECTION_CONTROLr_ENUM
#define DLB_HGT_REFRESH_INDEXr_ENUM BCM56560_A0_DLB_HGT_REFRESH_INDEXr_ENUM
#define DLB_HGT_RR_SELECTION_POINTERm_ENUM BCM56560_A0_DLB_HGT_RR_SELECTION_POINTERm_ENUM
#define DLB_HGT_SER_CONTROLr_ENUM BCM56560_A0_DLB_HGT_SER_CONTROLr_ENUM
#define DNAT_DISCARDSr_ENUM BCM56560_A0_DNAT_DISCARDSr_ENUM
#define DNAT_TRANSLATIONSr_ENUM BCM56560_A0_DNAT_TRANSLATIONSr_ENUM
#define DOS_CONTROLr_ENUM BCM56560_A0_DOS_CONTROLr_ENUM
#define DOS_CONTROL_2r_ENUM BCM56560_A0_DOS_CONTROL_2r_ENUM
#define DOS_CONTROL_3r_ENUM BCM56560_A0_DOS_CONTROL_3r_ENUM
#define DROP_CBP_64r_ENUM BCM56560_A0_DROP_CBP_64r_ENUM
#define DROP_CONTROL_0r_ENUM BCM56560_A0_DROP_CONTROL_0r_ENUM
#define DROP_PKT_CNT_RQE_BYTE_64r_ENUM BCM56560_A0_DROP_PKT_CNT_RQE_BYTE_64r_ENUM
#define DROP_PKT_CNT_RQE_PKTr_ENUM BCM56560_A0_DROP_PKT_CNT_RQE_PKTr_ENUM
#define DROP_PKT_CNT_RQE_REDr_ENUM BCM56560_A0_DROP_PKT_CNT_RQE_REDr_ENUM
#define DROP_PKT_CNT_RQE_YELr_ENUM BCM56560_A0_DROP_PKT_CNT_RQE_YELr_ENUM
#define DROP_VECTOR_MASKm_ENUM BCM56560_A0_DROP_VECTOR_MASKm_ENUM
#define DSCP_TABLEm_ENUM BCM56560_A0_DSCP_TABLEm_ENUM
#define E2ECC_HOL_ENr_ENUM BCM56560_A0_E2ECC_HOL_ENr_ENUM
#define E2ECC_MAX_TX_TIMERr_ENUM BCM56560_A0_E2ECC_MAX_TX_TIMERr_ENUM
#define E2ECC_MIN_TX_TIMERr_ENUM BCM56560_A0_E2ECC_MIN_TX_TIMERr_ENUM
#define E2ECC_TX_ENABLE_BMPr_ENUM BCM56560_A0_E2ECC_TX_ENABLE_BMPr_ENUM
#define E2ECC_TX_MODEr_ENUM BCM56560_A0_E2ECC_TX_MODEr_ENUM
#define E2ECC_TX_PORTS_NUMr_ENUM BCM56560_A0_E2ECC_TX_PORTS_NUMr_ENUM
#define E2E_DROP_COUNTr_ENUM BCM56560_A0_E2E_DROP_COUNTr_ENUM
#define E2E_HOL_RX_DA_LSr_ENUM BCM56560_A0_E2E_HOL_RX_DA_LSr_ENUM
#define E2E_HOL_RX_DA_MSr_ENUM BCM56560_A0_E2E_HOL_RX_DA_MSr_ENUM
#define E2E_HOL_RX_LENGTH_TYPEr_ENUM BCM56560_A0_E2E_HOL_RX_LENGTH_TYPEr_ENUM
#define E2E_HOL_RX_OPCODEr_ENUM BCM56560_A0_E2E_HOL_RX_OPCODEr_ENUM
#define E2E_HOL_STATUSm_ENUM BCM56560_A0_E2E_HOL_STATUSm_ENUM
#define E2E_HOL_STATUS_1m_ENUM BCM56560_A0_E2E_HOL_STATUS_1m_ENUM
#define E2E_IBP_RX_DA_LSr_ENUM BCM56560_A0_E2E_IBP_RX_DA_LSr_ENUM
#define E2E_IBP_RX_DA_MSr_ENUM BCM56560_A0_E2E_IBP_RX_DA_MSr_ENUM
#define E2E_IBP_RX_LENGTH_TYPEr_ENUM BCM56560_A0_E2E_IBP_RX_LENGTH_TYPEr_ENUM
#define E2E_IBP_RX_OPCODEr_ENUM BCM56560_A0_E2E_IBP_RX_OPCODEr_ENUM
#define ECC_SINGLE_BIT_ERRORSr_ENUM BCM56560_A0_ECC_SINGLE_BIT_ERRORSr_ENUM
#define ECMP_CONFIGr_ENUM BCM56560_A0_ECMP_CONFIGr_ENUM
#define EDB_1DBG_Bm_ENUM BCM56560_A0_EDB_1DBG_Bm_ENUM
#define EFFECTIVE_PHB_SELECTm_ENUM BCM56560_A0_EFFECTIVE_PHB_SELECTm_ENUM
#define EFP_CAM_BIST_CONFIGr_ENUM BCM56560_A0_EFP_CAM_BIST_CONFIGr_ENUM
#define EFP_CAM_BIST_CONTROLr_ENUM BCM56560_A0_EFP_CAM_BIST_CONTROLr_ENUM
#define EFP_CAM_BIST_DBG_DATAr_ENUM BCM56560_A0_EFP_CAM_BIST_DBG_DATAr_ENUM
#define EFP_CAM_BIST_STATUSr_ENUM BCM56560_A0_EFP_CAM_BIST_STATUSr_ENUM
#define EFP_CLASSID_SELECTORr_ENUM BCM56560_A0_EFP_CLASSID_SELECTORr_ENUM
#define EFP_COUNTER_TABLEm_ENUM BCM56560_A0_EFP_COUNTER_TABLEm_ENUM
#define EFP_DEST_PORT_SELECTORr_ENUM BCM56560_A0_EFP_DEST_PORT_SELECTORr_ENUM
#define EFP_KEY4_DVP_SELECTORr_ENUM BCM56560_A0_EFP_KEY4_DVP_SELECTORr_ENUM
#define EFP_KEY4_MDL_SELECTORr_ENUM BCM56560_A0_EFP_KEY4_MDL_SELECTORr_ENUM
#define EFP_METER_CONTROLr_ENUM BCM56560_A0_EFP_METER_CONTROLr_ENUM
#define EFP_METER_TABLEm_ENUM BCM56560_A0_EFP_METER_TABLEm_ENUM
#define EFP_PARITY_CONTROLr_ENUM BCM56560_A0_EFP_PARITY_CONTROLr_ENUM
#define EFP_POLICY_TABLEm_ENUM BCM56560_A0_EFP_POLICY_TABLEm_ENUM
#define EFP_RAM_CONTROLr_ENUM BCM56560_A0_EFP_RAM_CONTROLr_ENUM
#define EFP_RAM_CONTROL_1r_ENUM BCM56560_A0_EFP_RAM_CONTROL_1r_ENUM
#define EFP_RAM_CONTROL_2r_ENUM BCM56560_A0_EFP_RAM_CONTROL_2r_ENUM
#define EFP_SLICE_CONTROLr_ENUM BCM56560_A0_EFP_SLICE_CONTROLr_ENUM
#define EFP_SLICE_MAPr_ENUM BCM56560_A0_EFP_SLICE_MAPr_ENUM
#define EFP_TCAMm_ENUM BCM56560_A0_EFP_TCAMm_ENUM
#define EFP_TCAM_BLKSELr_ENUM BCM56560_A0_EFP_TCAM_BLKSELr_ENUM
#define EGR_1588OMPLSr_ENUM BCM56560_A0_EGR_1588OMPLSr_ENUM
#define EGR_1588_EGRESS_CTRLr_ENUM BCM56560_A0_EGR_1588_EGRESS_CTRLr_ENUM
#define EGR_1588_INGRESS_CTRLr_ENUM BCM56560_A0_EGR_1588_INGRESS_CTRLr_ENUM
#define EGR_1588_LINK_DELAY_64r_ENUM BCM56560_A0_EGR_1588_LINK_DELAY_64r_ENUM
#define EGR_1588_PARSING_CONTROLr_ENUM BCM56560_A0_EGR_1588_PARSING_CONTROLr_ENUM
#define EGR_1588_SAm_ENUM BCM56560_A0_EGR_1588_SAm_ENUM
#define EGR_ARB_MISC_CONTROLr_ENUM BCM56560_A0_EGR_ARB_MISC_CONTROLr_ENUM
#define EGR_ARB_TIMEOUT_CONTROLr_ENUM BCM56560_A0_EGR_ARB_TIMEOUT_CONTROLr_ENUM
#define EGR_BYPASS_CTRLr_ENUM BCM56560_A0_EGR_BYPASS_CTRLr_ENUM
#define EGR_CONFIGr_ENUM BCM56560_A0_EGR_CONFIGr_ENUM
#define EGR_CONFIG_1r_ENUM BCM56560_A0_EGR_CONFIG_1r_ENUM
#define EGR_COUNTER_CONTROLm_ENUM BCM56560_A0_EGR_COUNTER_CONTROLm_ENUM
#define EGR_DATABUF_RAM_CONTROL_0r_ENUM BCM56560_A0_EGR_DATABUF_RAM_CONTROL_0r_ENUM
#define EGR_DATABUF_RAM_CONTROL_1r_ENUM BCM56560_A0_EGR_DATABUF_RAM_CONTROL_1r_ENUM
#define EGR_DATABUF_RAM_CONTROL_2r_ENUM BCM56560_A0_EGR_DATABUF_RAM_CONTROL_2r_ENUM
#define EGR_DATABUF_RAM_CONTROL_3r_ENUM BCM56560_A0_EGR_DATABUF_RAM_CONTROL_3r_ENUM
#define EGR_DATABUF_RAM_CONTROL_4r_ENUM BCM56560_A0_EGR_DATABUF_RAM_CONTROL_4r_ENUM
#define EGR_DATABUF_RAM_CONTROL_MISCr_ENUM BCM56560_A0_EGR_DATABUF_RAM_CONTROL_MISCr_ENUM
#define EGR_DBGr_ENUM BCM56560_A0_EGR_DBGr_ENUM
#define EGR_DGPP_TO_NHIm_ENUM BCM56560_A0_EGR_DGPP_TO_NHIm_ENUM
#define EGR_DGPP_TO_NHI_MODBASEm_ENUM BCM56560_A0_EGR_DGPP_TO_NHI_MODBASEm_ENUM
#define EGR_DROP_VECTORr_ENUM BCM56560_A0_EGR_DROP_VECTORr_ENUM
#define EGR_DROP_VECTOR_MASKr_ENUM BCM56560_A0_EGR_DROP_VECTOR_MASKr_ENUM
#define EGR_DSCP_ECN_MAPm_ENUM BCM56560_A0_EGR_DSCP_ECN_MAPm_ENUM
#define EGR_DSCP_TABLEm_ENUM BCM56560_A0_EGR_DSCP_TABLEm_ENUM
#define EGR_DVP_ATTRIBUTEm_ENUM BCM56560_A0_EGR_DVP_ATTRIBUTEm_ENUM
#define EGR_DVP_ATTRIBUTE_1m_ENUM BCM56560_A0_EGR_DVP_ATTRIBUTE_1m_ENUM
#define EGR_EDATABUF_EN_COR_ERR_RPTr_ENUM BCM56560_A0_EGR_EDATABUF_EN_COR_ERR_RPTr_ENUM
#define EGR_EDATABUF_EN_COR_ERR_RPT_1r_ENUM BCM56560_A0_EGR_EDATABUF_EN_COR_ERR_RPT_1r_ENUM
#define EGR_EDATABUF_PARITY_CONTROLr_ENUM BCM56560_A0_EGR_EDATABUF_PARITY_CONTROLr_ENUM
#define EGR_EDB_CTRL_PARITY_ENr_ENUM BCM56560_A0_EGR_EDB_CTRL_PARITY_ENr_ENUM
#define EGR_EDB_MISC_CTRLr_ENUM BCM56560_A0_EGR_EDB_MISC_CTRLr_ENUM
#define EGR_EDB_XMIT_CTRLm_ENUM BCM56560_A0_EGR_EDB_XMIT_CTRLm_ENUM
#define EGR_EFFECTIVE_PHB_SELECTm_ENUM BCM56560_A0_EGR_EFFECTIVE_PHB_SELECTm_ENUM
#define EGR_EFPMOD_PARITY_CONTROLr_ENUM BCM56560_A0_EGR_EFPMOD_PARITY_CONTROLr_ENUM
#define EGR_EFPMOD_RAM_CONTROLr_ENUM BCM56560_A0_EGR_EFPMOD_RAM_CONTROLr_ENUM
#define EGR_EFPPARS_PARITY_CONTROLr_ENUM BCM56560_A0_EGR_EFPPARS_PARITY_CONTROLr_ENUM
#define EGR_EFPPARS_RAM_CONTROLr_ENUM BCM56560_A0_EGR_EFPPARS_RAM_CONTROLr_ENUM
#define EGR_EFPPARS_SER_CONTROLr_ENUM BCM56560_A0_EGR_EFPPARS_SER_CONTROLr_ENUM
#define EGR_EFPPARS_TABLE_CONTROLr_ENUM BCM56560_A0_EGR_EFPPARS_TABLE_CONTROLr_ENUM
#define EGR_EHCPM_ECC_PARITY_CONTROLr_ENUM BCM56560_A0_EGR_EHCPM_ECC_PARITY_CONTROLr_ENUM
#define EGR_EHCPM_EN_COR_ERR_RPTr_ENUM BCM56560_A0_EGR_EHCPM_EN_COR_ERR_RPTr_ENUM
#define EGR_EHCPM_RAM_CONTROL_STBYr_ENUM BCM56560_A0_EGR_EHCPM_RAM_CONTROL_STBYr_ENUM
#define EGR_EHCPM_SER_CONTROLr_ENUM BCM56560_A0_EGR_EHCPM_SER_CONTROLr_ENUM
#define EGR_EHG_ETHERTYPEr_ENUM BCM56560_A0_EGR_EHG_ETHERTYPEr_ENUM
#define EGR_EHG_HEADER_CONTROLr_ENUM BCM56560_A0_EGR_EHG_HEADER_CONTROLr_ENUM
#define EGR_EL3_ECC_PARITY_CONTROLr_ENUM BCM56560_A0_EGR_EL3_ECC_PARITY_CONTROLr_ENUM
#define EGR_EL3_EN_COR_ERR_RPTr_ENUM BCM56560_A0_EGR_EL3_EN_COR_ERR_RPTr_ENUM
#define EGR_EL3_RAM_CONTROLr_ENUM BCM56560_A0_EGR_EL3_RAM_CONTROLr_ENUM
#define EGR_EL3_RAM_CONTROL_10r_ENUM BCM56560_A0_EGR_EL3_RAM_CONTROL_10r_ENUM
#define EGR_EL3_RAM_CONTROL_2r_ENUM BCM56560_A0_EGR_EL3_RAM_CONTROL_2r_ENUM
#define EGR_EL3_RAM_CONTROL_3r_ENUM BCM56560_A0_EGR_EL3_RAM_CONTROL_3r_ENUM
#define EGR_EL3_RAM_CONTROL_4r_ENUM BCM56560_A0_EGR_EL3_RAM_CONTROL_4r_ENUM
#define EGR_EL3_RAM_CONTROL_5r_ENUM BCM56560_A0_EGR_EL3_RAM_CONTROL_5r_ENUM
#define EGR_EL3_RAM_CONTROL_6r_ENUM BCM56560_A0_EGR_EL3_RAM_CONTROL_6r_ENUM
#define EGR_EL3_RAM_CONTROL_7r_ENUM BCM56560_A0_EGR_EL3_RAM_CONTROL_7r_ENUM
#define EGR_EL3_RAM_CONTROL_8r_ENUM BCM56560_A0_EGR_EL3_RAM_CONTROL_8r_ENUM
#define EGR_EL3_RAM_CONTROL_9r_ENUM BCM56560_A0_EGR_EL3_RAM_CONTROL_9r_ENUM
#define EGR_EL3_RAM_CONTROL_MISCr_ENUM BCM56560_A0_EGR_EL3_RAM_CONTROL_MISCr_ENUM
#define EGR_EM_MTP_INDEXm_ENUM BCM56560_A0_EGR_EM_MTP_INDEXm_ENUM
#define EGR_ENABLEm_ENUM BCM56560_A0_EGR_ENABLEm_ENUM
#define EGR_EPMOD_PARITY_CONTROLr_ENUM BCM56560_A0_EGR_EPMOD_PARITY_CONTROLr_ENUM
#define EGR_EPMOD_RAM_CONTROL_1r_ENUM BCM56560_A0_EGR_EPMOD_RAM_CONTROL_1r_ENUM
#define EGR_EPMOD_RAM_CONTROL_2r_ENUM BCM56560_A0_EGR_EPMOD_RAM_CONTROL_2r_ENUM
#define EGR_EPMOD_SER_CONTROLr_ENUM BCM56560_A0_EGR_EPMOD_SER_CONTROLr_ENUM
#define EGR_EP_REDIRECT_EM_MTP_INDEXm_ENUM BCM56560_A0_EGR_EP_REDIRECT_EM_MTP_INDEXm_ENUM
#define EGR_ETAG_MULTICAST_RANGEr_ENUM BCM56560_A0_EGR_ETAG_MULTICAST_RANGEr_ENUM
#define EGR_ETAG_PCP_MAPPINGm_ENUM BCM56560_A0_EGR_ETAG_PCP_MAPPINGm_ENUM
#define EGR_EVLAN_EN_COR_ERR_RPTr_ENUM BCM56560_A0_EGR_EVLAN_EN_COR_ERR_RPTr_ENUM
#define EGR_FCOE_CONTROL_1m_ENUM BCM56560_A0_EGR_FCOE_CONTROL_1m_ENUM
#define EGR_FCOE_DELIMITER_ERROR_FRAMESr_ENUM BCM56560_A0_EGR_FCOE_DELIMITER_ERROR_FRAMESr_ENUM
#define EGR_FCOE_ETHERTYPEr_ENUM BCM56560_A0_EGR_FCOE_ETHERTYPEr_ENUM
#define EGR_FCOE_INVALID_CRC_FRAMESr_ENUM BCM56560_A0_EGR_FCOE_INVALID_CRC_FRAMESr_ENUM
#define EGR_FC_HEADER_TYPEm_ENUM BCM56560_A0_EGR_FC_HEADER_TYPEm_ENUM
#define EGR_FLEXIBLE_IPV6_EXT_HDRr_ENUM BCM56560_A0_EGR_FLEXIBLE_IPV6_EXT_HDRr_ENUM
#define EGR_FLEXPORT_EXTRA_HOLDINGr_ENUM BCM56560_A0_EGR_FLEXPORT_EXTRA_HOLDINGr_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_0m_ENUM BCM56560_A0_EGR_FLEX_CTR_COUNTER_TABLE_0m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_1m_ENUM BCM56560_A0_EGR_FLEX_CTR_COUNTER_TABLE_1m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_2m_ENUM BCM56560_A0_EGR_FLEX_CTR_COUNTER_TABLE_2m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_3m_ENUM BCM56560_A0_EGR_FLEX_CTR_COUNTER_TABLE_3m_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROLr_ENUM BCM56560_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROLr_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM BCM56560_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM BCM56560_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM BCM56560_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM
#define EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM BCM56560_A0_EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROLr_ENUM BCM56560_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROLr_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM BCM56560_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM BCM56560_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM BCM56560_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM
#define EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM BCM56560_A0_EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_0m_ENUM BCM56560_A0_EGR_FLEX_CTR_OFFSET_TABLE_0m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_1m_ENUM BCM56560_A0_EGR_FLEX_CTR_OFFSET_TABLE_1m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_2m_ENUM BCM56560_A0_EGR_FLEX_CTR_OFFSET_TABLE_2m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_3m_ENUM BCM56560_A0_EGR_FLEX_CTR_OFFSET_TABLE_3m_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM BCM56560_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM BCM56560_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM BCM56560_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM
#define EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM BCM56560_A0_EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEYr_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEYr_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_10r_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_10r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_11r_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_11r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_12r_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_12r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_13r_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_13r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_14r_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_14r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_15r_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_15r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_8r_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_8r_ENUM
#define EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_9r_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_9r_ENUM
#define EGR_FLEX_CTR_PKT_PRI_MAPm_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_PRI_MAPm_ENUM
#define EGR_FLEX_CTR_PKT_RES_MAPm_ENUM BCM56560_A0_EGR_FLEX_CTR_PKT_RES_MAPm_ENUM
#define EGR_FLEX_CTR_PORT_MAPm_ENUM BCM56560_A0_EGR_FLEX_CTR_PORT_MAPm_ENUM
#define EGR_FLEX_CTR_PRI_CNG_MAPm_ENUM BCM56560_A0_EGR_FLEX_CTR_PRI_CNG_MAPm_ENUM
#define EGR_FLEX_CTR_TOS_MAPm_ENUM BCM56560_A0_EGR_FLEX_CTR_TOS_MAPm_ENUM
#define EGR_FORCE_REGEN_CRC_DSTm_ENUM BCM56560_A0_EGR_FORCE_REGEN_CRC_DSTm_ENUM
#define EGR_FORCE_REGEN_CRC_SRCm_ENUM BCM56560_A0_EGR_FORCE_REGEN_CRC_SRCm_ENUM
#define EGR_FORCE_SAF_CONFIGr_ENUM BCM56560_A0_EGR_FORCE_SAF_CONFIGr_ENUM
#define EGR_FRAGMENT_ID_TABLEm_ENUM BCM56560_A0_EGR_FRAGMENT_ID_TABLEm_ENUM
#define EGR_GPP_ATTRIBUTESm_ENUM BCM56560_A0_EGR_GPP_ATTRIBUTESm_ENUM
#define EGR_GPP_ATTRIBUTES_MODBASEm_ENUM BCM56560_A0_EGR_GPP_ATTRIBUTES_MODBASEm_ENUM
#define EGR_HBFC_CNM_ETHERTYPEr_ENUM BCM56560_A0_EGR_HBFC_CNM_ETHERTYPEr_ENUM
#define EGR_HBFC_CNTAG_ETHERTYPEr_ENUM BCM56560_A0_EGR_HBFC_CNTAG_ETHERTYPEr_ENUM
#define EGR_HBFC_CNTAG_ETHERTYPE_2r_ENUM BCM56560_A0_EGR_HBFC_CNTAG_ETHERTYPE_2r_ENUM
#define EGR_HG_EH_CONTROL_64r_ENUM BCM56560_A0_EGR_HG_EH_CONTROL_64r_ENUM
#define EGR_HG_HDR_PROT_STATUS_TX_CONTROLr_ENUM BCM56560_A0_EGR_HG_HDR_PROT_STATUS_TX_CONTROLr_ENUM
#define EGR_HW_RESET_CONTROL_0r_ENUM BCM56560_A0_EGR_HW_RESET_CONTROL_0r_ENUM
#define EGR_HW_RESET_CONTROL_1r_ENUM BCM56560_A0_EGR_HW_RESET_CONTROL_1r_ENUM
#define EGR_IM_MTP_INDEXm_ENUM BCM56560_A0_EGR_IM_MTP_INDEXm_ENUM
#define EGR_INGRESS_PORT_TPID_SELECTr_ENUM BCM56560_A0_EGR_INGRESS_PORT_TPID_SELECTr_ENUM
#define EGR_ING_PORTm_ENUM BCM56560_A0_EGR_ING_PORTm_ENUM
#define EGR_INTR_ENABLEr_ENUM BCM56560_A0_EGR_INTR_ENABLEr_ENUM
#define EGR_INTR_STATUSr_ENUM BCM56560_A0_EGR_INTR_STATUSr_ENUM
#define EGR_IPMCm_ENUM BCM56560_A0_EGR_IPMCm_ENUM
#define EGR_IPMC_CFG2m_ENUM BCM56560_A0_EGR_IPMC_CFG2m_ENUM
#define EGR_IP_TUNNELm_ENUM BCM56560_A0_EGR_IP_TUNNELm_ENUM
#define EGR_IP_TUNNEL_IPV6m_ENUM BCM56560_A0_EGR_IP_TUNNEL_IPV6m_ENUM
#define EGR_IP_TUNNEL_MPLSm_ENUM BCM56560_A0_EGR_IP_TUNNEL_MPLSm_ENUM
#define EGR_L1_CLK_RECOVERY_CTRLr_ENUM BCM56560_A0_EGR_L1_CLK_RECOVERY_CTRLr_ENUM
#define EGR_L2GRE_CONTROLr_ENUM BCM56560_A0_EGR_L2GRE_CONTROLr_ENUM
#define EGR_L3_INTFm_ENUM BCM56560_A0_EGR_L3_INTFm_ENUM
#define EGR_L3_INTF_BANK_SELr_ENUM BCM56560_A0_EGR_L3_INTF_BANK_SELr_ENUM
#define EGR_L3_NEXT_HOPm_ENUM BCM56560_A0_EGR_L3_NEXT_HOPm_ENUM
#define EGR_L3_NEXT_HOP_1m_ENUM BCM56560_A0_EGR_L3_NEXT_HOP_1m_ENUM
#define EGR_L3_NEXT_HOP_BANK_SELr_ENUM BCM56560_A0_EGR_L3_NEXT_HOP_BANK_SELr_ENUM
#define EGR_L3_TUNNEL_PFM_VIDr_ENUM BCM56560_A0_EGR_L3_TUNNEL_PFM_VIDr_ENUM
#define EGR_LBR_OPCODEr_ENUM BCM56560_A0_EGR_LBR_OPCODEr_ENUM
#define EGR_LOGIC_TO_PHYS_MAPr_ENUM BCM56560_A0_EGR_LOGIC_TO_PHYS_MAPr_ENUM
#define EGR_LOOPBACK_PORT_TPIDr_ENUM BCM56560_A0_EGR_LOOPBACK_PORT_TPIDr_ENUM
#define EGR_LPORT_PROFILEm_ENUM BCM56560_A0_EGR_LPORT_PROFILEm_ENUM
#define EGR_MACDA_OUI_PROFILEm_ENUM BCM56560_A0_EGR_MACDA_OUI_PROFILEm_ENUM
#define EGR_MAC_DA_PROFILEm_ENUM BCM56560_A0_EGR_MAC_DA_PROFILEm_ENUM
#define EGR_MAP_MHm_ENUM BCM56560_A0_EGR_MAP_MHm_ENUM
#define EGR_MASKm_ENUM BCM56560_A0_EGR_MASKm_ENUM
#define EGR_MASK_MODBASEm_ENUM BCM56560_A0_EGR_MASK_MODBASEm_ENUM
#define EGR_MAX_USED_ENTRIESm_ENUM BCM56560_A0_EGR_MAX_USED_ENTRIESm_ENUM
#define EGR_MC_CONTROL_1r_ENUM BCM56560_A0_EGR_MC_CONTROL_1r_ENUM
#define EGR_MC_CONTROL_2r_ENUM BCM56560_A0_EGR_MC_CONTROL_2r_ENUM
#define EGR_MIM_ETHERTYPEr_ENUM BCM56560_A0_EGR_MIM_ETHERTYPEr_ENUM
#define EGR_MIRROR_ENCAP_CONTROLm_ENUM BCM56560_A0_EGR_MIRROR_ENCAP_CONTROLm_ENUM
#define EGR_MIRROR_ENCAP_DATA_1m_ENUM BCM56560_A0_EGR_MIRROR_ENCAP_DATA_1m_ENUM
#define EGR_MIRROR_ENCAP_DATA_2m_ENUM BCM56560_A0_EGR_MIRROR_ENCAP_DATA_2m_ENUM
#define EGR_MIRROR_SELECTr_ENUM BCM56560_A0_EGR_MIRROR_SELECTr_ENUM
#define EGR_MMU_CREDIT_LIMITm_ENUM BCM56560_A0_EGR_MMU_CREDIT_LIMITm_ENUM
#define EGR_MMU_REQUESTSm_ENUM BCM56560_A0_EGR_MMU_REQUESTSm_ENUM
#define EGR_MODMAP_CTRLr_ENUM BCM56560_A0_EGR_MODMAP_CTRLr_ENUM
#define EGR_MOD_MAP_TABLEm_ENUM BCM56560_A0_EGR_MOD_MAP_TABLEm_ENUM
#define EGR_MPLS_ENTROPY_LABEL_CONTROLr_ENUM BCM56560_A0_EGR_MPLS_ENTROPY_LABEL_CONTROLr_ENUM
#define EGR_MPLS_EXP_MAPPING_1m_ENUM BCM56560_A0_EGR_MPLS_EXP_MAPPING_1m_ENUM
#define EGR_MPLS_EXP_MAPPING_2m_ENUM BCM56560_A0_EGR_MPLS_EXP_MAPPING_2m_ENUM
#define EGR_MPLS_EXP_MAPPING_3m_ENUM BCM56560_A0_EGR_MPLS_EXP_MAPPING_3m_ENUM
#define EGR_MPLS_EXP_PRI_MAPPINGm_ENUM BCM56560_A0_EGR_MPLS_EXP_PRI_MAPPINGm_ENUM
#define EGR_MPLS_PRI_MAPPINGm_ENUM BCM56560_A0_EGR_MPLS_PRI_MAPPINGm_ENUM
#define EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm_ENUM BCM56560_A0_EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm_ENUM
#define EGR_MTUm_ENUM BCM56560_A0_EGR_MTUm_ENUM
#define EGR_MULTICAST_MAC_ADDRm_ENUM BCM56560_A0_EGR_MULTICAST_MAC_ADDRm_ENUM
#define EGR_MULTICAST_MAC_ADDR_MASKr_ENUM BCM56560_A0_EGR_MULTICAST_MAC_ADDR_MASKr_ENUM
#define EGR_MY_MODID_SET_64r_ENUM BCM56560_A0_EGR_MY_MODID_SET_64r_ENUM
#define EGR_NAT_PACKET_EDIT_INFOm_ENUM BCM56560_A0_EGR_NAT_PACKET_EDIT_INFOm_ENUM
#define EGR_NETWORK_PRUNE_CONTROLm_ENUM BCM56560_A0_EGR_NETWORK_PRUNE_CONTROLm_ENUM
#define EGR_NIV_CONFIGr_ENUM BCM56560_A0_EGR_NIV_CONFIGr_ENUM
#define EGR_NIV_ETHERTYPEr_ENUM BCM56560_A0_EGR_NIV_ETHERTYPEr_ENUM
#define EGR_NIV_ETHERTYPE_2r_ENUM BCM56560_A0_EGR_NIV_ETHERTYPE_2r_ENUM
#define EGR_OAM_SAT_MISC_ETHERTYPEr_ENUM BCM56560_A0_EGR_OAM_SAT_MISC_ETHERTYPEr_ENUM
#define EGR_OAM_SAT_MISC_ETHERTYPE_0r_ENUM BCM56560_A0_EGR_OAM_SAT_MISC_ETHERTYPE_0r_ENUM
#define EGR_OAM_SAT_MISC_ETHERTYPE_1r_ENUM BCM56560_A0_EGR_OAM_SAT_MISC_ETHERTYPE_1r_ENUM
#define EGR_OAM_SAT_MISC_ETHERTYPE_2r_ENUM BCM56560_A0_EGR_OAM_SAT_MISC_ETHERTYPE_2r_ENUM
#define EGR_OAM_SAT_MISC_ETHERTYPE_3r_ENUM BCM56560_A0_EGR_OAM_SAT_MISC_ETHERTYPE_3r_ENUM
#define EGR_OAM_SAT_MISC_MAC_SAr_ENUM BCM56560_A0_EGR_OAM_SAT_MISC_MAC_SAr_ENUM
#define EGR_OLP_CONFIG_1m_ENUM BCM56560_A0_EGR_OLP_CONFIG_1m_ENUM
#define EGR_OLP_CONFIG_2m_ENUM BCM56560_A0_EGR_OLP_CONFIG_2m_ENUM
#define EGR_OLP_DGPP_CONFIGm_ENUM BCM56560_A0_EGR_OLP_DGPP_CONFIGm_ENUM
#define EGR_OLP_DGPP_CONFIG_1m_ENUM BCM56560_A0_EGR_OLP_DGPP_CONFIG_1m_ENUM
#define EGR_OLP_HEADER_TYPE_MAPPINGm_ENUM BCM56560_A0_EGR_OLP_HEADER_TYPE_MAPPINGm_ENUM
#define EGR_OLP_HEADER_TYPE_MAPPING_1m_ENUM BCM56560_A0_EGR_OLP_HEADER_TYPE_MAPPING_1m_ENUM
#define EGR_OLP_SGPP_CONFIGr_ENUM BCM56560_A0_EGR_OLP_SGPP_CONFIGr_ENUM
#define EGR_OLP_VLANr_ENUM BCM56560_A0_EGR_OLP_VLANr_ENUM
#define EGR_OLP_VLAN_1r_ENUM BCM56560_A0_EGR_OLP_VLAN_1r_ENUM
#define EGR_OUTER_TPIDr_ENUM BCM56560_A0_EGR_OUTER_TPIDr_ENUM
#define EGR_OUTER_TPID_0r_ENUM BCM56560_A0_EGR_OUTER_TPID_0r_ENUM
#define EGR_OUTER_TPID_1r_ENUM BCM56560_A0_EGR_OUTER_TPID_1r_ENUM
#define EGR_OUTER_TPID_2r_ENUM BCM56560_A0_EGR_OUTER_TPID_2r_ENUM
#define EGR_OUTER_TPID_3r_ENUM BCM56560_A0_EGR_OUTER_TPID_3r_ENUM
#define EGR_PERQ_XMT_COUNTERSm_ENUM BCM56560_A0_EGR_PERQ_XMT_COUNTERSm_ENUM
#define EGR_PER_PORT_BUFFER_OVERFLOWm_ENUM BCM56560_A0_EGR_PER_PORT_BUFFER_OVERFLOWm_ENUM
#define EGR_PER_PORT_BUFFER_SFT_RESETm_ENUM BCM56560_A0_EGR_PER_PORT_BUFFER_SFT_RESETm_ENUM
#define EGR_PE_ETHERTYPEr_ENUM BCM56560_A0_EGR_PE_ETHERTYPEr_ENUM
#define EGR_PE_ETHERTYPE_2r_ENUM BCM56560_A0_EGR_PE_ETHERTYPE_2r_ENUM
#define EGR_PFC_CONTROLm_ENUM BCM56560_A0_EGR_PFC_CONTROLm_ENUM
#define EGR_PKT_MODS_CONTROLr_ENUM BCM56560_A0_EGR_PKT_MODS_CONTROLr_ENUM
#define EGR_PORTm_ENUM BCM56560_A0_EGR_PORTm_ENUM
#define EGR_PORT_1m_ENUM BCM56560_A0_EGR_PORT_1m_ENUM
#define EGR_PORT_BUFFER_CLK_SHUTDOWNr_ENUM BCM56560_A0_EGR_PORT_BUFFER_CLK_SHUTDOWNr_ENUM
#define EGR_PORT_CREDIT_RESETm_ENUM BCM56560_A0_EGR_PORT_CREDIT_RESETm_ENUM
#define EGR_PORT_REQUESTSm_ENUM BCM56560_A0_EGR_PORT_REQUESTSm_ENUM
#define EGR_PRI_CNG_MAPm_ENUM BCM56560_A0_EGR_PRI_CNG_MAPm_ENUM
#define EGR_PVLAN_EPORT_CONTROLr_ENUM BCM56560_A0_EGR_PVLAN_EPORT_CONTROLr_ENUM
#define EGR_PW_INIT_COUNTERSm_ENUM BCM56560_A0_EGR_PW_INIT_COUNTERSm_ENUM
#define EGR_QCN_CNM_CONTROL_1r_ENUM BCM56560_A0_EGR_QCN_CNM_CONTROL_1r_ENUM
#define EGR_QCN_CNM_CONTROL_2r_ENUM BCM56560_A0_EGR_QCN_CNM_CONTROL_2r_ENUM
#define EGR_QCN_CNM_CONTROL_TABLEm_ENUM BCM56560_A0_EGR_QCN_CNM_CONTROL_TABLEm_ENUM
#define EGR_QCN_CNM_ETHERTYPEr_ENUM BCM56560_A0_EGR_QCN_CNM_ETHERTYPEr_ENUM
#define EGR_QCN_CNM_LBMH_CONTROLr_ENUM BCM56560_A0_EGR_QCN_CNM_LBMH_CONTROLr_ENUM
#define EGR_QCN_CNTAG_ETHERTYPEr_ENUM BCM56560_A0_EGR_QCN_CNTAG_ETHERTYPEr_ENUM
#define EGR_QCN_CNTAG_ETHERTYPE_2r_ENUM BCM56560_A0_EGR_QCN_CNTAG_ETHERTYPE_2r_ENUM
#define EGR_Q_BEGINr_ENUM BCM56560_A0_EGR_Q_BEGINr_ENUM
#define EGR_Q_ENDr_ENUM BCM56560_A0_EGR_Q_ENDr_ENUM
#define EGR_RDB_DROP_VECTOR_MASKr_ENUM BCM56560_A0_EGR_RDB_DROP_VECTOR_MASKr_ENUM
#define EGR_SER_FIFOm_ENUM BCM56560_A0_EGR_SER_FIFOm_ENUM
#define EGR_SER_FIFO_CTRLr_ENUM BCM56560_A0_EGR_SER_FIFO_CTRLr_ENUM
#define EGR_SER_FIFO_STATUSr_ENUM BCM56560_A0_EGR_SER_FIFO_STATUSr_ENUM
#define EGR_SF_SRC_MODID_CHECKr_ENUM BCM56560_A0_EGR_SF_SRC_MODID_CHECKr_ENUM
#define EGR_SHAPING_CONTROLm_ENUM BCM56560_A0_EGR_SHAPING_CONTROLm_ENUM
#define EGR_SUBPORT_TAG_DOT1P_MAPm_ENUM BCM56560_A0_EGR_SUBPORT_TAG_DOT1P_MAPm_ENUM
#define EGR_SUBPORT_TAG_TPIDr_ENUM BCM56560_A0_EGR_SUBPORT_TAG_TPIDr_ENUM
#define EGR_SYS_RSVD_VIDr_ENUM BCM56560_A0_EGR_SYS_RSVD_VIDr_ENUM
#define EGR_TDM_ERR_0r_ENUM BCM56560_A0_EGR_TDM_ERR_0r_ENUM
#define EGR_TDM_ERR_1r_ENUM BCM56560_A0_EGR_TDM_ERR_1r_ENUM
#define EGR_TRILL_HEADER_ATTRIBUTESr_ENUM BCM56560_A0_EGR_TRILL_HEADER_ATTRIBUTESr_ENUM
#define EGR_TRILL_PARSE_CONTROLm_ENUM BCM56560_A0_EGR_TRILL_PARSE_CONTROLm_ENUM
#define EGR_TRILL_PARSE_CONTROL_2m_ENUM BCM56560_A0_EGR_TRILL_PARSE_CONTROL_2m_ENUM
#define EGR_TRILL_RBRIDGE_NICKNAMESm_ENUM BCM56560_A0_EGR_TRILL_RBRIDGE_NICKNAMESm_ENUM
#define EGR_TRILL_TREE_PROFILEm_ENUM BCM56560_A0_EGR_TRILL_TREE_PROFILEm_ENUM
#define EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_ENUM BCM56560_A0_EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_ENUM
#define EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr_ENUM BCM56560_A0_EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr_ENUM
#define EGR_TRILL_TX_PKTSr_ENUM BCM56560_A0_EGR_TRILL_TX_PKTSr_ENUM
#define EGR_TUNNEL_ID_MASKr_ENUM BCM56560_A0_EGR_TUNNEL_ID_MASKr_ENUM
#define EGR_TUNNEL_PIMDR1_CFG0r_ENUM BCM56560_A0_EGR_TUNNEL_PIMDR1_CFG0r_ENUM
#define EGR_TUNNEL_PIMDR1_CFG1r_ENUM BCM56560_A0_EGR_TUNNEL_PIMDR1_CFG1r_ENUM
#define EGR_TUNNEL_PIMDR2_CFG0r_ENUM BCM56560_A0_EGR_TUNNEL_PIMDR2_CFG0r_ENUM
#define EGR_TUNNEL_PIMDR2_CFG1r_ENUM BCM56560_A0_EGR_TUNNEL_PIMDR2_CFG1r_ENUM
#define EGR_TX_PROT_GROUP_TABLEm_ENUM BCM56560_A0_EGR_TX_PROT_GROUP_TABLEm_ENUM
#define EGR_VFIm_ENUM BCM56560_A0_EGR_VFIm_ENUM
#define EGR_VFT_FIELDS_PROFILEm_ENUM BCM56560_A0_EGR_VFT_FIELDS_PROFILEm_ENUM
#define EGR_VFT_PRI_MAPm_ENUM BCM56560_A0_EGR_VFT_PRI_MAPm_ENUM
#define EGR_VLANm_ENUM BCM56560_A0_EGR_VLANm_ENUM
#define EGR_VLAN_CONTROL_1m_ENUM BCM56560_A0_EGR_VLAN_CONTROL_1m_ENUM
#define EGR_VLAN_CONTROL_2m_ENUM BCM56560_A0_EGR_VLAN_CONTROL_2m_ENUM
#define EGR_VLAN_CONTROL_3m_ENUM BCM56560_A0_EGR_VLAN_CONTROL_3m_ENUM
#define EGR_VLAN_RAM_CONTROL_0r_ENUM BCM56560_A0_EGR_VLAN_RAM_CONTROL_0r_ENUM
#define EGR_VLAN_RAM_CONTROL_1r_ENUM BCM56560_A0_EGR_VLAN_RAM_CONTROL_1r_ENUM
#define EGR_VLAN_RAM_CONTROL_2r_ENUM BCM56560_A0_EGR_VLAN_RAM_CONTROL_2r_ENUM
#define EGR_VLAN_RAM_CONTROL_3r_ENUM BCM56560_A0_EGR_VLAN_RAM_CONTROL_3r_ENUM
#define EGR_VLAN_RAM_CONTROL_4r_ENUM BCM56560_A0_EGR_VLAN_RAM_CONTROL_4r_ENUM
#define EGR_VLAN_RAM_CONTROL_5r_ENUM BCM56560_A0_EGR_VLAN_RAM_CONTROL_5r_ENUM
#define EGR_VLAN_RAM_CONTROL_6r_ENUM BCM56560_A0_EGR_VLAN_RAM_CONTROL_6r_ENUM
#define EGR_VLAN_RAM_CONTROL_7r_ENUM BCM56560_A0_EGR_VLAN_RAM_CONTROL_7r_ENUM
#define EGR_VLAN_RAM_CONTROL_8r_ENUM BCM56560_A0_EGR_VLAN_RAM_CONTROL_8r_ENUM
#define EGR_VLAN_RAM_CONTROL_9r_ENUM BCM56560_A0_EGR_VLAN_RAM_CONTROL_9r_ENUM
#define EGR_VLAN_SER_CONTROLr_ENUM BCM56560_A0_EGR_VLAN_SER_CONTROLr_ENUM
#define EGR_VLAN_STGm_ENUM BCM56560_A0_EGR_VLAN_STGm_ENUM
#define EGR_VLAN_TAG_ACTION_PROFILEm_ENUM BCM56560_A0_EGR_VLAN_TAG_ACTION_PROFILEm_ENUM
#define EGR_VLAN_VFI_MEMBERSHIPm_ENUM BCM56560_A0_EGR_VLAN_VFI_MEMBERSHIPm_ENUM
#define EGR_VLAN_XLATEm_ENUM BCM56560_A0_EGR_VLAN_XLATEm_ENUM
#define EGR_VLAN_XLATE_CONTROLr_ENUM BCM56560_A0_EGR_VLAN_XLATE_CONTROLr_ENUM
#define EGR_VLAN_XLATE_ECCm_ENUM BCM56560_A0_EGR_VLAN_XLATE_ECCm_ENUM
#define EGR_VLAN_XLATE_HASH_CONTROLr_ENUM BCM56560_A0_EGR_VLAN_XLATE_HASH_CONTROLr_ENUM
#define EGR_VLAN_XLATE_LPm_ENUM BCM56560_A0_EGR_VLAN_XLATE_LPm_ENUM
#define EGR_VPLAG_GROUPm_ENUM BCM56560_A0_EGR_VPLAG_GROUPm_ENUM
#define EGR_VPLAG_MEMBERm_ENUM BCM56560_A0_EGR_VPLAG_MEMBERm_ENUM
#define EGR_VP_GROUP_CHECK_ENABLEr_ENUM BCM56560_A0_EGR_VP_GROUP_CHECK_ENABLEr_ENUM
#define EGR_VP_VLAN_MEMBERSHIPm_ENUM BCM56560_A0_EGR_VP_VLAN_MEMBERSHIPm_ENUM
#define EGR_VP_VLAN_MEMBERSHIP_ACTION_Am_ENUM BCM56560_A0_EGR_VP_VLAN_MEMBERSHIP_ACTION_Am_ENUM
#define EGR_VP_VLAN_MEMBERSHIP_ACTION_Bm_ENUM BCM56560_A0_EGR_VP_VLAN_MEMBERSHIP_ACTION_Bm_ENUM
#define EGR_VP_VLAN_MEMBERSHIP_HASH_CONTROLr_ENUM BCM56560_A0_EGR_VP_VLAN_MEMBERSHIP_HASH_CONTROLr_ENUM
#define EGR_VP_VLAN_MEMBERSHIP_REMAP_Am_ENUM BCM56560_A0_EGR_VP_VLAN_MEMBERSHIP_REMAP_Am_ENUM
#define EGR_VP_VLAN_MEMBERSHIP_REMAP_Bm_ENUM BCM56560_A0_EGR_VP_VLAN_MEMBERSHIP_REMAP_Bm_ENUM
#define EGR_VSAN_INTPRI_MAPm_ENUM BCM56560_A0_EGR_VSAN_INTPRI_MAPm_ENUM
#define EGR_VXLAN_CONTROLr_ENUM BCM56560_A0_EGR_VXLAN_CONTROLr_ENUM
#define EGR_WESP_PROTO_CONTROLr_ENUM BCM56560_A0_EGR_WESP_PROTO_CONTROLr_ENUM
#define EINITBUF_DEBUG_CONTROLr_ENUM BCM56560_A0_EINITBUF_DEBUG_CONTROLr_ENUM
#define EMIRROR_CONTROLm_ENUM BCM56560_A0_EMIRROR_CONTROLm_ENUM
#define EMIRROR_CONTROL1m_ENUM BCM56560_A0_EMIRROR_CONTROL1m_ENUM
#define EMIRROR_CONTROL2m_ENUM BCM56560_A0_EMIRROR_CONTROL2m_ENUM
#define EMIRROR_CONTROL3m_ENUM BCM56560_A0_EMIRROR_CONTROL3m_ENUM
#define EM_MTP_INDEXm_ENUM BCM56560_A0_EM_MTP_INDEXm_ENUM
#define ENDPOINT_COS_MAPm_ENUM BCM56560_A0_ENDPOINT_COS_MAPm_ENUM
#define ENDPOINT_QUEUE_MAPm_ENUM BCM56560_A0_ENDPOINT_QUEUE_MAPm_ENUM
#define ENDPOINT_QUEUE_MAP_HASH_CONTROLr_ENUM BCM56560_A0_ENDPOINT_QUEUE_MAP_HASH_CONTROLr_ENUM
#define ENHANCED_HASHING_CONTROLr_ENUM BCM56560_A0_ENHANCED_HASHING_CONTROLr_ENUM
#define ENQ_ASF_ERRORr_ENUM BCM56560_A0_ENQ_ASF_ERRORr_ENUM
#define ENQ_ASF_HS_OVERSUB_ENr_ENUM BCM56560_A0_ENQ_ASF_HS_OVERSUB_ENr_ENUM
#define ENQ_ASF_LRCT_OVERSUB_ENr_ENUM BCM56560_A0_ENQ_ASF_LRCT_OVERSUB_ENr_ENUM
#define ENQ_ASF_SUPPRESS_ES_OVERSUB_HS_PICKr_ENUM BCM56560_A0_ENQ_ASF_SUPPRESS_ES_OVERSUB_HS_PICKr_ENUM
#define ENQ_CCBI_ERRORr_ENUM BCM56560_A0_ENQ_CCBI_ERRORr_ENUM
#define ENQ_CCBI_ERROR_MASKr_ENUM BCM56560_A0_ENQ_CCBI_ERROR_MASKr_ENUM
#define ENQ_CONFIGr_ENUM BCM56560_A0_ENQ_CONFIGr_ENUM
#define ENQ_CTRL_PKT_MODEr_ENUM BCM56560_A0_ENQ_CTRL_PKT_MODEr_ENUM
#define ENQ_PRI_TO_RQE_CPU_HI_QUEUE_MAPPINGr_ENUM BCM56560_A0_ENQ_PRI_TO_RQE_CPU_HI_QUEUE_MAPPINGr_ENUM
#define ENQ_PRI_TO_RQE_CPU_LO_QUEUE_MAPPINGr_ENUM BCM56560_A0_ENQ_PRI_TO_RQE_CPU_LO_QUEUE_MAPPINGr_ENUM
#define ENQ_PRI_TO_RQE_MIRROR_QUEUE_MAPPINGr_ENUM BCM56560_A0_ENQ_PRI_TO_RQE_MIRROR_QUEUE_MAPPINGr_ENUM
#define EPC_LINK_BMAPm_ENUM BCM56560_A0_EPC_LINK_BMAPm_ENUM
#define EP_CTC_RES_TABLEm_ENUM BCM56560_A0_EP_CTC_RES_TABLEm_ENUM
#define EP_REDIRECT_EM_MTP_INDEXm_ENUM BCM56560_A0_EP_REDIRECT_EM_MTP_INDEXm_ENUM
#define EP_REDIR_CONTROLr_ENUM BCM56560_A0_EP_REDIR_CONTROLr_ENUM
#define ES_PIPE0_ASF_CREDIT_THRESH_HIr_ENUM BCM56560_A0_ES_PIPE0_ASF_CREDIT_THRESH_HIr_ENUM
#define ES_PIPE0_ASF_CREDIT_THRESH_LOr_ENUM BCM56560_A0_ES_PIPE0_ASF_CREDIT_THRESH_LOr_ENUM
#define ES_PIPE0_GRP_WT_SELECTr_ENUM BCM56560_A0_ES_PIPE0_GRP_WT_SELECTr_ENUM
#define ES_PIPE0_MIN_SPACINGr_ENUM BCM56560_A0_ES_PIPE0_MIN_SPACINGr_ENUM
#define ES_PIPE0_MMU_1DBG_A_HIr_ENUM BCM56560_A0_ES_PIPE0_MMU_1DBG_A_HIr_ENUM
#define ES_PIPE0_MMU_1DBG_A_LOr_ENUM BCM56560_A0_ES_PIPE0_MMU_1DBG_A_LOr_ENUM
#define ES_PIPE0_MMU_1DBG_A_MIDr_ENUM BCM56560_A0_ES_PIPE0_MMU_1DBG_A_MIDr_ENUM
#define ES_PIPE0_MMU_1DBG_Cr_ENUM BCM56560_A0_ES_PIPE0_MMU_1DBG_Cr_ENUM
#define ES_PIPE0_MMU_2DBG_C_0r_ENUM BCM56560_A0_ES_PIPE0_MMU_2DBG_C_0r_ENUM
#define ES_PIPE0_MMU_2DBG_C_1r_ENUM BCM56560_A0_ES_PIPE0_MMU_2DBG_C_1r_ENUM
#define ES_PIPE0_MMU_3DBG_Cr_ENUM BCM56560_A0_ES_PIPE0_MMU_3DBG_Cr_ENUM
#define ES_PIPE0_MMU_DI_THRr_ENUM BCM56560_A0_ES_PIPE0_MMU_DI_THRr_ENUM
#define ES_PIPE0_MMU_PORT_CREDITr_ENUM BCM56560_A0_ES_PIPE0_MMU_PORT_CREDITr_ENUM
#define ES_PIPE0_MMU_PORT_CURRENT_CREDITr_ENUM BCM56560_A0_ES_PIPE0_MMU_PORT_CURRENT_CREDITr_ENUM
#define ES_PIPE0_OVR_SUB_GRP0_TBLr_ENUM BCM56560_A0_ES_PIPE0_OVR_SUB_GRP0_TBLr_ENUM
#define ES_PIPE0_OVR_SUB_GRP1_TBLr_ENUM BCM56560_A0_ES_PIPE0_OVR_SUB_GRP1_TBLr_ENUM
#define ES_PIPE0_OVR_SUB_GRP2_TBLr_ENUM BCM56560_A0_ES_PIPE0_OVR_SUB_GRP2_TBLr_ENUM
#define ES_PIPE0_OVR_SUB_GRP3_TBLr_ENUM BCM56560_A0_ES_PIPE0_OVR_SUB_GRP3_TBLr_ENUM
#define ES_PIPE0_OVR_SUB_GRP4_TBLr_ENUM BCM56560_A0_ES_PIPE0_OVR_SUB_GRP4_TBLr_ENUM
#define ES_PIPE0_OVR_SUB_GRP5_TBLr_ENUM BCM56560_A0_ES_PIPE0_OVR_SUB_GRP5_TBLr_ENUM
#define ES_PIPE0_OVR_SUB_GRP6_TBLr_ENUM BCM56560_A0_ES_PIPE0_OVR_SUB_GRP6_TBLr_ENUM
#define ES_PIPE0_OVR_SUB_GRP7_TBLr_ENUM BCM56560_A0_ES_PIPE0_OVR_SUB_GRP7_TBLr_ENUM
#define ES_PIPE0_OVR_SUB_GRP_CFGr_ENUM BCM56560_A0_ES_PIPE0_OVR_SUB_GRP_CFGr_ENUM
#define ES_PIPE0_OVR_SUB_GRP_TBLr_ENUM BCM56560_A0_ES_PIPE0_OVR_SUB_GRP_TBLr_ENUM
#define ES_PIPE0_OVR_SUB_GRP_WT0r_ENUM BCM56560_A0_ES_PIPE0_OVR_SUB_GRP_WT0r_ENUM
#define ES_PIPE0_OVR_SUB_GRP_WT1r_ENUM BCM56560_A0_ES_PIPE0_OVR_SUB_GRP_WT1r_ENUM
#define ES_PIPE0_OVR_SUB_GRP_WT2r_ENUM BCM56560_A0_ES_PIPE0_OVR_SUB_GRP_WT2r_ENUM
#define ES_PIPE0_OVR_SUB_GRP_WT3r_ENUM BCM56560_A0_ES_PIPE0_OVR_SUB_GRP_WT3r_ENUM
#define ES_PIPE0_TDM_CONFIGr_ENUM BCM56560_A0_ES_PIPE0_TDM_CONFIGr_ENUM
#define ES_PIPE0_TDM_TABLE_0m_ENUM BCM56560_A0_ES_PIPE0_TDM_TABLE_0m_ENUM
#define ES_PIPE0_TDM_TABLE_1m_ENUM BCM56560_A0_ES_PIPE0_TDM_TABLE_1m_ENUM
#define ES_PIPE0_TDM_TBL_DEBUGr_ENUM BCM56560_A0_ES_PIPE0_TDM_TBL_DEBUGr_ENUM
#define ETAG_MULTICAST_RANGEr_ENUM BCM56560_A0_ETAG_MULTICAST_RANGEr_ENUM
#define EXT_TM_MANAGED_PORTm_ENUM BCM56560_A0_EXT_TM_MANAGED_PORTm_ENUM
#define FCOE_HOP_COUNT_FNm_ENUM BCM56560_A0_FCOE_HOP_COUNT_FNm_ENUM
#define FCOE_ING_CONTROLr_ENUM BCM56560_A0_FCOE_ING_CONTROLr_ENUM
#define FC_MAP_DEBUG_TMr_ENUM BCM56560_A0_FC_MAP_DEBUG_TMr_ENUM
#define FC_MAP_PROFILEm_ENUM BCM56560_A0_FC_MAP_PROFILEm_ENUM
#define FC_STTB_BITWR_ENABLEr_ENUM BCM56560_A0_FC_STTB_BITWR_ENABLEr_ENUM
#define FLEXIBLE_IPV6_EXT_HDRr_ENUM BCM56560_A0_FLEXIBLE_IPV6_EXT_HDRr_ENUM
#define FP_CAM_BIST_ENABLE_LOWERr_ENUM BCM56560_A0_FP_CAM_BIST_ENABLE_LOWERr_ENUM
#define FP_CAM_BIST_STATUSr_ENUM BCM56560_A0_FP_CAM_BIST_STATUSr_ENUM
#define FP_CAM_CONTROL_SLICE_11_4r_ENUM BCM56560_A0_FP_CAM_CONTROL_SLICE_11_4r_ENUM
#define FP_CAM_CONTROL_SLICE_3_0r_ENUM BCM56560_A0_FP_CAM_CONTROL_SLICE_3_0r_ENUM
#define FP_CAM_DEBUG_CONTROLr_ENUM BCM56560_A0_FP_CAM_DEBUG_CONTROLr_ENUM
#define FP_CAM_DEBUG_DATAr_ENUM BCM56560_A0_FP_CAM_DEBUG_DATAr_ENUM
#define FP_CAM_DEBUG_SENDr_ENUM BCM56560_A0_FP_CAM_DEBUG_SENDr_ENUM
#define FP_COUNTER_TABLEm_ENUM BCM56560_A0_FP_COUNTER_TABLEm_ENUM
#define FP_ECMP_HASH_CONTROLr_ENUM BCM56560_A0_FP_ECMP_HASH_CONTROLr_ENUM
#define FP_FORCE_FORWARDING_FIELDr_ENUM BCM56560_A0_FP_FORCE_FORWARDING_FIELDr_ENUM
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_11_4r_ENUM BCM56560_A0_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_11_4r_ENUM
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0r_ENUM BCM56560_A0_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_3_0r_ENUM
#define FP_GLOBAL_MASK_TCAMm_ENUM BCM56560_A0_FP_GLOBAL_MASK_TCAMm_ENUM
#define FP_GM_FIELDSm_ENUM BCM56560_A0_FP_GM_FIELDSm_ENUM
#define FP_GM_TCAM_BLK_SEL0r_ENUM BCM56560_A0_FP_GM_TCAM_BLK_SEL0r_ENUM
#define FP_GM_TCAM_BLK_SEL1r_ENUM BCM56560_A0_FP_GM_TCAM_BLK_SEL1r_ENUM
#define FP_GM_TCAM_BLK_SEL2r_ENUM BCM56560_A0_FP_GM_TCAM_BLK_SEL2r_ENUM
#define FP_GM_TCAM_BLK_SEL3r_ENUM BCM56560_A0_FP_GM_TCAM_BLK_SEL3r_ENUM
#define FP_GM_TCAM_BLK_SEL4r_ENUM BCM56560_A0_FP_GM_TCAM_BLK_SEL4r_ENUM
#define FP_GM_TCAM_BLK_SEL5r_ENUM BCM56560_A0_FP_GM_TCAM_BLK_SEL5r_ENUM
#define FP_GM_TCAM_BLK_SEL6r_ENUM BCM56560_A0_FP_GM_TCAM_BLK_SEL6r_ENUM
#define FP_GM_TCAM_BLK_SEL7r_ENUM BCM56560_A0_FP_GM_TCAM_BLK_SEL7r_ENUM
#define FP_HG_CLASSID_SELECTm_ENUM BCM56560_A0_FP_HG_CLASSID_SELECTm_ENUM
#define FP_I2E_CLASSID_SELECTm_ENUM BCM56560_A0_FP_I2E_CLASSID_SELECTm_ENUM
#define FP_METER_CONTROLm_ENUM BCM56560_A0_FP_METER_CONTROLm_ENUM
#define FP_METER_TABLEm_ENUM BCM56560_A0_FP_METER_TABLEm_ENUM
#define FP_POLICY_TABLEm_ENUM BCM56560_A0_FP_POLICY_TABLEm_ENUM
#define FP_PORT_FIELD_SELm_ENUM BCM56560_A0_FP_PORT_FIELD_SELm_ENUM
#define FP_PORT_METER_MAPm_ENUM BCM56560_A0_FP_PORT_METER_MAPm_ENUM
#define FP_RANGE_CHECKm_ENUM BCM56560_A0_FP_RANGE_CHECKm_ENUM
#define FP_SLICE_ENABLEr_ENUM BCM56560_A0_FP_SLICE_ENABLEr_ENUM
#define FP_SLICE_INDEX_CONTROLr_ENUM BCM56560_A0_FP_SLICE_INDEX_CONTROLr_ENUM
#define FP_SLICE_KEY_CONTROLm_ENUM BCM56560_A0_FP_SLICE_KEY_CONTROLm_ENUM
#define FP_SLICE_MAPm_ENUM BCM56560_A0_FP_SLICE_MAPm_ENUM
#define FP_SLICE_METER_MAP_ENABLEr_ENUM BCM56560_A0_FP_SLICE_METER_MAP_ENABLEr_ENUM
#define FP_STORM_CONTROL_METERSm_ENUM BCM56560_A0_FP_STORM_CONTROL_METERSm_ENUM
#define FP_TCAMm_ENUM BCM56560_A0_FP_TCAMm_ENUM
#define FP_TCAM_BLK_SEL0r_ENUM BCM56560_A0_FP_TCAM_BLK_SEL0r_ENUM
#define FP_TCAM_BLK_SEL1r_ENUM BCM56560_A0_FP_TCAM_BLK_SEL1r_ENUM
#define FP_TCAM_BLK_SEL2r_ENUM BCM56560_A0_FP_TCAM_BLK_SEL2r_ENUM
#define FP_TCAM_BLK_SEL3r_ENUM BCM56560_A0_FP_TCAM_BLK_SEL3r_ENUM
#define FP_TCAM_BLK_SEL4r_ENUM BCM56560_A0_FP_TCAM_BLK_SEL4r_ENUM
#define FP_TCAM_BLK_SEL5r_ENUM BCM56560_A0_FP_TCAM_BLK_SEL5r_ENUM
#define FP_TCAM_BLK_SEL6r_ENUM BCM56560_A0_FP_TCAM_BLK_SEL6r_ENUM
#define FP_TCAM_BLK_SEL7r_ENUM BCM56560_A0_FP_TCAM_BLK_SEL7r_ENUM
#define FP_UDF_OFFSETm_ENUM BCM56560_A0_FP_UDF_OFFSETm_ENUM
#define FP_UDF_TCAMm_ENUM BCM56560_A0_FP_UDF_TCAMm_ENUM
#define FREE_LIST_DEBUG_TMr_ENUM BCM56560_A0_FREE_LIST_DEBUG_TMr_ENUM
#define GLOBAL_MPLS_RANGE_1_LOWERr_ENUM BCM56560_A0_GLOBAL_MPLS_RANGE_1_LOWERr_ENUM
#define GLOBAL_MPLS_RANGE_1_UPPERr_ENUM BCM56560_A0_GLOBAL_MPLS_RANGE_1_UPPERr_ENUM
#define GLOBAL_MPLS_RANGE_2_LOWERr_ENUM BCM56560_A0_GLOBAL_MPLS_RANGE_2_LOWERr_ENUM
#define GLOBAL_MPLS_RANGE_2_UPPERr_ENUM BCM56560_A0_GLOBAL_MPLS_RANGE_2_UPPERr_ENUM
#define GLOBAL_MPLS_RANGE_LOWERr_ENUM BCM56560_A0_GLOBAL_MPLS_RANGE_LOWERr_ENUM
#define GLOBAL_MPLS_RANGE_UPPERr_ENUM BCM56560_A0_GLOBAL_MPLS_RANGE_UPPERr_ENUM
#define GTP_PORT_TABLEm_ENUM BCM56560_A0_GTP_PORT_TABLEm_ENUM
#define HASH_CONTROLr_ENUM BCM56560_A0_HASH_CONTROLr_ENUM
#define HCFC_ERRr_ENUM BCM56560_A0_HCFC_ERRr_ENUM
#define HG_EH_CONTROLr_ENUM BCM56560_A0_HG_EH_CONTROLr_ENUM
#define HG_LOOKUP_DESTINATIONr_ENUM BCM56560_A0_HG_LOOKUP_DESTINATIONr_ENUM
#define HG_TRUNK_BITMAPm_ENUM BCM56560_A0_HG_TRUNK_BITMAPm_ENUM
#define HG_TRUNK_FAILOVER_ENABLEm_ENUM BCM56560_A0_HG_TRUNK_FAILOVER_ENABLEm_ENUM
#define HG_TRUNK_FAILOVER_SETm_ENUM BCM56560_A0_HG_TRUNK_FAILOVER_SETm_ENUM
#define HG_TRUNK_GROUPm_ENUM BCM56560_A0_HG_TRUNK_GROUPm_ENUM
#define HG_TRUNK_MEMBERm_ENUM BCM56560_A0_HG_TRUNK_MEMBERm_ENUM
#define HIGIG_TRUNK_CONTROLm_ENUM BCM56560_A0_HIGIG_TRUNK_CONTROLm_ENUM
#define HSP_EN_COR_ERR_RPTr_ENUM BCM56560_A0_HSP_EN_COR_ERR_RPTr_ENUM
#define HSP_MEMORY_TM_0r_ENUM BCM56560_A0_HSP_MEMORY_TM_0r_ENUM
#define HSP_MEMORY_TM_1r_ENUM BCM56560_A0_HSP_MEMORY_TM_1r_ENUM
#define HSP_PIPEX_SPECIAL_CONFIGr_ENUM BCM56560_A0_HSP_PIPEX_SPECIAL_CONFIGr_ENUM
#define HSP_SCHED_GLOBAL_CONFIGr_ENUM BCM56560_A0_HSP_SCHED_GLOBAL_CONFIGr_ENUM
#define HSP_SCHED_L0_ACCUM_COMP_MEM_0m_ENUM BCM56560_A0_HSP_SCHED_L0_ACCUM_COMP_MEM_0m_ENUM
#define HSP_SCHED_L0_CREDIT_MEM_0m_ENUM BCM56560_A0_HSP_SCHED_L0_CREDIT_MEM_0m_ENUM
#define HSP_SCHED_L0_NODE_CONFIGr_ENUM BCM56560_A0_HSP_SCHED_L0_NODE_CONFIGr_ENUM
#define HSP_SCHED_L0_NODE_CONNECTION_CONFIGr_ENUM BCM56560_A0_HSP_SCHED_L0_NODE_CONNECTION_CONFIGr_ENUM
#define HSP_SCHED_L0_NODE_WEIGHTr_ENUM BCM56560_A0_HSP_SCHED_L0_NODE_WEIGHTr_ENUM
#define HSP_SCHED_L1_ACCUM_COMP_MEM_0m_ENUM BCM56560_A0_HSP_SCHED_L1_ACCUM_COMP_MEM_0m_ENUM
#define HSP_SCHED_L1_CREDIT_MEM_0m_ENUM BCM56560_A0_HSP_SCHED_L1_CREDIT_MEM_0m_ENUM
#define HSP_SCHED_L1_NODE_CONFIGr_ENUM BCM56560_A0_HSP_SCHED_L1_NODE_CONFIGr_ENUM
#define HSP_SCHED_L1_NODE_WEIGHTr_ENUM BCM56560_A0_HSP_SCHED_L1_NODE_WEIGHTr_ENUM
#define HSP_SCHED_L2_ACCUM_COMP_MEM_0m_ENUM BCM56560_A0_HSP_SCHED_L2_ACCUM_COMP_MEM_0m_ENUM
#define HSP_SCHED_L2_CREDIT_MEM_0m_ENUM BCM56560_A0_HSP_SCHED_L2_CREDIT_MEM_0m_ENUM
#define HSP_SCHED_L2_MC_QUEUE_CONFIGr_ENUM BCM56560_A0_HSP_SCHED_L2_MC_QUEUE_CONFIGr_ENUM
#define HSP_SCHED_L2_MC_QUEUE_WEIGHTr_ENUM BCM56560_A0_HSP_SCHED_L2_MC_QUEUE_WEIGHTr_ENUM
#define HSP_SCHED_L2_UC_QUEUE_CONFIGr_ENUM BCM56560_A0_HSP_SCHED_L2_UC_QUEUE_CONFIGr_ENUM
#define HSP_SCHED_L2_UC_QUEUE_WEIGHTr_ENUM BCM56560_A0_HSP_SCHED_L2_UC_QUEUE_WEIGHTr_ENUM
#define HSP_SCHED_PORT_CONFIGr_ENUM BCM56560_A0_HSP_SCHED_PORT_CONFIGr_ENUM
#define IARB_EN_COR_ERR_RPTr_ENUM BCM56560_A0_IARB_EN_COR_ERR_RPTr_ENUM
#define IARB_ING_PORT_TABLEm_ENUM BCM56560_A0_IARB_ING_PORT_TABLEm_ENUM
#define IARB_LEARN_CONTROLr_ENUM BCM56560_A0_IARB_LEARN_CONTROLr_ENUM
#define IARB_LEARN_FIFO_2B_ERROR_STATUSr_ENUM BCM56560_A0_IARB_LEARN_FIFO_2B_ERROR_STATUSr_ENUM
#define IARB_MAIN_TDMm_ENUM BCM56560_A0_IARB_MAIN_TDMm_ENUM
#define IARB_MY_MODID_SET_64r_ENUM BCM56560_A0_IARB_MY_MODID_SET_64r_ENUM
#define IARB_OLP_CONFIGr_ENUM BCM56560_A0_IARB_OLP_CONFIGr_ENUM
#define IARB_OLP_CONFIG_1r_ENUM BCM56560_A0_IARB_OLP_CONFIG_1r_ENUM
#define IARB_OPP_SCH_CONTROLr_ENUM BCM56560_A0_IARB_OPP_SCH_CONTROLr_ENUM
#define IARB_SBUS_TIMERr_ENUM BCM56560_A0_IARB_SBUS_TIMERr_ENUM
#define IARB_SER_CONTROLr_ENUM BCM56560_A0_IARB_SER_CONTROLr_ENUM
#define IARB_TDM_CONTROLr_ENUM BCM56560_A0_IARB_TDM_CONTROLr_ENUM
#define IBCASTr_ENUM BCM56560_A0_IBCASTr_ENUM
#define ICFG_EN_COR_ERR_RPTr_ENUM BCM56560_A0_ICFG_EN_COR_ERR_RPTr_ENUM
#define ICMP_ERROR_TYPEr_ENUM BCM56560_A0_ICMP_ERROR_TYPEr_ENUM
#define ICONTROL_OPCODE_BITMAPm_ENUM BCM56560_A0_ICONTROL_OPCODE_BITMAPm_ENUM
#define ICTRLr_ENUM BCM56560_A0_ICTRLr_ENUM
#define IDB_DBG_Br_ENUM BCM56560_A0_IDB_DBG_Br_ENUM
#define IDB_OBM0_BANK_CONFIGr_ENUM BCM56560_A0_IDB_OBM0_BANK_CONFIGr_ENUM
#define IDB_OBM0_CA_CONTROLr_ENUM BCM56560_A0_IDB_OBM0_CA_CONTROLr_ENUM
#define IDB_OBM0_CONTROLr_ENUM BCM56560_A0_IDB_OBM0_CONTROLr_ENUM
#define IDB_OBM0_CT_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM0_CT_THRESHOLDr_ENUM
#define IDB_OBM0_DATA_ECC_STATUSr_ENUM BCM56560_A0_IDB_OBM0_DATA_ECC_STATUSr_ENUM
#define IDB_OBM0_DBG_Ar_ENUM BCM56560_A0_IDB_OBM0_DBG_Ar_ENUM
#define IDB_OBM0_DSCP_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM0_DSCP_MAP_PORT0m_ENUM
#define IDB_OBM0_DSCP_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM0_DSCP_MAP_PORT1m_ENUM
#define IDB_OBM0_DSCP_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM0_DSCP_MAP_PORT2m_ENUM
#define IDB_OBM0_DSCP_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM0_DSCP_MAP_PORT3m_ENUM
#define IDB_OBM0_ETAG_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM0_ETAG_MAP_PORT0m_ENUM
#define IDB_OBM0_ETAG_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM0_ETAG_MAP_PORT1m_ENUM
#define IDB_OBM0_ETAG_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM0_ETAG_MAP_PORT2m_ENUM
#define IDB_OBM0_ETAG_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM0_ETAG_MAP_PORT3m_ENUM
#define IDB_OBM0_FC_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM0_FC_THRESHOLDr_ENUM
#define IDB_OBM0_FLOW_CONTROL_CONFIGr_ENUM BCM56560_A0_IDB_OBM0_FLOW_CONTROL_CONFIGr_ENUM
#define IDB_OBM0_FLOW_CONTROL_EVENT_COUNTr_ENUM BCM56560_A0_IDB_OBM0_FLOW_CONTROL_EVENT_COUNTr_ENUM
#define IDB_OBM0_INNER_TPIDr_ENUM BCM56560_A0_IDB_OBM0_INNER_TPIDr_ENUM
#define IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTr_ENUM
#define IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTr_ENUM
#define IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTr_ENUM
#define IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTr_ENUM
#define IDB_OBM0_MAX_USAGEr_ENUM BCM56560_A0_IDB_OBM0_MAX_USAGEr_ENUM
#define IDB_OBM0_MAX_USAGE_SELECTr_ENUM BCM56560_A0_IDB_OBM0_MAX_USAGE_SELECTr_ENUM
#define IDB_OBM0_NIV_ETHERTYPEr_ENUM BCM56560_A0_IDB_OBM0_NIV_ETHERTYPEr_ENUM
#define IDB_OBM0_OUTER_TPIDr_ENUM BCM56560_A0_IDB_OBM0_OUTER_TPIDr_ENUM
#define IDB_OBM0_OUTER_TPID_0r_ENUM BCM56560_A0_IDB_OBM0_OUTER_TPID_0r_ENUM
#define IDB_OBM0_OUTER_TPID_1r_ENUM BCM56560_A0_IDB_OBM0_OUTER_TPID_1r_ENUM
#define IDB_OBM0_OUTER_TPID_2r_ENUM BCM56560_A0_IDB_OBM0_OUTER_TPID_2r_ENUM
#define IDB_OBM0_OUTER_TPID_3r_ENUM BCM56560_A0_IDB_OBM0_OUTER_TPID_3r_ENUM
#define IDB_OBM0_OVERSUB_MON_PARITY_STATUSr_ENUM BCM56560_A0_IDB_OBM0_OVERSUB_MON_PARITY_STATUSr_ENUM
#define IDB_OBM0_PE_ETHERTYPEr_ENUM BCM56560_A0_IDB_OBM0_PE_ETHERTYPEr_ENUM
#define IDB_OBM0_PORT_CONFIGr_ENUM BCM56560_A0_IDB_OBM0_PORT_CONFIGr_ENUM
#define IDB_OBM0_POWER_SAVEr_ENUM BCM56560_A0_IDB_OBM0_POWER_SAVEr_ENUM
#define IDB_OBM0_PRI_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM0_PRI_MAP_PORT0m_ENUM
#define IDB_OBM0_PRI_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM0_PRI_MAP_PORT1m_ENUM
#define IDB_OBM0_PRI_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM0_PRI_MAP_PORT2m_ENUM
#define IDB_OBM0_PRI_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM0_PRI_MAP_PORT3m_ENUM
#define IDB_OBM0_PROTOCOL_CONTROL_0r_ENUM BCM56560_A0_IDB_OBM0_PROTOCOL_CONTROL_0r_ENUM
#define IDB_OBM0_PROTOCOL_CONTROL_1r_ENUM BCM56560_A0_IDB_OBM0_PROTOCOL_CONTROL_1r_ENUM
#define IDB_OBM0_PROTOCOL_CONTROL_2r_ENUM BCM56560_A0_IDB_OBM0_PROTOCOL_CONTROL_2r_ENUM
#define IDB_OBM0_QUEUE_ECC_STATUSr_ENUM BCM56560_A0_IDB_OBM0_QUEUE_ECC_STATUSr_ENUM
#define IDB_OBM0_QUEUE_SER_CONTROLr_ENUM BCM56560_A0_IDB_OBM0_QUEUE_SER_CONTROLr_ENUM
#define IDB_OBM0_RAM_CONTROLr_ENUM BCM56560_A0_IDB_OBM0_RAM_CONTROLr_ENUM
#define IDB_OBM0_SER_CONTROLr_ENUM BCM56560_A0_IDB_OBM0_SER_CONTROLr_ENUM
#define IDB_OBM0_SHARED_CONFIGr_ENUM BCM56560_A0_IDB_OBM0_SHARED_CONFIGr_ENUM
#define IDB_OBM0_SHARED_USAGEr_ENUM BCM56560_A0_IDB_OBM0_SHARED_USAGEr_ENUM
#define IDB_OBM0_SPARE_REGr_ENUM BCM56560_A0_IDB_OBM0_SPARE_REGr_ENUM
#define IDB_OBM0_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM0_THRESHOLDr_ENUM
#define IDB_OBM0_USAGEr_ENUM BCM56560_A0_IDB_OBM0_USAGEr_ENUM
#define IDB_OBM1_BANK_CONFIGr_ENUM BCM56560_A0_IDB_OBM1_BANK_CONFIGr_ENUM
#define IDB_OBM1_CA_CONTROLr_ENUM BCM56560_A0_IDB_OBM1_CA_CONTROLr_ENUM
#define IDB_OBM1_CONTROLr_ENUM BCM56560_A0_IDB_OBM1_CONTROLr_ENUM
#define IDB_OBM1_CT_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM1_CT_THRESHOLDr_ENUM
#define IDB_OBM1_DATA_ECC_STATUSr_ENUM BCM56560_A0_IDB_OBM1_DATA_ECC_STATUSr_ENUM
#define IDB_OBM1_DBG_Ar_ENUM BCM56560_A0_IDB_OBM1_DBG_Ar_ENUM
#define IDB_OBM1_DSCP_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM1_DSCP_MAP_PORT0m_ENUM
#define IDB_OBM1_DSCP_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM1_DSCP_MAP_PORT1m_ENUM
#define IDB_OBM1_DSCP_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM1_DSCP_MAP_PORT2m_ENUM
#define IDB_OBM1_DSCP_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM1_DSCP_MAP_PORT3m_ENUM
#define IDB_OBM1_ETAG_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM1_ETAG_MAP_PORT0m_ENUM
#define IDB_OBM1_ETAG_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM1_ETAG_MAP_PORT1m_ENUM
#define IDB_OBM1_ETAG_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM1_ETAG_MAP_PORT2m_ENUM
#define IDB_OBM1_ETAG_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM1_ETAG_MAP_PORT3m_ENUM
#define IDB_OBM1_FC_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM1_FC_THRESHOLDr_ENUM
#define IDB_OBM1_FLOW_CONTROL_CONFIGr_ENUM BCM56560_A0_IDB_OBM1_FLOW_CONTROL_CONFIGr_ENUM
#define IDB_OBM1_FLOW_CONTROL_EVENT_COUNTr_ENUM BCM56560_A0_IDB_OBM1_FLOW_CONTROL_EVENT_COUNTr_ENUM
#define IDB_OBM1_INNER_TPIDr_ENUM BCM56560_A0_IDB_OBM1_INNER_TPIDr_ENUM
#define IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTr_ENUM
#define IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTr_ENUM
#define IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTr_ENUM
#define IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTr_ENUM
#define IDB_OBM1_MAX_USAGEr_ENUM BCM56560_A0_IDB_OBM1_MAX_USAGEr_ENUM
#define IDB_OBM1_MAX_USAGE_SELECTr_ENUM BCM56560_A0_IDB_OBM1_MAX_USAGE_SELECTr_ENUM
#define IDB_OBM1_NIV_ETHERTYPEr_ENUM BCM56560_A0_IDB_OBM1_NIV_ETHERTYPEr_ENUM
#define IDB_OBM1_OUTER_TPIDr_ENUM BCM56560_A0_IDB_OBM1_OUTER_TPIDr_ENUM
#define IDB_OBM1_OUTER_TPID_0r_ENUM BCM56560_A0_IDB_OBM1_OUTER_TPID_0r_ENUM
#define IDB_OBM1_OUTER_TPID_1r_ENUM BCM56560_A0_IDB_OBM1_OUTER_TPID_1r_ENUM
#define IDB_OBM1_OUTER_TPID_2r_ENUM BCM56560_A0_IDB_OBM1_OUTER_TPID_2r_ENUM
#define IDB_OBM1_OUTER_TPID_3r_ENUM BCM56560_A0_IDB_OBM1_OUTER_TPID_3r_ENUM
#define IDB_OBM1_OVERSUB_MON_PARITY_STATUSr_ENUM BCM56560_A0_IDB_OBM1_OVERSUB_MON_PARITY_STATUSr_ENUM
#define IDB_OBM1_PE_ETHERTYPEr_ENUM BCM56560_A0_IDB_OBM1_PE_ETHERTYPEr_ENUM
#define IDB_OBM1_PORT_CONFIGr_ENUM BCM56560_A0_IDB_OBM1_PORT_CONFIGr_ENUM
#define IDB_OBM1_POWER_SAVEr_ENUM BCM56560_A0_IDB_OBM1_POWER_SAVEr_ENUM
#define IDB_OBM1_PRI_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM1_PRI_MAP_PORT0m_ENUM
#define IDB_OBM1_PRI_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM1_PRI_MAP_PORT1m_ENUM
#define IDB_OBM1_PRI_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM1_PRI_MAP_PORT2m_ENUM
#define IDB_OBM1_PRI_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM1_PRI_MAP_PORT3m_ENUM
#define IDB_OBM1_PROTOCOL_CONTROL_0r_ENUM BCM56560_A0_IDB_OBM1_PROTOCOL_CONTROL_0r_ENUM
#define IDB_OBM1_PROTOCOL_CONTROL_1r_ENUM BCM56560_A0_IDB_OBM1_PROTOCOL_CONTROL_1r_ENUM
#define IDB_OBM1_PROTOCOL_CONTROL_2r_ENUM BCM56560_A0_IDB_OBM1_PROTOCOL_CONTROL_2r_ENUM
#define IDB_OBM1_QUEUE_ECC_STATUSr_ENUM BCM56560_A0_IDB_OBM1_QUEUE_ECC_STATUSr_ENUM
#define IDB_OBM1_QUEUE_SER_CONTROLr_ENUM BCM56560_A0_IDB_OBM1_QUEUE_SER_CONTROLr_ENUM
#define IDB_OBM1_RAM_CONTROLr_ENUM BCM56560_A0_IDB_OBM1_RAM_CONTROLr_ENUM
#define IDB_OBM1_SER_CONTROLr_ENUM BCM56560_A0_IDB_OBM1_SER_CONTROLr_ENUM
#define IDB_OBM1_SHARED_CONFIGr_ENUM BCM56560_A0_IDB_OBM1_SHARED_CONFIGr_ENUM
#define IDB_OBM1_SHARED_USAGEr_ENUM BCM56560_A0_IDB_OBM1_SHARED_USAGEr_ENUM
#define IDB_OBM1_SPARE_REGr_ENUM BCM56560_A0_IDB_OBM1_SPARE_REGr_ENUM
#define IDB_OBM1_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM1_THRESHOLDr_ENUM
#define IDB_OBM1_USAGEr_ENUM BCM56560_A0_IDB_OBM1_USAGEr_ENUM
#define IDB_OBM2_BANK_CONFIGr_ENUM BCM56560_A0_IDB_OBM2_BANK_CONFIGr_ENUM
#define IDB_OBM2_CA_CONTROLr_ENUM BCM56560_A0_IDB_OBM2_CA_CONTROLr_ENUM
#define IDB_OBM2_CONTROLr_ENUM BCM56560_A0_IDB_OBM2_CONTROLr_ENUM
#define IDB_OBM2_CT_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM2_CT_THRESHOLDr_ENUM
#define IDB_OBM2_DATA_ECC_STATUSr_ENUM BCM56560_A0_IDB_OBM2_DATA_ECC_STATUSr_ENUM
#define IDB_OBM2_DBG_Ar_ENUM BCM56560_A0_IDB_OBM2_DBG_Ar_ENUM
#define IDB_OBM2_DSCP_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM2_DSCP_MAP_PORT0m_ENUM
#define IDB_OBM2_DSCP_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM2_DSCP_MAP_PORT1m_ENUM
#define IDB_OBM2_DSCP_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM2_DSCP_MAP_PORT2m_ENUM
#define IDB_OBM2_DSCP_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM2_DSCP_MAP_PORT3m_ENUM
#define IDB_OBM2_ETAG_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM2_ETAG_MAP_PORT0m_ENUM
#define IDB_OBM2_ETAG_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM2_ETAG_MAP_PORT1m_ENUM
#define IDB_OBM2_ETAG_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM2_ETAG_MAP_PORT2m_ENUM
#define IDB_OBM2_ETAG_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM2_ETAG_MAP_PORT3m_ENUM
#define IDB_OBM2_FC_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM2_FC_THRESHOLDr_ENUM
#define IDB_OBM2_FLOW_CONTROL_CONFIGr_ENUM BCM56560_A0_IDB_OBM2_FLOW_CONTROL_CONFIGr_ENUM
#define IDB_OBM2_FLOW_CONTROL_EVENT_COUNTr_ENUM BCM56560_A0_IDB_OBM2_FLOW_CONTROL_EVENT_COUNTr_ENUM
#define IDB_OBM2_INNER_TPIDr_ENUM BCM56560_A0_IDB_OBM2_INNER_TPIDr_ENUM
#define IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTr_ENUM
#define IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTr_ENUM
#define IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTr_ENUM
#define IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTr_ENUM
#define IDB_OBM2_MAX_USAGEr_ENUM BCM56560_A0_IDB_OBM2_MAX_USAGEr_ENUM
#define IDB_OBM2_MAX_USAGE_SELECTr_ENUM BCM56560_A0_IDB_OBM2_MAX_USAGE_SELECTr_ENUM
#define IDB_OBM2_NIV_ETHERTYPEr_ENUM BCM56560_A0_IDB_OBM2_NIV_ETHERTYPEr_ENUM
#define IDB_OBM2_OUTER_TPIDr_ENUM BCM56560_A0_IDB_OBM2_OUTER_TPIDr_ENUM
#define IDB_OBM2_OUTER_TPID_0r_ENUM BCM56560_A0_IDB_OBM2_OUTER_TPID_0r_ENUM
#define IDB_OBM2_OUTER_TPID_1r_ENUM BCM56560_A0_IDB_OBM2_OUTER_TPID_1r_ENUM
#define IDB_OBM2_OUTER_TPID_2r_ENUM BCM56560_A0_IDB_OBM2_OUTER_TPID_2r_ENUM
#define IDB_OBM2_OUTER_TPID_3r_ENUM BCM56560_A0_IDB_OBM2_OUTER_TPID_3r_ENUM
#define IDB_OBM2_OVERSUB_MON_PARITY_STATUSr_ENUM BCM56560_A0_IDB_OBM2_OVERSUB_MON_PARITY_STATUSr_ENUM
#define IDB_OBM2_PE_ETHERTYPEr_ENUM BCM56560_A0_IDB_OBM2_PE_ETHERTYPEr_ENUM
#define IDB_OBM2_PORT_CONFIGr_ENUM BCM56560_A0_IDB_OBM2_PORT_CONFIGr_ENUM
#define IDB_OBM2_POWER_SAVEr_ENUM BCM56560_A0_IDB_OBM2_POWER_SAVEr_ENUM
#define IDB_OBM2_PRI_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM2_PRI_MAP_PORT0m_ENUM
#define IDB_OBM2_PRI_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM2_PRI_MAP_PORT1m_ENUM
#define IDB_OBM2_PRI_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM2_PRI_MAP_PORT2m_ENUM
#define IDB_OBM2_PRI_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM2_PRI_MAP_PORT3m_ENUM
#define IDB_OBM2_PROTOCOL_CONTROL_0r_ENUM BCM56560_A0_IDB_OBM2_PROTOCOL_CONTROL_0r_ENUM
#define IDB_OBM2_PROTOCOL_CONTROL_1r_ENUM BCM56560_A0_IDB_OBM2_PROTOCOL_CONTROL_1r_ENUM
#define IDB_OBM2_PROTOCOL_CONTROL_2r_ENUM BCM56560_A0_IDB_OBM2_PROTOCOL_CONTROL_2r_ENUM
#define IDB_OBM2_QUEUE_ECC_STATUSr_ENUM BCM56560_A0_IDB_OBM2_QUEUE_ECC_STATUSr_ENUM
#define IDB_OBM2_QUEUE_SER_CONTROLr_ENUM BCM56560_A0_IDB_OBM2_QUEUE_SER_CONTROLr_ENUM
#define IDB_OBM2_RAM_CONTROLr_ENUM BCM56560_A0_IDB_OBM2_RAM_CONTROLr_ENUM
#define IDB_OBM2_SER_CONTROLr_ENUM BCM56560_A0_IDB_OBM2_SER_CONTROLr_ENUM
#define IDB_OBM2_SHARED_CONFIGr_ENUM BCM56560_A0_IDB_OBM2_SHARED_CONFIGr_ENUM
#define IDB_OBM2_SHARED_USAGEr_ENUM BCM56560_A0_IDB_OBM2_SHARED_USAGEr_ENUM
#define IDB_OBM2_SPARE_REGr_ENUM BCM56560_A0_IDB_OBM2_SPARE_REGr_ENUM
#define IDB_OBM2_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM2_THRESHOLDr_ENUM
#define IDB_OBM2_USAGEr_ENUM BCM56560_A0_IDB_OBM2_USAGEr_ENUM
#define IDB_OBM3_BANK_CONFIGr_ENUM BCM56560_A0_IDB_OBM3_BANK_CONFIGr_ENUM
#define IDB_OBM3_CA_CONTROLr_ENUM BCM56560_A0_IDB_OBM3_CA_CONTROLr_ENUM
#define IDB_OBM3_CONTROLr_ENUM BCM56560_A0_IDB_OBM3_CONTROLr_ENUM
#define IDB_OBM3_CT_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM3_CT_THRESHOLDr_ENUM
#define IDB_OBM3_DATA_ECC_STATUSr_ENUM BCM56560_A0_IDB_OBM3_DATA_ECC_STATUSr_ENUM
#define IDB_OBM3_DBG_Ar_ENUM BCM56560_A0_IDB_OBM3_DBG_Ar_ENUM
#define IDB_OBM3_DSCP_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM3_DSCP_MAP_PORT0m_ENUM
#define IDB_OBM3_DSCP_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM3_DSCP_MAP_PORT1m_ENUM
#define IDB_OBM3_DSCP_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM3_DSCP_MAP_PORT2m_ENUM
#define IDB_OBM3_DSCP_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM3_DSCP_MAP_PORT3m_ENUM
#define IDB_OBM3_ETAG_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM3_ETAG_MAP_PORT0m_ENUM
#define IDB_OBM3_ETAG_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM3_ETAG_MAP_PORT1m_ENUM
#define IDB_OBM3_ETAG_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM3_ETAG_MAP_PORT2m_ENUM
#define IDB_OBM3_ETAG_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM3_ETAG_MAP_PORT3m_ENUM
#define IDB_OBM3_FC_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM3_FC_THRESHOLDr_ENUM
#define IDB_OBM3_FLOW_CONTROL_CONFIGr_ENUM BCM56560_A0_IDB_OBM3_FLOW_CONTROL_CONFIGr_ENUM
#define IDB_OBM3_FLOW_CONTROL_EVENT_COUNTr_ENUM BCM56560_A0_IDB_OBM3_FLOW_CONTROL_EVENT_COUNTr_ENUM
#define IDB_OBM3_INNER_TPIDr_ENUM BCM56560_A0_IDB_OBM3_INNER_TPIDr_ENUM
#define IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTr_ENUM
#define IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTr_ENUM
#define IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTr_ENUM
#define IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTr_ENUM
#define IDB_OBM3_MAX_USAGEr_ENUM BCM56560_A0_IDB_OBM3_MAX_USAGEr_ENUM
#define IDB_OBM3_MAX_USAGE_SELECTr_ENUM BCM56560_A0_IDB_OBM3_MAX_USAGE_SELECTr_ENUM
#define IDB_OBM3_NIV_ETHERTYPEr_ENUM BCM56560_A0_IDB_OBM3_NIV_ETHERTYPEr_ENUM
#define IDB_OBM3_OUTER_TPIDr_ENUM BCM56560_A0_IDB_OBM3_OUTER_TPIDr_ENUM
#define IDB_OBM3_OUTER_TPID_0r_ENUM BCM56560_A0_IDB_OBM3_OUTER_TPID_0r_ENUM
#define IDB_OBM3_OUTER_TPID_1r_ENUM BCM56560_A0_IDB_OBM3_OUTER_TPID_1r_ENUM
#define IDB_OBM3_OUTER_TPID_2r_ENUM BCM56560_A0_IDB_OBM3_OUTER_TPID_2r_ENUM
#define IDB_OBM3_OUTER_TPID_3r_ENUM BCM56560_A0_IDB_OBM3_OUTER_TPID_3r_ENUM
#define IDB_OBM3_OVERSUB_MON_PARITY_STATUSr_ENUM BCM56560_A0_IDB_OBM3_OVERSUB_MON_PARITY_STATUSr_ENUM
#define IDB_OBM3_PE_ETHERTYPEr_ENUM BCM56560_A0_IDB_OBM3_PE_ETHERTYPEr_ENUM
#define IDB_OBM3_PORT_CONFIGr_ENUM BCM56560_A0_IDB_OBM3_PORT_CONFIGr_ENUM
#define IDB_OBM3_POWER_SAVEr_ENUM BCM56560_A0_IDB_OBM3_POWER_SAVEr_ENUM
#define IDB_OBM3_PRI_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM3_PRI_MAP_PORT0m_ENUM
#define IDB_OBM3_PRI_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM3_PRI_MAP_PORT1m_ENUM
#define IDB_OBM3_PRI_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM3_PRI_MAP_PORT2m_ENUM
#define IDB_OBM3_PRI_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM3_PRI_MAP_PORT3m_ENUM
#define IDB_OBM3_PROTOCOL_CONTROL_0r_ENUM BCM56560_A0_IDB_OBM3_PROTOCOL_CONTROL_0r_ENUM
#define IDB_OBM3_PROTOCOL_CONTROL_1r_ENUM BCM56560_A0_IDB_OBM3_PROTOCOL_CONTROL_1r_ENUM
#define IDB_OBM3_PROTOCOL_CONTROL_2r_ENUM BCM56560_A0_IDB_OBM3_PROTOCOL_CONTROL_2r_ENUM
#define IDB_OBM3_QUEUE_ECC_STATUSr_ENUM BCM56560_A0_IDB_OBM3_QUEUE_ECC_STATUSr_ENUM
#define IDB_OBM3_QUEUE_SER_CONTROLr_ENUM BCM56560_A0_IDB_OBM3_QUEUE_SER_CONTROLr_ENUM
#define IDB_OBM3_RAM_CONTROLr_ENUM BCM56560_A0_IDB_OBM3_RAM_CONTROLr_ENUM
#define IDB_OBM3_SER_CONTROLr_ENUM BCM56560_A0_IDB_OBM3_SER_CONTROLr_ENUM
#define IDB_OBM3_SHARED_CONFIGr_ENUM BCM56560_A0_IDB_OBM3_SHARED_CONFIGr_ENUM
#define IDB_OBM3_SHARED_USAGEr_ENUM BCM56560_A0_IDB_OBM3_SHARED_USAGEr_ENUM
#define IDB_OBM3_SPARE_REGr_ENUM BCM56560_A0_IDB_OBM3_SPARE_REGr_ENUM
#define IDB_OBM3_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM3_THRESHOLDr_ENUM
#define IDB_OBM3_USAGEr_ENUM BCM56560_A0_IDB_OBM3_USAGEr_ENUM
#define IDB_OBM4_BANK_CONFIGr_ENUM BCM56560_A0_IDB_OBM4_BANK_CONFIGr_ENUM
#define IDB_OBM4_CA_CONTROLr_ENUM BCM56560_A0_IDB_OBM4_CA_CONTROLr_ENUM
#define IDB_OBM4_CONTROLr_ENUM BCM56560_A0_IDB_OBM4_CONTROLr_ENUM
#define IDB_OBM4_CT_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM4_CT_THRESHOLDr_ENUM
#define IDB_OBM4_DATA_ECC_STATUSr_ENUM BCM56560_A0_IDB_OBM4_DATA_ECC_STATUSr_ENUM
#define IDB_OBM4_DBG_Ar_ENUM BCM56560_A0_IDB_OBM4_DBG_Ar_ENUM
#define IDB_OBM4_DSCP_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM4_DSCP_MAP_PORT0m_ENUM
#define IDB_OBM4_DSCP_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM4_DSCP_MAP_PORT1m_ENUM
#define IDB_OBM4_DSCP_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM4_DSCP_MAP_PORT2m_ENUM
#define IDB_OBM4_DSCP_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM4_DSCP_MAP_PORT3m_ENUM
#define IDB_OBM4_ETAG_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM4_ETAG_MAP_PORT0m_ENUM
#define IDB_OBM4_ETAG_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM4_ETAG_MAP_PORT1m_ENUM
#define IDB_OBM4_ETAG_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM4_ETAG_MAP_PORT2m_ENUM
#define IDB_OBM4_ETAG_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM4_ETAG_MAP_PORT3m_ENUM
#define IDB_OBM4_FC_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM4_FC_THRESHOLDr_ENUM
#define IDB_OBM4_FLOW_CONTROL_CONFIGr_ENUM BCM56560_A0_IDB_OBM4_FLOW_CONTROL_CONFIGr_ENUM
#define IDB_OBM4_FLOW_CONTROL_EVENT_COUNTr_ENUM BCM56560_A0_IDB_OBM4_FLOW_CONTROL_EVENT_COUNTr_ENUM
#define IDB_OBM4_INNER_TPIDr_ENUM BCM56560_A0_IDB_OBM4_INNER_TPIDr_ENUM
#define IDB_OBM4_LOSSLESS0_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM4_LOSSLESS0_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM4_LOSSLESS0_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM4_LOSSLESS0_PKT_DROP_COUNTr_ENUM
#define IDB_OBM4_LOSSLESS1_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM4_LOSSLESS1_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM4_LOSSLESS1_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM4_LOSSLESS1_PKT_DROP_COUNTr_ENUM
#define IDB_OBM4_LOSSY_HI_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM4_LOSSY_HI_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM4_LOSSY_HI_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM4_LOSSY_HI_PKT_DROP_COUNTr_ENUM
#define IDB_OBM4_LOSSY_LO_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM4_LOSSY_LO_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM4_LOSSY_LO_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM4_LOSSY_LO_PKT_DROP_COUNTr_ENUM
#define IDB_OBM4_MAX_USAGEr_ENUM BCM56560_A0_IDB_OBM4_MAX_USAGEr_ENUM
#define IDB_OBM4_MAX_USAGE_SELECTr_ENUM BCM56560_A0_IDB_OBM4_MAX_USAGE_SELECTr_ENUM
#define IDB_OBM4_NIV_ETHERTYPEr_ENUM BCM56560_A0_IDB_OBM4_NIV_ETHERTYPEr_ENUM
#define IDB_OBM4_OUTER_TPIDr_ENUM BCM56560_A0_IDB_OBM4_OUTER_TPIDr_ENUM
#define IDB_OBM4_OUTER_TPID_0r_ENUM BCM56560_A0_IDB_OBM4_OUTER_TPID_0r_ENUM
#define IDB_OBM4_OUTER_TPID_1r_ENUM BCM56560_A0_IDB_OBM4_OUTER_TPID_1r_ENUM
#define IDB_OBM4_OUTER_TPID_2r_ENUM BCM56560_A0_IDB_OBM4_OUTER_TPID_2r_ENUM
#define IDB_OBM4_OUTER_TPID_3r_ENUM BCM56560_A0_IDB_OBM4_OUTER_TPID_3r_ENUM
#define IDB_OBM4_OVERSUB_MON_PARITY_STATUSr_ENUM BCM56560_A0_IDB_OBM4_OVERSUB_MON_PARITY_STATUSr_ENUM
#define IDB_OBM4_PE_ETHERTYPEr_ENUM BCM56560_A0_IDB_OBM4_PE_ETHERTYPEr_ENUM
#define IDB_OBM4_PORT_CONFIGr_ENUM BCM56560_A0_IDB_OBM4_PORT_CONFIGr_ENUM
#define IDB_OBM4_POWER_SAVEr_ENUM BCM56560_A0_IDB_OBM4_POWER_SAVEr_ENUM
#define IDB_OBM4_PRI_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM4_PRI_MAP_PORT0m_ENUM
#define IDB_OBM4_PRI_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM4_PRI_MAP_PORT1m_ENUM
#define IDB_OBM4_PRI_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM4_PRI_MAP_PORT2m_ENUM
#define IDB_OBM4_PRI_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM4_PRI_MAP_PORT3m_ENUM
#define IDB_OBM4_PROTOCOL_CONTROL_0r_ENUM BCM56560_A0_IDB_OBM4_PROTOCOL_CONTROL_0r_ENUM
#define IDB_OBM4_PROTOCOL_CONTROL_1r_ENUM BCM56560_A0_IDB_OBM4_PROTOCOL_CONTROL_1r_ENUM
#define IDB_OBM4_PROTOCOL_CONTROL_2r_ENUM BCM56560_A0_IDB_OBM4_PROTOCOL_CONTROL_2r_ENUM
#define IDB_OBM4_QUEUE_ECC_STATUSr_ENUM BCM56560_A0_IDB_OBM4_QUEUE_ECC_STATUSr_ENUM
#define IDB_OBM4_QUEUE_SER_CONTROLr_ENUM BCM56560_A0_IDB_OBM4_QUEUE_SER_CONTROLr_ENUM
#define IDB_OBM4_RAM_CONTROLr_ENUM BCM56560_A0_IDB_OBM4_RAM_CONTROLr_ENUM
#define IDB_OBM4_SER_CONTROLr_ENUM BCM56560_A0_IDB_OBM4_SER_CONTROLr_ENUM
#define IDB_OBM4_SHARED_CONFIGr_ENUM BCM56560_A0_IDB_OBM4_SHARED_CONFIGr_ENUM
#define IDB_OBM4_SHARED_USAGEr_ENUM BCM56560_A0_IDB_OBM4_SHARED_USAGEr_ENUM
#define IDB_OBM4_SPARE_REGr_ENUM BCM56560_A0_IDB_OBM4_SPARE_REGr_ENUM
#define IDB_OBM4_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM4_THRESHOLDr_ENUM
#define IDB_OBM4_USAGEr_ENUM BCM56560_A0_IDB_OBM4_USAGEr_ENUM
#define IDB_OBM5_BANK_CONFIGr_ENUM BCM56560_A0_IDB_OBM5_BANK_CONFIGr_ENUM
#define IDB_OBM5_CA_CONTROLr_ENUM BCM56560_A0_IDB_OBM5_CA_CONTROLr_ENUM
#define IDB_OBM5_CONTROLr_ENUM BCM56560_A0_IDB_OBM5_CONTROLr_ENUM
#define IDB_OBM5_CT_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM5_CT_THRESHOLDr_ENUM
#define IDB_OBM5_DATA_ECC_STATUSr_ENUM BCM56560_A0_IDB_OBM5_DATA_ECC_STATUSr_ENUM
#define IDB_OBM5_DBG_Ar_ENUM BCM56560_A0_IDB_OBM5_DBG_Ar_ENUM
#define IDB_OBM5_DSCP_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM5_DSCP_MAP_PORT0m_ENUM
#define IDB_OBM5_DSCP_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM5_DSCP_MAP_PORT1m_ENUM
#define IDB_OBM5_DSCP_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM5_DSCP_MAP_PORT2m_ENUM
#define IDB_OBM5_DSCP_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM5_DSCP_MAP_PORT3m_ENUM
#define IDB_OBM5_ETAG_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM5_ETAG_MAP_PORT0m_ENUM
#define IDB_OBM5_ETAG_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM5_ETAG_MAP_PORT1m_ENUM
#define IDB_OBM5_ETAG_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM5_ETAG_MAP_PORT2m_ENUM
#define IDB_OBM5_ETAG_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM5_ETAG_MAP_PORT3m_ENUM
#define IDB_OBM5_FC_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM5_FC_THRESHOLDr_ENUM
#define IDB_OBM5_FLOW_CONTROL_CONFIGr_ENUM BCM56560_A0_IDB_OBM5_FLOW_CONTROL_CONFIGr_ENUM
#define IDB_OBM5_FLOW_CONTROL_EVENT_COUNTr_ENUM BCM56560_A0_IDB_OBM5_FLOW_CONTROL_EVENT_COUNTr_ENUM
#define IDB_OBM5_INNER_TPIDr_ENUM BCM56560_A0_IDB_OBM5_INNER_TPIDr_ENUM
#define IDB_OBM5_LOSSLESS0_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM5_LOSSLESS0_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM5_LOSSLESS0_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM5_LOSSLESS0_PKT_DROP_COUNTr_ENUM
#define IDB_OBM5_LOSSLESS1_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM5_LOSSLESS1_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM5_LOSSLESS1_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM5_LOSSLESS1_PKT_DROP_COUNTr_ENUM
#define IDB_OBM5_LOSSY_HI_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM5_LOSSY_HI_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM5_LOSSY_HI_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM5_LOSSY_HI_PKT_DROP_COUNTr_ENUM
#define IDB_OBM5_LOSSY_LO_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM5_LOSSY_LO_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM5_LOSSY_LO_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM5_LOSSY_LO_PKT_DROP_COUNTr_ENUM
#define IDB_OBM5_MAX_USAGEr_ENUM BCM56560_A0_IDB_OBM5_MAX_USAGEr_ENUM
#define IDB_OBM5_MAX_USAGE_SELECTr_ENUM BCM56560_A0_IDB_OBM5_MAX_USAGE_SELECTr_ENUM
#define IDB_OBM5_NIV_ETHERTYPEr_ENUM BCM56560_A0_IDB_OBM5_NIV_ETHERTYPEr_ENUM
#define IDB_OBM5_OUTER_TPIDr_ENUM BCM56560_A0_IDB_OBM5_OUTER_TPIDr_ENUM
#define IDB_OBM5_OUTER_TPID_0r_ENUM BCM56560_A0_IDB_OBM5_OUTER_TPID_0r_ENUM
#define IDB_OBM5_OUTER_TPID_1r_ENUM BCM56560_A0_IDB_OBM5_OUTER_TPID_1r_ENUM
#define IDB_OBM5_OUTER_TPID_2r_ENUM BCM56560_A0_IDB_OBM5_OUTER_TPID_2r_ENUM
#define IDB_OBM5_OUTER_TPID_3r_ENUM BCM56560_A0_IDB_OBM5_OUTER_TPID_3r_ENUM
#define IDB_OBM5_OVERSUB_MON_PARITY_STATUSr_ENUM BCM56560_A0_IDB_OBM5_OVERSUB_MON_PARITY_STATUSr_ENUM
#define IDB_OBM5_PE_ETHERTYPEr_ENUM BCM56560_A0_IDB_OBM5_PE_ETHERTYPEr_ENUM
#define IDB_OBM5_PORT_CONFIGr_ENUM BCM56560_A0_IDB_OBM5_PORT_CONFIGr_ENUM
#define IDB_OBM5_POWER_SAVEr_ENUM BCM56560_A0_IDB_OBM5_POWER_SAVEr_ENUM
#define IDB_OBM5_PRI_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM5_PRI_MAP_PORT0m_ENUM
#define IDB_OBM5_PRI_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM5_PRI_MAP_PORT1m_ENUM
#define IDB_OBM5_PRI_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM5_PRI_MAP_PORT2m_ENUM
#define IDB_OBM5_PRI_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM5_PRI_MAP_PORT3m_ENUM
#define IDB_OBM5_PROTOCOL_CONTROL_0r_ENUM BCM56560_A0_IDB_OBM5_PROTOCOL_CONTROL_0r_ENUM
#define IDB_OBM5_PROTOCOL_CONTROL_1r_ENUM BCM56560_A0_IDB_OBM5_PROTOCOL_CONTROL_1r_ENUM
#define IDB_OBM5_PROTOCOL_CONTROL_2r_ENUM BCM56560_A0_IDB_OBM5_PROTOCOL_CONTROL_2r_ENUM
#define IDB_OBM5_QUEUE_ECC_STATUSr_ENUM BCM56560_A0_IDB_OBM5_QUEUE_ECC_STATUSr_ENUM
#define IDB_OBM5_QUEUE_SER_CONTROLr_ENUM BCM56560_A0_IDB_OBM5_QUEUE_SER_CONTROLr_ENUM
#define IDB_OBM5_RAM_CONTROLr_ENUM BCM56560_A0_IDB_OBM5_RAM_CONTROLr_ENUM
#define IDB_OBM5_SER_CONTROLr_ENUM BCM56560_A0_IDB_OBM5_SER_CONTROLr_ENUM
#define IDB_OBM5_SHARED_CONFIGr_ENUM BCM56560_A0_IDB_OBM5_SHARED_CONFIGr_ENUM
#define IDB_OBM5_SHARED_USAGEr_ENUM BCM56560_A0_IDB_OBM5_SHARED_USAGEr_ENUM
#define IDB_OBM5_SPARE_REGr_ENUM BCM56560_A0_IDB_OBM5_SPARE_REGr_ENUM
#define IDB_OBM5_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM5_THRESHOLDr_ENUM
#define IDB_OBM5_USAGEr_ENUM BCM56560_A0_IDB_OBM5_USAGEr_ENUM
#define IDB_OBM6_BANK_CONFIGr_ENUM BCM56560_A0_IDB_OBM6_BANK_CONFIGr_ENUM
#define IDB_OBM6_CA_CONTROLr_ENUM BCM56560_A0_IDB_OBM6_CA_CONTROLr_ENUM
#define IDB_OBM6_CONTROLr_ENUM BCM56560_A0_IDB_OBM6_CONTROLr_ENUM
#define IDB_OBM6_CT_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM6_CT_THRESHOLDr_ENUM
#define IDB_OBM6_DATA_ECC_STATUSr_ENUM BCM56560_A0_IDB_OBM6_DATA_ECC_STATUSr_ENUM
#define IDB_OBM6_DBG_Ar_ENUM BCM56560_A0_IDB_OBM6_DBG_Ar_ENUM
#define IDB_OBM6_DSCP_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM6_DSCP_MAP_PORT0m_ENUM
#define IDB_OBM6_DSCP_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM6_DSCP_MAP_PORT1m_ENUM
#define IDB_OBM6_DSCP_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM6_DSCP_MAP_PORT2m_ENUM
#define IDB_OBM6_DSCP_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM6_DSCP_MAP_PORT3m_ENUM
#define IDB_OBM6_ETAG_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM6_ETAG_MAP_PORT0m_ENUM
#define IDB_OBM6_ETAG_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM6_ETAG_MAP_PORT1m_ENUM
#define IDB_OBM6_ETAG_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM6_ETAG_MAP_PORT2m_ENUM
#define IDB_OBM6_ETAG_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM6_ETAG_MAP_PORT3m_ENUM
#define IDB_OBM6_FC_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM6_FC_THRESHOLDr_ENUM
#define IDB_OBM6_FLOW_CONTROL_CONFIGr_ENUM BCM56560_A0_IDB_OBM6_FLOW_CONTROL_CONFIGr_ENUM
#define IDB_OBM6_FLOW_CONTROL_EVENT_COUNTr_ENUM BCM56560_A0_IDB_OBM6_FLOW_CONTROL_EVENT_COUNTr_ENUM
#define IDB_OBM6_INNER_TPIDr_ENUM BCM56560_A0_IDB_OBM6_INNER_TPIDr_ENUM
#define IDB_OBM6_LOSSLESS0_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM6_LOSSLESS0_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM6_LOSSLESS0_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM6_LOSSLESS0_PKT_DROP_COUNTr_ENUM
#define IDB_OBM6_LOSSLESS1_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM6_LOSSLESS1_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM6_LOSSLESS1_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM6_LOSSLESS1_PKT_DROP_COUNTr_ENUM
#define IDB_OBM6_LOSSY_HI_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM6_LOSSY_HI_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM6_LOSSY_HI_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM6_LOSSY_HI_PKT_DROP_COUNTr_ENUM
#define IDB_OBM6_LOSSY_LO_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM6_LOSSY_LO_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM6_LOSSY_LO_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM6_LOSSY_LO_PKT_DROP_COUNTr_ENUM
#define IDB_OBM6_MAX_USAGEr_ENUM BCM56560_A0_IDB_OBM6_MAX_USAGEr_ENUM
#define IDB_OBM6_MAX_USAGE_SELECTr_ENUM BCM56560_A0_IDB_OBM6_MAX_USAGE_SELECTr_ENUM
#define IDB_OBM6_NIV_ETHERTYPEr_ENUM BCM56560_A0_IDB_OBM6_NIV_ETHERTYPEr_ENUM
#define IDB_OBM6_OUTER_TPIDr_ENUM BCM56560_A0_IDB_OBM6_OUTER_TPIDr_ENUM
#define IDB_OBM6_OUTER_TPID_0r_ENUM BCM56560_A0_IDB_OBM6_OUTER_TPID_0r_ENUM
#define IDB_OBM6_OUTER_TPID_1r_ENUM BCM56560_A0_IDB_OBM6_OUTER_TPID_1r_ENUM
#define IDB_OBM6_OUTER_TPID_2r_ENUM BCM56560_A0_IDB_OBM6_OUTER_TPID_2r_ENUM
#define IDB_OBM6_OUTER_TPID_3r_ENUM BCM56560_A0_IDB_OBM6_OUTER_TPID_3r_ENUM
#define IDB_OBM6_OVERSUB_MON_PARITY_STATUSr_ENUM BCM56560_A0_IDB_OBM6_OVERSUB_MON_PARITY_STATUSr_ENUM
#define IDB_OBM6_PE_ETHERTYPEr_ENUM BCM56560_A0_IDB_OBM6_PE_ETHERTYPEr_ENUM
#define IDB_OBM6_PORT_CONFIGr_ENUM BCM56560_A0_IDB_OBM6_PORT_CONFIGr_ENUM
#define IDB_OBM6_POWER_SAVEr_ENUM BCM56560_A0_IDB_OBM6_POWER_SAVEr_ENUM
#define IDB_OBM6_PRI_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM6_PRI_MAP_PORT0m_ENUM
#define IDB_OBM6_PRI_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM6_PRI_MAP_PORT1m_ENUM
#define IDB_OBM6_PRI_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM6_PRI_MAP_PORT2m_ENUM
#define IDB_OBM6_PRI_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM6_PRI_MAP_PORT3m_ENUM
#define IDB_OBM6_PROTOCOL_CONTROL_0r_ENUM BCM56560_A0_IDB_OBM6_PROTOCOL_CONTROL_0r_ENUM
#define IDB_OBM6_PROTOCOL_CONTROL_1r_ENUM BCM56560_A0_IDB_OBM6_PROTOCOL_CONTROL_1r_ENUM
#define IDB_OBM6_PROTOCOL_CONTROL_2r_ENUM BCM56560_A0_IDB_OBM6_PROTOCOL_CONTROL_2r_ENUM
#define IDB_OBM6_QUEUE_ECC_STATUSr_ENUM BCM56560_A0_IDB_OBM6_QUEUE_ECC_STATUSr_ENUM
#define IDB_OBM6_QUEUE_SER_CONTROLr_ENUM BCM56560_A0_IDB_OBM6_QUEUE_SER_CONTROLr_ENUM
#define IDB_OBM6_RAM_CONTROLr_ENUM BCM56560_A0_IDB_OBM6_RAM_CONTROLr_ENUM
#define IDB_OBM6_SER_CONTROLr_ENUM BCM56560_A0_IDB_OBM6_SER_CONTROLr_ENUM
#define IDB_OBM6_SHARED_CONFIGr_ENUM BCM56560_A0_IDB_OBM6_SHARED_CONFIGr_ENUM
#define IDB_OBM6_SHARED_USAGEr_ENUM BCM56560_A0_IDB_OBM6_SHARED_USAGEr_ENUM
#define IDB_OBM6_SPARE_REGr_ENUM BCM56560_A0_IDB_OBM6_SPARE_REGr_ENUM
#define IDB_OBM6_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM6_THRESHOLDr_ENUM
#define IDB_OBM6_USAGEr_ENUM BCM56560_A0_IDB_OBM6_USAGEr_ENUM
#define IDB_OBM7_BANK_CONFIGr_ENUM BCM56560_A0_IDB_OBM7_BANK_CONFIGr_ENUM
#define IDB_OBM7_CA_CONTROLr_ENUM BCM56560_A0_IDB_OBM7_CA_CONTROLr_ENUM
#define IDB_OBM7_CONTROLr_ENUM BCM56560_A0_IDB_OBM7_CONTROLr_ENUM
#define IDB_OBM7_CT_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM7_CT_THRESHOLDr_ENUM
#define IDB_OBM7_DATA_ECC_STATUSr_ENUM BCM56560_A0_IDB_OBM7_DATA_ECC_STATUSr_ENUM
#define IDB_OBM7_DBG_Ar_ENUM BCM56560_A0_IDB_OBM7_DBG_Ar_ENUM
#define IDB_OBM7_DSCP_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM7_DSCP_MAP_PORT0m_ENUM
#define IDB_OBM7_DSCP_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM7_DSCP_MAP_PORT1m_ENUM
#define IDB_OBM7_DSCP_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM7_DSCP_MAP_PORT2m_ENUM
#define IDB_OBM7_DSCP_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM7_DSCP_MAP_PORT3m_ENUM
#define IDB_OBM7_ETAG_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM7_ETAG_MAP_PORT0m_ENUM
#define IDB_OBM7_ETAG_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM7_ETAG_MAP_PORT1m_ENUM
#define IDB_OBM7_ETAG_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM7_ETAG_MAP_PORT2m_ENUM
#define IDB_OBM7_ETAG_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM7_ETAG_MAP_PORT3m_ENUM
#define IDB_OBM7_FC_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM7_FC_THRESHOLDr_ENUM
#define IDB_OBM7_FLOW_CONTROL_CONFIGr_ENUM BCM56560_A0_IDB_OBM7_FLOW_CONTROL_CONFIGr_ENUM
#define IDB_OBM7_FLOW_CONTROL_EVENT_COUNTr_ENUM BCM56560_A0_IDB_OBM7_FLOW_CONTROL_EVENT_COUNTr_ENUM
#define IDB_OBM7_INNER_TPIDr_ENUM BCM56560_A0_IDB_OBM7_INNER_TPIDr_ENUM
#define IDB_OBM7_LOSSLESS0_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM7_LOSSLESS0_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM7_LOSSLESS0_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM7_LOSSLESS0_PKT_DROP_COUNTr_ENUM
#define IDB_OBM7_LOSSLESS1_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM7_LOSSLESS1_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM7_LOSSLESS1_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM7_LOSSLESS1_PKT_DROP_COUNTr_ENUM
#define IDB_OBM7_LOSSY_HI_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM7_LOSSY_HI_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM7_LOSSY_HI_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM7_LOSSY_HI_PKT_DROP_COUNTr_ENUM
#define IDB_OBM7_LOSSY_LO_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM7_LOSSY_LO_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM7_LOSSY_LO_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM7_LOSSY_LO_PKT_DROP_COUNTr_ENUM
#define IDB_OBM7_MAX_USAGEr_ENUM BCM56560_A0_IDB_OBM7_MAX_USAGEr_ENUM
#define IDB_OBM7_MAX_USAGE_SELECTr_ENUM BCM56560_A0_IDB_OBM7_MAX_USAGE_SELECTr_ENUM
#define IDB_OBM7_NIV_ETHERTYPEr_ENUM BCM56560_A0_IDB_OBM7_NIV_ETHERTYPEr_ENUM
#define IDB_OBM7_OUTER_TPIDr_ENUM BCM56560_A0_IDB_OBM7_OUTER_TPIDr_ENUM
#define IDB_OBM7_OUTER_TPID_0r_ENUM BCM56560_A0_IDB_OBM7_OUTER_TPID_0r_ENUM
#define IDB_OBM7_OUTER_TPID_1r_ENUM BCM56560_A0_IDB_OBM7_OUTER_TPID_1r_ENUM
#define IDB_OBM7_OUTER_TPID_2r_ENUM BCM56560_A0_IDB_OBM7_OUTER_TPID_2r_ENUM
#define IDB_OBM7_OUTER_TPID_3r_ENUM BCM56560_A0_IDB_OBM7_OUTER_TPID_3r_ENUM
#define IDB_OBM7_OVERSUB_MON_PARITY_STATUSr_ENUM BCM56560_A0_IDB_OBM7_OVERSUB_MON_PARITY_STATUSr_ENUM
#define IDB_OBM7_PE_ETHERTYPEr_ENUM BCM56560_A0_IDB_OBM7_PE_ETHERTYPEr_ENUM
#define IDB_OBM7_PORT_CONFIGr_ENUM BCM56560_A0_IDB_OBM7_PORT_CONFIGr_ENUM
#define IDB_OBM7_POWER_SAVEr_ENUM BCM56560_A0_IDB_OBM7_POWER_SAVEr_ENUM
#define IDB_OBM7_PRI_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM7_PRI_MAP_PORT0m_ENUM
#define IDB_OBM7_PRI_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM7_PRI_MAP_PORT1m_ENUM
#define IDB_OBM7_PRI_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM7_PRI_MAP_PORT2m_ENUM
#define IDB_OBM7_PRI_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM7_PRI_MAP_PORT3m_ENUM
#define IDB_OBM7_PROTOCOL_CONTROL_0r_ENUM BCM56560_A0_IDB_OBM7_PROTOCOL_CONTROL_0r_ENUM
#define IDB_OBM7_PROTOCOL_CONTROL_1r_ENUM BCM56560_A0_IDB_OBM7_PROTOCOL_CONTROL_1r_ENUM
#define IDB_OBM7_PROTOCOL_CONTROL_2r_ENUM BCM56560_A0_IDB_OBM7_PROTOCOL_CONTROL_2r_ENUM
#define IDB_OBM7_QUEUE_ECC_STATUSr_ENUM BCM56560_A0_IDB_OBM7_QUEUE_ECC_STATUSr_ENUM
#define IDB_OBM7_QUEUE_SER_CONTROLr_ENUM BCM56560_A0_IDB_OBM7_QUEUE_SER_CONTROLr_ENUM
#define IDB_OBM7_RAM_CONTROLr_ENUM BCM56560_A0_IDB_OBM7_RAM_CONTROLr_ENUM
#define IDB_OBM7_SER_CONTROLr_ENUM BCM56560_A0_IDB_OBM7_SER_CONTROLr_ENUM
#define IDB_OBM7_SHARED_CONFIGr_ENUM BCM56560_A0_IDB_OBM7_SHARED_CONFIGr_ENUM
#define IDB_OBM7_SHARED_USAGEr_ENUM BCM56560_A0_IDB_OBM7_SHARED_USAGEr_ENUM
#define IDB_OBM7_SPARE_REGr_ENUM BCM56560_A0_IDB_OBM7_SPARE_REGr_ENUM
#define IDB_OBM7_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM7_THRESHOLDr_ENUM
#define IDB_OBM7_USAGEr_ENUM BCM56560_A0_IDB_OBM7_USAGEr_ENUM
#define IDB_OBM8_BANK_CONFIGr_ENUM BCM56560_A0_IDB_OBM8_BANK_CONFIGr_ENUM
#define IDB_OBM8_CA_CONTROLr_ENUM BCM56560_A0_IDB_OBM8_CA_CONTROLr_ENUM
#define IDB_OBM8_CONTROLr_ENUM BCM56560_A0_IDB_OBM8_CONTROLr_ENUM
#define IDB_OBM8_CT_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM8_CT_THRESHOLDr_ENUM
#define IDB_OBM8_DATA_ECC_STATUSr_ENUM BCM56560_A0_IDB_OBM8_DATA_ECC_STATUSr_ENUM
#define IDB_OBM8_DBG_Ar_ENUM BCM56560_A0_IDB_OBM8_DBG_Ar_ENUM
#define IDB_OBM8_DSCP_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM8_DSCP_MAP_PORT0m_ENUM
#define IDB_OBM8_DSCP_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM8_DSCP_MAP_PORT1m_ENUM
#define IDB_OBM8_DSCP_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM8_DSCP_MAP_PORT2m_ENUM
#define IDB_OBM8_DSCP_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM8_DSCP_MAP_PORT3m_ENUM
#define IDB_OBM8_ETAG_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM8_ETAG_MAP_PORT0m_ENUM
#define IDB_OBM8_ETAG_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM8_ETAG_MAP_PORT1m_ENUM
#define IDB_OBM8_ETAG_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM8_ETAG_MAP_PORT2m_ENUM
#define IDB_OBM8_ETAG_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM8_ETAG_MAP_PORT3m_ENUM
#define IDB_OBM8_FC_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM8_FC_THRESHOLDr_ENUM
#define IDB_OBM8_FLOW_CONTROL_CONFIGr_ENUM BCM56560_A0_IDB_OBM8_FLOW_CONTROL_CONFIGr_ENUM
#define IDB_OBM8_FLOW_CONTROL_EVENT_COUNTr_ENUM BCM56560_A0_IDB_OBM8_FLOW_CONTROL_EVENT_COUNTr_ENUM
#define IDB_OBM8_INNER_TPIDr_ENUM BCM56560_A0_IDB_OBM8_INNER_TPIDr_ENUM
#define IDB_OBM8_LOSSLESS0_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM8_LOSSLESS0_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM8_LOSSLESS0_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM8_LOSSLESS0_PKT_DROP_COUNTr_ENUM
#define IDB_OBM8_LOSSLESS1_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM8_LOSSLESS1_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM8_LOSSLESS1_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM8_LOSSLESS1_PKT_DROP_COUNTr_ENUM
#define IDB_OBM8_LOSSY_HI_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM8_LOSSY_HI_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM8_LOSSY_HI_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM8_LOSSY_HI_PKT_DROP_COUNTr_ENUM
#define IDB_OBM8_LOSSY_LO_BYTE_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM8_LOSSY_LO_BYTE_DROP_COUNTr_ENUM
#define IDB_OBM8_LOSSY_LO_PKT_DROP_COUNTr_ENUM BCM56560_A0_IDB_OBM8_LOSSY_LO_PKT_DROP_COUNTr_ENUM
#define IDB_OBM8_MAX_USAGEr_ENUM BCM56560_A0_IDB_OBM8_MAX_USAGEr_ENUM
#define IDB_OBM8_MAX_USAGE_SELECTr_ENUM BCM56560_A0_IDB_OBM8_MAX_USAGE_SELECTr_ENUM
#define IDB_OBM8_NIV_ETHERTYPEr_ENUM BCM56560_A0_IDB_OBM8_NIV_ETHERTYPEr_ENUM
#define IDB_OBM8_OUTER_TPIDr_ENUM BCM56560_A0_IDB_OBM8_OUTER_TPIDr_ENUM
#define IDB_OBM8_OUTER_TPID_0r_ENUM BCM56560_A0_IDB_OBM8_OUTER_TPID_0r_ENUM
#define IDB_OBM8_OUTER_TPID_1r_ENUM BCM56560_A0_IDB_OBM8_OUTER_TPID_1r_ENUM
#define IDB_OBM8_OUTER_TPID_2r_ENUM BCM56560_A0_IDB_OBM8_OUTER_TPID_2r_ENUM
#define IDB_OBM8_OUTER_TPID_3r_ENUM BCM56560_A0_IDB_OBM8_OUTER_TPID_3r_ENUM
#define IDB_OBM8_OVERSUB_MON_PARITY_STATUSr_ENUM BCM56560_A0_IDB_OBM8_OVERSUB_MON_PARITY_STATUSr_ENUM
#define IDB_OBM8_PE_ETHERTYPEr_ENUM BCM56560_A0_IDB_OBM8_PE_ETHERTYPEr_ENUM
#define IDB_OBM8_PORT_CONFIGr_ENUM BCM56560_A0_IDB_OBM8_PORT_CONFIGr_ENUM
#define IDB_OBM8_POWER_SAVEr_ENUM BCM56560_A0_IDB_OBM8_POWER_SAVEr_ENUM
#define IDB_OBM8_PRI_MAP_PORT0m_ENUM BCM56560_A0_IDB_OBM8_PRI_MAP_PORT0m_ENUM
#define IDB_OBM8_PRI_MAP_PORT1m_ENUM BCM56560_A0_IDB_OBM8_PRI_MAP_PORT1m_ENUM
#define IDB_OBM8_PRI_MAP_PORT2m_ENUM BCM56560_A0_IDB_OBM8_PRI_MAP_PORT2m_ENUM
#define IDB_OBM8_PRI_MAP_PORT3m_ENUM BCM56560_A0_IDB_OBM8_PRI_MAP_PORT3m_ENUM
#define IDB_OBM8_PROTOCOL_CONTROL_0r_ENUM BCM56560_A0_IDB_OBM8_PROTOCOL_CONTROL_0r_ENUM
#define IDB_OBM8_PROTOCOL_CONTROL_1r_ENUM BCM56560_A0_IDB_OBM8_PROTOCOL_CONTROL_1r_ENUM
#define IDB_OBM8_PROTOCOL_CONTROL_2r_ENUM BCM56560_A0_IDB_OBM8_PROTOCOL_CONTROL_2r_ENUM
#define IDB_OBM8_QUEUE_ECC_STATUSr_ENUM BCM56560_A0_IDB_OBM8_QUEUE_ECC_STATUSr_ENUM
#define IDB_OBM8_QUEUE_SER_CONTROLr_ENUM BCM56560_A0_IDB_OBM8_QUEUE_SER_CONTROLr_ENUM
#define IDB_OBM8_RAM_CONTROLr_ENUM BCM56560_A0_IDB_OBM8_RAM_CONTROLr_ENUM
#define IDB_OBM8_SER_CONTROLr_ENUM BCM56560_A0_IDB_OBM8_SER_CONTROLr_ENUM
#define IDB_OBM8_SHARED_CONFIGr_ENUM BCM56560_A0_IDB_OBM8_SHARED_CONFIGr_ENUM
#define IDB_OBM8_SHARED_USAGEr_ENUM BCM56560_A0_IDB_OBM8_SHARED_USAGEr_ENUM
#define IDB_OBM8_SPARE_REGr_ENUM BCM56560_A0_IDB_OBM8_SPARE_REGr_ENUM
#define IDB_OBM8_THRESHOLDr_ENUM BCM56560_A0_IDB_OBM8_THRESHOLDr_ENUM
#define IDB_OBM8_USAGEr_ENUM BCM56560_A0_IDB_OBM8_USAGEr_ENUM
#define IDB_OBM_CA_CONTROLr_ENUM BCM56560_A0_IDB_OBM_CA_CONTROLr_ENUM
#define IDB_OBM_MAX_USAGE_SELECTr_ENUM BCM56560_A0_IDB_OBM_MAX_USAGE_SELECTr_ENUM
#define IE2E_CONTROLr_ENUM BCM56560_A0_IE2E_CONTROLr_ENUM
#define IEEE1588_TIME_CONTROLr_ENUM BCM56560_A0_IEEE1588_TIME_CONTROLr_ENUM
#define IEEE1588_TIME_FRAC_SEC_LOWERr_ENUM BCM56560_A0_IEEE1588_TIME_FRAC_SEC_LOWERr_ENUM
#define IEEE1588_TIME_FRAC_SEC_UPPERr_ENUM BCM56560_A0_IEEE1588_TIME_FRAC_SEC_UPPERr_ENUM
#define IEEE1588_TIME_FREQ_CONTROLr_ENUM BCM56560_A0_IEEE1588_TIME_FREQ_CONTROLr_ENUM
#define IEEE1588_TIME_LEAP_SEC_CONTROLr_ENUM BCM56560_A0_IEEE1588_TIME_LEAP_SEC_CONTROLr_ENUM
#define IEEE1588_TIME_SECr_ENUM BCM56560_A0_IEEE1588_TIME_SECr_ENUM
#define IFP_COS_MAPm_ENUM BCM56560_A0_IFP_COS_MAPm_ENUM
#define IFP_COUNTER_MUX_RAM_CONTROLr_ENUM BCM56560_A0_IFP_COUNTER_MUX_RAM_CONTROLr_ENUM
#define IFP_COUNTER_RAM_CONTROLr_ENUM BCM56560_A0_IFP_COUNTER_RAM_CONTROLr_ENUM
#define IFP_EN_COR_ERR_RPTr_ENUM BCM56560_A0_IFP_EN_COR_ERR_RPTr_ENUM
#define IFP_GM_LOGICAL_TO_PHYSICAL_MAPPINGr_ENUM BCM56560_A0_IFP_GM_LOGICAL_TO_PHYSICAL_MAPPINGr_ENUM
#define IFP_METER_MUX_RAM_CONTROLr_ENUM BCM56560_A0_IFP_METER_MUX_RAM_CONTROLr_ENUM
#define IFP_METER_RAM_CONTROLr_ENUM BCM56560_A0_IFP_METER_RAM_CONTROLr_ENUM
#define IFP_PARITY_CONTROLr_ENUM BCM56560_A0_IFP_PARITY_CONTROLr_ENUM
#define IFP_POLICY_RAM_CONTROLr_ENUM BCM56560_A0_IFP_POLICY_RAM_CONTROLr_ENUM
#define IFP_PORT_METER_MAP_RAM_CONTROLr_ENUM BCM56560_A0_IFP_PORT_METER_MAP_RAM_CONTROLr_ENUM
#define IFP_PWR_WATCH_DOG_CONTROLr_ENUM BCM56560_A0_IFP_PWR_WATCH_DOG_CONTROLr_ENUM
#define IFP_PWR_WATCH_DOG_STATUSr_ENUM BCM56560_A0_IFP_PWR_WATCH_DOG_STATUSr_ENUM
#define IFP_REDIRECTION_PROFILEm_ENUM BCM56560_A0_IFP_REDIRECTION_PROFILEm_ENUM
#define IFP_STORM_RAM_CONTROLr_ENUM BCM56560_A0_IFP_STORM_RAM_CONTROLr_ENUM
#define IGMP_MLD_PKT_CONTROLr_ENUM BCM56560_A0_IGMP_MLD_PKT_CONTROLr_ENUM
#define IHG_LOOKUPr_ENUM BCM56560_A0_IHG_LOOKUPr_ENUM
#define IIPMCr_ENUM BCM56560_A0_IIPMCr_ENUM
#define IL2L3_BUS_SER_CONTROLr_ENUM BCM56560_A0_IL2L3_BUS_SER_CONTROLr_ENUM
#define IL2LU_INTR_ENABLEr_ENUM BCM56560_A0_IL2LU_INTR_ENABLEr_ENUM
#define IL2LU_INTR_STATUSr_ENUM BCM56560_A0_IL2LU_INTR_STATUSr_ENUM
#define IL2LU_PWR_WATCH_DOG_CONTROLr_ENUM BCM56560_A0_IL2LU_PWR_WATCH_DOG_CONTROLr_ENUM
#define IL2LU_PWR_WATCH_DOG_STATUSr_ENUM BCM56560_A0_IL2LU_PWR_WATCH_DOG_STATUSr_ENUM
#define ILPM_MEMORY_DBGCTRL_1r_ENUM BCM56560_A0_ILPM_MEMORY_DBGCTRL_1r_ENUM
#define ILPM_SER_CONTROLr_ENUM BCM56560_A0_ILPM_SER_CONTROLr_ENUM
#define ILPM_SER_CONTROL_1r_ENUM BCM56560_A0_ILPM_SER_CONTROL_1r_ENUM
#define ILTOMCr_ENUM BCM56560_A0_ILTOMCr_ENUM
#define IMIRROR_BITMAPm_ENUM BCM56560_A0_IMIRROR_BITMAPm_ENUM
#define IMPLS_EN_COR_ERR_RPTr_ENUM BCM56560_A0_IMPLS_EN_COR_ERR_RPTr_ENUM
#define IMRP4r_ENUM BCM56560_A0_IMRP4r_ENUM
#define IMRP6r_ENUM BCM56560_A0_IMRP6r_ENUM
#define IM_MTP_INDEXm_ENUM BCM56560_A0_IM_MTP_INDEXm_ENUM
#define ING_1588_INGRESS_CTRLm_ENUM BCM56560_A0_ING_1588_INGRESS_CTRLm_ENUM
#define ING_1588_PARSING_CONTROLr_ENUM BCM56560_A0_ING_1588_PARSING_CONTROLr_ENUM
#define ING_1588OMPLSr_ENUM BCM56560_A0_ING_1588OMPLSr_ENUM
#define ING_ACTIVE_L3_IIF_PROFILEm_ENUM BCM56560_A0_ING_ACTIVE_L3_IIF_PROFILEm_ENUM
#define ING_BYPASS_CTRLr_ENUM BCM56560_A0_ING_BYPASS_CTRLr_ENUM
#define ING_CONFIG_64r_ENUM BCM56560_A0_ING_CONFIG_64r_ENUM
#define ING_COS_MODE_64r_ENUM BCM56560_A0_ING_COS_MODE_64r_ENUM
#define ING_DEST_PORT_ENABLEm_ENUM BCM56560_A0_ING_DEST_PORT_ENABLEm_ENUM
#define ING_DNAT_ADDRESS_TYPEm_ENUM BCM56560_A0_ING_DNAT_ADDRESS_TYPEm_ENUM
#define ING_DNAT_ADDRESS_TYPE_HASH_CONTROLr_ENUM BCM56560_A0_ING_DNAT_ADDRESS_TYPE_HASH_CONTROLr_ENUM
#define ING_DNAT_ADDRESS_TYPE_RAM_CONTROLr_ENUM BCM56560_A0_ING_DNAT_ADDRESS_TYPE_RAM_CONTROLr_ENUM
#define ING_DVP_2_TABLEm_ENUM BCM56560_A0_ING_DVP_2_TABLEm_ENUM
#define ING_DVP_TABLEm_ENUM BCM56560_A0_ING_DVP_TABLEm_ENUM
#define ING_EGRMSKBMAPm_ENUM BCM56560_A0_ING_EGRMSKBMAPm_ENUM
#define ING_EN_EFILTER_BITMAPm_ENUM BCM56560_A0_ING_EN_EFILTER_BITMAPm_ENUM
#define ING_ETAG_PCP_MAPPINGm_ENUM BCM56560_A0_ING_ETAG_PCP_MAPPINGm_ENUM
#define ING_ETAG_PCP_MAPPING_CONTROL_DBGCTRLr_ENUM BCM56560_A0_ING_ETAG_PCP_MAPPING_CONTROL_DBGCTRLr_ENUM
#define ING_EVENT_DEBUGr_ENUM BCM56560_A0_ING_EVENT_DEBUGr_ENUM
#define ING_EVENT_DEBUG_2r_ENUM BCM56560_A0_ING_EVENT_DEBUG_2r_ENUM
#define ING_EVENT_DEBUG_3r_ENUM BCM56560_A0_ING_EVENT_DEBUG_3r_ENUM
#define ING_FCOE_ETHERTYPEr_ENUM BCM56560_A0_ING_FCOE_ETHERTYPEr_ENUM
#define ING_FC_HEADER_TYPEm_ENUM BCM56560_A0_ING_FC_HEADER_TYPEm_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_0m_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_0m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_1m_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_1m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_2m_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_2m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_3m_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_3m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_4m_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_4m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_5m_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_5m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_6m_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_6m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_7m_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_7m_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r_ENUM
#define ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r_ENUM
#define ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM BCM56560_A0_ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r_ENUM
#define ING_FLEX_CTR_LM_CONFIGr_ENUM BCM56560_A0_ING_FLEX_CTR_LM_CONFIGr_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_0m_ENUM BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_0m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_1m_ENUM BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_1m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_2m_ENUM BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_2m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_3m_ENUM BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_3m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_4m_ENUM BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_4m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_5m_ENUM BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_5m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_6m_ENUM BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_6m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_7m_ENUM BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_7m_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r_ENUM
#define ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM BCM56560_A0_ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_10r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_10r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_11r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_11r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_12r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_12r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_13r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_13r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_14r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_14r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_15r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_15r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_16r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_16r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_17r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_17r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_18r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_18r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_19r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_19r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_20r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_20r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_21r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_21r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_22r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_22r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_23r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_23r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_24r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_24r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_25r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_25r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_26r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_26r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_27r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_27r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_28r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_28r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_29r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_29r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_30r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_30r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_31r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_31r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_8r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_8r_ENUM
#define ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_9r_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_9r_ENUM
#define ING_FLEX_CTR_PKT_PRI_MAPm_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_PRI_MAPm_ENUM
#define ING_FLEX_CTR_PKT_RES_MAPm_ENUM BCM56560_A0_ING_FLEX_CTR_PKT_RES_MAPm_ENUM
#define ING_FLEX_CTR_PORT_MAPm_ENUM BCM56560_A0_ING_FLEX_CTR_PORT_MAPm_ENUM
#define ING_FLEX_CTR_PRI_CNG_MAPm_ENUM BCM56560_A0_ING_FLEX_CTR_PRI_CNG_MAPm_ENUM
#define ING_FLEX_CTR_TOS_MAPm_ENUM BCM56560_A0_ING_FLEX_CTR_TOS_MAPm_ENUM
#define ING_GTP_CONTROLr_ENUM BCM56560_A0_ING_GTP_CONTROLr_ENUM
#define ING_HASH_CONFIG_0r_ENUM BCM56560_A0_ING_HASH_CONFIG_0r_ENUM
#define ING_HBFC_CNM_ETHERTYPEr_ENUM BCM56560_A0_ING_HBFC_CNM_ETHERTYPEr_ENUM
#define ING_HBFC_CNTAG_ETHERTYPEr_ENUM BCM56560_A0_ING_HBFC_CNTAG_ETHERTYPEr_ENUM
#define ING_HIGIG_TRUNK_OVERRIDE_PROFILEm_ENUM BCM56560_A0_ING_HIGIG_TRUNK_OVERRIDE_PROFILEm_ENUM
#define ING_HW_RESET_CONTROL_1r_ENUM BCM56560_A0_ING_HW_RESET_CONTROL_1r_ENUM
#define ING_HW_RESET_CONTROL_2r_ENUM BCM56560_A0_ING_HW_RESET_CONTROL_2r_ENUM
#define ING_ICNM_IDr_ENUM BCM56560_A0_ING_ICNM_IDr_ENUM
#define ING_ICNM_MACDA_LSr_ENUM BCM56560_A0_ING_ICNM_MACDA_LSr_ENUM
#define ING_ICNM_MACDA_MSr_ENUM BCM56560_A0_ING_ICNM_MACDA_MSr_ENUM
#define ING_ICNM_MACSA_LSr_ENUM BCM56560_A0_ING_ICNM_MACSA_LSr_ENUM
#define ING_ICNM_MACSA_MSr_ENUM BCM56560_A0_ING_ICNM_MACSA_MSr_ENUM
#define ING_IPV6_MC_RESERVED_ADDRESSm_ENUM BCM56560_A0_ING_IPV6_MC_RESERVED_ADDRESSm_ENUM
#define ING_L2_TUNNEL_PARSE_CONTROLr_ENUM BCM56560_A0_ING_L2_TUNNEL_PARSE_CONTROLr_ENUM
#define ING_L3_NEXT_HOPm_ENUM BCM56560_A0_ING_L3_NEXT_HOPm_ENUM
#define ING_L3_NEXT_HOP_BANK_SELr_ENUM BCM56560_A0_ING_L3_NEXT_HOP_BANK_SELr_ENUM
#define ING_MIRROR_COS_CONTROLr_ENUM BCM56560_A0_ING_MIRROR_COS_CONTROLr_ENUM
#define ING_MISC_CONFIGr_ENUM BCM56560_A0_ING_MISC_CONFIGr_ENUM
#define ING_MISC_CONFIG2r_ENUM BCM56560_A0_ING_MISC_CONFIG2r_ENUM
#define ING_MISC_PORT_CONFIGr_ENUM BCM56560_A0_ING_MISC_PORT_CONFIGr_ENUM
#define ING_MODMAP_CTRLr_ENUM BCM56560_A0_ING_MODMAP_CTRLr_ENUM
#define ING_MOD_MAP_TABLEm_ENUM BCM56560_A0_ING_MOD_MAP_TABLEm_ENUM
#define ING_MPLS_EXP_MAPPINGm_ENUM BCM56560_A0_ING_MPLS_EXP_MAPPINGm_ENUM
#define ING_MPLS_EXP_MAPPING_1m_ENUM BCM56560_A0_ING_MPLS_EXP_MAPPING_1m_ENUM
#define ING_MPLS_INNER_TPIDr_ENUM BCM56560_A0_ING_MPLS_INNER_TPIDr_ENUM
#define ING_MPLS_TPIDr_ENUM BCM56560_A0_ING_MPLS_TPIDr_ENUM
#define ING_MPLS_TPID_0r_ENUM BCM56560_A0_ING_MPLS_TPID_0r_ENUM
#define ING_MPLS_TPID_1r_ENUM BCM56560_A0_ING_MPLS_TPID_1r_ENUM
#define ING_MPLS_TPID_2r_ENUM BCM56560_A0_ING_MPLS_TPID_2r_ENUM
#define ING_MPLS_TPID_3r_ENUM BCM56560_A0_ING_MPLS_TPID_3r_ENUM
#define ING_NETWORK_PRUNE_CONTROLm_ENUM BCM56560_A0_ING_NETWORK_PRUNE_CONTROLm_ENUM
#define ING_NIV_CONFIGr_ENUM BCM56560_A0_ING_NIV_CONFIGr_ENUM
#define ING_NIV_RX_FRAMES_ERROR_DROPr_ENUM BCM56560_A0_ING_NIV_RX_FRAMES_ERROR_DROPr_ENUM
#define ING_NIV_RX_FRAMES_FORWARDING_DROPr_ENUM BCM56560_A0_ING_NIV_RX_FRAMES_FORWARDING_DROPr_ENUM
#define ING_NIV_RX_FRAMES_VLAN_TAGGEDr_ENUM BCM56560_A0_ING_NIV_RX_FRAMES_VLAN_TAGGEDr_ENUM
#define ING_OLP_CONFIG_0_64r_ENUM BCM56560_A0_ING_OLP_CONFIG_0_64r_ENUM
#define ING_OLP_CONFIG_1_64r_ENUM BCM56560_A0_ING_OLP_CONFIG_1_64r_ENUM
#define ING_OUTER_DOT1P_MAPPING_TABLEm_ENUM BCM56560_A0_ING_OUTER_DOT1P_MAPPING_TABLEm_ENUM
#define ING_OUTER_TPIDr_ENUM BCM56560_A0_ING_OUTER_TPIDr_ENUM
#define ING_OUTER_TPID_0r_ENUM BCM56560_A0_ING_OUTER_TPID_0r_ENUM
#define ING_OUTER_TPID_1r_ENUM BCM56560_A0_ING_OUTER_TPID_1r_ENUM
#define ING_OUTER_TPID_2r_ENUM BCM56560_A0_ING_OUTER_TPID_2r_ENUM
#define ING_OUTER_TPID_3r_ENUM BCM56560_A0_ING_OUTER_TPID_3r_ENUM
#define ING_PACKET_PROCESSING_CONTROLr_ENUM BCM56560_A0_ING_PACKET_PROCESSING_CONTROLr_ENUM
#define ING_PACKET_PROCESSING_CONTROL_0r_ENUM BCM56560_A0_ING_PACKET_PROCESSING_CONTROL_0r_ENUM
#define ING_PACKET_PROCESSING_CONTROL_1r_ENUM BCM56560_A0_ING_PACKET_PROCESSING_CONTROL_1r_ENUM
#define ING_PBI_DEBUG_CTRL_0_64r_ENUM BCM56560_A0_ING_PBI_DEBUG_CTRL_0_64r_ENUM
#define ING_PBI_DEBUG_CTRL_1_64r_ENUM BCM56560_A0_ING_PBI_DEBUG_CTRL_1_64r_ENUM
#define ING_PHYS_TO_LOGIC_MAPm_ENUM BCM56560_A0_ING_PHYS_TO_LOGIC_MAPm_ENUM
#define ING_PRI_CNG_MAPm_ENUM BCM56560_A0_ING_PRI_CNG_MAPm_ENUM
#define ING_PW_TERM_SEQ_NUMm_ENUM BCM56560_A0_ING_PW_TERM_SEQ_NUMm_ENUM
#define ING_QCN_CNM_ETHERTYPEr_ENUM BCM56560_A0_ING_QCN_CNM_ETHERTYPEr_ENUM
#define ING_QCN_CNTAG_ETHERTYPEr_ENUM BCM56560_A0_ING_QCN_CNTAG_ETHERTYPEr_ENUM
#define ING_Q_BEGINr_ENUM BCM56560_A0_ING_Q_BEGINr_ENUM
#define ING_ROUTED_INT_PRI_MAPPINGm_ENUM BCM56560_A0_ING_ROUTED_INT_PRI_MAPPINGm_ENUM
#define ING_SCTP_CONTROLr_ENUM BCM56560_A0_ING_SCTP_CONTROLr_ENUM
#define ING_SER_FIFOm_ENUM BCM56560_A0_ING_SER_FIFOm_ENUM
#define ING_SER_FIFO_CTRLr_ENUM BCM56560_A0_ING_SER_FIFO_CTRLr_ENUM
#define ING_SNATm_ENUM BCM56560_A0_ING_SNATm_ENUM
#define ING_SNAT_CAM_BIST_CONFIGr_ENUM BCM56560_A0_ING_SNAT_CAM_BIST_CONFIGr_ENUM
#define ING_SNAT_CAM_BIST_CONTROLr_ENUM BCM56560_A0_ING_SNAT_CAM_BIST_CONTROLr_ENUM
#define ING_SNAT_CAM_BIST_DBG_DATAr_ENUM BCM56560_A0_ING_SNAT_CAM_BIST_DBG_DATAr_ENUM
#define ING_SNAT_CAM_BIST_STATUSr_ENUM BCM56560_A0_ING_SNAT_CAM_BIST_STATUSr_ENUM
#define ING_SNAT_DATA_ONLYm_ENUM BCM56560_A0_ING_SNAT_DATA_ONLYm_ENUM
#define ING_SNAT_HIT_ONLYm_ENUM BCM56560_A0_ING_SNAT_HIT_ONLYm_ENUM
#define ING_SNAT_ONLYm_ENUM BCM56560_A0_ING_SNAT_ONLYm_ENUM
#define ING_SVM_CONTROLr_ENUM BCM56560_A0_ING_SVM_CONTROLr_ENUM
#define ING_SVM_EN_COR_ERR_RPTr_ENUM BCM56560_A0_ING_SVM_EN_COR_ERR_RPTr_ENUM
#define ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr_ENUM BCM56560_A0_ING_SVM_MACROFLOW_INDEX_TABLE_CONTROLr_ENUM
#define ING_SVM_METER_TABLE_COM_CONTROLr_ENUM BCM56560_A0_ING_SVM_METER_TABLE_COM_CONTROLr_ENUM
#define ING_SVM_METER_TABLE_CONFIG_CONTROLr_ENUM BCM56560_A0_ING_SVM_METER_TABLE_CONFIG_CONTROLr_ENUM
#define ING_SVM_METER_TABLE_EXC_CONTROLr_ENUM BCM56560_A0_ING_SVM_METER_TABLE_EXC_CONTROLr_ENUM
#define ING_SVM_METER_TABLE_LRN_CONTROLr_ENUM BCM56560_A0_ING_SVM_METER_TABLE_LRN_CONTROLr_ENUM
#define ING_SVM_OFFSET_TABLE_CONTROLr_ENUM BCM56560_A0_ING_SVM_OFFSET_TABLE_CONTROLr_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEYr_ENUM BCM56560_A0_ING_SVM_PKT_ATTR_SELECTOR_KEYr_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_0r_ENUM BCM56560_A0_ING_SVM_PKT_ATTR_SELECTOR_KEY_0r_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_1r_ENUM BCM56560_A0_ING_SVM_PKT_ATTR_SELECTOR_KEY_1r_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_2r_ENUM BCM56560_A0_ING_SVM_PKT_ATTR_SELECTOR_KEY_2r_ENUM
#define ING_SVM_PKT_ATTR_SELECTOR_KEY_3r_ENUM BCM56560_A0_ING_SVM_PKT_ATTR_SELECTOR_KEY_3r_ENUM
#define ING_SVM_PKT_PRI_MAPm_ENUM BCM56560_A0_ING_SVM_PKT_PRI_MAPm_ENUM
#define ING_SVM_PKT_RES_MAPm_ENUM BCM56560_A0_ING_SVM_PKT_RES_MAPm_ENUM
#define ING_SVM_POLICY_TABLE_CONTROLr_ENUM BCM56560_A0_ING_SVM_POLICY_TABLE_CONTROLr_ENUM
#define ING_SVM_PORT_MAPm_ENUM BCM56560_A0_ING_SVM_PORT_MAPm_ENUM
#define ING_SVM_PRI_CNG_MAPm_ENUM BCM56560_A0_ING_SVM_PRI_CNG_MAPm_ENUM
#define ING_SVM_SER_CONTROLr_ENUM BCM56560_A0_ING_SVM_SER_CONTROLr_ENUM
#define ING_SVM_TOS_MAPm_ENUM BCM56560_A0_ING_SVM_TOS_MAPm_ENUM
#define ING_SYS_RSVD_VIDr_ENUM BCM56560_A0_ING_SYS_RSVD_VIDr_ENUM
#define ING_TRILL_ADJACENCYr_ENUM BCM56560_A0_ING_TRILL_ADJACENCYr_ENUM
#define ING_TRILL_PARSE_CONTROLm_ENUM BCM56560_A0_ING_TRILL_PARSE_CONTROLm_ENUM
#define ING_TRILL_PAYLOAD_PARSE_CONTROLm_ENUM BCM56560_A0_ING_TRILL_PAYLOAD_PARSE_CONTROLm_ENUM
#define ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_ENUM BCM56560_A0_ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDEDr_ENUM
#define ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr_ENUM BCM56560_A0_ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDEDr_ENUM
#define ING_TRILL_RX_PKTSr_ENUM BCM56560_A0_ING_TRILL_RX_PKTSr_ENUM
#define ING_UNTAGGED_PHBm_ENUM BCM56560_A0_ING_UNTAGGED_PHBm_ENUM
#define ING_VFT_PRI_MAPm_ENUM BCM56560_A0_ING_VFT_PRI_MAPm_ENUM
#define ING_VLAN_RANGEm_ENUM BCM56560_A0_ING_VLAN_RANGEm_ENUM
#define ING_VLAN_TAG_ACTION_PROFILEm_ENUM BCM56560_A0_ING_VLAN_TAG_ACTION_PROFILEm_ENUM
#define ING_VLAN_TAG_ACTION_PROFILE_CONTROL_DBGCTRLr_ENUM BCM56560_A0_ING_VLAN_TAG_ACTION_PROFILE_CONTROL_DBGCTRLr_ENUM
#define ING_VLAN_VFI_MEMBERSHIPm_ENUM BCM56560_A0_ING_VLAN_VFI_MEMBERSHIPm_ENUM
#define ING_VOQFC_IDr_ENUM BCM56560_A0_ING_VOQFC_IDr_ENUM
#define ING_VOQFC_MACDA_LSr_ENUM BCM56560_A0_ING_VOQFC_MACDA_LSr_ENUM
#define ING_VOQFC_MACDA_MSr_ENUM BCM56560_A0_ING_VOQFC_MACDA_MSr_ENUM
#define ING_VP_VLAN_MEMBERSHIPm_ENUM BCM56560_A0_ING_VP_VLAN_MEMBERSHIPm_ENUM
#define ING_VP_VLAN_MEMBERSHIP_ACTION_Am_ENUM BCM56560_A0_ING_VP_VLAN_MEMBERSHIP_ACTION_Am_ENUM
#define ING_VP_VLAN_MEMBERSHIP_ACTION_Bm_ENUM BCM56560_A0_ING_VP_VLAN_MEMBERSHIP_ACTION_Bm_ENUM
#define ING_VP_VLAN_MEMBERSHIP_HASH_CONTROLr_ENUM BCM56560_A0_ING_VP_VLAN_MEMBERSHIP_HASH_CONTROLr_ENUM
#define ING_VP_VLAN_MEMBERSHIP_RAM_CONTROLr_ENUM BCM56560_A0_ING_VP_VLAN_MEMBERSHIP_RAM_CONTROLr_ENUM
#define ING_VP_VLAN_MEMBERSHIP_REMAP_Am_ENUM BCM56560_A0_ING_VP_VLAN_MEMBERSHIP_REMAP_Am_ENUM
#define ING_VP_VLAN_MEMBERSHIP_REMAP_Bm_ENUM BCM56560_A0_ING_VP_VLAN_MEMBERSHIP_REMAP_Bm_ENUM
#define ING_VSANm_ENUM BCM56560_A0_ING_VSANm_ENUM
#define ING_WESP_PROTO_CONTROLr_ENUM BCM56560_A0_ING_WESP_PROTO_CONTROLr_ENUM
#define INITIAL_ING_L3_NEXT_HOPm_ENUM BCM56560_A0_INITIAL_ING_L3_NEXT_HOPm_ENUM
#define INITIAL_ING_L3_NEXT_HOP_BANK_SELr_ENUM BCM56560_A0_INITIAL_ING_L3_NEXT_HOP_BANK_SELr_ENUM
#define INITIAL_L3_ECMPm_ENUM BCM56560_A0_INITIAL_L3_ECMPm_ENUM
#define INITIAL_L3_ECMP_GROUPm_ENUM BCM56560_A0_INITIAL_L3_ECMP_GROUPm_ENUM
#define INITIAL_PROT_NHI_DOUBLE_WIDE_TABLEm_ENUM BCM56560_A0_INITIAL_PROT_NHI_DOUBLE_WIDE_TABLEm_ENUM
#define INITIAL_PROT_NHI_TABLEm_ENUM BCM56560_A0_INITIAL_PROT_NHI_TABLEm_ENUM
#define INITIAL_PROT_NHI_TABLE_1m_ENUM BCM56560_A0_INITIAL_PROT_NHI_TABLE_1m_ENUM
#define INITIAL_PROT_OFFSET_TABLEm_ENUM BCM56560_A0_INITIAL_PROT_OFFSET_TABLEm_ENUM
#define INTFI_CFGr_ENUM BCM56560_A0_INTFI_CFGr_ENUM
#define INTFI_EN_COR_ERR_RPTr_ENUM BCM56560_A0_INTFI_EN_COR_ERR_RPTr_ENUM
#define INTFI_MAP_L0_TBL_ADDRr_ENUM BCM56560_A0_INTFI_MAP_L0_TBL_ADDRr_ENUM
#define INTFI_MAP_L1_TBL_ADDRr_ENUM BCM56560_A0_INTFI_MAP_L1_TBL_ADDRr_ENUM
#define INTFI_MAP_L2_TBL_ADDRr_ENUM BCM56560_A0_INTFI_MAP_L2_TBL_ADDRr_ENUM
#define INTFI_MAP_S1_TBL_ADDRr_ENUM BCM56560_A0_INTFI_MAP_S1_TBL_ADDRr_ENUM
#define INTFI_OOBFC_MSG_RX_FAILED_CNTr_ENUM BCM56560_A0_INTFI_OOBFC_MSG_RX_FAILED_CNTr_ENUM
#define INTFO_CONGST_STr_ENUM BCM56560_A0_INTFO_CONGST_STr_ENUM
#define INTFO_E2ECC_MERGE_MCQ_POOLr_ENUM BCM56560_A0_INTFO_E2ECC_MERGE_MCQ_POOLr_ENUM
#define INTFO_E2ECC_MERGE_RQE_POOLr_ENUM BCM56560_A0_INTFO_E2ECC_MERGE_RQE_POOLr_ENUM
#define INTFO_E2ECC_POOL_STATE_REPORT_ENABLEr_ENUM BCM56560_A0_INTFO_E2ECC_POOL_STATE_REPORT_ENABLEr_ENUM
#define INTFO_FCN_ENr_ENUM BCM56560_A0_INTFO_FCN_ENr_ENUM
#define INTFO_HW_UPDATE_DISr_ENUM BCM56560_A0_INTFO_HW_UPDATE_DISr_ENUM
#define INTFO_OOBFC_MSG_RX_FAILED_CNTr_ENUM BCM56560_A0_INTFO_OOBFC_MSG_RX_FAILED_CNTr_ENUM
#define INTFO_OOBFC_MSG_RX_FAILED_CNT0r_ENUM BCM56560_A0_INTFO_OOBFC_MSG_RX_FAILED_CNT0r_ENUM
#define INTFO_OOBFC_MSG_RX_FAILED_CNT1r_ENUM BCM56560_A0_INTFO_OOBFC_MSG_RX_FAILED_CNT1r_ENUM
#define INTFO_OOBFC_MSG_RX_FAILED_CNT2r_ENUM BCM56560_A0_INTFO_OOBFC_MSG_RX_FAILED_CNT2r_ENUM
#define INTFO_OOBFC_MSG_RX_FAILED_CNT3r_ENUM BCM56560_A0_INTFO_OOBFC_MSG_RX_FAILED_CNT3r_ENUM
#define INTFO_QCN_SRAM_TMr_ENUM BCM56560_A0_INTFO_QCN_SRAM_TMr_ENUM
#define IP0_INTR_ENABLEr_ENUM BCM56560_A0_IP0_INTR_ENABLEr_ENUM
#define IP0_INTR_STATUSr_ENUM BCM56560_A0_IP0_INTR_STATUSr_ENUM
#define IPARS_EN_COR_ERR_RPTr_ENUM BCM56560_A0_IPARS_EN_COR_ERR_RPTr_ENUM
#define IPARS_PACKET_BUFFER_CONTROL_INFOr_ENUM BCM56560_A0_IPARS_PACKET_BUFFER_CONTROL_INFOr_ENUM
#define IPARS_SER_CONTROLr_ENUM BCM56560_A0_IPARS_SER_CONTROLr_ENUM
#define IPMC_MEMORY_DEBUG_TMr_ENUM BCM56560_A0_IPMC_MEMORY_DEBUG_TMr_ENUM
#define IPROC_WRAP_PCIE_PERST_CNT_MAX_VALr_ENUM BCM56560_A0_IPROC_WRAP_PCIE_PERST_CNT_MAX_VALr_ENUM
#define IPROC_WRAP_PCIE_PERST_CTRLr_ENUM BCM56560_A0_IPROC_WRAP_PCIE_PERST_CTRLr_ENUM
#define IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_ENUM BCM56560_A0_IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_ENUM
#define IPV6_MIN_FRAG_SIZEr_ENUM BCM56560_A0_IPV6_MIN_FRAG_SIZEr_ENUM
#define IP_MULTICAST_TCAMm_ENUM BCM56560_A0_IP_MULTICAST_TCAMm_ENUM
#define IP_MULTICAST_TCAM_BIST_CONFIGr_ENUM BCM56560_A0_IP_MULTICAST_TCAM_BIST_CONFIGr_ENUM
#define IP_MULTICAST_TCAM_BIST_CONTROLr_ENUM BCM56560_A0_IP_MULTICAST_TCAM_BIST_CONTROLr_ENUM
#define IP_MULTICAST_TCAM_BIST_DBG_DATAr_ENUM BCM56560_A0_IP_MULTICAST_TCAM_BIST_DBG_DATAr_ENUM
#define IP_MULTICAST_TCAM_BIST_STATUSr_ENUM BCM56560_A0_IP_MULTICAST_TCAM_BIST_STATUSr_ENUM
#define IP_OPTION_CONTROL_PROFILE_TABLEm_ENUM BCM56560_A0_IP_OPTION_CONTROL_PROFILE_TABLEm_ENUM
#define IP_TO_CMICM_CREDIT_TRANSFERr_ENUM BCM56560_A0_IP_TO_CMICM_CREDIT_TRANSFERr_ENUM
#define IRSEL1_EN_COR_ERR_RPTr_ENUM BCM56560_A0_IRSEL1_EN_COR_ERR_RPTr_ENUM
#define IRSEL1_SER_CONTROLr_ENUM BCM56560_A0_IRSEL1_SER_CONTROLr_ENUM
#define IRSEL2_EN_COR_ERR_RPTr_ENUM BCM56560_A0_IRSEL2_EN_COR_ERR_RPTr_ENUM
#define IRSEL2_SER_CONTROLr_ENUM BCM56560_A0_IRSEL2_SER_CONTROLr_ENUM
#define ISS_LOG_TO_PHY_BANK_MAP_2r_ENUM BCM56560_A0_ISS_LOG_TO_PHY_BANK_MAP_2r_ENUM
#define ISS_MEMORY_CONTROL_0r_ENUM BCM56560_A0_ISS_MEMORY_CONTROL_0r_ENUM
#define ISS_MEMORY_CONTROL_1r_ENUM BCM56560_A0_ISS_MEMORY_CONTROL_1r_ENUM
#define ISS_MEMORY_CONTROL_2r_ENUM BCM56560_A0_ISS_MEMORY_CONTROL_2r_ENUM
#define ISS_MEMORY_CONTROL_3r_ENUM BCM56560_A0_ISS_MEMORY_CONTROL_3r_ENUM
#define ISS_MEMORY_CONTROL_4r_ENUM BCM56560_A0_ISS_MEMORY_CONTROL_4r_ENUM
#define ISS_MEMORY_CONTROL_5r_ENUM BCM56560_A0_ISS_MEMORY_CONTROL_5r_ENUM
#define ISS_MEMORY_CONTROL_84r_ENUM BCM56560_A0_ISS_MEMORY_CONTROL_84r_ENUM
#define ISW1_SER_CONTROLr_ENUM BCM56560_A0_ISW1_SER_CONTROLr_ENUM
#define ISW2_SER_CONTROL_0r_ENUM BCM56560_A0_ISW2_SER_CONTROL_0r_ENUM
#define ISW2_SER_CONTROL_1r_ENUM BCM56560_A0_ISW2_SER_CONTROL_1r_ENUM
#define ISW2_SER_CONTROL_2r_ENUM BCM56560_A0_ISW2_SER_CONTROL_2r_ENUM
#define IUNHGIr_ENUM BCM56560_A0_IUNHGIr_ENUM
#define IUNKOPCr_ENUM BCM56560_A0_IUNKOPCr_ENUM
#define IVXLT_SER_CONTROLr_ENUM BCM56560_A0_IVXLT_SER_CONTROLr_ENUM
#define KNOWN_MCAST_BLOCK_MASKm_ENUM BCM56560_A0_KNOWN_MCAST_BLOCK_MASKm_ENUM
#define L2GRE_CONTROLr_ENUM BCM56560_A0_L2GRE_CONTROLr_ENUM
#define L2GRE_DEFAULT_NETWORK_SVPr_ENUM BCM56560_A0_L2GRE_DEFAULT_NETWORK_SVPr_ENUM
#define L2MCm_ENUM BCM56560_A0_L2MCm_ENUM
#define L2Xm_ENUM BCM56560_A0_L2Xm_ENUM
#define L2_AGE_DEBUGr_ENUM BCM56560_A0_L2_AGE_DEBUGr_ENUM
#define L2_AGE_DEBUG_2r_ENUM BCM56560_A0_L2_AGE_DEBUG_2r_ENUM
#define L2_AGE_TIMERr_ENUM BCM56560_A0_L2_AGE_TIMERr_ENUM
#define L2_BULK_CONTROLr_ENUM BCM56560_A0_L2_BULK_CONTROLr_ENUM
#define L2_BULK_ECC_STATUSr_ENUM BCM56560_A0_L2_BULK_ECC_STATUSr_ENUM
#define L2_BULK_MATCH_DATAm_ENUM BCM56560_A0_L2_BULK_MATCH_DATAm_ENUM
#define L2_BULK_MATCH_MASKm_ENUM BCM56560_A0_L2_BULK_MATCH_MASKm_ENUM
#define L2_BULK_REPLACE_DATAm_ENUM BCM56560_A0_L2_BULK_REPLACE_DATAm_ENUM
#define L2_BULK_REPLACE_MASKm_ENUM BCM56560_A0_L2_BULK_REPLACE_MASKm_ENUM
#define L2_ENDPOINT_IDm_ENUM BCM56560_A0_L2_ENDPOINT_IDm_ENUM
#define L2_ENDPOINT_ID_DBGCTRL_0r_ENUM BCM56560_A0_L2_ENDPOINT_ID_DBGCTRL_0r_ENUM
#define L2_ENDPOINT_ID_DBGCTRL_1r_ENUM BCM56560_A0_L2_ENDPOINT_ID_DBGCTRL_1r_ENUM
#define L2_ENDPOINT_ID_HASH_CONTROLr_ENUM BCM56560_A0_L2_ENDPOINT_ID_HASH_CONTROLr_ENUM
#define L2_ENTRY_CONTROL_0r_ENUM BCM56560_A0_L2_ENTRY_CONTROL_0r_ENUM
#define L2_ENTRY_CONTROL_6r_ENUM BCM56560_A0_L2_ENTRY_CONTROL_6r_ENUM
#define L2_ENTRY_ISS_LPm_ENUM BCM56560_A0_L2_ENTRY_ISS_LPm_ENUM
#define L2_ENTRY_LPm_ENUM BCM56560_A0_L2_ENTRY_LPm_ENUM
#define L2_ENTRY_ONLYm_ENUM BCM56560_A0_L2_ENTRY_ONLYm_ENUM
#define L2_ENTRY_ONLY_ECCm_ENUM BCM56560_A0_L2_ENTRY_ONLY_ECCm_ENUM
#define L2_ENTRY_PARITY_CONTROLr_ENUM BCM56560_A0_L2_ENTRY_PARITY_CONTROLr_ENUM
#define L2_HITDA_ONLYm_ENUM BCM56560_A0_L2_HITDA_ONLYm_ENUM
#define L2_HITSA_ONLYm_ENUM BCM56560_A0_L2_HITSA_ONLYm_ENUM
#define L2_HIT_DBGCTRL_0r_ENUM BCM56560_A0_L2_HIT_DBGCTRL_0r_ENUM
#define L2_HIT_DBGCTRL_01r_ENUM BCM56560_A0_L2_HIT_DBGCTRL_01r_ENUM
#define L2_HIT_DBGCTRL_02r_ENUM BCM56560_A0_L2_HIT_DBGCTRL_02r_ENUM
#define L2_HIT_DBGCTRL_1r_ENUM BCM56560_A0_L2_HIT_DBGCTRL_1r_ENUM
#define L2_HIT_DBGCTRL_2r_ENUM BCM56560_A0_L2_HIT_DBGCTRL_2r_ENUM
#define L2_ISS_BANK_CONFIGr_ENUM BCM56560_A0_L2_ISS_BANK_CONFIGr_ENUM
#define L2_ISS_LOG_TO_PHY_BANK_MAPr_ENUM BCM56560_A0_L2_ISS_LOG_TO_PHY_BANK_MAPr_ENUM
#define L2_LEARN_INSERT_FAILUREm_ENUM BCM56560_A0_L2_LEARN_INSERT_FAILUREm_ENUM
#define L2_LP_CONTROL_0r_ENUM BCM56560_A0_L2_LP_CONTROL_0r_ENUM
#define L2_MOD_FIFOm_ENUM BCM56560_A0_L2_MOD_FIFOm_ENUM
#define L2_MOD_FIFO_CNTr_ENUM BCM56560_A0_L2_MOD_FIFO_CNTr_ENUM
#define L2_MOD_FIFO_DBGCTRLr_ENUM BCM56560_A0_L2_MOD_FIFO_DBGCTRLr_ENUM
#define L2_MOD_FIFO_PARITY_CONTROLr_ENUM BCM56560_A0_L2_MOD_FIFO_PARITY_CONTROLr_ENUM
#define L2_MOD_FIFO_RD_PTRr_ENUM BCM56560_A0_L2_MOD_FIFO_RD_PTRr_ENUM
#define L2_MOD_FIFO_WR_PTRr_ENUM BCM56560_A0_L2_MOD_FIFO_WR_PTRr_ENUM
#define L2_TABLE_HASH_CONTROLr_ENUM BCM56560_A0_L2_TABLE_HASH_CONTROLr_ENUM
#define L2_USER_ENTRYm_ENUM BCM56560_A0_L2_USER_ENTRYm_ENUM
#define L2_USER_ENTRY_CAM_BIST_CONFIGr_ENUM BCM56560_A0_L2_USER_ENTRY_CAM_BIST_CONFIGr_ENUM
#define L2_USER_ENTRY_CAM_BIST_DBGCTRLr_ENUM BCM56560_A0_L2_USER_ENTRY_CAM_BIST_DBGCTRLr_ENUM
#define L2_USER_ENTRY_CAM_BIST_DBG_DATAr_ENUM BCM56560_A0_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_ENUM
#define L2_USER_ENTRY_CAM_BIST_STATUSr_ENUM BCM56560_A0_L2_USER_ENTRY_CAM_BIST_STATUSr_ENUM
#define L2_USER_ENTRY_CAM_DBGCTRLr_ENUM BCM56560_A0_L2_USER_ENTRY_CAM_DBGCTRLr_ENUM
#define L2_USER_ENTRY_DATA_DBGCTRLr_ENUM BCM56560_A0_L2_USER_ENTRY_DATA_DBGCTRLr_ENUM
#define L2_USER_ENTRY_DATA_ONLYm_ENUM BCM56560_A0_L2_USER_ENTRY_DATA_ONLYm_ENUM
#define L2_USER_ENTRY_DATA_PARITY_CONTROLr_ENUM BCM56560_A0_L2_USER_ENTRY_DATA_PARITY_CONTROLr_ENUM
#define L2_USER_ENTRY_ONLYm_ENUM BCM56560_A0_L2_USER_ENTRY_ONLYm_ENUM
#define L3_DEFIPm_ENUM BCM56560_A0_L3_DEFIPm_ENUM
#define L3_DEFIP_ALPM_CFGr_ENUM BCM56560_A0_L3_DEFIP_ALPM_CFGr_ENUM
#define L3_DEFIP_ALPM_ECCm_ENUM BCM56560_A0_L3_DEFIP_ALPM_ECCm_ENUM
#define L3_DEFIP_ALPM_HIT_ONLYm_ENUM BCM56560_A0_L3_DEFIP_ALPM_HIT_ONLYm_ENUM
#define L3_DEFIP_ALPM_IPV4m_ENUM BCM56560_A0_L3_DEFIP_ALPM_IPV4m_ENUM
#define L3_DEFIP_ALPM_IPV4_1m_ENUM BCM56560_A0_L3_DEFIP_ALPM_IPV4_1m_ENUM
#define L3_DEFIP_ALPM_IPV6_128m_ENUM BCM56560_A0_L3_DEFIP_ALPM_IPV6_128m_ENUM
#define L3_DEFIP_ALPM_IPV6_64m_ENUM BCM56560_A0_L3_DEFIP_ALPM_IPV6_64m_ENUM
#define L3_DEFIP_ALPM_IPV6_64_1m_ENUM BCM56560_A0_L3_DEFIP_ALPM_IPV6_64_1m_ENUM
#define L3_DEFIP_ALPM_RAWm_ENUM BCM56560_A0_L3_DEFIP_ALPM_RAWm_ENUM
#define L3_DEFIP_AUX_CTRLr_ENUM BCM56560_A0_L3_DEFIP_AUX_CTRLr_ENUM
#define L3_DEFIP_AUX_CTRL_1r_ENUM BCM56560_A0_L3_DEFIP_AUX_CTRL_1r_ENUM
#define L3_DEFIP_AUX_HITBIT_UPDATEm_ENUM BCM56560_A0_L3_DEFIP_AUX_HITBIT_UPDATEm_ENUM
#define L3_DEFIP_AUX_RAM_CTRL_0r_ENUM BCM56560_A0_L3_DEFIP_AUX_RAM_CTRL_0r_ENUM
#define L3_DEFIP_AUX_RAM_CTRL_1r_ENUM BCM56560_A0_L3_DEFIP_AUX_RAM_CTRL_1r_ENUM
#define L3_DEFIP_AUX_SCRATCHm_ENUM BCM56560_A0_L3_DEFIP_AUX_SCRATCHm_ENUM
#define L3_DEFIP_AUX_TABLEm_ENUM BCM56560_A0_L3_DEFIP_AUX_TABLEm_ENUM
#define L3_DEFIP_CAM_BIST_CONFIGr_ENUM BCM56560_A0_L3_DEFIP_CAM_BIST_CONFIGr_ENUM
#define L3_DEFIP_CAM_BIST_DBGCTRLr_ENUM BCM56560_A0_L3_DEFIP_CAM_BIST_DBGCTRLr_ENUM
#define L3_DEFIP_CAM_BIST_DBG_DATAr_ENUM BCM56560_A0_L3_DEFIP_CAM_BIST_DBG_DATAr_ENUM
#define L3_DEFIP_CAM_BIST_STATUSr_ENUM BCM56560_A0_L3_DEFIP_CAM_BIST_STATUSr_ENUM
#define L3_DEFIP_CAM_DBGCTRL0r_ENUM BCM56560_A0_L3_DEFIP_CAM_DBGCTRL0r_ENUM
#define L3_DEFIP_CAM_DBGCTRL1r_ENUM BCM56560_A0_L3_DEFIP_CAM_DBGCTRL1r_ENUM
#define L3_DEFIP_CAM_DBGCTRL2r_ENUM BCM56560_A0_L3_DEFIP_CAM_DBGCTRL2r_ENUM
#define L3_DEFIP_CAM_DBGCTRL3r_ENUM BCM56560_A0_L3_DEFIP_CAM_DBGCTRL3r_ENUM
#define L3_DEFIP_CAM_DBGCTRL4r_ENUM BCM56560_A0_L3_DEFIP_CAM_DBGCTRL4r_ENUM
#define L3_DEFIP_CAM_DBGCTRL5r_ENUM BCM56560_A0_L3_DEFIP_CAM_DBGCTRL5r_ENUM
#define L3_DEFIP_CAM_ENABLEr_ENUM BCM56560_A0_L3_DEFIP_CAM_ENABLEr_ENUM
#define L3_DEFIP_DATA_DBGCTRL_0r_ENUM BCM56560_A0_L3_DEFIP_DATA_DBGCTRL_0r_ENUM
#define L3_DEFIP_DATA_DBGCTRL_1r_ENUM BCM56560_A0_L3_DEFIP_DATA_DBGCTRL_1r_ENUM
#define L3_DEFIP_DATA_ONLYm_ENUM BCM56560_A0_L3_DEFIP_DATA_ONLYm_ENUM
#define L3_DEFIP_HIT_ONLYm_ENUM BCM56560_A0_L3_DEFIP_HIT_ONLYm_ENUM
#define L3_DEFIP_KEY_SELr_ENUM BCM56560_A0_L3_DEFIP_KEY_SELr_ENUM
#define L3_DEFIP_ONLYm_ENUM BCM56560_A0_L3_DEFIP_ONLYm_ENUM
#define L3_DEFIP_PAIR_128m_ENUM BCM56560_A0_L3_DEFIP_PAIR_128m_ENUM
#define L3_DEFIP_PAIR_128_DATA_ONLYm_ENUM BCM56560_A0_L3_DEFIP_PAIR_128_DATA_ONLYm_ENUM
#define L3_DEFIP_PAIR_128_HIT_ONLYm_ENUM BCM56560_A0_L3_DEFIP_PAIR_128_HIT_ONLYm_ENUM
#define L3_DEFIP_PAIR_128_ONLYm_ENUM BCM56560_A0_L3_DEFIP_PAIR_128_ONLYm_ENUM
#define L3_DEFIP_RPF_CONTROLr_ENUM BCM56560_A0_L3_DEFIP_RPF_CONTROLr_ENUM
#define L3_ECMPm_ENUM BCM56560_A0_L3_ECMPm_ENUM
#define L3_ECMP_COUNTm_ENUM BCM56560_A0_L3_ECMP_COUNTm_ENUM
#define L3_ENTRY_CONTROL_0r_ENUM BCM56560_A0_L3_ENTRY_CONTROL_0r_ENUM
#define L3_ENTRY_CONTROL_10r_ENUM BCM56560_A0_L3_ENTRY_CONTROL_10r_ENUM
#define L3_ENTRY_HIT_ONLYm_ENUM BCM56560_A0_L3_ENTRY_HIT_ONLYm_ENUM
#define L3_ENTRY_IPV4_MULTICASTm_ENUM BCM56560_A0_L3_ENTRY_IPV4_MULTICASTm_ENUM
#define L3_ENTRY_IPV4_UNICASTm_ENUM BCM56560_A0_L3_ENTRY_IPV4_UNICASTm_ENUM
#define L3_ENTRY_IPV6_MULTICASTm_ENUM BCM56560_A0_L3_ENTRY_IPV6_MULTICASTm_ENUM
#define L3_ENTRY_IPV6_UNICASTm_ENUM BCM56560_A0_L3_ENTRY_IPV6_UNICASTm_ENUM
#define L3_ENTRY_ISS_LPm_ENUM BCM56560_A0_L3_ENTRY_ISS_LPm_ENUM
#define L3_ENTRY_LPm_ENUM BCM56560_A0_L3_ENTRY_LPm_ENUM
#define L3_ENTRY_ONLYm_ENUM BCM56560_A0_L3_ENTRY_ONLYm_ENUM
#define L3_ENTRY_ONLY_ECCm_ENUM BCM56560_A0_L3_ENTRY_ONLY_ECCm_ENUM
#define L3_ENTRY_PARITY_CONTROLr_ENUM BCM56560_A0_L3_ENTRY_PARITY_CONTROLr_ENUM
#define L3_IIFm_ENUM BCM56560_A0_L3_IIFm_ENUM
#define L3_IIF_PARITY_CONTROLr_ENUM BCM56560_A0_L3_IIF_PARITY_CONTROLr_ENUM
#define L3_IIF_PROFILEm_ENUM BCM56560_A0_L3_IIF_PROFILEm_ENUM
#define L3_IPMCm_ENUM BCM56560_A0_L3_IPMCm_ENUM
#define L3_IPMC_1m_ENUM BCM56560_A0_L3_IPMC_1m_ENUM
#define L3_IPMC_REMAPm_ENUM BCM56560_A0_L3_IPMC_REMAPm_ENUM
#define L3_ISS_BANK_CONFIGr_ENUM BCM56560_A0_L3_ISS_BANK_CONFIGr_ENUM
#define L3_ISS_LOG_TO_PHY_BANK_MAPr_ENUM BCM56560_A0_L3_ISS_LOG_TO_PHY_BANK_MAPr_ENUM
#define L3_LP_CONTROL_0r_ENUM BCM56560_A0_L3_LP_CONTROL_0r_ENUM
#define L3_MTU_VALUESm_ENUM BCM56560_A0_L3_MTU_VALUESm_ENUM
#define L3_TABLE_HASH_CONTROLr_ENUM BCM56560_A0_L3_TABLE_HASH_CONTROLr_ENUM
#define L3_TUNNELm_ENUM BCM56560_A0_L3_TUNNELm_ENUM
#define L3_TUNNEL_CAM_BIST_CONFIGr_ENUM BCM56560_A0_L3_TUNNEL_CAM_BIST_CONFIGr_ENUM
#define L3_TUNNEL_CAM_BIST_DBG_DATAr_ENUM BCM56560_A0_L3_TUNNEL_CAM_BIST_DBG_DATAr_ENUM
#define L3_TUNNEL_CAM_BIST_STATUSr_ENUM BCM56560_A0_L3_TUNNEL_CAM_BIST_STATUSr_ENUM
#define L3_TUNNEL_CAM_DBGCTRLr_ENUM BCM56560_A0_L3_TUNNEL_CAM_DBGCTRLr_ENUM
#define L3_TUNNEL_DATA_ONLYm_ENUM BCM56560_A0_L3_TUNNEL_DATA_ONLYm_ENUM
#define L3_TUNNEL_ONLYm_ENUM BCM56560_A0_L3_TUNNEL_ONLYm_ENUM
#define LINK_LIST_DEBUG_TMr_ENUM BCM56560_A0_LINK_LIST_DEBUG_TMr_ENUM
#define LINK_STATUSm_ENUM BCM56560_A0_LINK_STATUSm_ENUM
#define LLS_ACTIVATION_EVENT_SEENr_ENUM BCM56560_A0_LLS_ACTIVATION_EVENT_SEENr_ENUM
#define LLS_ACT_ECC_DEBUGr_ENUM BCM56560_A0_LLS_ACT_ECC_DEBUGr_ENUM
#define LLS_CAPT_ENQUEUE_VIOL_IDr_ENUM BCM56560_A0_LLS_CAPT_ENQUEUE_VIOL_IDr_ENUM
#define LLS_CAPT_LIST_HEAD_MISMATCH_IDr_ENUM BCM56560_A0_LLS_CAPT_LIST_HEAD_MISMATCH_IDr_ENUM
#define LLS_CAPT_PORT_1_IN_4_VIOL_IDr_ENUM BCM56560_A0_LLS_CAPT_PORT_1_IN_4_VIOL_IDr_ENUM
#define LLS_CAPT_PORT_L2_COUNT_OVERFLOW_IDr_ENUM BCM56560_A0_LLS_CAPT_PORT_L2_COUNT_OVERFLOW_IDr_ENUM
#define LLS_CAPT_PORT_L2_COUNT_UNDERRUN_IDr_ENUM BCM56560_A0_LLS_CAPT_PORT_L2_COUNT_UNDERRUN_IDr_ENUM
#define LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr_ENUM BCM56560_A0_LLS_CAPT_UPD2_L0_ERROR_OVERFLOW_IDr_ENUM
#define LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr_ENUM BCM56560_A0_LLS_CAPT_UPD2_L0_ERROR_UNDERRUN_IDr_ENUM
#define LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr_ENUM BCM56560_A0_LLS_CAPT_UPD2_L1_ERROR_OVERFLOW_IDr_ENUM
#define LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr_ENUM BCM56560_A0_LLS_CAPT_UPD2_L1_ERROR_UNDERRUN_IDr_ENUM
#define LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr_ENUM BCM56560_A0_LLS_CAPT_UPD2_L2_ERROR_OVERFLOW_IDr_ENUM
#define LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr_ENUM BCM56560_A0_LLS_CAPT_UPD2_L2_ERROR_UNDERRUN_IDr_ENUM
#define LLS_CAPT_UPD2_S1_ERROR_OVERFLOW_IDr_ENUM BCM56560_A0_LLS_CAPT_UPD2_S1_ERROR_OVERFLOW_IDr_ENUM
#define LLS_CAPT_UPD2_S1_ERROR_UNDERRUN_IDr_ENUM BCM56560_A0_LLS_CAPT_UPD2_S1_ERROR_UNDERRUN_IDr_ENUM
#define LLS_CONFIG0r_ENUM BCM56560_A0_LLS_CONFIG0r_ENUM
#define LLS_CONFIG_SP_MIN_PRIORITYr_ENUM BCM56560_A0_LLS_CONFIG_SP_MIN_PRIORITYr_ENUM
#define LLS_DEBUG_DEQ_BLOCKr_ENUM BCM56560_A0_LLS_DEBUG_DEQ_BLOCKr_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_Lr_ENUM BCM56560_A0_LLS_DEBUG_ENQ_BLOCK_ON_Lr_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_L0r_ENUM BCM56560_A0_LLS_DEBUG_ENQ_BLOCK_ON_L0r_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_L1r_ENUM BCM56560_A0_LLS_DEBUG_ENQ_BLOCK_ON_L1r_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_L2r_ENUM BCM56560_A0_LLS_DEBUG_ENQ_BLOCK_ON_L2r_ENUM
#define LLS_DEBUG_ENQ_BLOCK_ON_PORTr_ENUM BCM56560_A0_LLS_DEBUG_ENQ_BLOCK_ON_PORTr_ENUM
#define LLS_DEBUG_FORCE_CPU_COSMASKr_ENUM BCM56560_A0_LLS_DEBUG_FORCE_CPU_COSMASKr_ENUM
#define LLS_DEBUG_FORCE_CPU_COSMASK0r_ENUM BCM56560_A0_LLS_DEBUG_FORCE_CPU_COSMASK0r_ENUM
#define LLS_DEBUG_FORCE_CPU_COSMASK1r_ENUM BCM56560_A0_LLS_DEBUG_FORCE_CPU_COSMASK1r_ENUM
#define LLS_DEBUG_INJECT_ACTIVATIONr_ENUM BCM56560_A0_LLS_DEBUG_INJECT_ACTIVATIONr_ENUM
#define LLS_DEBUG_INJECT_FLOWCONTROL1r_ENUM BCM56560_A0_LLS_DEBUG_INJECT_FLOWCONTROL1r_ENUM
#define LLS_DEBUG_INJECT_FLOWCONTROL2r_ENUM BCM56560_A0_LLS_DEBUG_INJECT_FLOWCONTROL2r_ENUM
#define LLS_DEBUG_INJECT_FLOWCONTROL3r_ENUM BCM56560_A0_LLS_DEBUG_INJECT_FLOWCONTROL3r_ENUM
#define LLS_DEBUG_INJECT_S1_MAX_ACTIVATIONr_ENUM BCM56560_A0_LLS_DEBUG_INJECT_S1_MAX_ACTIVATIONr_ENUM
#define LLS_DEBUG_P_WERR_MAX_SC_RESETr_ENUM BCM56560_A0_LLS_DEBUG_P_WERR_MAX_SC_RESETr_ENUM
#define LLS_DEQUEUE_EVENT_SEENr_ENUM BCM56560_A0_LLS_DEQUEUE_EVENT_SEENr_ENUM
#define LLS_DYNAMIC_UPDATE_INTr_ENUM BCM56560_A0_LLS_DYNAMIC_UPDATE_INTr_ENUM
#define LLS_DYNAMIC_UPDATE_INT_MASKr_ENUM BCM56560_A0_LLS_DYNAMIC_UPDATE_INT_MASKr_ENUM
#define LLS_EN_COR_ERR_RPT_L0r_ENUM BCM56560_A0_LLS_EN_COR_ERR_RPT_L0r_ENUM
#define LLS_EN_COR_ERR_RPT_L1r_ENUM BCM56560_A0_LLS_EN_COR_ERR_RPT_L1r_ENUM
#define LLS_EN_COR_ERR_RPT_L2r_ENUM BCM56560_A0_LLS_EN_COR_ERR_RPT_L2r_ENUM
#define LLS_EN_COR_ERR_RPT_PORTr_ENUM BCM56560_A0_LLS_EN_COR_ERR_RPT_PORTr_ENUM
#define LLS_ERRORr_ENUM BCM56560_A0_LLS_ERRORr_ENUM
#define LLS_ERROR2r_ENUM BCM56560_A0_LLS_ERROR2r_ENUM
#define LLS_ERROR2_MASKr_ENUM BCM56560_A0_LLS_ERROR2_MASKr_ENUM
#define LLS_ERROR_ECC_DEBUGr_ENUM BCM56560_A0_LLS_ERROR_ECC_DEBUGr_ENUM
#define LLS_ERROR_MASKr_ENUM BCM56560_A0_LLS_ERROR_MASKr_ENUM
#define LLS_ERROR_UPD2r_ENUM BCM56560_A0_LLS_ERROR_UPD2r_ENUM
#define LLS_ERROR_UPD2_MASKr_ENUM BCM56560_A0_LLS_ERROR_UPD2_MASKr_ENUM
#define LLS_FC_CONFIGr_ENUM BCM56560_A0_LLS_FC_CONFIGr_ENUM
#define LLS_INITr_ENUM BCM56560_A0_LLS_INITr_ENUM
#define LLS_L0_CHILD_STATE1m_ENUM BCM56560_A0_LLS_L0_CHILD_STATE1m_ENUM
#define LLS_L0_CHILD_WEIGHT_CFG_CNTm_ENUM BCM56560_A0_LLS_L0_CHILD_WEIGHT_CFG_CNTm_ENUM
#define LLS_L0_CONFIGm_ENUM BCM56560_A0_LLS_L0_CONFIGm_ENUM
#define LLS_L0_ECC_DEBUGr_ENUM BCM56560_A0_LLS_L0_ECC_DEBUGr_ENUM
#define LLS_L0_ECC_DEBUG1r_ENUM BCM56560_A0_LLS_L0_ECC_DEBUG1r_ENUM
#define LLS_L0_EMPTY_SEEN_STATUSr_ENUM BCM56560_A0_LLS_L0_EMPTY_SEEN_STATUSr_ENUM
#define LLS_L0_ERRORm_ENUM BCM56560_A0_LLS_L0_ERRORm_ENUM
#define LLS_L0_HEADS_TAILS_1m_ENUM BCM56560_A0_LLS_L0_HEADS_TAILS_1m_ENUM
#define LLS_L0_HEADS_TAILS_2m_ENUM BCM56560_A0_LLS_L0_HEADS_TAILS_2m_ENUM
#define LLS_L0_MIN_NEXTm_ENUM BCM56560_A0_LLS_L0_MIN_NEXTm_ENUM
#define LLS_L0_PARENTm_ENUM BCM56560_A0_LLS_L0_PARENTm_ENUM
#define LLS_L0_PARENT_STATEm_ENUM BCM56560_A0_LLS_L0_PARENT_STATEm_ENUM
#define LLS_L0_WERR_MAX_SCm_ENUM BCM56560_A0_LLS_L0_WERR_MAX_SCm_ENUM
#define LLS_L0_WERR_NEXTm_ENUM BCM56560_A0_LLS_L0_WERR_NEXTm_ENUM
#define LLS_L0_XOFFm_ENUM BCM56560_A0_LLS_L0_XOFFm_ENUM
#define LLS_L1_ACT_MINm_ENUM BCM56560_A0_LLS_L1_ACT_MINm_ENUM
#define LLS_L1_ACT_SHAPERm_ENUM BCM56560_A0_LLS_L1_ACT_SHAPERm_ENUM
#define LLS_L1_ACT_XONm_ENUM BCM56560_A0_LLS_L1_ACT_XONm_ENUM
#define LLS_L1_CHILD_STATE1m_ENUM BCM56560_A0_LLS_L1_CHILD_STATE1m_ENUM
#define LLS_L1_CHILD_WEIGHT_CFG_CNTm_ENUM BCM56560_A0_LLS_L1_CHILD_WEIGHT_CFG_CNTm_ENUM
#define LLS_L1_CONFIGm_ENUM BCM56560_A0_LLS_L1_CONFIGm_ENUM
#define LLS_L1_ECC_DEBUG1r_ENUM BCM56560_A0_LLS_L1_ECC_DEBUG1r_ENUM
#define LLS_L1_ECC_DEBUG1Ar_ENUM BCM56560_A0_LLS_L1_ECC_DEBUG1Ar_ENUM
#define LLS_L1_EMPTY_SEEN_STATUSr_ENUM BCM56560_A0_LLS_L1_EMPTY_SEEN_STATUSr_ENUM
#define LLS_L1_ERRORm_ENUM BCM56560_A0_LLS_L1_ERRORm_ENUM
#define LLS_L1_HEADS_TAILS_1m_ENUM BCM56560_A0_LLS_L1_HEADS_TAILS_1m_ENUM
#define LLS_L1_HEADS_TAILS_2m_ENUM BCM56560_A0_LLS_L1_HEADS_TAILS_2m_ENUM
#define LLS_L1_MC_XOFFm_ENUM BCM56560_A0_LLS_L1_MC_XOFFm_ENUM
#define LLS_L1_MIN_NEXTm_ENUM BCM56560_A0_LLS_L1_MIN_NEXTm_ENUM
#define LLS_L1_PARENTm_ENUM BCM56560_A0_LLS_L1_PARENTm_ENUM
#define LLS_L1_PARENT_STATEm_ENUM BCM56560_A0_LLS_L1_PARENT_STATEm_ENUM
#define LLS_L1_WERR_MAX_SCm_ENUM BCM56560_A0_LLS_L1_WERR_MAX_SCm_ENUM
#define LLS_L1_WERR_NEXTm_ENUM BCM56560_A0_LLS_L1_WERR_NEXTm_ENUM
#define LLS_L1_XOFFm_ENUM BCM56560_A0_LLS_L1_XOFFm_ENUM
#define LLS_L2_ACT_ENQm_ENUM BCM56560_A0_LLS_L2_ACT_ENQm_ENUM
#define LLS_L2_ACT_MINm_ENUM BCM56560_A0_LLS_L2_ACT_MINm_ENUM
#define LLS_L2_ACT_SHAPERm_ENUM BCM56560_A0_LLS_L2_ACT_SHAPERm_ENUM
#define LLS_L2_ACT_XONm_ENUM BCM56560_A0_LLS_L2_ACT_XONm_ENUM
#define LLS_L2_CHILD_STATE1m_ENUM BCM56560_A0_LLS_L2_CHILD_STATE1m_ENUM
#define LLS_L2_CHILD_WEIGHT_CFG_CNTm_ENUM BCM56560_A0_LLS_L2_CHILD_WEIGHT_CFG_CNTm_ENUM
#define LLS_L2_ECC_DEBUG1r_ENUM BCM56560_A0_LLS_L2_ECC_DEBUG1r_ENUM
#define LLS_L2_EMPTY_SEEN_STATUSr_ENUM BCM56560_A0_LLS_L2_EMPTY_SEEN_STATUSr_ENUM
#define LLS_L2_ERRORm_ENUM BCM56560_A0_LLS_L2_ERRORm_ENUM
#define LLS_L2_MC_CHILD_WEIGHT_CFG_CNTm_ENUM BCM56560_A0_LLS_L2_MC_CHILD_WEIGHT_CFG_CNTm_ENUM
#define LLS_L2_MC_XOFFm_ENUM BCM56560_A0_LLS_L2_MC_XOFFm_ENUM
#define LLS_L2_MIN_NEXTm_ENUM BCM56560_A0_LLS_L2_MIN_NEXTm_ENUM
#define LLS_L2_PARENTm_ENUM BCM56560_A0_LLS_L2_PARENTm_ENUM
#define LLS_L2_SHAPER_STATE_MAXm_ENUM BCM56560_A0_LLS_L2_SHAPER_STATE_MAXm_ENUM
#define LLS_L2_SHAPER_STATE_MINm_ENUM BCM56560_A0_LLS_L2_SHAPER_STATE_MINm_ENUM
#define LLS_L2_WERR_NEXTm_ENUM BCM56560_A0_LLS_L2_WERR_NEXTm_ENUM
#define LLS_L2_XOFFm_ENUM BCM56560_A0_LLS_L2_XOFFm_ENUM
#define LLS_LB_L0_COSr_ENUM BCM56560_A0_LLS_LB_L0_COSr_ENUM
#define LLS_MEM_DEBUG_L0_0r_ENUM BCM56560_A0_LLS_MEM_DEBUG_L0_0r_ENUM
#define LLS_MEM_DEBUG_L0_1r_ENUM BCM56560_A0_LLS_MEM_DEBUG_L0_1r_ENUM
#define LLS_MEM_DEBUG_L0_2r_ENUM BCM56560_A0_LLS_MEM_DEBUG_L0_2r_ENUM
#define LLS_MEM_DEBUG_L0_3r_ENUM BCM56560_A0_LLS_MEM_DEBUG_L0_3r_ENUM
#define LLS_MEM_DEBUG_L0_4Br_ENUM BCM56560_A0_LLS_MEM_DEBUG_L0_4Br_ENUM
#define LLS_MEM_DEBUG_L0_5r_ENUM BCM56560_A0_LLS_MEM_DEBUG_L0_5r_ENUM
#define LLS_MEM_DEBUG_L0_6r_ENUM BCM56560_A0_LLS_MEM_DEBUG_L0_6r_ENUM
#define LLS_MEM_DEBUG_L0_7r_ENUM BCM56560_A0_LLS_MEM_DEBUG_L0_7r_ENUM
#define LLS_MEM_DEBUG_L0_ERRORr_ENUM BCM56560_A0_LLS_MEM_DEBUG_L0_ERRORr_ENUM
#define LLS_MEM_DEBUG_L1_1Ar_ENUM BCM56560_A0_LLS_MEM_DEBUG_L1_1Ar_ENUM
#define LLS_MEM_DEBUG_L1_1Br_ENUM BCM56560_A0_LLS_MEM_DEBUG_L1_1Br_ENUM
#define LLS_MEM_DEBUG_L1_2r_ENUM BCM56560_A0_LLS_MEM_DEBUG_L1_2r_ENUM
#define LLS_MEM_DEBUG_L1_3r_ENUM BCM56560_A0_LLS_MEM_DEBUG_L1_3r_ENUM
#define LLS_MEM_DEBUG_L1_3Ar_ENUM BCM56560_A0_LLS_MEM_DEBUG_L1_3Ar_ENUM
#define LLS_MEM_DEBUG_L1_4Ar_ENUM BCM56560_A0_LLS_MEM_DEBUG_L1_4Ar_ENUM
#define LLS_MEM_DEBUG_L1_5r_ENUM BCM56560_A0_LLS_MEM_DEBUG_L1_5r_ENUM
#define LLS_MEM_DEBUG_L1_6r_ENUM BCM56560_A0_LLS_MEM_DEBUG_L1_6r_ENUM
#define LLS_MEM_DEBUG_L1_7r_ENUM BCM56560_A0_LLS_MEM_DEBUG_L1_7r_ENUM
#define LLS_MEM_DEBUG_L1_ACT_MINr_ENUM BCM56560_A0_LLS_MEM_DEBUG_L1_ACT_MINr_ENUM
#define LLS_MEM_DEBUG_L1_ACT_SHAPERr_ENUM BCM56560_A0_LLS_MEM_DEBUG_L1_ACT_SHAPERr_ENUM
#define LLS_MEM_DEBUG_L1_ACT_XONr_ENUM BCM56560_A0_LLS_MEM_DEBUG_L1_ACT_XONr_ENUM
#define LLS_MEM_DEBUG_L1_ERRORr_ENUM BCM56560_A0_LLS_MEM_DEBUG_L1_ERRORr_ENUM
#define LLS_MEM_DEBUG_L1_XOFFr_ENUM BCM56560_A0_LLS_MEM_DEBUG_L1_XOFFr_ENUM
#define LLS_MEM_DEBUG_L2_1Ar_ENUM BCM56560_A0_LLS_MEM_DEBUG_L2_1Ar_ENUM
#define LLS_MEM_DEBUG_L2_2r_ENUM BCM56560_A0_LLS_MEM_DEBUG_L2_2r_ENUM
#define LLS_MEM_DEBUG_L2_2Ar_ENUM BCM56560_A0_LLS_MEM_DEBUG_L2_2Ar_ENUM
#define LLS_MEM_DEBUG_L2_3r_ENUM BCM56560_A0_LLS_MEM_DEBUG_L2_3r_ENUM
#define LLS_MEM_DEBUG_L2_5r_ENUM BCM56560_A0_LLS_MEM_DEBUG_L2_5r_ENUM
#define LLS_MEM_DEBUG_L2_ACT_ENQr_ENUM BCM56560_A0_LLS_MEM_DEBUG_L2_ACT_ENQr_ENUM
#define LLS_MEM_DEBUG_L2_ACT_MINr_ENUM BCM56560_A0_LLS_MEM_DEBUG_L2_ACT_MINr_ENUM
#define LLS_MEM_DEBUG_L2_ACT_SHAPERr_ENUM BCM56560_A0_LLS_MEM_DEBUG_L2_ACT_SHAPERr_ENUM
#define LLS_MEM_DEBUG_L2_ACT_XONr_ENUM BCM56560_A0_LLS_MEM_DEBUG_L2_ACT_XONr_ENUM
#define LLS_MEM_DEBUG_L2_ERRORr_ENUM BCM56560_A0_LLS_MEM_DEBUG_L2_ERRORr_ENUM
#define LLS_MEM_DEBUG_L2_SHAPER_STATE_MAXr_ENUM BCM56560_A0_LLS_MEM_DEBUG_L2_SHAPER_STATE_MAXr_ENUM
#define LLS_MEM_DEBUG_L2_SHAPER_STATE_MINr_ENUM BCM56560_A0_LLS_MEM_DEBUG_L2_SHAPER_STATE_MINr_ENUM
#define LLS_MEM_DEBUG_L2_XOFFr_ENUM BCM56560_A0_LLS_MEM_DEBUG_L2_XOFFr_ENUM
#define LLS_MEM_DEBUG_PORT_WERR_MAX_SCr_ENUM BCM56560_A0_LLS_MEM_DEBUG_PORT_WERR_MAX_SCr_ENUM
#define LLS_MEM_DEBUG_S1_1r_ENUM BCM56560_A0_LLS_MEM_DEBUG_S1_1r_ENUM
#define LLS_MEM_DEBUG_S1_2r_ENUM BCM56560_A0_LLS_MEM_DEBUG_S1_2r_ENUM
#define LLS_MEM_DEBUG_S1_3r_ENUM BCM56560_A0_LLS_MEM_DEBUG_S1_3r_ENUM
#define LLS_MEM_DEBUG_S1_4r_ENUM BCM56560_A0_LLS_MEM_DEBUG_S1_4r_ENUM
#define LLS_MEM_DEBUG_S1_5r_ENUM BCM56560_A0_LLS_MEM_DEBUG_S1_5r_ENUM
#define LLS_MEM_DEBUG_S1_6r_ENUM BCM56560_A0_LLS_MEM_DEBUG_S1_6r_ENUM
#define LLS_MEM_DEBUG_S1_7r_ENUM BCM56560_A0_LLS_MEM_DEBUG_S1_7r_ENUM
#define LLS_MEM_DEBUG_S1_ERRORr_ENUM BCM56560_A0_LLS_MEM_DEBUG_S1_ERRORr_ENUM
#define LLS_MIN_CONFIGr_ENUM BCM56560_A0_LLS_MIN_CONFIGr_ENUM
#define LLS_PER_PORT_WRR_PKT_MODEr_ENUM BCM56560_A0_LLS_PER_PORT_WRR_PKT_MODEr_ENUM
#define LLS_PER_PORT_WRR_PKT_MODE_0r_ENUM BCM56560_A0_LLS_PER_PORT_WRR_PKT_MODE_0r_ENUM
#define LLS_PER_PORT_WRR_PKT_MODE_1r_ENUM BCM56560_A0_LLS_PER_PORT_WRR_PKT_MODE_1r_ENUM
#define LLS_PER_PORT_WRR_PKT_MODE_2r_ENUM BCM56560_A0_LLS_PER_PORT_WRR_PKT_MODE_2r_ENUM
#define LLS_PKT_ACC_CONFIG1r_ENUM BCM56560_A0_LLS_PKT_ACC_CONFIG1r_ENUM
#define LLS_PKT_ACC_CONFIG2r_ENUM BCM56560_A0_LLS_PKT_ACC_CONFIG2r_ENUM
#define LLS_PKT_ACC_CONFIG3r_ENUM BCM56560_A0_LLS_PKT_ACC_CONFIG3r_ENUM
#define LLS_PORT_EMPTY_SEEN_STATUSr_ENUM BCM56560_A0_LLS_PORT_EMPTY_SEEN_STATUSr_ENUM
#define LLS_PORT_HEADSm_ENUM BCM56560_A0_LLS_PORT_HEADSm_ENUM
#define LLS_PORT_L2_COUNT_CPU_ADDRr_ENUM BCM56560_A0_LLS_PORT_L2_COUNT_CPU_ADDRr_ENUM
#define LLS_PORT_L2_COUNT_CPU_DATAr_ENUM BCM56560_A0_LLS_PORT_L2_COUNT_CPU_DATAr_ENUM
#define LLS_PORT_SEQ_NUMm_ENUM BCM56560_A0_LLS_PORT_SEQ_NUMm_ENUM
#define LLS_PORT_TAILSm_ENUM BCM56560_A0_LLS_PORT_TAILSm_ENUM
#define LLS_PORT_WERR_MAX_SCm_ENUM BCM56560_A0_LLS_PORT_WERR_MAX_SCm_ENUM
#define LLS_PORT_XOFFm_ENUM BCM56560_A0_LLS_PORT_XOFFm_ENUM
#define LLS_S1_CHILD_STATEm_ENUM BCM56560_A0_LLS_S1_CHILD_STATEm_ENUM
#define LLS_S1_CHILD_WEIGHT_CFG_CNTm_ENUM BCM56560_A0_LLS_S1_CHILD_WEIGHT_CFG_CNTm_ENUM
#define LLS_S1_CONFIGm_ENUM BCM56560_A0_LLS_S1_CONFIGm_ENUM
#define LLS_S1_ECC_DEBUGr_ENUM BCM56560_A0_LLS_S1_ECC_DEBUGr_ENUM
#define LLS_S1_ERRORm_ENUM BCM56560_A0_LLS_S1_ERRORm_ENUM
#define LLS_S1_HEADS_TAILSm_ENUM BCM56560_A0_LLS_S1_HEADS_TAILSm_ENUM
#define LLS_S1_L0_LOOKUPm_ENUM BCM56560_A0_LLS_S1_L0_LOOKUPm_ENUM
#define LLS_S1_NEXTm_ENUM BCM56560_A0_LLS_S1_NEXTm_ENUM
#define LLS_S1_PARENTm_ENUM BCM56560_A0_LLS_S1_PARENTm_ENUM
#define LLS_S1_PARENT_STATEm_ENUM BCM56560_A0_LLS_S1_PARENT_STATEm_ENUM
#define LLS_S1_WERR_MAX_SCm_ENUM BCM56560_A0_LLS_S1_WERR_MAX_SCm_ENUM
#define LLS_S1_XOFFm_ENUM BCM56560_A0_LLS_S1_XOFFm_ENUM
#define LLS_SPARE_REGSr_ENUM BCM56560_A0_LLS_SPARE_REGSr_ENUM
#define LLS_SPARE_REGS1r_ENUM BCM56560_A0_LLS_SPARE_REGS1r_ENUM
#define LLS_SPARE_REGS2r_ENUM BCM56560_A0_LLS_SPARE_REGS2r_ENUM
#define LLS_SP_WERR_DYN_CHANGE_0Ar_ENUM BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_0Ar_ENUM
#define LLS_SP_WERR_DYN_CHANGE_0Br_ENUM BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_0Br_ENUM
#define LLS_SP_WERR_DYN_CHANGE_0Cr_ENUM BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_0Cr_ENUM
#define LLS_SP_WERR_DYN_CHANGE_1Ar_ENUM BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_1Ar_ENUM
#define LLS_SP_WERR_DYN_CHANGE_1Br_ENUM BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_1Br_ENUM
#define LLS_SP_WERR_DYN_CHANGE_1Cr_ENUM BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_1Cr_ENUM
#define LLS_SP_WERR_DYN_CHANGE_2Ar_ENUM BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_2Ar_ENUM
#define LLS_SP_WERR_DYN_CHANGE_2Br_ENUM BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_2Br_ENUM
#define LLS_SP_WERR_DYN_CHANGE_2Cr_ENUM BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_2Cr_ENUM
#define LLS_SP_WERR_DYN_CHANGE_3Ar_ENUM BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_3Ar_ENUM
#define LLS_SP_WERR_DYN_CHANGE_3Br_ENUM BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_3Br_ENUM
#define LLS_SP_WERR_DYN_CHANGE_3Cr_ENUM BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_3Cr_ENUM
#define LLS_SP_WERR_DYN_CHANGE_Ar_ENUM BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_Ar_ENUM
#define LLS_SP_WERR_DYN_CHANGE_Br_ENUM BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_Br_ENUM
#define LLS_SP_WERR_DYN_CHANGE_Cr_ENUM BCM56560_A0_LLS_SP_WERR_DYN_CHANGE_Cr_ENUM
#define LLS_TREX2_DEBUG_ENABLEr_ENUM BCM56560_A0_LLS_TREX2_DEBUG_ENABLEr_ENUM
#define LLS_XOFF_ECC_DEBUGr_ENUM BCM56560_A0_LLS_XOFF_ECC_DEBUGr_ENUM
#define LOCAL_SW_DISABLE_CTRLr_ENUM BCM56560_A0_LOCAL_SW_DISABLE_CTRLr_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBMm_ENUM BCM56560_A0_LOCAL_SW_DISABLE_DEFAULT_PBMm_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_2m_ENUM BCM56560_A0_LOCAL_SW_DISABLE_DEFAULT_PBM_2m_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm_ENUM BCM56560_A0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm_ENUM
#define LPM_LOG_TO_PHY_BANK_MAPr_ENUM BCM56560_A0_LPM_LOG_TO_PHY_BANK_MAPr_ENUM
#define LPORT_TABm_ENUM BCM56560_A0_LPORT_TABm_ENUM
#define MAC_BLOCKm_ENUM BCM56560_A0_MAC_BLOCKm_ENUM
#define MB_MEMDEBUGr_ENUM BCM56560_A0_MB_MEMDEBUGr_ENUM
#define MCFP_MEM_DEBUG_TMr_ENUM BCM56560_A0_MCFP_MEM_DEBUG_TMr_ENUM
#define MCQE_MEM_DEBUG_TMr_ENUM BCM56560_A0_MCQE_MEM_DEBUG_TMr_ENUM
#define MCQN_MEM_DEBUG_TMr_ENUM BCM56560_A0_MCQN_MEM_DEBUG_TMr_ENUM
#define MC_CONTROL_1r_ENUM BCM56560_A0_MC_CONTROL_1r_ENUM
#define MC_CONTROL_2r_ENUM BCM56560_A0_MC_CONTROL_2r_ENUM
#define MC_CONTROL_3r_ENUM BCM56560_A0_MC_CONTROL_3r_ENUM
#define MC_CONTROL_4r_ENUM BCM56560_A0_MC_CONTROL_4r_ENUM
#define MC_CONTROL_5r_ENUM BCM56560_A0_MC_CONTROL_5r_ENUM
#define MEM0_DEBUGr_ENUM BCM56560_A0_MEM0_DEBUGr_ENUM
#define MEM_FAIL_INT_CLEARr_ENUM BCM56560_A0_MEM_FAIL_INT_CLEARr_ENUM
#define MEM_FAIL_INT_CTRr_ENUM BCM56560_A0_MEM_FAIL_INT_CTRr_ENUM
#define MEM_FAIL_INT_ENr_ENUM BCM56560_A0_MEM_FAIL_INT_ENr_ENUM
#define MEM_FAIL_INT_STATr_ENUM BCM56560_A0_MEM_FAIL_INT_STATr_ENUM
#define MEM_SER_FIFO_STSr_ENUM BCM56560_A0_MEM_SER_FIFO_STSr_ENUM
#define MIM_DEFAULT_NETWORK_SVPr_ENUM BCM56560_A0_MIM_DEFAULT_NETWORK_SVPr_ENUM
#define MIM_ETHERTYPEr_ENUM BCM56560_A0_MIM_ETHERTYPEr_ENUM
#define MIRROR_CONTROLm_ENUM BCM56560_A0_MIRROR_CONTROLm_ENUM
#define MIRROR_SELECTr_ENUM BCM56560_A0_MIRROR_SELECTr_ENUM
#define MISCCONFIGr_ENUM BCM56560_A0_MISCCONFIGr_ENUM
#define MMRP_CONTROL_1r_ENUM BCM56560_A0_MMRP_CONTROL_1r_ENUM
#define MMRP_CONTROL_2r_ENUM BCM56560_A0_MMRP_CONTROL_2r_ENUM
#define MMU_AGING_CTRm_ENUM BCM56560_A0_MMU_AGING_CTRm_ENUM
#define MMU_AGING_EXPm_ENUM BCM56560_A0_MMU_AGING_EXPm_ENUM
#define MMU_AGING_MASK_TBL_PIPE0m_ENUM BCM56560_A0_MMU_AGING_MASK_TBL_PIPE0m_ENUM
#define MMU_CBPDATA0m_ENUM BCM56560_A0_MMU_CBPDATA0m_ENUM
#define MMU_CBPDATA1m_ENUM BCM56560_A0_MMU_CBPDATA1m_ENUM
#define MMU_CBPDATA2m_ENUM BCM56560_A0_MMU_CBPDATA2m_ENUM
#define MMU_CBPDATA3m_ENUM BCM56560_A0_MMU_CBPDATA3m_ENUM
#define MMU_CCP0_RESEQ_MEMm_ENUM BCM56560_A0_MMU_CCP0_RESEQ_MEMm_ENUM
#define MMU_CCP_EN_COR_ERR_RPTr_ENUM BCM56560_A0_MMU_CCP_EN_COR_ERR_RPTr_ENUM
#define MMU_CCP_MEMm_ENUM BCM56560_A0_MMU_CCP_MEMm_ENUM
#define MMU_CELL_LINKm_ENUM BCM56560_A0_MMU_CELL_LINKm_ENUM
#define MMU_CFAPI0_BITMAPm_ENUM BCM56560_A0_MMU_CFAPI0_BITMAPm_ENUM
#define MMU_CFAPI0_STACKm_ENUM BCM56560_A0_MMU_CFAPI0_STACKm_ENUM
#define MMU_CFAPI1_BITMAPm_ENUM BCM56560_A0_MMU_CFAPI1_BITMAPm_ENUM
#define MMU_CFAPI1_STACKm_ENUM BCM56560_A0_MMU_CFAPI1_STACKm_ENUM
#define MMU_CHFC_SYSPORT_MAPPINGm_ENUM BCM56560_A0_MMU_CHFC_SYSPORT_MAPPINGm_ENUM
#define MMU_CNM_FORCE_GENr_ENUM BCM56560_A0_MMU_CNM_FORCE_GENr_ENUM
#define MMU_CTR_COLOR_DROP_MEMm_ENUM BCM56560_A0_MMU_CTR_COLOR_DROP_MEMm_ENUM
#define MMU_CTR_ING_DROP_MEMm_ENUM BCM56560_A0_MMU_CTR_ING_DROP_MEMm_ENUM
#define MMU_CTR_MC_DROP_MEM0m_ENUM BCM56560_A0_MMU_CTR_MC_DROP_MEM0m_ENUM
#define MMU_CTR_MTRI_DROP_MEMm_ENUM BCM56560_A0_MMU_CTR_MTRI_DROP_MEMm_ENUM
#define MMU_CTR_UC_DROP_MEMm_ENUM BCM56560_A0_MMU_CTR_UC_DROP_MEMm_ENUM
#define MMU_DEQ_EN_COR_ERR_RPTr_ENUM BCM56560_A0_MMU_DEQ_EN_COR_ERR_RPTr_ENUM
#define MMU_ENQ_DEBUGr_ENUM BCM56560_A0_MMU_ENQ_DEBUGr_ENUM
#define MMU_ENQ_EN_COR_ERR_RPTr_ENUM BCM56560_A0_MMU_ENQ_EN_COR_ERR_RPTr_ENUM
#define MMU_ENQ_LOGICAL_PORT_TO_PORT_AGG_MAPr_ENUM BCM56560_A0_MMU_ENQ_LOGICAL_PORT_TO_PORT_AGG_MAPr_ENUM
#define MMU_ENQ_PBI_DBm_ENUM BCM56560_A0_MMU_ENQ_PBI_DBm_ENUM
#define MMU_ENQ_PBI_SOP_DB_TMr_ENUM BCM56560_A0_MMU_ENQ_PBI_SOP_DB_TMr_ENUM
#define MMU_ENQ_PORT_EMPTY_BMPr_ENUM BCM56560_A0_MMU_ENQ_PORT_EMPTY_BMPr_ENUM
#define MMU_ENQ_PORT_EMPTY_BMP0r_ENUM BCM56560_A0_MMU_ENQ_PORT_EMPTY_BMP0r_ENUM
#define MMU_ENQ_PORT_EMPTY_BMP1r_ENUM BCM56560_A0_MMU_ENQ_PORT_EMPTY_BMP1r_ENUM
#define MMU_ENQ_REPL_PORT_AGG_MAPr_ENUM BCM56560_A0_MMU_ENQ_REPL_PORT_AGG_MAPr_ENUM
#define MMU_EPRG_EN_COR_ERR_RPTr_ENUM BCM56560_A0_MMU_EPRG_EN_COR_ERR_RPTr_ENUM
#define MMU_EPRG_FIFO_CONFIGr_ENUM BCM56560_A0_MMU_EPRG_FIFO_CONFIGr_ENUM
#define MMU_EPRG_FIFO_STATUSr_ENUM BCM56560_A0_MMU_EPRG_FIFO_STATUSr_ENUM
#define MMU_EPRG_MEMm_ENUM BCM56560_A0_MMU_EPRG_MEMm_ENUM
#define MMU_EPRG_MEM_TMr_ENUM BCM56560_A0_MMU_EPRG_MEM_TMr_ENUM
#define MMU_INTFI_BASE_INDEX_TBLm_ENUM BCM56560_A0_MMU_INTFI_BASE_INDEX_TBLm_ENUM
#define MMU_INTFI_FC_ST_TBL0m_ENUM BCM56560_A0_MMU_INTFI_FC_ST_TBL0m_ENUM
#define MMU_INTFI_FC_ST_TBL1m_ENUM BCM56560_A0_MMU_INTFI_FC_ST_TBL1m_ENUM
#define MMU_INTFI_FC_ST_TBL2m_ENUM BCM56560_A0_MMU_INTFI_FC_ST_TBL2m_ENUM
#define MMU_INTFI_MERGE_ST_TBLm_ENUM BCM56560_A0_MMU_INTFI_MERGE_ST_TBLm_ENUM
#define MMU_INTFI_OFFSET_MAP_TBLm_ENUM BCM56560_A0_MMU_INTFI_OFFSET_MAP_TBLm_ENUM
#define MMU_INTFI_PFC_ST_TBLm_ENUM BCM56560_A0_MMU_INTFI_PFC_ST_TBLm_ENUM
#define MMU_INTFI_PORT_COEFC_TBm_ENUM BCM56560_A0_MMU_INTFI_PORT_COEFC_TBm_ENUM
#define MMU_INTFI_S1_ST_TBm_ENUM BCM56560_A0_MMU_INTFI_S1_ST_TBm_ENUM
#define MMU_INTFI_ST_TRANS_TBLm_ENUM BCM56560_A0_MMU_INTFI_ST_TRANS_TBLm_ENUM
#define MMU_INTFI_XPIPE_FC_MAP_TBL0m_ENUM BCM56560_A0_MMU_INTFI_XPIPE_FC_MAP_TBL0m_ENUM
#define MMU_INTFI_XPIPE_FC_MAP_TBL1m_ENUM BCM56560_A0_MMU_INTFI_XPIPE_FC_MAP_TBL1m_ENUM
#define MMU_INTFI_XPIPE_FC_MAP_TBL2m_ENUM BCM56560_A0_MMU_INTFI_XPIPE_FC_MAP_TBL2m_ENUM
#define MMU_INTFI_XPIPE_FC_MAP_TBS1m_ENUM BCM56560_A0_MMU_INTFI_XPIPE_FC_MAP_TBS1m_ENUM
#define MMU_INTFO_QCN_CNM_RVD_TBLm_ENUM BCM56560_A0_MMU_INTFO_QCN_CNM_RVD_TBLm_ENUM
#define MMU_INTFO_QCN_CNM_TIMER_TBLm_ENUM BCM56560_A0_MMU_INTFO_QCN_CNM_TIMER_TBLm_ENUM
#define MMU_INTFO_QCN_TBID_TBLm_ENUM BCM56560_A0_MMU_INTFO_QCN_TBID_TBLm_ENUM
#define MMU_INTFO_QCN_TOV_TBLm_ENUM BCM56560_A0_MMU_INTFO_QCN_TOV_TBLm_ENUM
#define MMU_INTFO_TC2PRI_MAPPINGm_ENUM BCM56560_A0_MMU_INTFO_TC2PRI_MAPPINGm_ENUM
#define MMU_LLFC_TX_CONFIG_1r_ENUM BCM56560_A0_MMU_LLFC_TX_CONFIG_1r_ENUM
#define MMU_LLFC_TX_CONFIG_2r_ENUM BCM56560_A0_MMU_LLFC_TX_CONFIG_2r_ENUM
#define MMU_MAPPER_X_LSBm_ENUM BCM56560_A0_MMU_MAPPER_X_LSBm_ENUM
#define MMU_MAPPER_Y_LSBm_ENUM BCM56560_A0_MMU_MAPPER_Y_LSBm_ENUM
#define MMU_MCFPm_ENUM BCM56560_A0_MMU_MCFPm_ENUM
#define MMU_MCQDB0m_ENUM BCM56560_A0_MMU_MCQDB0m_ENUM
#define MMU_MCQDB1m_ENUM BCM56560_A0_MMU_MCQDB1m_ENUM
#define MMU_MCQEm_ENUM BCM56560_A0_MMU_MCQEm_ENUM
#define MMU_MCQNm_ENUM BCM56560_A0_MMU_MCQNm_ENUM
#define MMU_MEM_FAIL_ADDR_64r_ENUM BCM56560_A0_MMU_MEM_FAIL_ADDR_64r_ENUM
#define MMU_MTRI_BKPMETERINGBUCKET_MEM_0m_ENUM BCM56560_A0_MMU_MTRI_BKPMETERINGBUCKET_MEM_0m_ENUM
#define MMU_MTRI_BKPMETERINGCONFIG_MEM_0m_ENUM BCM56560_A0_MMU_MTRI_BKPMETERINGCONFIG_MEM_0m_ENUM
#define MMU_MTRO_BUCKET_L0_MEM_0m_ENUM BCM56560_A0_MMU_MTRO_BUCKET_L0_MEM_0m_ENUM
#define MMU_MTRO_BUCKET_L1_MEM_0m_ENUM BCM56560_A0_MMU_MTRO_BUCKET_L1_MEM_0m_ENUM
#define MMU_MTRO_BUCKET_L1_MEM_1m_ENUM BCM56560_A0_MMU_MTRO_BUCKET_L1_MEM_1m_ENUM
#define MMU_MTRO_BUCKET_L2_MEM_0m_ENUM BCM56560_A0_MMU_MTRO_BUCKET_L2_MEM_0m_ENUM
#define MMU_MTRO_BUCKET_L2_MEM_1m_ENUM BCM56560_A0_MMU_MTRO_BUCKET_L2_MEM_1m_ENUM
#define MMU_MTRO_BUCKET_L2_MEM_2m_ENUM BCM56560_A0_MMU_MTRO_BUCKET_L2_MEM_2m_ENUM
#define MMU_MTRO_BUCKET_L2_MEM_3m_ENUM BCM56560_A0_MMU_MTRO_BUCKET_L2_MEM_3m_ENUM
#define MMU_MTRO_BUCKET_L2_MEM_4m_ENUM BCM56560_A0_MMU_MTRO_BUCKET_L2_MEM_4m_ENUM
#define MMU_MTRO_BUCKET_L2_MEM_5m_ENUM BCM56560_A0_MMU_MTRO_BUCKET_L2_MEM_5m_ENUM
#define MMU_MTRO_BUCKET_L2_MEM_6m_ENUM BCM56560_A0_MMU_MTRO_BUCKET_L2_MEM_6m_ENUM
#define MMU_MTRO_BUCKET_L2_MEM_7m_ENUM BCM56560_A0_MMU_MTRO_BUCKET_L2_MEM_7m_ENUM
#define MMU_MTRO_BUCKET_S1_MEM_0m_ENUM BCM56560_A0_MMU_MTRO_BUCKET_S1_MEM_0m_ENUM
#define MMU_MTRO_EGRMETERINGBUCKET_MEM_0m_ENUM BCM56560_A0_MMU_MTRO_EGRMETERINGBUCKET_MEM_0m_ENUM
#define MMU_MTRO_EGRMETERINGCONFIG_MEM_0m_ENUM BCM56560_A0_MMU_MTRO_EGRMETERINGCONFIG_MEM_0m_ENUM
#define MMU_MTRO_L0_MEM_0m_ENUM BCM56560_A0_MMU_MTRO_L0_MEM_0m_ENUM
#define MMU_MTRO_L1_MEM_0m_ENUM BCM56560_A0_MMU_MTRO_L1_MEM_0m_ENUM
#define MMU_MTRO_L1_MEM_1m_ENUM BCM56560_A0_MMU_MTRO_L1_MEM_1m_ENUM
#define MMU_MTRO_L2_MEM_0m_ENUM BCM56560_A0_MMU_MTRO_L2_MEM_0m_ENUM
#define MMU_MTRO_L2_MEM_1m_ENUM BCM56560_A0_MMU_MTRO_L2_MEM_1m_ENUM
#define MMU_MTRO_L2_MEM_2m_ENUM BCM56560_A0_MMU_MTRO_L2_MEM_2m_ENUM
#define MMU_MTRO_L2_MEM_3m_ENUM BCM56560_A0_MMU_MTRO_L2_MEM_3m_ENUM
#define MMU_MTRO_L2_MEM_4m_ENUM BCM56560_A0_MMU_MTRO_L2_MEM_4m_ENUM
#define MMU_MTRO_L2_MEM_5m_ENUM BCM56560_A0_MMU_MTRO_L2_MEM_5m_ENUM
#define MMU_MTRO_L2_MEM_6m_ENUM BCM56560_A0_MMU_MTRO_L2_MEM_6m_ENUM
#define MMU_MTRO_L2_MEM_7m_ENUM BCM56560_A0_MMU_MTRO_L2_MEM_7m_ENUM
#define MMU_MTRO_S1_MEM_0m_ENUM BCM56560_A0_MMU_MTRO_S1_MEM_0m_ENUM
#define MMU_PDB0m_ENUM BCM56560_A0_MMU_PDB0m_ENUM
#define MMU_PKTHDRm_ENUM BCM56560_A0_MMU_PKTHDRm_ENUM
#define MMU_PKT_LINKm_ENUM BCM56560_A0_MMU_PKT_LINKm_ENUM
#define MMU_PORTCNTm_ENUM BCM56560_A0_MMU_PORTCNTm_ENUM
#define MMU_PORT_TO_LOGIC_PORT_MAPPINGr_ENUM BCM56560_A0_MMU_PORT_TO_LOGIC_PORT_MAPPINGr_ENUM
#define MMU_PORT_TO_PHY_PORT_MAPPINGr_ENUM BCM56560_A0_MMU_PORT_TO_PHY_PORT_MAPPINGr_ENUM
#define MMU_PQE0_MEMm_ENUM BCM56560_A0_MMU_PQE0_MEMm_ENUM
#define MMU_PQE_EN_COR_ERR_RPTr_ENUM BCM56560_A0_MMU_PQE_EN_COR_ERR_RPTr_ENUM
#define MMU_PQE_LVMr_ENUM BCM56560_A0_MMU_PQE_LVMr_ENUM
#define MMU_QCN_CNM_COUNTERm_ENUM BCM56560_A0_MMU_QCN_CNM_COUNTERm_ENUM
#define MMU_QCN_CNM_CTRL_0_64r_ENUM BCM56560_A0_MMU_QCN_CNM_CTRL_0_64r_ENUM
#define MMU_QCN_CNM_CTRL_1_64r_ENUM BCM56560_A0_MMU_QCN_CNM_CTRL_1_64r_ENUM
#define MMU_QCN_CNM_LIMITr_ENUM BCM56560_A0_MMU_QCN_CNM_LIMITr_ENUM
#define MMU_QCN_CNM_QUEUE0m_ENUM BCM56560_A0_MMU_QCN_CNM_QUEUE0m_ENUM
#define MMU_QCN_CPQST_QLENm_ENUM BCM56560_A0_MMU_QCN_CPQST_QLENm_ENUM
#define MMU_QCN_CPQST_TSSLSm_ENUM BCM56560_A0_MMU_QCN_CPQST_TSSLSm_ENUM
#define MMU_QCN_CPQ_SEQr_ENUM BCM56560_A0_MMU_QCN_CPQ_SEQr_ENUM
#define MMU_QCN_ENABLE_0m_ENUM BCM56560_A0_MMU_QCN_ENABLE_0m_ENUM
#define MMU_QCN_EN_COR_ERR_RPTr_ENUM BCM56560_A0_MMU_QCN_EN_COR_ERR_RPTr_ENUM
#define MMU_QCN_MEM_TMr_ENUM BCM56560_A0_MMU_QCN_MEM_TMr_ENUM
#define MMU_QCN_MEM_TM_1r_ENUM BCM56560_A0_MMU_QCN_MEM_TM_1r_ENUM
#define MMU_QCN_QFBTBm_ENUM BCM56560_A0_MMU_QCN_QFBTBm_ENUM
#define MMU_QCN_QLEN_SHADOW0m_ENUM BCM56560_A0_MMU_QCN_QLEN_SHADOW0m_ENUM
#define MMU_QCN_QUEUE_STSr_ENUM BCM56560_A0_MMU_QCN_QUEUE_STSr_ENUM
#define MMU_QCN_SITBm_ENUM BCM56560_A0_MMU_QCN_SITBm_ENUM
#define MMU_REPL_GROUP_INFO0m_ENUM BCM56560_A0_MMU_REPL_GROUP_INFO0m_ENUM
#define MMU_REPL_GROUP_INITIAL_COPY_COUNTm_ENUM BCM56560_A0_MMU_REPL_GROUP_INITIAL_COPY_COUNTm_ENUM
#define MMU_REPL_HEAD_TBLm_ENUM BCM56560_A0_MMU_REPL_HEAD_TBLm_ENUM
#define MMU_REPL_HEAD_TBL_PIPE0m_ENUM BCM56560_A0_MMU_REPL_HEAD_TBL_PIPE0m_ENUM
#define MMU_REPL_LIST_TBLm_ENUM BCM56560_A0_MMU_REPL_LIST_TBLm_ENUM
#define MMU_REPL_LIST_TBL_PIPE0m_ENUM BCM56560_A0_MMU_REPL_LIST_TBL_PIPE0m_ENUM
#define MMU_REPL_STATE_TBL_PIPE0m_ENUM BCM56560_A0_MMU_REPL_STATE_TBL_PIPE0m_ENUM
#define MMU_RXD_NODST_PKTr_ENUM BCM56560_A0_MMU_RXD_NODST_PKTr_ENUM
#define MMU_RXD_PKTr_ENUM BCM56560_A0_MMU_RXD_PKTr_ENUM
#define MMU_TDM_DEBUGr_ENUM BCM56560_A0_MMU_TDM_DEBUGr_ENUM
#define MMU_TDM_EN_COR_ERR_RPTr_ENUM BCM56560_A0_MMU_TDM_EN_COR_ERR_RPTr_ENUM
#define MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILEr_ENUM BCM56560_A0_MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILEr_ENUM
#define MMU_THDM_DB_DEVICE_BST_STATr_ENUM BCM56560_A0_MMU_THDM_DB_DEVICE_BST_STATr_ENUM
#define MMU_THDM_DB_DEVICE_BYPASSr_ENUM BCM56560_A0_MMU_THDM_DB_DEVICE_BYPASSr_ENUM
#define MMU_THDM_DB_DEVICE_THR_CONFIGr_ENUM BCM56560_A0_MMU_THDM_DB_DEVICE_THR_CONFIGr_ENUM
#define MMU_THDM_DB_EN_COR_ERR_RPTr_ENUM BCM56560_A0_MMU_THDM_DB_EN_COR_ERR_RPTr_ENUM
#define MMU_THDM_DB_MEMORY_TMr_ENUM BCM56560_A0_MMU_THDM_DB_MEMORY_TMr_ENUM
#define MMU_THDM_DB_PKTPTR_CACHEr_ENUM BCM56560_A0_MMU_THDM_DB_PKTPTR_CACHEr_ENUM
#define MMU_THDM_DB_POOL_DROP_STATESr_ENUM BCM56560_A0_MMU_THDM_DB_POOL_DROP_STATESr_ENUM
#define MMU_THDM_DB_POOL_MCUC_BST_STATr_ENUM BCM56560_A0_MMU_THDM_DB_POOL_MCUC_BST_STATr_ENUM
#define MMU_THDM_DB_POOL_MCUC_BST_THRESHOLDr_ENUM BCM56560_A0_MMU_THDM_DB_POOL_MCUC_BST_THRESHOLDr_ENUM
#define MMU_THDM_DB_POOL_MC_BST_STATr_ENUM BCM56560_A0_MMU_THDM_DB_POOL_MC_BST_STATr_ENUM
#define MMU_THDM_DB_POOL_MC_BST_THRESHOLDr_ENUM BCM56560_A0_MMU_THDM_DB_POOL_MC_BST_THRESHOLDr_ENUM
#define MMU_THDM_DB_POOL_MC_SHARED_COUNTr_ENUM BCM56560_A0_MMU_THDM_DB_POOL_MC_SHARED_COUNTr_ENUM
#define MMU_THDM_DB_POOL_RED_RESUME_LIMITr_ENUM BCM56560_A0_MMU_THDM_DB_POOL_RED_RESUME_LIMITr_ENUM
#define MMU_THDM_DB_POOL_RED_SHARED_LIMITr_ENUM BCM56560_A0_MMU_THDM_DB_POOL_RED_SHARED_LIMITr_ENUM
#define MMU_THDM_DB_POOL_RESUME_LIMITr_ENUM BCM56560_A0_MMU_THDM_DB_POOL_RESUME_LIMITr_ENUM
#define MMU_THDM_DB_POOL_SHARED_COUNTr_ENUM BCM56560_A0_MMU_THDM_DB_POOL_SHARED_COUNTr_ENUM
#define MMU_THDM_DB_POOL_SHARED_LIMITr_ENUM BCM56560_A0_MMU_THDM_DB_POOL_SHARED_LIMITr_ENUM
#define MMU_THDM_DB_POOL_YELLOW_RESUME_LIMITr_ENUM BCM56560_A0_MMU_THDM_DB_POOL_YELLOW_RESUME_LIMITr_ENUM
#define MMU_THDM_DB_POOL_YELLOW_SHARED_LIMITr_ENUM BCM56560_A0_MMU_THDM_DB_POOL_YELLOW_SHARED_LIMITr_ENUM
#define MMU_THDM_DB_PORTSP_BST_0m_ENUM BCM56560_A0_MMU_THDM_DB_PORTSP_BST_0m_ENUM
#define MMU_THDM_DB_PORTSP_BST_THRESHOLDr_ENUM BCM56560_A0_MMU_THDM_DB_PORTSP_BST_THRESHOLDr_ENUM
#define MMU_THDM_DB_PORTSP_CONFIG_0m_ENUM BCM56560_A0_MMU_THDM_DB_PORTSP_CONFIG_0m_ENUM
#define MMU_THDM_DB_PORTSP_CONFIG_0Am_ENUM BCM56560_A0_MMU_THDM_DB_PORTSP_CONFIG_0Am_ENUM
#define MMU_THDM_DB_PORTSP_CONFIG_0Bm_ENUM BCM56560_A0_MMU_THDM_DB_PORTSP_CONFIG_0Bm_ENUM
#define MMU_THDM_DB_PORTSP_CONFIG_0Cm_ENUM BCM56560_A0_MMU_THDM_DB_PORTSP_CONFIG_0Cm_ENUM
#define MMU_THDM_DB_PORTSP_DROP_STATE_BMP0_64r_ENUM BCM56560_A0_MMU_THDM_DB_PORTSP_DROP_STATE_BMP0_64r_ENUM
#define MMU_THDM_DB_PORTSP_DROP_STATE_BMP1_64r_ENUM BCM56560_A0_MMU_THDM_DB_PORTSP_DROP_STATE_BMP1_64r_ENUM
#define MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP0_64r_ENUM BCM56560_A0_MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP0_64r_ENUM
#define MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP1_64r_ENUM BCM56560_A0_MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP1_64r_ENUM
#define MMU_THDM_DB_PORTSP_RX_ENABLE0_64r_ENUM BCM56560_A0_MMU_THDM_DB_PORTSP_RX_ENABLE0_64r_ENUM
#define MMU_THDM_DB_PORTSP_RX_ENABLE1_64r_ENUM BCM56560_A0_MMU_THDM_DB_PORTSP_RX_ENABLE1_64r_ENUM
#define MMU_THDM_DB_PORTSP_SHARED_COUNTr_ENUM BCM56560_A0_MMU_THDM_DB_PORTSP_SHARED_COUNTr_ENUM
#define MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SELr_ENUM BCM56560_A0_MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SELr_ENUM
#define MMU_THDM_DB_PORTSP_TOTAL_COUNTr_ENUM BCM56560_A0_MMU_THDM_DB_PORTSP_TOTAL_COUNTr_ENUM
#define MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP0_64r_ENUM BCM56560_A0_MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP0_64r_ENUM
#define MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP1_64r_ENUM BCM56560_A0_MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP1_64r_ENUM
#define MMU_THDM_DB_QUEUE_BST_0m_ENUM BCM56560_A0_MMU_THDM_DB_QUEUE_BST_0m_ENUM
#define MMU_THDM_DB_QUEUE_CONFIG_0m_ENUM BCM56560_A0_MMU_THDM_DB_QUEUE_CONFIG_0m_ENUM
#define MMU_THDM_DB_QUEUE_CONFIG_0Am_ENUM BCM56560_A0_MMU_THDM_DB_QUEUE_CONFIG_0Am_ENUM
#define MMU_THDM_DB_QUEUE_CONFIG_0Bm_ENUM BCM56560_A0_MMU_THDM_DB_QUEUE_CONFIG_0Bm_ENUM
#define MMU_THDM_DB_QUEUE_CONFIG_0Cm_ENUM BCM56560_A0_MMU_THDM_DB_QUEUE_CONFIG_0Cm_ENUM
#define MMU_THDM_DB_QUEUE_COUNT_0m_ENUM BCM56560_A0_MMU_THDM_DB_QUEUE_COUNT_0m_ENUM
#define MMU_THDM_DB_QUEUE_E2E_DS_0r_ENUM BCM56560_A0_MMU_THDM_DB_QUEUE_E2E_DS_0r_ENUM
#define MMU_THDM_DB_QUEUE_E2E_DS_EN_0r_ENUM BCM56560_A0_MMU_THDM_DB_QUEUE_E2E_DS_EN_0r_ENUM
#define MMU_THDM_DB_QUEUE_E2E_SPID_0r_ENUM BCM56560_A0_MMU_THDM_DB_QUEUE_E2E_SPID_0r_ENUM
#define MMU_THDM_DB_QUEUE_MC_BST_THRESHOLD_PROFILEr_ENUM BCM56560_A0_MMU_THDM_DB_QUEUE_MC_BST_THRESHOLD_PROFILEr_ENUM
#define MMU_THDM_DB_QUEUE_OFFSET_0m_ENUM BCM56560_A0_MMU_THDM_DB_QUEUE_OFFSET_0m_ENUM
#define MMU_THDM_DB_QUEUE_OFFSET_0Am_ENUM BCM56560_A0_MMU_THDM_DB_QUEUE_OFFSET_0Am_ENUM
#define MMU_THDM_DB_QUEUE_OFFSET_0Bm_ENUM BCM56560_A0_MMU_THDM_DB_QUEUE_OFFSET_0Bm_ENUM
#define MMU_THDM_DB_QUEUE_OFFSET_0Cm_ENUM BCM56560_A0_MMU_THDM_DB_QUEUE_OFFSET_0Cm_ENUM
#define MMU_THDM_DB_QUEUE_RESUME_0m_ENUM BCM56560_A0_MMU_THDM_DB_QUEUE_RESUME_0m_ENUM
#define MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_REDr_ENUM BCM56560_A0_MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_REDr_ENUM
#define MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_YELLOWr_ENUM BCM56560_A0_MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_YELLOWr_ENUM
#define MMU_THDM_MCQE_CPUQUEUE_BST_THRESHOLD_PROFILEr_ENUM BCM56560_A0_MMU_THDM_MCQE_CPUQUEUE_BST_THRESHOLD_PROFILEr_ENUM
#define MMU_THDM_MCQE_DEVICE_BST_STATr_ENUM BCM56560_A0_MMU_THDM_MCQE_DEVICE_BST_STATr_ENUM
#define MMU_THDM_MCQE_DEVICE_BYPASSr_ENUM BCM56560_A0_MMU_THDM_MCQE_DEVICE_BYPASSr_ENUM
#define MMU_THDM_MCQE_DEVICE_THR_CONFIGr_ENUM BCM56560_A0_MMU_THDM_MCQE_DEVICE_THR_CONFIGr_ENUM
#define MMU_THDM_MCQE_EN_COR_ERR_RPTr_ENUM BCM56560_A0_MMU_THDM_MCQE_EN_COR_ERR_RPTr_ENUM
#define MMU_THDM_MCQE_MEMORY_TMr_ENUM BCM56560_A0_MMU_THDM_MCQE_MEMORY_TMr_ENUM
#define MMU_THDM_MCQE_POOL_DROP_STATESr_ENUM BCM56560_A0_MMU_THDM_MCQE_POOL_DROP_STATESr_ENUM
#define MMU_THDM_MCQE_POOL_MC_BST_STATr_ENUM BCM56560_A0_MMU_THDM_MCQE_POOL_MC_BST_STATr_ENUM
#define MMU_THDM_MCQE_POOL_MC_BST_THRESHOLDr_ENUM BCM56560_A0_MMU_THDM_MCQE_POOL_MC_BST_THRESHOLDr_ENUM
#define MMU_THDM_MCQE_POOL_RED_RESUME_LIMITr_ENUM BCM56560_A0_MMU_THDM_MCQE_POOL_RED_RESUME_LIMITr_ENUM
#define MMU_THDM_MCQE_POOL_RED_SHARED_LIMITr_ENUM BCM56560_A0_MMU_THDM_MCQE_POOL_RED_SHARED_LIMITr_ENUM
#define MMU_THDM_MCQE_POOL_RESUME_LIMITr_ENUM BCM56560_A0_MMU_THDM_MCQE_POOL_RESUME_LIMITr_ENUM
#define MMU_THDM_MCQE_POOL_SHARED_COUNTr_ENUM BCM56560_A0_MMU_THDM_MCQE_POOL_SHARED_COUNTr_ENUM
#define MMU_THDM_MCQE_POOL_SHARED_LIMITr_ENUM BCM56560_A0_MMU_THDM_MCQE_POOL_SHARED_LIMITr_ENUM
#define MMU_THDM_MCQE_POOL_YELLOW_RESUME_LIMITr_ENUM BCM56560_A0_MMU_THDM_MCQE_POOL_YELLOW_RESUME_LIMITr_ENUM
#define MMU_THDM_MCQE_POOL_YELLOW_SHARED_LIMITr_ENUM BCM56560_A0_MMU_THDM_MCQE_POOL_YELLOW_SHARED_LIMITr_ENUM
#define MMU_THDM_MCQE_PORTSP_BST_0m_ENUM BCM56560_A0_MMU_THDM_MCQE_PORTSP_BST_0m_ENUM
#define MMU_THDM_MCQE_PORTSP_BST_THRESHOLDr_ENUM BCM56560_A0_MMU_THDM_MCQE_PORTSP_BST_THRESHOLDr_ENUM
#define MMU_THDM_MCQE_PORTSP_CONFIG_0m_ENUM BCM56560_A0_MMU_THDM_MCQE_PORTSP_CONFIG_0m_ENUM
#define MMU_THDM_MCQE_PORTSP_CONFIG_0Am_ENUM BCM56560_A0_MMU_THDM_MCQE_PORTSP_CONFIG_0Am_ENUM
#define MMU_THDM_MCQE_PORTSP_CONFIG_0Bm_ENUM BCM56560_A0_MMU_THDM_MCQE_PORTSP_CONFIG_0Bm_ENUM
#define MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP0_64r_ENUM BCM56560_A0_MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP0_64r_ENUM
#define MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP1_64r_ENUM BCM56560_A0_MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP1_64r_ENUM
#define MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP0_64r_ENUM BCM56560_A0_MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP0_64r_ENUM
#define MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP1_64r_ENUM BCM56560_A0_MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP1_64r_ENUM
#define MMU_THDM_MCQE_PORTSP_RX_ENABLE0_64r_ENUM BCM56560_A0_MMU_THDM_MCQE_PORTSP_RX_ENABLE0_64r_ENUM
#define MMU_THDM_MCQE_PORTSP_RX_ENABLE1_64r_ENUM BCM56560_A0_MMU_THDM_MCQE_PORTSP_RX_ENABLE1_64r_ENUM
#define MMU_THDM_MCQE_PORTSP_SHARED_COUNTr_ENUM BCM56560_A0_MMU_THDM_MCQE_PORTSP_SHARED_COUNTr_ENUM
#define MMU_THDM_MCQE_PORTSP_THRESHOLD_PROFILE_SELr_ENUM BCM56560_A0_MMU_THDM_MCQE_PORTSP_THRESHOLD_PROFILE_SELr_ENUM
#define MMU_THDM_MCQE_PORTSP_TOTAL_COUNTr_ENUM BCM56560_A0_MMU_THDM_MCQE_PORTSP_TOTAL_COUNTr_ENUM
#define MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64r_ENUM BCM56560_A0_MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64r_ENUM
#define MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP1_64r_ENUM BCM56560_A0_MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP1_64r_ENUM
#define MMU_THDM_MCQE_QUEUE_BST_0m_ENUM BCM56560_A0_MMU_THDM_MCQE_QUEUE_BST_0m_ENUM
#define MMU_THDM_MCQE_QUEUE_CONFIG_0m_ENUM BCM56560_A0_MMU_THDM_MCQE_QUEUE_CONFIG_0m_ENUM
#define MMU_THDM_MCQE_QUEUE_CONFIG_0Am_ENUM BCM56560_A0_MMU_THDM_MCQE_QUEUE_CONFIG_0Am_ENUM
#define MMU_THDM_MCQE_QUEUE_CONFIG_0Bm_ENUM BCM56560_A0_MMU_THDM_MCQE_QUEUE_CONFIG_0Bm_ENUM
#define MMU_THDM_MCQE_QUEUE_CONFIG_0Cm_ENUM BCM56560_A0_MMU_THDM_MCQE_QUEUE_CONFIG_0Cm_ENUM
#define MMU_THDM_MCQE_QUEUE_COUNT_0m_ENUM BCM56560_A0_MMU_THDM_MCQE_QUEUE_COUNT_0m_ENUM
#define MMU_THDM_MCQE_QUEUE_MC_BST_THRESHOLD_PROFILEr_ENUM BCM56560_A0_MMU_THDM_MCQE_QUEUE_MC_BST_THRESHOLD_PROFILEr_ENUM
#define MMU_THDM_MCQE_QUEUE_OFFSET_0m_ENUM BCM56560_A0_MMU_THDM_MCQE_QUEUE_OFFSET_0m_ENUM
#define MMU_THDM_MCQE_QUEUE_OFFSET_0Am_ENUM BCM56560_A0_MMU_THDM_MCQE_QUEUE_OFFSET_0Am_ENUM
#define MMU_THDM_MCQE_QUEUE_OFFSET_0Bm_ENUM BCM56560_A0_MMU_THDM_MCQE_QUEUE_OFFSET_0Bm_ENUM
#define MMU_THDM_MCQE_QUEUE_OFFSET_0Cm_ENUM BCM56560_A0_MMU_THDM_MCQE_QUEUE_OFFSET_0Cm_ENUM
#define MMU_THDM_MCQE_QUEUE_RESUME_0m_ENUM BCM56560_A0_MMU_THDM_MCQE_QUEUE_RESUME_0m_ENUM
#define MMU_THDM_MCQE_QUEUE_RESUME_OFFSET_PROFILE_REDr_ENUM BCM56560_A0_MMU_THDM_MCQE_QUEUE_RESUME_OFFSET_PROFILE_REDr_ENUM
#define MMU_THDM_MCQE_QUEUE_RESUME_OFFSET_PROFILE_YELLOWr_ENUM BCM56560_A0_MMU_THDM_MCQE_QUEUE_RESUME_OFFSET_PROFILE_YELLOWr_ENUM
#define MMU_THDR_DB_BST_STATr_ENUM BCM56560_A0_MMU_THDR_DB_BST_STATr_ENUM
#define MMU_THDR_DB_BST_STAT_PRIQr_ENUM BCM56560_A0_MMU_THDR_DB_BST_STAT_PRIQr_ENUM
#define MMU_THDR_DB_BST_STAT_SPr_ENUM BCM56560_A0_MMU_THDR_DB_BST_STAT_SPr_ENUM
#define MMU_THDR_DB_BST_THRESHOLD_PRIQr_ENUM BCM56560_A0_MMU_THDR_DB_BST_THRESHOLD_PRIQr_ENUM
#define MMU_THDR_DB_BST_THRESHOLD_SPr_ENUM BCM56560_A0_MMU_THDR_DB_BST_THRESHOLD_SPr_ENUM
#define MMU_THDR_DB_BYPASSr_ENUM BCM56560_A0_MMU_THDR_DB_BYPASSr_ENUM
#define MMU_THDR_DB_CONFIGr_ENUM BCM56560_A0_MMU_THDR_DB_CONFIGr_ENUM
#define MMU_THDR_DB_CONFIG1_PRIQr_ENUM BCM56560_A0_MMU_THDR_DB_CONFIG1_PRIQr_ENUM
#define MMU_THDR_DB_CONFIG_PRIQr_ENUM BCM56560_A0_MMU_THDR_DB_CONFIG_PRIQr_ENUM
#define MMU_THDR_DB_CONFIG_SPr_ENUM BCM56560_A0_MMU_THDR_DB_CONFIG_SPr_ENUM
#define MMU_THDR_DB_LIMIT_COLOR_PRIQr_ENUM BCM56560_A0_MMU_THDR_DB_LIMIT_COLOR_PRIQr_ENUM
#define MMU_THDR_DB_LIMIT_MIN_PRIQr_ENUM BCM56560_A0_MMU_THDR_DB_LIMIT_MIN_PRIQr_ENUM
#define MMU_THDR_DB_MIN_COUNT_PRIQr_ENUM BCM56560_A0_MMU_THDR_DB_MIN_COUNT_PRIQr_ENUM
#define MMU_THDR_DB_RESET_OFFSET_COLOR_PRIQr_ENUM BCM56560_A0_MMU_THDR_DB_RESET_OFFSET_COLOR_PRIQr_ENUM
#define MMU_THDR_DB_RESUME_COLOR_LIMIT_CALCULATED_PRIQr_ENUM BCM56560_A0_MMU_THDR_DB_RESUME_COLOR_LIMIT_CALCULATED_PRIQr_ENUM
#define MMU_THDR_DB_RESUME_COLOR_LIMIT_SPr_ENUM BCM56560_A0_MMU_THDR_DB_RESUME_COLOR_LIMIT_SPr_ENUM
#define MMU_THDR_DB_SHARED_COUNT_PRIQr_ENUM BCM56560_A0_MMU_THDR_DB_SHARED_COUNT_PRIQr_ENUM
#define MMU_THDR_DB_SHARED_COUNT_SPr_ENUM BCM56560_A0_MMU_THDR_DB_SHARED_COUNT_SPr_ENUM
#define MMU_THDR_DB_SP_SHARED_LIMITr_ENUM BCM56560_A0_MMU_THDR_DB_SP_SHARED_LIMITr_ENUM
#define MMU_THDR_DB_STATUS_PRIQr_ENUM BCM56560_A0_MMU_THDR_DB_STATUS_PRIQr_ENUM
#define MMU_THDR_DB_STATUS_SPr_ENUM BCM56560_A0_MMU_THDR_DB_STATUS_SPr_ENUM
#define MMU_THDR_QE_BST_STATr_ENUM BCM56560_A0_MMU_THDR_QE_BST_STATr_ENUM
#define MMU_THDR_QE_BST_STAT_PRIQr_ENUM BCM56560_A0_MMU_THDR_QE_BST_STAT_PRIQr_ENUM
#define MMU_THDR_QE_BST_STAT_SPr_ENUM BCM56560_A0_MMU_THDR_QE_BST_STAT_SPr_ENUM
#define MMU_THDR_QE_BST_THRESHOLD_PRIQr_ENUM BCM56560_A0_MMU_THDR_QE_BST_THRESHOLD_PRIQr_ENUM
#define MMU_THDR_QE_BST_THRESHOLD_SPr_ENUM BCM56560_A0_MMU_THDR_QE_BST_THRESHOLD_SPr_ENUM
#define MMU_THDR_QE_BYPASSr_ENUM BCM56560_A0_MMU_THDR_QE_BYPASSr_ENUM
#define MMU_THDR_QE_CONFIGr_ENUM BCM56560_A0_MMU_THDR_QE_CONFIGr_ENUM
#define MMU_THDR_QE_CONFIG1_PRIQr_ENUM BCM56560_A0_MMU_THDR_QE_CONFIG1_PRIQr_ENUM
#define MMU_THDR_QE_CONFIG_PRIQr_ENUM BCM56560_A0_MMU_THDR_QE_CONFIG_PRIQr_ENUM
#define MMU_THDR_QE_CONFIG_SPr_ENUM BCM56560_A0_MMU_THDR_QE_CONFIG_SPr_ENUM
#define MMU_THDR_QE_DEBUGr_ENUM BCM56560_A0_MMU_THDR_QE_DEBUGr_ENUM
#define MMU_THDR_QE_LIMIT_COLOR_PRIQr_ENUM BCM56560_A0_MMU_THDR_QE_LIMIT_COLOR_PRIQr_ENUM
#define MMU_THDR_QE_LIMIT_MIN_PRIQr_ENUM BCM56560_A0_MMU_THDR_QE_LIMIT_MIN_PRIQr_ENUM
#define MMU_THDR_QE_MIN_COUNT_PRIQr_ENUM BCM56560_A0_MMU_THDR_QE_MIN_COUNT_PRIQr_ENUM
#define MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr_ENUM BCM56560_A0_MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr_ENUM
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_CALCULATED_PRIQr_ENUM BCM56560_A0_MMU_THDR_QE_RESUME_COLOR_LIMIT_CALCULATED_PRIQr_ENUM
#define MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr_ENUM BCM56560_A0_MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr_ENUM
#define MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr_ENUM BCM56560_A0_MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr_ENUM
#define MMU_THDR_QE_SHARED_COUNT_PRIQr_ENUM BCM56560_A0_MMU_THDR_QE_SHARED_COUNT_PRIQr_ENUM
#define MMU_THDR_QE_SHARED_COUNT_SPr_ENUM BCM56560_A0_MMU_THDR_QE_SHARED_COUNT_SPr_ENUM
#define MMU_THDR_QE_STATUSr_ENUM BCM56560_A0_MMU_THDR_QE_STATUSr_ENUM
#define MMU_THDR_QE_STATUS_PRIQr_ENUM BCM56560_A0_MMU_THDR_QE_STATUS_PRIQr_ENUM
#define MMU_THDR_QE_STATUS_SPr_ENUM BCM56560_A0_MMU_THDR_QE_STATUS_SPr_ENUM
#define MMU_THDU_EN_COR_ERR_RPTr_ENUM BCM56560_A0_MMU_THDU_EN_COR_ERR_RPTr_ENUM
#define MMU_THDU_QGROUP_TICKETm_ENUM BCM56560_A0_MMU_THDU_QGROUP_TICKETm_ENUM
#define MMU_THDU_QUEUE_TICKETm_ENUM BCM56560_A0_MMU_THDU_QUEUE_TICKETm_ENUM
#define MMU_THDU_XPIPE_BST_PORTm_ENUM BCM56560_A0_MMU_THDU_XPIPE_BST_PORTm_ENUM
#define MMU_THDU_XPIPE_BST_QGROUPm_ENUM BCM56560_A0_MMU_THDU_XPIPE_BST_QGROUPm_ENUM
#define MMU_THDU_XPIPE_BST_QUEUEm_ENUM BCM56560_A0_MMU_THDU_XPIPE_BST_QUEUEm_ENUM
#define MMU_THDU_XPIPE_CONFIG_PORTm_ENUM BCM56560_A0_MMU_THDU_XPIPE_CONFIG_PORTm_ENUM
#define MMU_THDU_XPIPE_CONFIG_QGROUPm_ENUM BCM56560_A0_MMU_THDU_XPIPE_CONFIG_QGROUPm_ENUM
#define MMU_THDU_XPIPE_CONFIG_QUEUEm_ENUM BCM56560_A0_MMU_THDU_XPIPE_CONFIG_QUEUEm_ENUM
#define MMU_THDU_XPIPE_COUNTER_PORTm_ENUM BCM56560_A0_MMU_THDU_XPIPE_COUNTER_PORTm_ENUM
#define MMU_THDU_XPIPE_COUNTER_QGROUPm_ENUM BCM56560_A0_MMU_THDU_XPIPE_COUNTER_QGROUPm_ENUM
#define MMU_THDU_XPIPE_COUNTER_QUEUEm_ENUM BCM56560_A0_MMU_THDU_XPIPE_COUNTER_QUEUEm_ENUM
#define MMU_THDU_XPIPE_OFFSET_QGROUPm_ENUM BCM56560_A0_MMU_THDU_XPIPE_OFFSET_QGROUPm_ENUM
#define MMU_THDU_XPIPE_OFFSET_QUEUEm_ENUM BCM56560_A0_MMU_THDU_XPIPE_OFFSET_QUEUEm_ENUM
#define MMU_THDU_XPIPE_Q_TO_QGRP_MAPm_ENUM BCM56560_A0_MMU_THDU_XPIPE_Q_TO_QGRP_MAPm_ENUM
#define MMU_THDU_XPIPE_RESUME_PORTm_ENUM BCM56560_A0_MMU_THDU_XPIPE_RESUME_PORTm_ENUM
#define MMU_THDU_XPIPE_RESUME_QGROUPm_ENUM BCM56560_A0_MMU_THDU_XPIPE_RESUME_QGROUPm_ENUM
#define MMU_THDU_XPIPE_RESUME_QUEUEm_ENUM BCM56560_A0_MMU_THDU_XPIPE_RESUME_QUEUEm_ENUM
#define MMU_TOQ_EN_COR_ERR_RPTr_ENUM BCM56560_A0_MMU_TOQ_EN_COR_ERR_RPTr_ENUM
#define MMU_TOQ_REPL_PORT_AGG_MAPr_ENUM BCM56560_A0_MMU_TOQ_REPL_PORT_AGG_MAPr_ENUM
#define MMU_TO_XPORT_BKPr_ENUM BCM56560_A0_MMU_TO_XPORT_BKPr_ENUM
#define MMU_UCQDB0m_ENUM BCM56560_A0_MMU_UCQDB0m_ENUM
#define MMU_WRED_AVG_QSIZE_X_PIPEm_ENUM BCM56560_A0_MMU_WRED_AVG_QSIZE_X_PIPEm_ENUM
#define MMU_WRED_CONFIG_X_PIPEm_ENUM BCM56560_A0_MMU_WRED_CONFIG_X_PIPEm_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_0_X_PIPEm_ENUM BCM56560_A0_MMU_WRED_DROP_CURVE_PROFILE_0_X_PIPEm_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_1_X_PIPEm_ENUM BCM56560_A0_MMU_WRED_DROP_CURVE_PROFILE_1_X_PIPEm_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_2_X_PIPEm_ENUM BCM56560_A0_MMU_WRED_DROP_CURVE_PROFILE_2_X_PIPEm_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_3_X_PIPEm_ENUM BCM56560_A0_MMU_WRED_DROP_CURVE_PROFILE_3_X_PIPEm_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_4_X_PIPEm_ENUM BCM56560_A0_MMU_WRED_DROP_CURVE_PROFILE_4_X_PIPEm_ENUM
#define MMU_WRED_DROP_CURVE_PROFILE_5_X_PIPEm_ENUM BCM56560_A0_MMU_WRED_DROP_CURVE_PROFILE_5_X_PIPEm_ENUM
#define MMU_WRED_PORT_SP_DROP_THD_X_PIPEm_ENUM BCM56560_A0_MMU_WRED_PORT_SP_DROP_THD_X_PIPEm_ENUM
#define MMU_WRED_PORT_SP_SHARED_COUNT_X_PIPEm_ENUM BCM56560_A0_MMU_WRED_PORT_SP_SHARED_COUNT_X_PIPEm_ENUM
#define MMU_WRED_QGROUP_DROP_THD_X_PIPEm_ENUM BCM56560_A0_MMU_WRED_QGROUP_DROP_THD_X_PIPEm_ENUM
#define MMU_WRED_QGROUP_SHARED_COUNT_X_PIPEm_ENUM BCM56560_A0_MMU_WRED_QGROUP_SHARED_COUNT_X_PIPEm_ENUM
#define MMU_WRED_UC_QUEUE_DROP_THD_DEQ_X_PIPE_0m_ENUM BCM56560_A0_MMU_WRED_UC_QUEUE_DROP_THD_DEQ_X_PIPE_0m_ENUM
#define MMU_WRED_UC_QUEUE_DROP_THD_ENQ_X_PIPE_0m_ENUM BCM56560_A0_MMU_WRED_UC_QUEUE_DROP_THD_ENQ_X_PIPE_0m_ENUM
#define MMU_WRED_UC_QUEUE_TOTAL_COUNT_X_PIPEm_ENUM BCM56560_A0_MMU_WRED_UC_QUEUE_TOTAL_COUNT_X_PIPEm_ENUM
#define MODID_BASE_PTRm_ENUM BCM56560_A0_MODID_BASE_PTRm_ENUM
#define MODPORT_MAP_M0m_ENUM BCM56560_A0_MODPORT_MAP_M0m_ENUM
#define MODPORT_MAP_M1m_ENUM BCM56560_A0_MODPORT_MAP_M1m_ENUM
#define MODPORT_MAP_M2m_ENUM BCM56560_A0_MODPORT_MAP_M2m_ENUM
#define MODPORT_MAP_M3m_ENUM BCM56560_A0_MODPORT_MAP_M3m_ENUM
#define MODPORT_MAP_MIRRORm_ENUM BCM56560_A0_MODPORT_MAP_MIRRORm_ENUM
#define MODPORT_MAP_SELr_ENUM BCM56560_A0_MODPORT_MAP_SELr_ENUM
#define MODPORT_MAP_SUBPORTm_ENUM BCM56560_A0_MODPORT_MAP_SUBPORTm_ENUM
#define MODPORT_MAP_SUBPORT_M0m_ENUM BCM56560_A0_MODPORT_MAP_SUBPORT_M0m_ENUM
#define MODPORT_MAP_SUBPORT_M1m_ENUM BCM56560_A0_MODPORT_MAP_SUBPORT_M1m_ENUM
#define MODPORT_MAP_SUBPORT_M2m_ENUM BCM56560_A0_MODPORT_MAP_SUBPORT_M2m_ENUM
#define MODPORT_MAP_SUBPORT_M3m_ENUM BCM56560_A0_MODPORT_MAP_SUBPORT_M3m_ENUM
#define MODPORT_MAP_SUBPORT_MIRRORm_ENUM BCM56560_A0_MODPORT_MAP_SUBPORT_MIRRORm_ENUM
#define MODPORT_MAP_SWm_ENUM BCM56560_A0_MODPORT_MAP_SWm_ENUM
#define MOD_FIFO_CNTr_ENUM BCM56560_A0_MOD_FIFO_CNTr_ENUM
#define MPLS_CAM_DBGCTRL_0r_ENUM BCM56560_A0_MPLS_CAM_DBGCTRL_0r_ENUM
#define MPLS_ENTROPY_LABEL_CONFIG_64r_ENUM BCM56560_A0_MPLS_ENTROPY_LABEL_CONFIG_64r_ENUM
#define MPLS_ENTROPY_LABEL_DATAm_ENUM BCM56560_A0_MPLS_ENTROPY_LABEL_DATAm_ENUM
#define MPLS_ENTRYm_ENUM BCM56560_A0_MPLS_ENTRYm_ENUM
#define MPLS_ENTRY_DBGCTRL_0r_ENUM BCM56560_A0_MPLS_ENTRY_DBGCTRL_0r_ENUM
#define MPLS_ENTRY_DBGCTRL_1r_ENUM BCM56560_A0_MPLS_ENTRY_DBGCTRL_1r_ENUM
#define MPLS_ENTRY_DBGCTRL_2r_ENUM BCM56560_A0_MPLS_ENTRY_DBGCTRL_2r_ENUM
#define MPLS_ENTRY_DBGCTRL_3r_ENUM BCM56560_A0_MPLS_ENTRY_DBGCTRL_3r_ENUM
#define MPLS_ENTRY_DBGCTRL_4r_ENUM BCM56560_A0_MPLS_ENTRY_DBGCTRL_4r_ENUM
#define MPLS_ENTRY_HASH_CONTROLr_ENUM BCM56560_A0_MPLS_ENTRY_HASH_CONTROLr_ENUM
#define MPLS_MEMORY_DBGCTRL_0r_ENUM BCM56560_A0_MPLS_MEMORY_DBGCTRL_0r_ENUM
#define MPLS_MEMORY_DBGCTRL_1r_ENUM BCM56560_A0_MPLS_MEMORY_DBGCTRL_1r_ENUM
#define MPLS_MEMORY_DBGCTRL_2r_ENUM BCM56560_A0_MPLS_MEMORY_DBGCTRL_2r_ENUM
#define MPLS_MEMORY_DBGCTRL_3r_ENUM BCM56560_A0_MPLS_MEMORY_DBGCTRL_3r_ENUM
#define MPLS_SER_CONTROLr_ENUM BCM56560_A0_MPLS_SER_CONTROLr_ENUM
#define MSPI_CDRAMr_ENUM BCM56560_A0_MSPI_CDRAMr_ENUM
#define MSPI_CDRAM_00r_ENUM BCM56560_A0_MSPI_CDRAM_00r_ENUM
#define MSPI_CDRAM_01r_ENUM BCM56560_A0_MSPI_CDRAM_01r_ENUM
#define MSPI_CDRAM_02r_ENUM BCM56560_A0_MSPI_CDRAM_02r_ENUM
#define MSPI_CDRAM_03r_ENUM BCM56560_A0_MSPI_CDRAM_03r_ENUM
#define MSPI_CDRAM_04r_ENUM BCM56560_A0_MSPI_CDRAM_04r_ENUM
#define MSPI_CDRAM_05r_ENUM BCM56560_A0_MSPI_CDRAM_05r_ENUM
#define MSPI_CDRAM_06r_ENUM BCM56560_A0_MSPI_CDRAM_06r_ENUM
#define MSPI_CDRAM_07r_ENUM BCM56560_A0_MSPI_CDRAM_07r_ENUM
#define MSPI_CDRAM_08r_ENUM BCM56560_A0_MSPI_CDRAM_08r_ENUM
#define MSPI_CDRAM_09r_ENUM BCM56560_A0_MSPI_CDRAM_09r_ENUM
#define MSPI_CDRAM_10r_ENUM BCM56560_A0_MSPI_CDRAM_10r_ENUM
#define MSPI_CDRAM_11r_ENUM BCM56560_A0_MSPI_CDRAM_11r_ENUM
#define MSPI_CDRAM_12r_ENUM BCM56560_A0_MSPI_CDRAM_12r_ENUM
#define MSPI_CDRAM_13r_ENUM BCM56560_A0_MSPI_CDRAM_13r_ENUM
#define MSPI_CDRAM_14r_ENUM BCM56560_A0_MSPI_CDRAM_14r_ENUM
#define MSPI_CDRAM_15r_ENUM BCM56560_A0_MSPI_CDRAM_15r_ENUM
#define MSPI_CPTQPr_ENUM BCM56560_A0_MSPI_CPTQPr_ENUM
#define MSPI_ENDQPr_ENUM BCM56560_A0_MSPI_ENDQPr_ENUM
#define MSPI_NEWQPr_ENUM BCM56560_A0_MSPI_NEWQPr_ENUM
#define MSPI_RXRAMr_ENUM BCM56560_A0_MSPI_RXRAMr_ENUM
#define MSPI_RXRAM_00r_ENUM BCM56560_A0_MSPI_RXRAM_00r_ENUM
#define MSPI_RXRAM_01r_ENUM BCM56560_A0_MSPI_RXRAM_01r_ENUM
#define MSPI_RXRAM_02r_ENUM BCM56560_A0_MSPI_RXRAM_02r_ENUM
#define MSPI_RXRAM_03r_ENUM BCM56560_A0_MSPI_RXRAM_03r_ENUM
#define MSPI_RXRAM_04r_ENUM BCM56560_A0_MSPI_RXRAM_04r_ENUM
#define MSPI_RXRAM_05r_ENUM BCM56560_A0_MSPI_RXRAM_05r_ENUM
#define MSPI_RXRAM_06r_ENUM BCM56560_A0_MSPI_RXRAM_06r_ENUM
#define MSPI_RXRAM_07r_ENUM BCM56560_A0_MSPI_RXRAM_07r_ENUM
#define MSPI_RXRAM_08r_ENUM BCM56560_A0_MSPI_RXRAM_08r_ENUM
#define MSPI_RXRAM_09r_ENUM BCM56560_A0_MSPI_RXRAM_09r_ENUM
#define MSPI_RXRAM_10r_ENUM BCM56560_A0_MSPI_RXRAM_10r_ENUM
#define MSPI_RXRAM_11r_ENUM BCM56560_A0_MSPI_RXRAM_11r_ENUM
#define MSPI_RXRAM_12r_ENUM BCM56560_A0_MSPI_RXRAM_12r_ENUM
#define MSPI_RXRAM_13r_ENUM BCM56560_A0_MSPI_RXRAM_13r_ENUM
#define MSPI_RXRAM_14r_ENUM BCM56560_A0_MSPI_RXRAM_14r_ENUM
#define MSPI_RXRAM_15r_ENUM BCM56560_A0_MSPI_RXRAM_15r_ENUM
#define MSPI_RXRAM_16r_ENUM BCM56560_A0_MSPI_RXRAM_16r_ENUM
#define MSPI_RXRAM_17r_ENUM BCM56560_A0_MSPI_RXRAM_17r_ENUM
#define MSPI_RXRAM_18r_ENUM BCM56560_A0_MSPI_RXRAM_18r_ENUM
#define MSPI_RXRAM_19r_ENUM BCM56560_A0_MSPI_RXRAM_19r_ENUM
#define MSPI_RXRAM_20r_ENUM BCM56560_A0_MSPI_RXRAM_20r_ENUM
#define MSPI_RXRAM_21r_ENUM BCM56560_A0_MSPI_RXRAM_21r_ENUM
#define MSPI_RXRAM_22r_ENUM BCM56560_A0_MSPI_RXRAM_22r_ENUM
#define MSPI_RXRAM_23r_ENUM BCM56560_A0_MSPI_RXRAM_23r_ENUM
#define MSPI_RXRAM_24r_ENUM BCM56560_A0_MSPI_RXRAM_24r_ENUM
#define MSPI_RXRAM_25r_ENUM BCM56560_A0_MSPI_RXRAM_25r_ENUM
#define MSPI_RXRAM_26r_ENUM BCM56560_A0_MSPI_RXRAM_26r_ENUM
#define MSPI_RXRAM_27r_ENUM BCM56560_A0_MSPI_RXRAM_27r_ENUM
#define MSPI_RXRAM_28r_ENUM BCM56560_A0_MSPI_RXRAM_28r_ENUM
#define MSPI_RXRAM_29r_ENUM BCM56560_A0_MSPI_RXRAM_29r_ENUM
#define MSPI_RXRAM_30r_ENUM BCM56560_A0_MSPI_RXRAM_30r_ENUM
#define MSPI_RXRAM_31r_ENUM BCM56560_A0_MSPI_RXRAM_31r_ENUM
#define MSPI_SPCR0_LSBr_ENUM BCM56560_A0_MSPI_SPCR0_LSBr_ENUM
#define MSPI_SPCR0_MSBr_ENUM BCM56560_A0_MSPI_SPCR0_MSBr_ENUM
#define MSPI_SPCR1_LSBr_ENUM BCM56560_A0_MSPI_SPCR1_LSBr_ENUM
#define MSPI_SPCR1_MSBr_ENUM BCM56560_A0_MSPI_SPCR1_MSBr_ENUM
#define MSPI_SPCR2r_ENUM BCM56560_A0_MSPI_SPCR2r_ENUM
#define MSPI_STATUSr_ENUM BCM56560_A0_MSPI_STATUSr_ENUM
#define MSPI_TXRAMr_ENUM BCM56560_A0_MSPI_TXRAMr_ENUM
#define MSPI_TXRAM_00r_ENUM BCM56560_A0_MSPI_TXRAM_00r_ENUM
#define MSPI_TXRAM_01r_ENUM BCM56560_A0_MSPI_TXRAM_01r_ENUM
#define MSPI_TXRAM_02r_ENUM BCM56560_A0_MSPI_TXRAM_02r_ENUM
#define MSPI_TXRAM_03r_ENUM BCM56560_A0_MSPI_TXRAM_03r_ENUM
#define MSPI_TXRAM_04r_ENUM BCM56560_A0_MSPI_TXRAM_04r_ENUM
#define MSPI_TXRAM_05r_ENUM BCM56560_A0_MSPI_TXRAM_05r_ENUM
#define MSPI_TXRAM_06r_ENUM BCM56560_A0_MSPI_TXRAM_06r_ENUM
#define MSPI_TXRAM_07r_ENUM BCM56560_A0_MSPI_TXRAM_07r_ENUM
#define MSPI_TXRAM_08r_ENUM BCM56560_A0_MSPI_TXRAM_08r_ENUM
#define MSPI_TXRAM_09r_ENUM BCM56560_A0_MSPI_TXRAM_09r_ENUM
#define MSPI_TXRAM_10r_ENUM BCM56560_A0_MSPI_TXRAM_10r_ENUM
#define MSPI_TXRAM_11r_ENUM BCM56560_A0_MSPI_TXRAM_11r_ENUM
#define MSPI_TXRAM_12r_ENUM BCM56560_A0_MSPI_TXRAM_12r_ENUM
#define MSPI_TXRAM_13r_ENUM BCM56560_A0_MSPI_TXRAM_13r_ENUM
#define MSPI_TXRAM_14r_ENUM BCM56560_A0_MSPI_TXRAM_14r_ENUM
#define MSPI_TXRAM_15r_ENUM BCM56560_A0_MSPI_TXRAM_15r_ENUM
#define MSPI_TXRAM_16r_ENUM BCM56560_A0_MSPI_TXRAM_16r_ENUM
#define MSPI_TXRAM_17r_ENUM BCM56560_A0_MSPI_TXRAM_17r_ENUM
#define MSPI_TXRAM_18r_ENUM BCM56560_A0_MSPI_TXRAM_18r_ENUM
#define MSPI_TXRAM_19r_ENUM BCM56560_A0_MSPI_TXRAM_19r_ENUM
#define MSPI_TXRAM_20r_ENUM BCM56560_A0_MSPI_TXRAM_20r_ENUM
#define MSPI_TXRAM_21r_ENUM BCM56560_A0_MSPI_TXRAM_21r_ENUM
#define MSPI_TXRAM_22r_ENUM BCM56560_A0_MSPI_TXRAM_22r_ENUM
#define MSPI_TXRAM_23r_ENUM BCM56560_A0_MSPI_TXRAM_23r_ENUM
#define MSPI_TXRAM_24r_ENUM BCM56560_A0_MSPI_TXRAM_24r_ENUM
#define MSPI_TXRAM_25r_ENUM BCM56560_A0_MSPI_TXRAM_25r_ENUM
#define MSPI_TXRAM_26r_ENUM BCM56560_A0_MSPI_TXRAM_26r_ENUM
#define MSPI_TXRAM_27r_ENUM BCM56560_A0_MSPI_TXRAM_27r_ENUM
#define MSPI_TXRAM_28r_ENUM BCM56560_A0_MSPI_TXRAM_28r_ENUM
#define MSPI_TXRAM_29r_ENUM BCM56560_A0_MSPI_TXRAM_29r_ENUM
#define MSPI_TXRAM_30r_ENUM BCM56560_A0_MSPI_TXRAM_30r_ENUM
#define MSPI_TXRAM_31r_ENUM BCM56560_A0_MSPI_TXRAM_31r_ENUM
#define MTP_COSr_ENUM BCM56560_A0_MTP_COSr_ENUM
#define MTRI_EN_COR_ERR_RPTr_ENUM BCM56560_A0_MTRI_EN_COR_ERR_RPTr_ENUM
#define MTRI_IFGr_ENUM BCM56560_A0_MTRI_IFGr_ENUM
#define MTRI_MEMDEBUGr_ENUM BCM56560_A0_MTRI_MEMDEBUGr_ENUM
#define MTRI_REFRESH_CONFIGr_ENUM BCM56560_A0_MTRI_REFRESH_CONFIGr_ENUM
#define MTROMEMDEBUG_CONFIG_0_L0r_ENUM BCM56560_A0_MTROMEMDEBUG_CONFIG_0_L0r_ENUM
#define MTROMEMDEBUG_CONFIG_0_L1r_ENUM BCM56560_A0_MTROMEMDEBUG_CONFIG_0_L1r_ENUM
#define MTROMEMDEBUG_CONFIG_0_L2r_ENUM BCM56560_A0_MTROMEMDEBUG_CONFIG_0_L2r_ENUM
#define MTROMEMDEBUG_CONFIG_0_PORTr_ENUM BCM56560_A0_MTROMEMDEBUG_CONFIG_0_PORTr_ENUM
#define MTROMEMDEBUG_CONFIG_0_S1r_ENUM BCM56560_A0_MTROMEMDEBUG_CONFIG_0_S1r_ENUM
#define MTRO_EN_COR_ERR_RPT_0r_ENUM BCM56560_A0_MTRO_EN_COR_ERR_RPT_0r_ENUM
#define MTRO_OVERFLOW_SEEN_L0_MAX_IDr_ENUM BCM56560_A0_MTRO_OVERFLOW_SEEN_L0_MAX_IDr_ENUM
#define MTRO_OVERFLOW_SEEN_L0_MIN_IDr_ENUM BCM56560_A0_MTRO_OVERFLOW_SEEN_L0_MIN_IDr_ENUM
#define MTRO_OVERFLOW_SEEN_L1_MAX_IDr_ENUM BCM56560_A0_MTRO_OVERFLOW_SEEN_L1_MAX_IDr_ENUM
#define MTRO_OVERFLOW_SEEN_L1_MIN_IDr_ENUM BCM56560_A0_MTRO_OVERFLOW_SEEN_L1_MIN_IDr_ENUM
#define MTRO_OVERFLOW_SEEN_L2_MAX_IDr_ENUM BCM56560_A0_MTRO_OVERFLOW_SEEN_L2_MAX_IDr_ENUM
#define MTRO_OVERFLOW_SEEN_L2_MIN_IDr_ENUM BCM56560_A0_MTRO_OVERFLOW_SEEN_L2_MIN_IDr_ENUM
#define MTRO_OVERFLOW_SEEN_PORT_IDr_ENUM BCM56560_A0_MTRO_OVERFLOW_SEEN_PORT_IDr_ENUM
#define MTRO_OVERFLOW_SEEN_S1_IDr_ENUM BCM56560_A0_MTRO_OVERFLOW_SEEN_S1_IDr_ENUM
#define MTRO_OVERFLOW_UNDERRUN_STATUSr_ENUM BCM56560_A0_MTRO_OVERFLOW_UNDERRUN_STATUSr_ENUM
#define MTRO_REFRESH_CONFIGr_ENUM BCM56560_A0_MTRO_REFRESH_CONFIGr_ENUM
#define MTRO_REFRESH_STATUSr_ENUM BCM56560_A0_MTRO_REFRESH_STATUSr_ENUM
#define MTRO_UNDERRUN_CHECKER_0_0r_ENUM BCM56560_A0_MTRO_UNDERRUN_CHECKER_0_0r_ENUM
#define MTRO_UNDERRUN_CHECKER_0_1r_ENUM BCM56560_A0_MTRO_UNDERRUN_CHECKER_0_1r_ENUM
#define MTRO_UNDERRUN_CHECKER_0_2r_ENUM BCM56560_A0_MTRO_UNDERRUN_CHECKER_0_2r_ENUM
#define MTRO_UNDERRUN_CHECKER_0_3r_ENUM BCM56560_A0_MTRO_UNDERRUN_CHECKER_0_3r_ENUM
#define MTRO_UNDERRUN_MONITOR_STATUSr_ENUM BCM56560_A0_MTRO_UNDERRUN_MONITOR_STATUSr_ENUM
#define MTRO_UNDERRUN_SEEN_L0_MAX_IDr_ENUM BCM56560_A0_MTRO_UNDERRUN_SEEN_L0_MAX_IDr_ENUM
#define MTRO_UNDERRUN_SEEN_L0_MIN_IDr_ENUM BCM56560_A0_MTRO_UNDERRUN_SEEN_L0_MIN_IDr_ENUM
#define MTRO_UNDERRUN_SEEN_L1_MAX_IDr_ENUM BCM56560_A0_MTRO_UNDERRUN_SEEN_L1_MAX_IDr_ENUM
#define MTRO_UNDERRUN_SEEN_L1_MIN_IDr_ENUM BCM56560_A0_MTRO_UNDERRUN_SEEN_L1_MIN_IDr_ENUM
#define MTRO_UNDERRUN_SEEN_L2_MAX_IDr_ENUM BCM56560_A0_MTRO_UNDERRUN_SEEN_L2_MAX_IDr_ENUM
#define MTRO_UNDERRUN_SEEN_L2_MIN_IDr_ENUM BCM56560_A0_MTRO_UNDERRUN_SEEN_L2_MIN_IDr_ENUM
#define MTRO_UNDERRUN_SEEN_PORT_IDr_ENUM BCM56560_A0_MTRO_UNDERRUN_SEEN_PORT_IDr_ENUM
#define MTRO_UNDERRUN_SEEN_S1_IDr_ENUM BCM56560_A0_MTRO_UNDERRUN_SEEN_S1_IDr_ENUM
#define MULTIPASS_LOOPBACK_BITMAPm_ENUM BCM56560_A0_MULTIPASS_LOOPBACK_BITMAPm_ENUM
#define MY_MODID_CONFIGr_ENUM BCM56560_A0_MY_MODID_CONFIGr_ENUM
#define MY_MODID_CONFIG_2r_ENUM BCM56560_A0_MY_MODID_CONFIG_2r_ENUM
#define MY_MODID_SET_2_64r_ENUM BCM56560_A0_MY_MODID_SET_2_64r_ENUM
#define MY_MODID_SET_3_64r_ENUM BCM56560_A0_MY_MODID_SET_3_64r_ENUM
#define MY_MODID_SET_4_64r_ENUM BCM56560_A0_MY_MODID_SET_4_64r_ENUM
#define MY_MODID_SET_64r_ENUM BCM56560_A0_MY_MODID_SET_64r_ENUM
#define MY_STATION_2_CAM_BIST_CONFIGr_ENUM BCM56560_A0_MY_STATION_2_CAM_BIST_CONFIGr_ENUM
#define MY_STATION_2_CAM_BIST_CONTROLr_ENUM BCM56560_A0_MY_STATION_2_CAM_BIST_CONTROLr_ENUM
#define MY_STATION_2_CAM_BIST_DBG_DATAr_ENUM BCM56560_A0_MY_STATION_2_CAM_BIST_DBG_DATAr_ENUM
#define MY_STATION_2_CAM_BIST_STATUSr_ENUM BCM56560_A0_MY_STATION_2_CAM_BIST_STATUSr_ENUM
#define MY_STATION_2_CAM_CONTROLr_ENUM BCM56560_A0_MY_STATION_2_CAM_CONTROLr_ENUM
#define MY_STATION_2_DATA_CONTROLr_ENUM BCM56560_A0_MY_STATION_2_DATA_CONTROLr_ENUM
#define MY_STATION_CAM_BIST_CONFIGr_ENUM BCM56560_A0_MY_STATION_CAM_BIST_CONFIGr_ENUM
#define MY_STATION_CAM_BIST_CONTROLr_ENUM BCM56560_A0_MY_STATION_CAM_BIST_CONTROLr_ENUM
#define MY_STATION_CAM_BIST_DBG_DATAr_ENUM BCM56560_A0_MY_STATION_CAM_BIST_DBG_DATAr_ENUM
#define MY_STATION_CAM_BIST_STATUSr_ENUM BCM56560_A0_MY_STATION_CAM_BIST_STATUSr_ENUM
#define MY_STATION_DATA_PARITY_CONTROLr_ENUM BCM56560_A0_MY_STATION_DATA_PARITY_CONTROLr_ENUM
#define MY_STATION_TCAMm_ENUM BCM56560_A0_MY_STATION_TCAMm_ENUM
#define MY_STATION_TCAM_2m_ENUM BCM56560_A0_MY_STATION_TCAM_2m_ENUM
#define MY_STATION_TCAM_2_DATA_ONLYm_ENUM BCM56560_A0_MY_STATION_TCAM_2_DATA_ONLYm_ENUM
#define MY_STATION_TCAM_2_ENTRY_ONLYm_ENUM BCM56560_A0_MY_STATION_TCAM_2_ENTRY_ONLYm_ENUM
#define MY_STATION_TCAM_DATA_ONLYm_ENUM BCM56560_A0_MY_STATION_TCAM_DATA_ONLYm_ENUM
#define MY_STATION_TCAM_ENTRY_ONLYm_ENUM BCM56560_A0_MY_STATION_TCAM_ENTRY_ONLYm_ENUM
#define NIV_ETHERTYPEr_ENUM BCM56560_A0_NIV_ETHERTYPEr_ENUM
#define NONUCAST_TRUNK_BLOCK_MASKm_ENUM BCM56560_A0_NONUCAST_TRUNK_BLOCK_MASKm_ENUM
#define NTP_TIME_CONTROLr_ENUM BCM56560_A0_NTP_TIME_CONTROLr_ENUM
#define NTP_TIME_FRAC_SEC_LOWERr_ENUM BCM56560_A0_NTP_TIME_FRAC_SEC_LOWERr_ENUM
#define NTP_TIME_FRAC_SEC_UPPERr_ENUM BCM56560_A0_NTP_TIME_FRAC_SEC_UPPERr_ENUM
#define NTP_TIME_FREQ_CONTROLr_ENUM BCM56560_A0_NTP_TIME_FREQ_CONTROLr_ENUM
#define NTP_TIME_LEAP_SEC_CONTROLr_ENUM BCM56560_A0_NTP_TIME_LEAP_SEC_CONTROLr_ENUM
#define NTP_TIME_SECr_ENUM BCM56560_A0_NTP_TIME_SECr_ENUM
#define NUM_QCN_CNM_RECEIVEDm_ENUM BCM56560_A0_NUM_QCN_CNM_RECEIVEDm_ENUM
#define OOBFC_CHANNEL_BASE_64r_ENUM BCM56560_A0_OOBFC_CHANNEL_BASE_64r_ENUM
#define OOBFC_CHIF_CFGr_ENUM BCM56560_A0_OOBFC_CHIF_CFGr_ENUM
#define OOBFC_CHIF_CFG0r_ENUM BCM56560_A0_OOBFC_CHIF_CFG0r_ENUM
#define OOBFC_CHIF_CFG1r_ENUM BCM56560_A0_OOBFC_CHIF_CFG1r_ENUM
#define OOBFC_CHIF_CFG2r_ENUM BCM56560_A0_OOBFC_CHIF_CFG2r_ENUM
#define OOBFC_CHIF_CFG3r_ENUM BCM56560_A0_OOBFC_CHIF_CFG3r_ENUM
#define OOBFC_ENG_PORT_EN0_64r_ENUM BCM56560_A0_OOBFC_ENG_PORT_EN0_64r_ENUM
#define OOBFC_ENG_PORT_EN1_64r_ENUM BCM56560_A0_OOBFC_ENG_PORT_EN1_64r_ENUM
#define OOBFC_ENG_PORT_QSEL0_64r_ENUM BCM56560_A0_OOBFC_ENG_PORT_QSEL0_64r_ENUM
#define OOBFC_ENG_PORT_QSEL1_64r_ENUM BCM56560_A0_OOBFC_ENG_PORT_QSEL1_64r_ENUM
#define OOBFC_GCSr_ENUM BCM56560_A0_OOBFC_GCSr_ENUM
#define OOBFC_ING_PORT_EN0_64r_ENUM BCM56560_A0_OOBFC_ING_PORT_EN0_64r_ENUM
#define OOBFC_ING_PORT_EN1_64r_ENUM BCM56560_A0_OOBFC_ING_PORT_EN1_64r_ENUM
#define OOBFC_MSG_CRC_CNTr_ENUM BCM56560_A0_OOBFC_MSG_CRC_CNTr_ENUM
#define OOBFC_MSG_CRC_CNT0r_ENUM BCM56560_A0_OOBFC_MSG_CRC_CNT0r_ENUM
#define OOBFC_MSG_CRC_CNT1r_ENUM BCM56560_A0_OOBFC_MSG_CRC_CNT1r_ENUM
#define OOBFC_MSG_CRC_CNT2r_ENUM BCM56560_A0_OOBFC_MSG_CRC_CNT2r_ENUM
#define OOBFC_MSG_CRC_CNT3r_ENUM BCM56560_A0_OOBFC_MSG_CRC_CNT3r_ENUM
#define OOBFC_MSG_REGr_ENUM BCM56560_A0_OOBFC_MSG_REGr_ENUM
#define OOBFC_MSG_REG0r_ENUM BCM56560_A0_OOBFC_MSG_REG0r_ENUM
#define OOBFC_MSG_REG1r_ENUM BCM56560_A0_OOBFC_MSG_REG1r_ENUM
#define OOBFC_MSG_RX_TOT_CNTr_ENUM BCM56560_A0_OOBFC_MSG_RX_TOT_CNTr_ENUM
#define OOBFC_MSG_RX_TOT_CNT0r_ENUM BCM56560_A0_OOBFC_MSG_RX_TOT_CNT0r_ENUM
#define OOBFC_MSG_RX_TOT_CNT1r_ENUM BCM56560_A0_OOBFC_MSG_RX_TOT_CNT1r_ENUM
#define OOBFC_MSG_RX_TOT_CNT2r_ENUM BCM56560_A0_OOBFC_MSG_RX_TOT_CNT2r_ENUM
#define OOBFC_MSG_RX_TOT_CNT3r_ENUM BCM56560_A0_OOBFC_MSG_RX_TOT_CNT3r_ENUM
#define OOBFC_MSG_TX_CNTr_ENUM BCM56560_A0_OOBFC_MSG_TX_CNTr_ENUM
#define OOBFC_STSr_ENUM BCM56560_A0_OOBFC_STSr_ENUM
#define OOBFC_TX_IDLEr_ENUM BCM56560_A0_OOBFC_TX_IDLEr_ENUM
#define OOBIF_DEBUGr_ENUM BCM56560_A0_OOBIF_DEBUGr_ENUM
#define OOBIF_RX_TESTr_ENUM BCM56560_A0_OOBIF_RX_TESTr_ENUM
#define OOBIF_TX_TESTr_ENUM BCM56560_A0_OOBIF_TX_TESTr_ENUM
#define OP_THDU_CONFIGr_ENUM BCM56560_A0_OP_THDU_CONFIGr_ENUM
#define OP_UC_PORT_BST_THRESHOLDr_ENUM BCM56560_A0_OP_UC_PORT_BST_THRESHOLDr_ENUM
#define OP_UC_PORT_DROP_STATE_X0r_ENUM BCM56560_A0_OP_UC_PORT_DROP_STATE_X0r_ENUM
#define OP_UC_PORT_DROP_STATE_X1r_ENUM BCM56560_A0_OP_UC_PORT_DROP_STATE_X1r_ENUM
#define OP_UC_PORT_RED_DROP_STATE_X0r_ENUM BCM56560_A0_OP_UC_PORT_RED_DROP_STATE_X0r_ENUM
#define OP_UC_PORT_RED_DROP_STATE_X1r_ENUM BCM56560_A0_OP_UC_PORT_RED_DROP_STATE_X1r_ENUM
#define OP_UC_PORT_YELLOW_DROP_STATE_X0r_ENUM BCM56560_A0_OP_UC_PORT_YELLOW_DROP_STATE_X0r_ENUM
#define OP_UC_PORT_YELLOW_DROP_STATE_X1r_ENUM BCM56560_A0_OP_UC_PORT_YELLOW_DROP_STATE_X1r_ENUM
#define OP_UC_QGROUP_BST_THRESHOLDr_ENUM BCM56560_A0_OP_UC_QGROUP_BST_THRESHOLDr_ENUM
#define OP_UC_QGROUP_DROP_STATEm_ENUM BCM56560_A0_OP_UC_QGROUP_DROP_STATEm_ENUM
#define OP_UC_QGROUP_MINOKm_ENUM BCM56560_A0_OP_UC_QGROUP_MINOKm_ENUM
#define OP_UC_QUEUE_BST_THRESHOLDr_ENUM BCM56560_A0_OP_UC_QUEUE_BST_THRESHOLDr_ENUM
#define OP_UC_QUEUE_DROP_STATEm_ENUM BCM56560_A0_OP_UC_QUEUE_DROP_STATEm_ENUM
#define OP_UC_QUEUE_MINOKm_ENUM BCM56560_A0_OP_UC_QUEUE_MINOKm_ENUM
#define PARITY_ENr_ENUM BCM56560_A0_PARITY_ENr_ENUM
#define PARS_RAM_DBGCTRLr_ENUM BCM56560_A0_PARS_RAM_DBGCTRLr_ENUM
#define PARS_RAM_DBGCTRL_1r_ENUM BCM56560_A0_PARS_RAM_DBGCTRL_1r_ENUM
#define PARS_RAM_DBGCTRL_2r_ENUM BCM56560_A0_PARS_RAM_DBGCTRL_2r_ENUM
#define PCIE_RST_CONTROLr_ENUM BCM56560_A0_PCIE_RST_CONTROLr_ENUM
#define PE_ETHERTYPEr_ENUM BCM56560_A0_PE_ETHERTYPEr_ENUM
#define PFS_PACKET_TYPE_OFFSETm_ENUM BCM56560_A0_PFS_PACKET_TYPE_OFFSETm_ENUM
#define PGW_BOD_CLP0_ECC_STATUSr_ENUM BCM56560_A0_PGW_BOD_CLP0_ECC_STATUSr_ENUM
#define PGW_BOD_CLP1_ECC_STATUSr_ENUM BCM56560_A0_PGW_BOD_CLP1_ECC_STATUSr_ENUM
#define PGW_BOD_ECC_ENABLEr_ENUM BCM56560_A0_PGW_BOD_ECC_ENABLEr_ENUM
#define PGW_BOD_STATUS0r_ENUM BCM56560_A0_PGW_BOD_STATUS0r_ENUM
#define PGW_BOD_STATUS1r_ENUM BCM56560_A0_PGW_BOD_STATUS1r_ENUM
#define PGW_BOD_XLP0_ECC_STATUSr_ENUM BCM56560_A0_PGW_BOD_XLP0_ECC_STATUSr_ENUM
#define PGW_BOD_XLP1_ECC_STATUSr_ENUM BCM56560_A0_PGW_BOD_XLP1_ECC_STATUSr_ENUM
#define PGW_BOD_XLP2_ECC_STATUSr_ENUM BCM56560_A0_PGW_BOD_XLP2_ECC_STATUSr_ENUM
#define PGW_BOD_XLP3_ECC_STATUSr_ENUM BCM56560_A0_PGW_BOD_XLP3_ECC_STATUSr_ENUM
#define PGW_BOD_XLP4_ECC_STATUSr_ENUM BCM56560_A0_PGW_BOD_XLP4_ECC_STATUSr_ENUM
#define PGW_BOD_XLP5_ECC_STATUSr_ENUM BCM56560_A0_PGW_BOD_XLP5_ECC_STATUSr_ENUM
#define PGW_BOD_XLP6_ECC_STATUSr_ENUM BCM56560_A0_PGW_BOD_XLP6_ECC_STATUSr_ENUM
#define PGW_BOD_XLP_ECC_STATUSr_ENUM BCM56560_A0_PGW_BOD_XLP_ECC_STATUSr_ENUM
#define PGW_CELL_ASM_CLP0_FIFO_0_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_CLP0_FIFO_0_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_CLP0_FIFO_1_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_CLP0_FIFO_1_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_CLP0_FIFO_2_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_CLP0_FIFO_2_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_CLP0_FIFO_3_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_CLP0_FIFO_3_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_CLP0_FIFO_4_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_CLP0_FIFO_4_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_CLP0_FIFO_5_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_CLP0_FIFO_5_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_CLP0_FIFO_6_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_CLP0_FIFO_6_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_CLP1_FIFO_0_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_CLP1_FIFO_0_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_CLP1_FIFO_1_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_CLP1_FIFO_1_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_CLP1_FIFO_2_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_CLP1_FIFO_2_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_CLP1_FIFO_3_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_CLP1_FIFO_3_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_CLP1_FIFO_4_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_CLP1_FIFO_4_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_CLP1_FIFO_5_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_CLP1_FIFO_5_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_CLP1_FIFO_6_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_CLP1_FIFO_6_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_CLP1_FIFO_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_CLP1_FIFO_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_EMBEDDED_HG_CONTROL0r_ENUM BCM56560_A0_PGW_CELL_ASM_EMBEDDED_HG_CONTROL0r_ENUM
#define PGW_CELL_ASM_EMBEDDED_HG_CONTROL1r_ENUM BCM56560_A0_PGW_CELL_ASM_EMBEDDED_HG_CONTROL1r_ENUM
#define PGW_CELL_ASM_EMBEDDED_HG_ETHERTYPEr_ENUM BCM56560_A0_PGW_CELL_ASM_EMBEDDED_HG_ETHERTYPEr_ENUM
#define PGW_CELL_ASM_XLP0_FIFO_0_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP0_FIFO_0_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP0_FIFO_1_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP0_FIFO_1_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP0_FIFO_2_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP0_FIFO_2_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP0_FIFO_3_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP0_FIFO_3_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP0_FIFO_4_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP0_FIFO_4_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP0_FIFO_5_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP0_FIFO_5_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP0_FIFO_6_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP0_FIFO_6_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP0_FIFO_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP0_FIFO_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP1_FIFO_0_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP1_FIFO_0_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP1_FIFO_1_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP1_FIFO_1_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP1_FIFO_2_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP1_FIFO_2_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP1_FIFO_3_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP1_FIFO_3_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP1_FIFO_4_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP1_FIFO_4_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP1_FIFO_5_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP1_FIFO_5_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP1_FIFO_6_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP1_FIFO_6_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP2_FIFO_0_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP2_FIFO_0_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP2_FIFO_1_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP2_FIFO_1_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP2_FIFO_2_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP2_FIFO_2_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP2_FIFO_3_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP2_FIFO_3_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP2_FIFO_4_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP2_FIFO_4_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP2_FIFO_5_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP2_FIFO_5_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP2_FIFO_6_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP2_FIFO_6_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP2_FIFO_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP2_FIFO_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP3_FIFO_0_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP3_FIFO_0_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP3_FIFO_1_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP3_FIFO_1_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP3_FIFO_2_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP3_FIFO_2_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP3_FIFO_3_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP3_FIFO_3_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP3_FIFO_4_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP3_FIFO_4_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP3_FIFO_5_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP3_FIFO_5_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP3_FIFO_6_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP3_FIFO_6_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP4_FIFO_0_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP4_FIFO_0_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP4_FIFO_1_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP4_FIFO_1_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP4_FIFO_2_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP4_FIFO_2_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP4_FIFO_3_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP4_FIFO_3_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP4_FIFO_4_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP4_FIFO_4_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP4_FIFO_5_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP4_FIFO_5_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP4_FIFO_6_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP4_FIFO_6_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP5_FIFO_0_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP5_FIFO_0_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP5_FIFO_1_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP5_FIFO_1_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP5_FIFO_2_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP5_FIFO_2_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP5_FIFO_3_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP5_FIFO_3_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP5_FIFO_4_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP5_FIFO_4_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP5_FIFO_5_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP5_FIFO_5_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP5_FIFO_6_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP5_FIFO_6_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP6_FIFO_0_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP6_FIFO_0_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP6_FIFO_1_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP6_FIFO_1_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP6_FIFO_2_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP6_FIFO_2_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP6_FIFO_3_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP6_FIFO_3_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP6_FIFO_4_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP6_FIFO_4_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP6_FIFO_5_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP6_FIFO_5_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP6_FIFO_6_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP6_FIFO_6_TM_CONTROLr_ENUM
#define PGW_CELL_ASM_XLP6_FIFO_TM_CONTROLr_ENUM BCM56560_A0_PGW_CELL_ASM_XLP6_FIFO_TM_CONTROLr_ENUM
#define PGW_CLP_POWER_DOWN_ENABLEr_ENUM BCM56560_A0_PGW_CLP_POWER_DOWN_ENABLEr_ENUM
#define PGW_ETM_MODEr_ENUM BCM56560_A0_PGW_ETM_MODEr_ENUM
#define PGW_GENERAL_SPARE0r_ENUM BCM56560_A0_PGW_GENERAL_SPARE0r_ENUM
#define PGW_HSP_CONFIGr_ENUM BCM56560_A0_PGW_HSP_CONFIGr_ENUM
#define PGW_HSP_CONFIG_0r_ENUM BCM56560_A0_PGW_HSP_CONFIG_0r_ENUM
#define PGW_HSP_CONFIG_1r_ENUM BCM56560_A0_PGW_HSP_CONFIG_1r_ENUM
#define PGW_HSP_CONFIG_2r_ENUM BCM56560_A0_PGW_HSP_CONFIG_2r_ENUM
#define PGW_HSP_CONFIG_3r_ENUM BCM56560_A0_PGW_HSP_CONFIG_3r_ENUM
#define PGW_HSP_CONFIG_4r_ENUM BCM56560_A0_PGW_HSP_CONFIG_4r_ENUM
#define PGW_HSP_CONFIG_5r_ENUM BCM56560_A0_PGW_HSP_CONFIG_5r_ENUM
#define PGW_HSP_CONFIG_6r_ENUM BCM56560_A0_PGW_HSP_CONFIG_6r_ENUM
#define PGW_HSP_CONFIG_7r_ENUM BCM56560_A0_PGW_HSP_CONFIG_7r_ENUM
#define PGW_HSP_CONFIG_8r_ENUM BCM56560_A0_PGW_HSP_CONFIG_8r_ENUM
#define PGW_ING_HW_RESET_CONTROL_2r_ENUM BCM56560_A0_PGW_ING_HW_RESET_CONTROL_2r_ENUM
#define PGW_INTR_ENABLEr_ENUM BCM56560_A0_PGW_INTR_ENABLEr_ENUM
#define PGW_INTR_STATUSr_ENUM BCM56560_A0_PGW_INTR_STATUSr_ENUM
#define PGW_LR_TDM2_REGr_ENUM BCM56560_A0_PGW_LR_TDM2_REGr_ENUM
#define PGW_LR_TDM2_REG_0r_ENUM BCM56560_A0_PGW_LR_TDM2_REG_0r_ENUM
#define PGW_LR_TDM2_REG_1r_ENUM BCM56560_A0_PGW_LR_TDM2_REG_1r_ENUM
#define PGW_LR_TDM2_REG_10r_ENUM BCM56560_A0_PGW_LR_TDM2_REG_10r_ENUM
#define PGW_LR_TDM2_REG_11r_ENUM BCM56560_A0_PGW_LR_TDM2_REG_11r_ENUM
#define PGW_LR_TDM2_REG_12r_ENUM BCM56560_A0_PGW_LR_TDM2_REG_12r_ENUM
#define PGW_LR_TDM2_REG_13r_ENUM BCM56560_A0_PGW_LR_TDM2_REG_13r_ENUM
#define PGW_LR_TDM2_REG_14r_ENUM BCM56560_A0_PGW_LR_TDM2_REG_14r_ENUM
#define PGW_LR_TDM2_REG_15r_ENUM BCM56560_A0_PGW_LR_TDM2_REG_15r_ENUM
#define PGW_LR_TDM2_REG_2r_ENUM BCM56560_A0_PGW_LR_TDM2_REG_2r_ENUM
#define PGW_LR_TDM2_REG_3r_ENUM BCM56560_A0_PGW_LR_TDM2_REG_3r_ENUM
#define PGW_LR_TDM2_REG_4r_ENUM BCM56560_A0_PGW_LR_TDM2_REG_4r_ENUM
#define PGW_LR_TDM2_REG_5r_ENUM BCM56560_A0_PGW_LR_TDM2_REG_5r_ENUM
#define PGW_LR_TDM2_REG_6r_ENUM BCM56560_A0_PGW_LR_TDM2_REG_6r_ENUM
#define PGW_LR_TDM2_REG_7r_ENUM BCM56560_A0_PGW_LR_TDM2_REG_7r_ENUM
#define PGW_LR_TDM2_REG_8r_ENUM BCM56560_A0_PGW_LR_TDM2_REG_8r_ENUM
#define PGW_LR_TDM2_REG_9r_ENUM BCM56560_A0_PGW_LR_TDM2_REG_9r_ENUM
#define PGW_LR_TDM_REGr_ENUM BCM56560_A0_PGW_LR_TDM_REGr_ENUM
#define PGW_LR_TDM_REG_0r_ENUM BCM56560_A0_PGW_LR_TDM_REG_0r_ENUM
#define PGW_LR_TDM_REG_1r_ENUM BCM56560_A0_PGW_LR_TDM_REG_1r_ENUM
#define PGW_LR_TDM_REG_10r_ENUM BCM56560_A0_PGW_LR_TDM_REG_10r_ENUM
#define PGW_LR_TDM_REG_11r_ENUM BCM56560_A0_PGW_LR_TDM_REG_11r_ENUM
#define PGW_LR_TDM_REG_12r_ENUM BCM56560_A0_PGW_LR_TDM_REG_12r_ENUM
#define PGW_LR_TDM_REG_13r_ENUM BCM56560_A0_PGW_LR_TDM_REG_13r_ENUM
#define PGW_LR_TDM_REG_14r_ENUM BCM56560_A0_PGW_LR_TDM_REG_14r_ENUM
#define PGW_LR_TDM_REG_15r_ENUM BCM56560_A0_PGW_LR_TDM_REG_15r_ENUM
#define PGW_LR_TDM_REG_2r_ENUM BCM56560_A0_PGW_LR_TDM_REG_2r_ENUM
#define PGW_LR_TDM_REG_3r_ENUM BCM56560_A0_PGW_LR_TDM_REG_3r_ENUM
#define PGW_LR_TDM_REG_4r_ENUM BCM56560_A0_PGW_LR_TDM_REG_4r_ENUM
#define PGW_LR_TDM_REG_5r_ENUM BCM56560_A0_PGW_LR_TDM_REG_5r_ENUM
#define PGW_LR_TDM_REG_6r_ENUM BCM56560_A0_PGW_LR_TDM_REG_6r_ENUM
#define PGW_LR_TDM_REG_7r_ENUM BCM56560_A0_PGW_LR_TDM_REG_7r_ENUM
#define PGW_LR_TDM_REG_8r_ENUM BCM56560_A0_PGW_LR_TDM_REG_8r_ENUM
#define PGW_LR_TDM_REG_9r_ENUM BCM56560_A0_PGW_LR_TDM_REG_9r_ENUM
#define PGW_OBM_MON_HW_CONTROLr_ENUM BCM56560_A0_PGW_OBM_MON_HW_CONTROLr_ENUM
#define PGW_OS_PORT_SPACING_REGr_ENUM BCM56560_A0_PGW_OS_PORT_SPACING_REGr_ENUM
#define PGW_OS_PORT_SPACING_REG_0r_ENUM BCM56560_A0_PGW_OS_PORT_SPACING_REG_0r_ENUM
#define PGW_OS_PORT_SPACING_REG_1r_ENUM BCM56560_A0_PGW_OS_PORT_SPACING_REG_1r_ENUM
#define PGW_OS_PORT_SPACING_REG_2r_ENUM BCM56560_A0_PGW_OS_PORT_SPACING_REG_2r_ENUM
#define PGW_OS_PORT_SPACING_REG_3r_ENUM BCM56560_A0_PGW_OS_PORT_SPACING_REG_3r_ENUM
#define PGW_OS_PORT_SPACING_REG_4r_ENUM BCM56560_A0_PGW_OS_PORT_SPACING_REG_4r_ENUM
#define PGW_OS_PORT_SPACING_REG_5r_ENUM BCM56560_A0_PGW_OS_PORT_SPACING_REG_5r_ENUM
#define PGW_OS_PORT_SPACING_REG_6r_ENUM BCM56560_A0_PGW_OS_PORT_SPACING_REG_6r_ENUM
#define PGW_OS_PORT_SPACING_REG_7r_ENUM BCM56560_A0_PGW_OS_PORT_SPACING_REG_7r_ENUM
#define PGW_OS_PORT_SPACING_REG_8r_ENUM BCM56560_A0_PGW_OS_PORT_SPACING_REG_8r_ENUM
#define PGW_OS_PORT_SPACING_REG_9r_ENUM BCM56560_A0_PGW_OS_PORT_SPACING_REG_9r_ENUM
#define PGW_OS_TDM_REGr_ENUM BCM56560_A0_PGW_OS_TDM_REGr_ENUM
#define PGW_OS_TDM_REG_0r_ENUM BCM56560_A0_PGW_OS_TDM_REG_0r_ENUM
#define PGW_OS_TDM_REG_1r_ENUM BCM56560_A0_PGW_OS_TDM_REG_1r_ENUM
#define PGW_OS_TDM_REG_2r_ENUM BCM56560_A0_PGW_OS_TDM_REG_2r_ENUM
#define PGW_OS_TDM_REG_3r_ENUM BCM56560_A0_PGW_OS_TDM_REG_3r_ENUM
#define PGW_OS_TDM_REG_4r_ENUM BCM56560_A0_PGW_OS_TDM_REG_4r_ENUM
#define PGW_OS_TDM_REG_5r_ENUM BCM56560_A0_PGW_OS_TDM_REG_5r_ENUM
#define PGW_OS_TDM_REG_6r_ENUM BCM56560_A0_PGW_OS_TDM_REG_6r_ENUM
#define PGW_OS_TDM_REG_7r_ENUM BCM56560_A0_PGW_OS_TDM_REG_7r_ENUM
#define PGW_OS_TDM_REG_8r_ENUM BCM56560_A0_PGW_OS_TDM_REG_8r_ENUM
#define PGW_OS_TDM_REG_9r_ENUM BCM56560_A0_PGW_OS_TDM_REG_9r_ENUM
#define PGW_SER_CONTROLr_ENUM BCM56560_A0_PGW_SER_CONTROLr_ENUM
#define PGW_TDM_CONTROLr_ENUM BCM56560_A0_PGW_TDM_CONTROLr_ENUM
#define PGW_XLP_POWER_DOWN_ENABLEr_ENUM BCM56560_A0_PGW_XLP_POWER_DOWN_ENABLEr_ENUM
#define PHB2_COS_MAPm_ENUM BCM56560_A0_PHB2_COS_MAPm_ENUM
#define PKTAGINGLIMIT0r_ENUM BCM56560_A0_PKTAGINGLIMIT0r_ENUM
#define PKTAGINGLIMIT1r_ENUM BCM56560_A0_PKTAGINGLIMIT1r_ENUM
#define PKTAGINGTIMERr_ENUM BCM56560_A0_PKTAGINGTIMERr_ENUM
#define PKTHDRMEMDEBUGr_ENUM BCM56560_A0_PKTHDRMEMDEBUGr_ENUM
#define PKT_LINK_MEM_DEBUG_TMr_ENUM BCM56560_A0_PKT_LINK_MEM_DEBUG_TMr_ENUM
#define PORTCNTMEMDEBUGr_ENUM BCM56560_A0_PORTCNTMEMDEBUGr_ENUM
#define PORT_BRIDGE_BMAPm_ENUM BCM56560_A0_PORT_BRIDGE_BMAPm_ENUM
#define PORT_BRIDGE_MIRROR_BMAPm_ENUM BCM56560_A0_PORT_BRIDGE_MIRROR_BMAPm_ENUM
#define PORT_CBL_TABLEm_ENUM BCM56560_A0_PORT_CBL_TABLEm_ENUM
#define PORT_CBL_TABLE_MODBASEm_ENUM BCM56560_A0_PORT_CBL_TABLE_MODBASEm_ENUM
#define PORT_COS_MAPm_ENUM BCM56560_A0_PORT_COS_MAPm_ENUM
#define PORT_INITIAL_COPY_COUNT_WIDTHr_ENUM BCM56560_A0_PORT_INITIAL_COPY_COUNT_WIDTHr_ENUM
#define PORT_LAG_FAILOVER_SETm_ENUM BCM56560_A0_PORT_LAG_FAILOVER_SETm_ENUM
#define PORT_PFC_CFGr_ENUM BCM56560_A0_PORT_PFC_CFGr_ENUM
#define PORT_PFC_CFG0r_ENUM BCM56560_A0_PORT_PFC_CFG0r_ENUM
#define PORT_PFC_CFG1r_ENUM BCM56560_A0_PORT_PFC_CFG1r_ENUM
#define PORT_PFC_CFG2r_ENUM BCM56560_A0_PORT_PFC_CFG2r_ENUM
#define PORT_TABm_ENUM BCM56560_A0_PORT_TABm_ENUM
#define PORT_TABLE_ECC_STATUS_NACKr_ENUM BCM56560_A0_PORT_TABLE_ECC_STATUS_NACKr_ENUM
#define PQE0_FIFOEMPTYr_ENUM BCM56560_A0_PQE0_FIFOEMPTYr_ENUM
#define PQE0_FIFOEMPTY0r_ENUM BCM56560_A0_PQE0_FIFOEMPTY0r_ENUM
#define PQE0_FIFOEMPTY1r_ENUM BCM56560_A0_PQE0_FIFOEMPTY1r_ENUM
#define PQE0_FIFOOVERFLOWr_ENUM BCM56560_A0_PQE0_FIFOOVERFLOWr_ENUM
#define PQE0_FIFOOVERFLOW0r_ENUM BCM56560_A0_PQE0_FIFOOVERFLOW0r_ENUM
#define PQE0_FIFOOVERFLOW1r_ENUM BCM56560_A0_PQE0_FIFOOVERFLOW1r_ENUM
#define PQE0_FIFOPTREQUALr_ENUM BCM56560_A0_PQE0_FIFOPTREQUALr_ENUM
#define PQE0_FIFOPTREQUAL0r_ENUM BCM56560_A0_PQE0_FIFOPTREQUAL0r_ENUM
#define PQE0_FIFOPTREQUAL1r_ENUM BCM56560_A0_PQE0_FIFOPTREQUAL1r_ENUM
#define PQE0_MEMCFGr_ENUM BCM56560_A0_PQE0_MEMCFGr_ENUM
#define PQE0_MEMDEBUGr_ENUM BCM56560_A0_PQE0_MEMDEBUGr_ENUM
#define PQE0_QCNEMPTYr_ENUM BCM56560_A0_PQE0_QCNEMPTYr_ENUM
#define PQE0_QCNEMPTY0r_ENUM BCM56560_A0_PQE0_QCNEMPTY0r_ENUM
#define PQE0_QCNEMPTY1r_ENUM BCM56560_A0_PQE0_QCNEMPTY1r_ENUM
#define PRIO2COS_PROFILEr_ENUM BCM56560_A0_PRIO2COS_PROFILEr_ENUM
#define PRIORITY_CONTROLr_ENUM BCM56560_A0_PRIORITY_CONTROLr_ENUM
#define PROTOCOL_PKT_CONTROLr_ENUM BCM56560_A0_PROTOCOL_PKT_CONTROLr_ENUM
#define PTP_LABEL_RANGE_PROFILE_TABLEm_ENUM BCM56560_A0_PTP_LABEL_RANGE_PROFILE_TABLEm_ENUM
#define PWR_WATCH_DOG_CONTROL_MBXr_ENUM BCM56560_A0_PWR_WATCH_DOG_CONTROL_MBXr_ENUM
#define PWR_WATCH_DOG_STATUS_MBXr_ENUM BCM56560_A0_PWR_WATCH_DOG_STATUS_MBXr_ENUM
#define QCN_CNM_PRP_CNTr_ENUM BCM56560_A0_QCN_CNM_PRP_CNTr_ENUM
#define QCN_CNM_PRP_CTRLr_ENUM BCM56560_A0_QCN_CNM_PRP_CTRLr_ENUM
#define QCN_CNM_PRP_DLF_COUNTr_ENUM BCM56560_A0_QCN_CNM_PRP_DLF_COUNTr_ENUM
#define QCN_PFC_STATEr_ENUM BCM56560_A0_QCN_PFC_STATEr_ENUM
#define QDB_MEM_DEBUG_TMr_ENUM BCM56560_A0_QDB_MEM_DEBUG_TMr_ENUM
#define R1023r_ENUM BCM56560_A0_R1023r_ENUM
#define R127r_ENUM BCM56560_A0_R127r_ENUM
#define R1518r_ENUM BCM56560_A0_R1518r_ENUM
#define R16383r_ENUM BCM56560_A0_R16383r_ENUM
#define R2047r_ENUM BCM56560_A0_R2047r_ENUM
#define R255r_ENUM BCM56560_A0_R255r_ENUM
#define R4095r_ENUM BCM56560_A0_R4095r_ENUM
#define R511r_ENUM BCM56560_A0_R511r_ENUM
#define R64r_ENUM BCM56560_A0_R64r_ENUM
#define R9216r_ENUM BCM56560_A0_R9216r_ENUM
#define RALNr_ENUM BCM56560_A0_RALNr_ENUM
#define RBCAr_ENUM BCM56560_A0_RBCAr_ENUM
#define RBYTr_ENUM BCM56560_A0_RBYTr_ENUM
#define RDBGC0r_ENUM BCM56560_A0_RDBGC0r_ENUM
#define RDBGC0_SELECTr_ENUM BCM56560_A0_RDBGC0_SELECTr_ENUM
#define RDBGC1r_ENUM BCM56560_A0_RDBGC1r_ENUM
#define RDBGC1_SELECTr_ENUM BCM56560_A0_RDBGC1_SELECTr_ENUM
#define RDBGC2r_ENUM BCM56560_A0_RDBGC2r_ENUM
#define RDBGC2_SELECTr_ENUM BCM56560_A0_RDBGC2_SELECTr_ENUM
#define RDBGC3r_ENUM BCM56560_A0_RDBGC3r_ENUM
#define RDBGC3_SELECTr_ENUM BCM56560_A0_RDBGC3_SELECTr_ENUM
#define RDBGC4r_ENUM BCM56560_A0_RDBGC4r_ENUM
#define RDBGC4_SELECTr_ENUM BCM56560_A0_RDBGC4_SELECTr_ENUM
#define RDBGC5r_ENUM BCM56560_A0_RDBGC5r_ENUM
#define RDBGC5_SELECTr_ENUM BCM56560_A0_RDBGC5_SELECTr_ENUM
#define RDBGC6r_ENUM BCM56560_A0_RDBGC6r_ENUM
#define RDBGC6_SELECTr_ENUM BCM56560_A0_RDBGC6_SELECTr_ENUM
#define RDBGC7r_ENUM BCM56560_A0_RDBGC7r_ENUM
#define RDBGC7_SELECTr_ENUM BCM56560_A0_RDBGC7_SELECTr_ENUM
#define RDBGC8r_ENUM BCM56560_A0_RDBGC8r_ENUM
#define RDBGC8_SELECTr_ENUM BCM56560_A0_RDBGC8_SELECTr_ENUM
#define RDBGC_SELECT_2_64r_ENUM BCM56560_A0_RDBGC_SELECT_2_64r_ENUM
#define RDB_ALIGNER_STATUSr_ENUM BCM56560_A0_RDB_ALIGNER_STATUSr_ENUM
#define RDB_BANK_0_0m_ENUM BCM56560_A0_RDB_BANK_0_0m_ENUM
#define RDB_BANK_0_1m_ENUM BCM56560_A0_RDB_BANK_0_1m_ENUM
#define RDB_BANK_1_0m_ENUM BCM56560_A0_RDB_BANK_1_0m_ENUM
#define RDB_BANK_1_1m_ENUM BCM56560_A0_RDB_BANK_1_1m_ENUM
#define RDB_BANK_2_0m_ENUM BCM56560_A0_RDB_BANK_2_0m_ENUM
#define RDB_BANK_2_1m_ENUM BCM56560_A0_RDB_BANK_2_1m_ENUM
#define RDB_BANK_3_0m_ENUM BCM56560_A0_RDB_BANK_3_0m_ENUM
#define RDB_BANK_3_1m_ENUM BCM56560_A0_RDB_BANK_3_1m_ENUM
#define RDB_CELm_ENUM BCM56560_A0_RDB_CELm_ENUM
#define RDB_CELLS_IN_USE_BANKr_ENUM BCM56560_A0_RDB_CELLS_IN_USE_BANKr_ENUM
#define RDB_CELLS_IN_USE_BANK_0r_ENUM BCM56560_A0_RDB_CELLS_IN_USE_BANK_0r_ENUM
#define RDB_CELLS_IN_USE_BANK_0_MAXr_ENUM BCM56560_A0_RDB_CELLS_IN_USE_BANK_0_MAXr_ENUM
#define RDB_CELLS_IN_USE_BANK_0_TRIGGERr_ENUM BCM56560_A0_RDB_CELLS_IN_USE_BANK_0_TRIGGERr_ENUM
#define RDB_CELLS_IN_USE_BANK_1r_ENUM BCM56560_A0_RDB_CELLS_IN_USE_BANK_1r_ENUM
#define RDB_CELLS_IN_USE_BANK_1_MAXr_ENUM BCM56560_A0_RDB_CELLS_IN_USE_BANK_1_MAXr_ENUM
#define RDB_CELLS_IN_USE_BANK_1_TRIGGERr_ENUM BCM56560_A0_RDB_CELLS_IN_USE_BANK_1_TRIGGERr_ENUM
#define RDB_CELLS_IN_USE_BANK_2r_ENUM BCM56560_A0_RDB_CELLS_IN_USE_BANK_2r_ENUM
#define RDB_CELLS_IN_USE_BANK_2_MAXr_ENUM BCM56560_A0_RDB_CELLS_IN_USE_BANK_2_MAXr_ENUM
#define RDB_CELLS_IN_USE_BANK_2_TRIGGERr_ENUM BCM56560_A0_RDB_CELLS_IN_USE_BANK_2_TRIGGERr_ENUM
#define RDB_CELLS_IN_USE_BANK_3r_ENUM BCM56560_A0_RDB_CELLS_IN_USE_BANK_3r_ENUM
#define RDB_CELLS_IN_USE_BANK_3_MAXr_ENUM BCM56560_A0_RDB_CELLS_IN_USE_BANK_3_MAXr_ENUM
#define RDB_CELLS_IN_USE_BANK_3_TRIGGERr_ENUM BCM56560_A0_RDB_CELLS_IN_USE_BANK_3_TRIGGERr_ENUM
#define RDB_CELLS_IN_USE_BANK_MAXr_ENUM BCM56560_A0_RDB_CELLS_IN_USE_BANK_MAXr_ENUM
#define RDB_CELLS_IN_USE_BANK_TRIGGERr_ENUM BCM56560_A0_RDB_CELLS_IN_USE_BANK_TRIGGERr_ENUM
#define RDB_CELLS_IN_USE_SKEWr_ENUM BCM56560_A0_RDB_CELLS_IN_USE_SKEWr_ENUM
#define RDB_CELLS_IN_USE_SKEW_MAXr_ENUM BCM56560_A0_RDB_CELLS_IN_USE_SKEW_MAXr_ENUM
#define RDB_CELLS_IN_USE_TOTALr_ENUM BCM56560_A0_RDB_CELLS_IN_USE_TOTALr_ENUM
#define RDB_CELLS_IN_USE_TOTAL_MAXr_ENUM BCM56560_A0_RDB_CELLS_IN_USE_TOTAL_MAXr_ENUM
#define RDB_CELLS_IN_USE_TOTAL_TRIGGERr_ENUM BCM56560_A0_RDB_CELLS_IN_USE_TOTAL_TRIGGERr_ENUM
#define RDB_CELLS_IN_USE_TRIGGER_CTRLr_ENUM BCM56560_A0_RDB_CELLS_IN_USE_TRIGGER_CTRLr_ENUM
#define RDB_CNTR_DEQ_ADMIT_CTC_IP_CELr_ENUM BCM56560_A0_RDB_CNTR_DEQ_ADMIT_CTC_IP_CELr_ENUM
#define RDB_CNTR_DEQ_ADMIT_CTC_IP_PKTr_ENUM BCM56560_A0_RDB_CNTR_DEQ_ADMIT_CTC_IP_PKTr_ENUM
#define RDB_CNTR_DEQ_ADMIT_IP_CELr_ENUM BCM56560_A0_RDB_CNTR_DEQ_ADMIT_IP_CELr_ENUM
#define RDB_CNTR_DEQ_ADMIT_IP_PKTr_ENUM BCM56560_A0_RDB_CNTR_DEQ_ADMIT_IP_PKTr_ENUM
#define RDB_CNTR_DEQ_ADMIT_RDB_CELr_ENUM BCM56560_A0_RDB_CNTR_DEQ_ADMIT_RDB_CELr_ENUM
#define RDB_CNTR_DEQ_ADMIT_REDIR_IP_CELr_ENUM BCM56560_A0_RDB_CNTR_DEQ_ADMIT_REDIR_IP_CELr_ENUM
#define RDB_CNTR_DEQ_ADMIT_REDIR_IP_PKTr_ENUM BCM56560_A0_RDB_CNTR_DEQ_ADMIT_REDIR_IP_PKTr_ENUM
#define RDB_CNTR_DEQ_DROP_IP_CELr_ENUM BCM56560_A0_RDB_CNTR_DEQ_DROP_IP_CELr_ENUM
#define RDB_CNTR_DEQ_DROP_IP_PKTr_ENUM BCM56560_A0_RDB_CNTR_DEQ_DROP_IP_PKTr_ENUM
#define RDB_CNTR_ENQ_ADMIT_CT_EP_CELr_ENUM BCM56560_A0_RDB_CNTR_ENQ_ADMIT_CT_EP_CELr_ENUM
#define RDB_CNTR_ENQ_ADMIT_CT_PKTr_ENUM BCM56560_A0_RDB_CNTR_ENQ_ADMIT_CT_PKTr_ENUM
#define RDB_CNTR_ENQ_ADMIT_CT_RDB_CELr_ENUM BCM56560_A0_RDB_CNTR_ENQ_ADMIT_CT_RDB_CELr_ENUM
#define RDB_CNTR_ENQ_ADMIT_HI_EP_CELr_ENUM BCM56560_A0_RDB_CNTR_ENQ_ADMIT_HI_EP_CELr_ENUM
#define RDB_CNTR_ENQ_ADMIT_HI_PKTr_ENUM BCM56560_A0_RDB_CNTR_ENQ_ADMIT_HI_PKTr_ENUM
#define RDB_CNTR_ENQ_ADMIT_HI_RDB_CELr_ENUM BCM56560_A0_RDB_CNTR_ENQ_ADMIT_HI_RDB_CELr_ENUM
#define RDB_CNTR_ENQ_ADMIT_LO_EP_CELr_ENUM BCM56560_A0_RDB_CNTR_ENQ_ADMIT_LO_EP_CELr_ENUM
#define RDB_CNTR_ENQ_ADMIT_LO_PKTr_ENUM BCM56560_A0_RDB_CNTR_ENQ_ADMIT_LO_PKTr_ENUM
#define RDB_CNTR_ENQ_ADMIT_LO_RDB_CELr_ENUM BCM56560_A0_RDB_CNTR_ENQ_ADMIT_LO_RDB_CELr_ENUM
#define RDB_CNTR_ENQ_ADMIT_MID_EP_CELr_ENUM BCM56560_A0_RDB_CNTR_ENQ_ADMIT_MID_EP_CELr_ENUM
#define RDB_CNTR_ENQ_ADMIT_MID_PKTr_ENUM BCM56560_A0_RDB_CNTR_ENQ_ADMIT_MID_PKTr_ENUM
#define RDB_CNTR_ENQ_ADMIT_MID_RDB_CELr_ENUM BCM56560_A0_RDB_CNTR_ENQ_ADMIT_MID_RDB_CELr_ENUM
#define RDB_CNTR_ENQ_DROP_CT_EP_CELr_ENUM BCM56560_A0_RDB_CNTR_ENQ_DROP_CT_EP_CELr_ENUM
#define RDB_CNTR_ENQ_DROP_CT_PKTr_ENUM BCM56560_A0_RDB_CNTR_ENQ_DROP_CT_PKTr_ENUM
#define RDB_CNTR_ENQ_DROP_CT_RDB_CELr_ENUM BCM56560_A0_RDB_CNTR_ENQ_DROP_CT_RDB_CELr_ENUM
#define RDB_CNTR_ENQ_DROP_HI_EP_CELr_ENUM BCM56560_A0_RDB_CNTR_ENQ_DROP_HI_EP_CELr_ENUM
#define RDB_CNTR_ENQ_DROP_HI_PKTr_ENUM BCM56560_A0_RDB_CNTR_ENQ_DROP_HI_PKTr_ENUM
#define RDB_CNTR_ENQ_DROP_HI_RDB_CELr_ENUM BCM56560_A0_RDB_CNTR_ENQ_DROP_HI_RDB_CELr_ENUM
#define RDB_CNTR_ENQ_DROP_LO_EP_CELr_ENUM BCM56560_A0_RDB_CNTR_ENQ_DROP_LO_EP_CELr_ENUM
#define RDB_CNTR_ENQ_DROP_LO_PKTr_ENUM BCM56560_A0_RDB_CNTR_ENQ_DROP_LO_PKTr_ENUM
#define RDB_CNTR_ENQ_DROP_LO_RDB_CELr_ENUM BCM56560_A0_RDB_CNTR_ENQ_DROP_LO_RDB_CELr_ENUM
#define RDB_CNTR_ENQ_DROP_MID_EP_CELr_ENUM BCM56560_A0_RDB_CNTR_ENQ_DROP_MID_EP_CELr_ENUM
#define RDB_CNTR_ENQ_DROP_MID_PKTr_ENUM BCM56560_A0_RDB_CNTR_ENQ_DROP_MID_PKTr_ENUM
#define RDB_CNTR_ENQ_DROP_MID_RDB_CELr_ENUM BCM56560_A0_RDB_CNTR_ENQ_DROP_MID_RDB_CELr_ENUM
#define RDB_CONTEXTm_ENUM BCM56560_A0_RDB_CONTEXTm_ENUM
#define RDB_CREDIT_ENABLEr_ENUM BCM56560_A0_RDB_CREDIT_ENABLEr_ENUM
#define RDB_CUT_THRU_CELL_COUNTr_ENUM BCM56560_A0_RDB_CUT_THRU_CELL_COUNTr_ENUM
#define RDB_CXT_ABm_ENUM BCM56560_A0_RDB_CXT_ABm_ENUM
#define RDB_CXT_CDm_ENUM BCM56560_A0_RDB_CXT_CDm_ENUM
#define RDB_DEBUGr_ENUM BCM56560_A0_RDB_DEBUGr_ENUM
#define RDB_DROP_STATEr_ENUM BCM56560_A0_RDB_DROP_STATEr_ENUM
#define RDB_ECC_STATUS_BANKr_ENUM BCM56560_A0_RDB_ECC_STATUS_BANKr_ENUM
#define RDB_ECC_STATUS_BANK_0r_ENUM BCM56560_A0_RDB_ECC_STATUS_BANK_0r_ENUM
#define RDB_ECC_STATUS_BANK_1r_ENUM BCM56560_A0_RDB_ECC_STATUS_BANK_1r_ENUM
#define RDB_ECC_STATUS_BANK_2r_ENUM BCM56560_A0_RDB_ECC_STATUS_BANK_2r_ENUM
#define RDB_ECC_STATUS_BANK_3r_ENUM BCM56560_A0_RDB_ECC_STATUS_BANK_3r_ENUM
#define RDB_ECC_STATUS_CELr_ENUM BCM56560_A0_RDB_ECC_STATUS_CELr_ENUM
#define RDB_ECC_STATUS_CXT_ABr_ENUM BCM56560_A0_RDB_ECC_STATUS_CXT_ABr_ENUM
#define RDB_ECC_STATUS_CXT_CDr_ENUM BCM56560_A0_RDB_ECC_STATUS_CXT_CDr_ENUM
#define RDB_ECC_STATUS_FCPr_ENUM BCM56560_A0_RDB_ECC_STATUS_FCPr_ENUM
#define RDB_ECC_STATUS_FCP_0r_ENUM BCM56560_A0_RDB_ECC_STATUS_FCP_0r_ENUM
#define RDB_ECC_STATUS_FCP_1r_ENUM BCM56560_A0_RDB_ECC_STATUS_FCP_1r_ENUM
#define RDB_ECC_STATUS_FCP_2r_ENUM BCM56560_A0_RDB_ECC_STATUS_FCP_2r_ENUM
#define RDB_ECC_STATUS_FCP_3r_ENUM BCM56560_A0_RDB_ECC_STATUS_FCP_3r_ENUM
#define RDB_ECC_STATUS_PKTr_ENUM BCM56560_A0_RDB_ECC_STATUS_PKTr_ENUM
#define RDB_ENABLEr_ENUM BCM56560_A0_RDB_ENABLEr_ENUM
#define RDB_FCP_0m_ENUM BCM56560_A0_RDB_FCP_0m_ENUM
#define RDB_FCP_1m_ENUM BCM56560_A0_RDB_FCP_1m_ENUM
#define RDB_FCP_2m_ENUM BCM56560_A0_RDB_FCP_2m_ENUM
#define RDB_FCP_3m_ENUM BCM56560_A0_RDB_FCP_3m_ENUM
#define RDB_FCP_BUFr_ENUM BCM56560_A0_RDB_FCP_BUFr_ENUM
#define RDB_FCP_BUF_0r_ENUM BCM56560_A0_RDB_FCP_BUF_0r_ENUM
#define RDB_FCP_BUF_1r_ENUM BCM56560_A0_RDB_FCP_BUF_1r_ENUM
#define RDB_FCP_BUF_2r_ENUM BCM56560_A0_RDB_FCP_BUF_2r_ENUM
#define RDB_FCP_BUF_3r_ENUM BCM56560_A0_RDB_FCP_BUF_3r_ENUM
#define RDB_FCP_PTRSr_ENUM BCM56560_A0_RDB_FCP_PTRSr_ENUM
#define RDB_FCP_PTRS_0r_ENUM BCM56560_A0_RDB_FCP_PTRS_0r_ENUM
#define RDB_FCP_PTRS_1r_ENUM BCM56560_A0_RDB_FCP_PTRS_1r_ENUM
#define RDB_FCP_PTRS_2r_ENUM BCM56560_A0_RDB_FCP_PTRS_2r_ENUM
#define RDB_FCP_PTRS_3r_ENUM BCM56560_A0_RDB_FCP_PTRS_3r_ENUM
#define RDB_FCP_SDWr_ENUM BCM56560_A0_RDB_FCP_SDWr_ENUM
#define RDB_FCP_SDW_0r_ENUM BCM56560_A0_RDB_FCP_SDW_0r_ENUM
#define RDB_FCP_SDW_1r_ENUM BCM56560_A0_RDB_FCP_SDW_1r_ENUM
#define RDB_FCP_SDW_2r_ENUM BCM56560_A0_RDB_FCP_SDW_2r_ENUM
#define RDB_FCP_SDW_3r_ENUM BCM56560_A0_RDB_FCP_SDW_3r_ENUM
#define RDB_FIRST_PASSr_ENUM BCM56560_A0_RDB_FIRST_PASSr_ENUM
#define RDB_FORCE_EOP_AND_STOPr_ENUM BCM56560_A0_RDB_FORCE_EOP_AND_STOPr_ENUM
#define RDB_FORCE_EOP_AND_STOP_MASKr_ENUM BCM56560_A0_RDB_FORCE_EOP_AND_STOP_MASKr_ENUM
#define RDB_INTR_MASKr_ENUM BCM56560_A0_RDB_INTR_MASKr_ENUM
#define RDB_INTR_STATUSr_ENUM BCM56560_A0_RDB_INTR_STATUSr_ENUM
#define RDB_IP_CREDIT_COUNTERr_ENUM BCM56560_A0_RDB_IP_CREDIT_COUNTERr_ENUM
#define RDB_IP_STATUSr_ENUM BCM56560_A0_RDB_IP_STATUSr_ENUM
#define RDB_MEM_READ_ONCEr_ENUM BCM56560_A0_RDB_MEM_READ_ONCEr_ENUM
#define RDB_OUTPUT_QUEUEr_ENUM BCM56560_A0_RDB_OUTPUT_QUEUEr_ENUM
#define RDB_PKTm_ENUM BCM56560_A0_RDB_PKTm_ENUM
#define RDB_PKT_STATEr_ENUM BCM56560_A0_RDB_PKT_STATEr_ENUM
#define RDB_PURGE_QUEUEr_ENUM BCM56560_A0_RDB_PURGE_QUEUEr_ENUM
#define RDB_QUEUEm_ENUM BCM56560_A0_RDB_QUEUEm_ENUM
#define RDB_RESERVED_CELLSr_ENUM BCM56560_A0_RDB_RESERVED_CELLSr_ENUM
#define RDB_RX_ENABLEr_ENUM BCM56560_A0_RDB_RX_ENABLEr_ENUM
#define RDB_SER_CONTROLr_ENUM BCM56560_A0_RDB_SER_CONTROLr_ENUM
#define RDB_SER_SEC_INTRr_ENUM BCM56560_A0_RDB_SER_SEC_INTRr_ENUM
#define RDB_STATUSr_ENUM BCM56560_A0_RDB_STATUSr_ENUM
#define RDB_THRESHOLD_HIr_ENUM BCM56560_A0_RDB_THRESHOLD_HIr_ENUM
#define RDB_THRESHOLD_LOr_ENUM BCM56560_A0_RDB_THRESHOLD_LOr_ENUM
#define RDB_THRESHOLD_MEDr_ENUM BCM56560_A0_RDB_THRESHOLD_MEDr_ENUM
#define RDB_TM_BANKr_ENUM BCM56560_A0_RDB_TM_BANKr_ENUM
#define RDB_TM_CEL_PKTr_ENUM BCM56560_A0_RDB_TM_CEL_PKTr_ENUM
#define RDB_TM_CXT_ABr_ENUM BCM56560_A0_RDB_TM_CXT_ABr_ENUM
#define RDB_TM_CXT_CDr_ENUM BCM56560_A0_RDB_TM_CXT_CDr_ENUM
#define RDB_TM_FCPr_ENUM BCM56560_A0_RDB_TM_FCPr_ENUM
#define RDISCr_ENUM BCM56560_A0_RDISCr_ENUM
#define RDVLNr_ENUM BCM56560_A0_RDVLNr_ENUM
#define REMOTE_CPU_DA_LSr_ENUM BCM56560_A0_REMOTE_CPU_DA_LSr_ENUM
#define REMOTE_CPU_DA_MSr_ENUM BCM56560_A0_REMOTE_CPU_DA_MSr_ENUM
#define REMOTE_CPU_LENGTH_TYPEr_ENUM BCM56560_A0_REMOTE_CPU_LENGTH_TYPEr_ENUM
#define REPLICATION_FIFO_BANK0m_ENUM BCM56560_A0_REPLICATION_FIFO_BANK0m_ENUM
#define REPLICATION_FIFO_BANK1m_ENUM BCM56560_A0_REPLICATION_FIFO_BANK1m_ENUM
#define REPLICATION_FIFO_DEBUG_TMr_ENUM BCM56560_A0_REPLICATION_FIFO_DEBUG_TMr_ENUM
#define REPL_GROUP_INFO0_MEM_DEBUG_TMr_ENUM BCM56560_A0_REPL_GROUP_INFO0_MEM_DEBUG_TMr_ENUM
#define REP_FIFO_SNAPSHOT_DONEr_ENUM BCM56560_A0_REP_FIFO_SNAPSHOT_DONEr_ENUM
#define REP_FIFO_SNAPSHOT_ENr_ENUM BCM56560_A0_REP_FIFO_SNAPSHOT_ENr_ENUM
#define REP_FIFO_SNAPSHOT_INITr_ENUM BCM56560_A0_REP_FIFO_SNAPSHOT_INITr_ENUM
#define REP_ID_REMAP_CONTROLr_ENUM BCM56560_A0_REP_ID_REMAP_CONTROLr_ENUM
#define RERPKTr_ENUM BCM56560_A0_RERPKTr_ENUM
#define RFCRr_ENUM BCM56560_A0_RFCRr_ENUM
#define RFCSr_ENUM BCM56560_A0_RFCSr_ENUM
#define RFLRr_ENUM BCM56560_A0_RFLRr_ENUM
#define RFRGr_ENUM BCM56560_A0_RFRGr_ENUM
#define RH_ECMP_DROPSm_ENUM BCM56560_A0_RH_ECMP_DROPSm_ENUM
#define RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROLr_ENUM BCM56560_A0_RH_ECMP_ETHERTYPE_ELIGIBILITY_CONTROLr_ENUM
#define RH_ECMP_ETHERTYPE_ELIGIBILITY_MAPm_ENUM BCM56560_A0_RH_ECMP_ETHERTYPE_ELIGIBILITY_MAPm_ENUM
#define RH_ECMP_FLOWSETm_ENUM BCM56560_A0_RH_ECMP_FLOWSETm_ENUM
#define RH_ECMP_FLOWSET_BANK_SELr_ENUM BCM56560_A0_RH_ECMP_FLOWSET_BANK_SELr_ENUM
#define RH_HGT_DROPSm_ENUM BCM56560_A0_RH_HGT_DROPSm_ENUM
#define RH_HGT_ETHERTYPE_ELIGIBILITY_CONTROLr_ENUM BCM56560_A0_RH_HGT_ETHERTYPE_ELIGIBILITY_CONTROLr_ENUM
#define RH_HGT_ETHERTYPE_ELIGIBILITY_MAPm_ENUM BCM56560_A0_RH_HGT_ETHERTYPE_ELIGIBILITY_MAPm_ENUM
#define RH_HGT_FLOWSETm_ENUM BCM56560_A0_RH_HGT_FLOWSETm_ENUM
#define RH_HGT_GROUP_CONTROLm_ENUM BCM56560_A0_RH_HGT_GROUP_CONTROLm_ENUM
#define RH_LAG_DROPSm_ENUM BCM56560_A0_RH_LAG_DROPSm_ENUM
#define RH_LAG_ETHERTYPE_ELIGIBILITY_CONTROLr_ENUM BCM56560_A0_RH_LAG_ETHERTYPE_ELIGIBILITY_CONTROLr_ENUM
#define RH_LAG_ETHERTYPE_ELIGIBILITY_MAPm_ENUM BCM56560_A0_RH_LAG_ETHERTYPE_ELIGIBILITY_MAPm_ENUM
#define RH_LAG_FLOWSETm_ENUM BCM56560_A0_RH_LAG_FLOWSETm_ENUM
#define RIPC4r_ENUM BCM56560_A0_RIPC4r_ENUM
#define RIPC6r_ENUM BCM56560_A0_RIPC6r_ENUM
#define RIPD4r_ENUM BCM56560_A0_RIPD4r_ENUM
#define RIPD6r_ENUM BCM56560_A0_RIPD6r_ENUM
#define RIPHE4r_ENUM BCM56560_A0_RIPHE4r_ENUM
#define RIPHE6r_ENUM BCM56560_A0_RIPHE6r_ENUM
#define RJBRr_ENUM BCM56560_A0_RJBRr_ENUM
#define RMCAr_ENUM BCM56560_A0_RMCAr_ENUM
#define RMCRCr_ENUM BCM56560_A0_RMCRCr_ENUM
#define RMGVr_ENUM BCM56560_A0_RMGVr_ENUM
#define RMTUEr_ENUM BCM56560_A0_RMTUEr_ENUM
#define ROVRr_ENUM BCM56560_A0_ROVRr_ENUM
#define RPFCr_ENUM BCM56560_A0_RPFCr_ENUM
#define RPFC0r_ENUM BCM56560_A0_RPFC0r_ENUM
#define RPFC1r_ENUM BCM56560_A0_RPFC1r_ENUM
#define RPFC2r_ENUM BCM56560_A0_RPFC2r_ENUM
#define RPFC3r_ENUM BCM56560_A0_RPFC3r_ENUM
#define RPFC4r_ENUM BCM56560_A0_RPFC4r_ENUM
#define RPFC5r_ENUM BCM56560_A0_RPFC5r_ENUM
#define RPFC6r_ENUM BCM56560_A0_RPFC6r_ENUM
#define RPFC7r_ENUM BCM56560_A0_RPFC7r_ENUM
#define RPFCOFFr_ENUM BCM56560_A0_RPFCOFFr_ENUM
#define RPFCOFF0r_ENUM BCM56560_A0_RPFCOFF0r_ENUM
#define RPFCOFF1r_ENUM BCM56560_A0_RPFCOFF1r_ENUM
#define RPFCOFF2r_ENUM BCM56560_A0_RPFCOFF2r_ENUM
#define RPFCOFF3r_ENUM BCM56560_A0_RPFCOFF3r_ENUM
#define RPFCOFF4r_ENUM BCM56560_A0_RPFCOFF4r_ENUM
#define RPFCOFF5r_ENUM BCM56560_A0_RPFCOFF5r_ENUM
#define RPFCOFF6r_ENUM BCM56560_A0_RPFCOFF6r_ENUM
#define RPFCOFF7r_ENUM BCM56560_A0_RPFCOFF7r_ENUM
#define RPKTr_ENUM BCM56560_A0_RPKTr_ENUM
#define RPOKr_ENUM BCM56560_A0_RPOKr_ENUM
#define RPORTDr_ENUM BCM56560_A0_RPORTDr_ENUM
#define RPRMr_ENUM BCM56560_A0_RPRMr_ENUM
#define RQE_DEBUG_FREE_LIST_MEMr_ENUM BCM56560_A0_RQE_DEBUG_FREE_LIST_MEMr_ENUM
#define RQE_DEBUG_FREE_LIST_OOP_CLRr_ENUM BCM56560_A0_RQE_DEBUG_FREE_LIST_OOP_CLRr_ENUM
#define RQE_DEBUG_SAME_PORT_THDM_ERRORr_ENUM BCM56560_A0_RQE_DEBUG_SAME_PORT_THDM_ERRORr_ENUM
#define RQE_DEBUG_THDM_CHOKE_COUNTERr_ENUM BCM56560_A0_RQE_DEBUG_THDM_CHOKE_COUNTERr_ENUM
#define RQE_ENABLE_THDM_PAUSEr_ENUM BCM56560_A0_RQE_ENABLE_THDM_PAUSEr_ENUM
#define RQE_EN_COR_ERR_RPTr_ENUM BCM56560_A0_RQE_EN_COR_ERR_RPTr_ENUM
#define RQE_FREE_LISTm_ENUM BCM56560_A0_RQE_FREE_LISTm_ENUM
#define RQE_LINK_LISTm_ENUM BCM56560_A0_RQE_LINK_LISTm_ENUM
#define RQE_MAX_SHAPER_ENr_ENUM BCM56560_A0_RQE_MAX_SHAPER_ENr_ENUM
#define RQE_MAX_SHAPER_LIMIT_COUNTr_ENUM BCM56560_A0_RQE_MAX_SHAPER_LIMIT_COUNTr_ENUM
#define RQE_MAX_SHAPER_RATEr_ENUM BCM56560_A0_RQE_MAX_SHAPER_RATEr_ENUM
#define RQE_MAX_SHAPER_THRESHOLDr_ENUM BCM56560_A0_RQE_MAX_SHAPER_THRESHOLDr_ENUM
#define RQE_MAX_SHAPER_THRESHOLD_CLEARr_ENUM BCM56560_A0_RQE_MAX_SHAPER_THRESHOLD_CLEARr_ENUM
#define RQE_PRIORITY_QUEUE_ENTRYr_ENUM BCM56560_A0_RQE_PRIORITY_QUEUE_ENTRYr_ENUM
#define RQE_PRIORITY_QUEUE_HEADr_ENUM BCM56560_A0_RQE_PRIORITY_QUEUE_HEADr_ENUM
#define RQE_PRIORITY_QUEUE_TAILr_ENUM BCM56560_A0_RQE_PRIORITY_QUEUE_TAILr_ENUM
#define RQE_PRIORITY_SCHEDULING_TYPEr_ENUM BCM56560_A0_RQE_PRIORITY_SCHEDULING_TYPEr_ENUM
#define RQE_PRIORITY_WERR_WEIGHTr_ENUM BCM56560_A0_RQE_PRIORITY_WERR_WEIGHTr_ENUM
#define RQE_REPLICATION_ENTRY_COUNTr_ENUM BCM56560_A0_RQE_REPLICATION_ENTRY_COUNTr_ENUM
#define RQE_REPLICATION_ENTRY_THRESHOLDr_ENUM BCM56560_A0_RQE_REPLICATION_ENTRY_THRESHOLDr_ENUM
#define RQE_REP_BUF_THRESHOLDr_ENUM BCM56560_A0_RQE_REP_BUF_THRESHOLDr_ENUM
#define RQE_REP_BUF_WATERMARKr_ENUM BCM56560_A0_RQE_REP_BUF_WATERMARKr_ENUM
#define RQE_REP_BUF_WATERMARK_CLEARr_ENUM BCM56560_A0_RQE_REP_BUF_WATERMARK_CLEARr_ENUM
#define RQE_WERR_MAXSC_CLEARr_ENUM BCM56560_A0_RQE_WERR_MAXSC_CLEARr_ENUM
#define RQE_WERR_MAXSC_RESETr_ENUM BCM56560_A0_RQE_WERR_MAXSC_RESETr_ENUM
#define RQE_WERR_WORKING_COUNTSr_ENUM BCM56560_A0_RQE_WERR_WORKING_COUNTSr_ENUM
#define RQE_WERR_WORKING_COUNTS_CLEARr_ENUM BCM56560_A0_RQE_WERR_WORKING_COUNTS_CLEARr_ENUM
#define RQE_WORK_FIFO_ENTRY_COUNTr_ENUM BCM56560_A0_RQE_WORK_FIFO_ENTRY_COUNTr_ENUM
#define RQE_WORK_FIFO_ENTRY_THRESHOLDr_ENUM BCM56560_A0_RQE_WORK_FIFO_ENTRY_THRESHOLDr_ENUM
#define RRBYTr_ENUM BCM56560_A0_RRBYTr_ENUM
#define RRPKTr_ENUM BCM56560_A0_RRPKTr_ENUM
#define RSCHCRCr_ENUM BCM56560_A0_RSCHCRCr_ENUM
#define RSEL1_RAM_DBGCTRL2_64r_ENUM BCM56560_A0_RSEL1_RAM_DBGCTRL2_64r_ENUM
#define RSEL1_RAM_DBGCTRL3_64r_ENUM BCM56560_A0_RSEL1_RAM_DBGCTRL3_64r_ENUM
#define RSEL1_RAM_DBGCTRL4_64r_ENUM BCM56560_A0_RSEL1_RAM_DBGCTRL4_64r_ENUM
#define RSEL1_RAM_DBGCTRL_64r_ENUM BCM56560_A0_RSEL1_RAM_DBGCTRL_64r_ENUM
#define RSEL2_CAM_DBGCTRLr_ENUM BCM56560_A0_RSEL2_CAM_DBGCTRLr_ENUM
#define RSEL2_RAM_DBGCTRL2_64r_ENUM BCM56560_A0_RSEL2_RAM_DBGCTRL2_64r_ENUM
#define RSEL2_RAM_DBGCTRL3_64r_ENUM BCM56560_A0_RSEL2_RAM_DBGCTRL3_64r_ENUM
#define RSEL2_RAM_DBGCTRL4_64r_ENUM BCM56560_A0_RSEL2_RAM_DBGCTRL4_64r_ENUM
#define RSEL2_RAM_DBGCTRL_64r_ENUM BCM56560_A0_RSEL2_RAM_DBGCTRL_64r_ENUM
#define RSEL2_XOR_MEMORY_DEBUGr_ENUM BCM56560_A0_RSEL2_XOR_MEMORY_DEBUGr_ENUM
#define RTAG7_FCOE_HASH_FIELD_BMAPr_ENUM BCM56560_A0_RTAG7_FCOE_HASH_FIELD_BMAPr_ENUM
#define RTAG7_FLOW_BASED_HASHm_ENUM BCM56560_A0_RTAG7_FLOW_BASED_HASHm_ENUM
#define RTAG7_HASH_CONTROLr_ENUM BCM56560_A0_RTAG7_HASH_CONTROLr_ENUM
#define RTAG7_HASH_CONTROL_2_64r_ENUM BCM56560_A0_RTAG7_HASH_CONTROL_2_64r_ENUM
#define RTAG7_HASH_CONTROL_3r_ENUM BCM56560_A0_RTAG7_HASH_CONTROL_3r_ENUM
#define RTAG7_HASH_CONTROL_4r_ENUM BCM56560_A0_RTAG7_HASH_CONTROL_4r_ENUM
#define RTAG7_HASH_CONTROL_L2GRE_MASK_Ar_ENUM BCM56560_A0_RTAG7_HASH_CONTROL_L2GRE_MASK_Ar_ENUM
#define RTAG7_HASH_CONTROL_L2GRE_MASK_Br_ENUM BCM56560_A0_RTAG7_HASH_CONTROL_L2GRE_MASK_Br_ENUM
#define RTAG7_HASH_FIELD_BMAP_1r_ENUM BCM56560_A0_RTAG7_HASH_FIELD_BMAP_1r_ENUM
#define RTAG7_HASH_FIELD_BMAP_2r_ENUM BCM56560_A0_RTAG7_HASH_FIELD_BMAP_2r_ENUM
#define RTAG7_HASH_FIELD_BMAP_3r_ENUM BCM56560_A0_RTAG7_HASH_FIELD_BMAP_3r_ENUM
#define RTAG7_HASH_FIELD_BMAP_5r_ENUM BCM56560_A0_RTAG7_HASH_FIELD_BMAP_5r_ENUM
#define RTAG7_HASH_SEED_Ar_ENUM BCM56560_A0_RTAG7_HASH_SEED_Ar_ENUM
#define RTAG7_HASH_SEED_Br_ENUM BCM56560_A0_RTAG7_HASH_SEED_Br_ENUM
#define RTAG7_HASH_SELr_ENUM BCM56560_A0_RTAG7_HASH_SELr_ENUM
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM BCM56560_A0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM BCM56560_A0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM BCM56560_A0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM BCM56560_A0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM
#define RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAPr_ENUM BCM56560_A0_RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAPr_ENUM
#define RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM BCM56560_A0_RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MIM_OUTER_HASH_FIELD_BMAPr_ENUM BCM56560_A0_RTAG7_MIM_OUTER_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr_ENUM BCM56560_A0_RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM BCM56560_A0_RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr_ENUM BCM56560_A0_RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM BCM56560_A0_RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr_ENUM BCM56560_A0_RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr_ENUM
#define RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr_ENUM BCM56560_A0_RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr_ENUM
#define RTAG7_PORT_BASED_HASHm_ENUM BCM56560_A0_RTAG7_PORT_BASED_HASHm_ENUM
#define RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr_ENUM BCM56560_A0_RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr_ENUM
#define RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM BCM56560_A0_RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM
#define RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr_ENUM BCM56560_A0_RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr_ENUM
#define RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr_ENUM BCM56560_A0_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr_ENUM
#define RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM BCM56560_A0_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM
#define RTRFUr_ENUM BCM56560_A0_RTRFUr_ENUM
#define RUCr_ENUM BCM56560_A0_RUCr_ENUM
#define RUCAr_ENUM BCM56560_A0_RUCAr_ENUM
#define RUNDr_ENUM BCM56560_A0_RUNDr_ENUM
#define RVLNr_ENUM BCM56560_A0_RVLNr_ENUM
#define RXCFr_ENUM BCM56560_A0_RXCFr_ENUM
#define RXPFr_ENUM BCM56560_A0_RXPFr_ENUM
#define RXPPr_ENUM BCM56560_A0_RXPPr_ENUM
#define RXUDAr_ENUM BCM56560_A0_RXUDAr_ENUM
#define RXUOr_ENUM BCM56560_A0_RXUOr_ENUM
#define RXWSAr_ENUM BCM56560_A0_RXWSAr_ENUM
#define RX_DCB_ENUM BCM56560_A0_RX_DCB_ENUM
#define RX_EEE_LPI_DURATION_COUNTERr_ENUM BCM56560_A0_RX_EEE_LPI_DURATION_COUNTERr_ENUM
#define RX_EEE_LPI_EVENT_COUNTERr_ENUM BCM56560_A0_RX_EEE_LPI_EVENT_COUNTERr_ENUM
#define RX_HCFC_COUNTERr_ENUM BCM56560_A0_RX_HCFC_COUNTERr_ENUM
#define RX_HCFC_CRC_COUNTERr_ENUM BCM56560_A0_RX_HCFC_CRC_COUNTERr_ENUM
#define RX_LLFC_CRC_COUNTERr_ENUM BCM56560_A0_RX_LLFC_CRC_COUNTERr_ENUM
#define RX_LLFC_LOG_COUNTERr_ENUM BCM56560_A0_RX_LLFC_LOG_COUNTERr_ENUM
#define RX_LLFC_PHY_COUNTERr_ENUM BCM56560_A0_RX_LLFC_PHY_COUNTERr_ENUM
#define RX_PROT_GROUP_TABLEm_ENUM BCM56560_A0_RX_PROT_GROUP_TABLEm_ENUM
#define RX_PROT_GROUP_TABLE_1m_ENUM BCM56560_A0_RX_PROT_GROUP_TABLE_1m_ENUM
#define SCQM_QGRPr_ENUM BCM56560_A0_SCQM_QGRPr_ENUM
#define SERVICE_COS_MAPm_ENUM BCM56560_A0_SERVICE_COS_MAPm_ENUM
#define SERVICE_PORT_MAPm_ENUM BCM56560_A0_SERVICE_PORT_MAPm_ENUM
#define SERVICE_QUEUE_MAPm_ENUM BCM56560_A0_SERVICE_QUEUE_MAPm_ENUM
#define SER_ACC_TYPE_MAPm_ENUM BCM56560_A0_SER_ACC_TYPE_MAPm_ENUM
#define SER_CONFIG_REGr_ENUM BCM56560_A0_SER_CONFIG_REGr_ENUM
#define SER_ERROR_0r_ENUM BCM56560_A0_SER_ERROR_0r_ENUM
#define SER_ERROR_1r_ENUM BCM56560_A0_SER_ERROR_1r_ENUM
#define SER_MEMORYm_ENUM BCM56560_A0_SER_MEMORYm_ENUM
#define SER_MISSED_EVENTr_ENUM BCM56560_A0_SER_MISSED_EVENTr_ENUM
#define SER_RANGE_0_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_0_ADDR_BITSr_ENUM
#define SER_RANGE_0_CONFIGr_ENUM BCM56560_A0_SER_RANGE_0_CONFIGr_ENUM
#define SER_RANGE_0_DISABLEr_ENUM BCM56560_A0_SER_RANGE_0_DISABLEr_ENUM
#define SER_RANGE_0_ENDr_ENUM BCM56560_A0_SER_RANGE_0_ENDr_ENUM
#define SER_RANGE_0_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_0_PROT_WORDr_ENUM
#define SER_RANGE_0_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_0_PROT_WORD_0r_ENUM
#define SER_RANGE_0_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_0_PROT_WORD_1r_ENUM
#define SER_RANGE_0_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_0_PROT_WORD_2r_ENUM
#define SER_RANGE_0_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_0_PROT_WORD_3r_ENUM
#define SER_RANGE_0_RESULTr_ENUM BCM56560_A0_SER_RANGE_0_RESULTr_ENUM
#define SER_RANGE_0_STARTr_ENUM BCM56560_A0_SER_RANGE_0_STARTr_ENUM
#define SER_RANGE_10_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_10_ADDR_BITSr_ENUM
#define SER_RANGE_10_CONFIGr_ENUM BCM56560_A0_SER_RANGE_10_CONFIGr_ENUM
#define SER_RANGE_10_DISABLEr_ENUM BCM56560_A0_SER_RANGE_10_DISABLEr_ENUM
#define SER_RANGE_10_ENDr_ENUM BCM56560_A0_SER_RANGE_10_ENDr_ENUM
#define SER_RANGE_10_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_10_PROT_WORDr_ENUM
#define SER_RANGE_10_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_10_PROT_WORD_0r_ENUM
#define SER_RANGE_10_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_10_PROT_WORD_1r_ENUM
#define SER_RANGE_10_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_10_PROT_WORD_2r_ENUM
#define SER_RANGE_10_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_10_PROT_WORD_3r_ENUM
#define SER_RANGE_10_RESULTr_ENUM BCM56560_A0_SER_RANGE_10_RESULTr_ENUM
#define SER_RANGE_10_STARTr_ENUM BCM56560_A0_SER_RANGE_10_STARTr_ENUM
#define SER_RANGE_11_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_11_ADDR_BITSr_ENUM
#define SER_RANGE_11_CONFIGr_ENUM BCM56560_A0_SER_RANGE_11_CONFIGr_ENUM
#define SER_RANGE_11_DISABLEr_ENUM BCM56560_A0_SER_RANGE_11_DISABLEr_ENUM
#define SER_RANGE_11_ENDr_ENUM BCM56560_A0_SER_RANGE_11_ENDr_ENUM
#define SER_RANGE_11_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_11_PROT_WORDr_ENUM
#define SER_RANGE_11_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_11_PROT_WORD_0r_ENUM
#define SER_RANGE_11_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_11_PROT_WORD_1r_ENUM
#define SER_RANGE_11_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_11_PROT_WORD_2r_ENUM
#define SER_RANGE_11_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_11_PROT_WORD_3r_ENUM
#define SER_RANGE_11_RESULTr_ENUM BCM56560_A0_SER_RANGE_11_RESULTr_ENUM
#define SER_RANGE_11_STARTr_ENUM BCM56560_A0_SER_RANGE_11_STARTr_ENUM
#define SER_RANGE_12_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_12_ADDR_BITSr_ENUM
#define SER_RANGE_12_CONFIGr_ENUM BCM56560_A0_SER_RANGE_12_CONFIGr_ENUM
#define SER_RANGE_12_DISABLEr_ENUM BCM56560_A0_SER_RANGE_12_DISABLEr_ENUM
#define SER_RANGE_12_ENDr_ENUM BCM56560_A0_SER_RANGE_12_ENDr_ENUM
#define SER_RANGE_12_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_12_PROT_WORDr_ENUM
#define SER_RANGE_12_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_12_PROT_WORD_0r_ENUM
#define SER_RANGE_12_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_12_PROT_WORD_1r_ENUM
#define SER_RANGE_12_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_12_PROT_WORD_2r_ENUM
#define SER_RANGE_12_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_12_PROT_WORD_3r_ENUM
#define SER_RANGE_12_RESULTr_ENUM BCM56560_A0_SER_RANGE_12_RESULTr_ENUM
#define SER_RANGE_12_STARTr_ENUM BCM56560_A0_SER_RANGE_12_STARTr_ENUM
#define SER_RANGE_13_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_13_ADDR_BITSr_ENUM
#define SER_RANGE_13_CONFIGr_ENUM BCM56560_A0_SER_RANGE_13_CONFIGr_ENUM
#define SER_RANGE_13_DISABLEr_ENUM BCM56560_A0_SER_RANGE_13_DISABLEr_ENUM
#define SER_RANGE_13_ENDr_ENUM BCM56560_A0_SER_RANGE_13_ENDr_ENUM
#define SER_RANGE_13_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_13_PROT_WORDr_ENUM
#define SER_RANGE_13_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_13_PROT_WORD_0r_ENUM
#define SER_RANGE_13_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_13_PROT_WORD_1r_ENUM
#define SER_RANGE_13_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_13_PROT_WORD_2r_ENUM
#define SER_RANGE_13_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_13_PROT_WORD_3r_ENUM
#define SER_RANGE_13_RESULTr_ENUM BCM56560_A0_SER_RANGE_13_RESULTr_ENUM
#define SER_RANGE_13_STARTr_ENUM BCM56560_A0_SER_RANGE_13_STARTr_ENUM
#define SER_RANGE_14_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_14_ADDR_BITSr_ENUM
#define SER_RANGE_14_CONFIGr_ENUM BCM56560_A0_SER_RANGE_14_CONFIGr_ENUM
#define SER_RANGE_14_DISABLEr_ENUM BCM56560_A0_SER_RANGE_14_DISABLEr_ENUM
#define SER_RANGE_14_ENDr_ENUM BCM56560_A0_SER_RANGE_14_ENDr_ENUM
#define SER_RANGE_14_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_14_PROT_WORDr_ENUM
#define SER_RANGE_14_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_14_PROT_WORD_0r_ENUM
#define SER_RANGE_14_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_14_PROT_WORD_1r_ENUM
#define SER_RANGE_14_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_14_PROT_WORD_2r_ENUM
#define SER_RANGE_14_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_14_PROT_WORD_3r_ENUM
#define SER_RANGE_14_RESULTr_ENUM BCM56560_A0_SER_RANGE_14_RESULTr_ENUM
#define SER_RANGE_14_STARTr_ENUM BCM56560_A0_SER_RANGE_14_STARTr_ENUM
#define SER_RANGE_15_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_15_ADDR_BITSr_ENUM
#define SER_RANGE_15_CONFIGr_ENUM BCM56560_A0_SER_RANGE_15_CONFIGr_ENUM
#define SER_RANGE_15_DISABLEr_ENUM BCM56560_A0_SER_RANGE_15_DISABLEr_ENUM
#define SER_RANGE_15_ENDr_ENUM BCM56560_A0_SER_RANGE_15_ENDr_ENUM
#define SER_RANGE_15_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_15_PROT_WORDr_ENUM
#define SER_RANGE_15_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_15_PROT_WORD_0r_ENUM
#define SER_RANGE_15_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_15_PROT_WORD_1r_ENUM
#define SER_RANGE_15_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_15_PROT_WORD_2r_ENUM
#define SER_RANGE_15_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_15_PROT_WORD_3r_ENUM
#define SER_RANGE_15_RESULTr_ENUM BCM56560_A0_SER_RANGE_15_RESULTr_ENUM
#define SER_RANGE_15_STARTr_ENUM BCM56560_A0_SER_RANGE_15_STARTr_ENUM
#define SER_RANGE_16_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_16_ADDR_BITSr_ENUM
#define SER_RANGE_16_CONFIGr_ENUM BCM56560_A0_SER_RANGE_16_CONFIGr_ENUM
#define SER_RANGE_16_DISABLEr_ENUM BCM56560_A0_SER_RANGE_16_DISABLEr_ENUM
#define SER_RANGE_16_ENDr_ENUM BCM56560_A0_SER_RANGE_16_ENDr_ENUM
#define SER_RANGE_16_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_16_PROT_WORDr_ENUM
#define SER_RANGE_16_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_16_PROT_WORD_0r_ENUM
#define SER_RANGE_16_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_16_PROT_WORD_1r_ENUM
#define SER_RANGE_16_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_16_PROT_WORD_2r_ENUM
#define SER_RANGE_16_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_16_PROT_WORD_3r_ENUM
#define SER_RANGE_16_RESULTr_ENUM BCM56560_A0_SER_RANGE_16_RESULTr_ENUM
#define SER_RANGE_16_STARTr_ENUM BCM56560_A0_SER_RANGE_16_STARTr_ENUM
#define SER_RANGE_17_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_17_ADDR_BITSr_ENUM
#define SER_RANGE_17_CONFIGr_ENUM BCM56560_A0_SER_RANGE_17_CONFIGr_ENUM
#define SER_RANGE_17_DISABLEr_ENUM BCM56560_A0_SER_RANGE_17_DISABLEr_ENUM
#define SER_RANGE_17_ENDr_ENUM BCM56560_A0_SER_RANGE_17_ENDr_ENUM
#define SER_RANGE_17_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_17_PROT_WORDr_ENUM
#define SER_RANGE_17_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_17_PROT_WORD_0r_ENUM
#define SER_RANGE_17_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_17_PROT_WORD_1r_ENUM
#define SER_RANGE_17_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_17_PROT_WORD_2r_ENUM
#define SER_RANGE_17_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_17_PROT_WORD_3r_ENUM
#define SER_RANGE_17_RESULTr_ENUM BCM56560_A0_SER_RANGE_17_RESULTr_ENUM
#define SER_RANGE_17_STARTr_ENUM BCM56560_A0_SER_RANGE_17_STARTr_ENUM
#define SER_RANGE_18_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_18_ADDR_BITSr_ENUM
#define SER_RANGE_18_CONFIGr_ENUM BCM56560_A0_SER_RANGE_18_CONFIGr_ENUM
#define SER_RANGE_18_DISABLEr_ENUM BCM56560_A0_SER_RANGE_18_DISABLEr_ENUM
#define SER_RANGE_18_ENDr_ENUM BCM56560_A0_SER_RANGE_18_ENDr_ENUM
#define SER_RANGE_18_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_18_PROT_WORDr_ENUM
#define SER_RANGE_18_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_18_PROT_WORD_0r_ENUM
#define SER_RANGE_18_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_18_PROT_WORD_1r_ENUM
#define SER_RANGE_18_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_18_PROT_WORD_2r_ENUM
#define SER_RANGE_18_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_18_PROT_WORD_3r_ENUM
#define SER_RANGE_18_RESULTr_ENUM BCM56560_A0_SER_RANGE_18_RESULTr_ENUM
#define SER_RANGE_18_STARTr_ENUM BCM56560_A0_SER_RANGE_18_STARTr_ENUM
#define SER_RANGE_19_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_19_ADDR_BITSr_ENUM
#define SER_RANGE_19_CONFIGr_ENUM BCM56560_A0_SER_RANGE_19_CONFIGr_ENUM
#define SER_RANGE_19_DISABLEr_ENUM BCM56560_A0_SER_RANGE_19_DISABLEr_ENUM
#define SER_RANGE_19_ENDr_ENUM BCM56560_A0_SER_RANGE_19_ENDr_ENUM
#define SER_RANGE_19_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_19_PROT_WORDr_ENUM
#define SER_RANGE_19_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_19_PROT_WORD_0r_ENUM
#define SER_RANGE_19_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_19_PROT_WORD_1r_ENUM
#define SER_RANGE_19_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_19_PROT_WORD_2r_ENUM
#define SER_RANGE_19_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_19_PROT_WORD_3r_ENUM
#define SER_RANGE_19_RESULTr_ENUM BCM56560_A0_SER_RANGE_19_RESULTr_ENUM
#define SER_RANGE_19_STARTr_ENUM BCM56560_A0_SER_RANGE_19_STARTr_ENUM
#define SER_RANGE_1_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_1_ADDR_BITSr_ENUM
#define SER_RANGE_1_CONFIGr_ENUM BCM56560_A0_SER_RANGE_1_CONFIGr_ENUM
#define SER_RANGE_1_DISABLEr_ENUM BCM56560_A0_SER_RANGE_1_DISABLEr_ENUM
#define SER_RANGE_1_ENDr_ENUM BCM56560_A0_SER_RANGE_1_ENDr_ENUM
#define SER_RANGE_1_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_1_PROT_WORDr_ENUM
#define SER_RANGE_1_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_1_PROT_WORD_0r_ENUM
#define SER_RANGE_1_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_1_PROT_WORD_1r_ENUM
#define SER_RANGE_1_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_1_PROT_WORD_2r_ENUM
#define SER_RANGE_1_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_1_PROT_WORD_3r_ENUM
#define SER_RANGE_1_RESULTr_ENUM BCM56560_A0_SER_RANGE_1_RESULTr_ENUM
#define SER_RANGE_1_STARTr_ENUM BCM56560_A0_SER_RANGE_1_STARTr_ENUM
#define SER_RANGE_20_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_20_ADDR_BITSr_ENUM
#define SER_RANGE_20_CONFIGr_ENUM BCM56560_A0_SER_RANGE_20_CONFIGr_ENUM
#define SER_RANGE_20_DISABLEr_ENUM BCM56560_A0_SER_RANGE_20_DISABLEr_ENUM
#define SER_RANGE_20_ENDr_ENUM BCM56560_A0_SER_RANGE_20_ENDr_ENUM
#define SER_RANGE_20_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_20_PROT_WORDr_ENUM
#define SER_RANGE_20_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_20_PROT_WORD_0r_ENUM
#define SER_RANGE_20_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_20_PROT_WORD_1r_ENUM
#define SER_RANGE_20_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_20_PROT_WORD_2r_ENUM
#define SER_RANGE_20_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_20_PROT_WORD_3r_ENUM
#define SER_RANGE_20_RESULTr_ENUM BCM56560_A0_SER_RANGE_20_RESULTr_ENUM
#define SER_RANGE_20_STARTr_ENUM BCM56560_A0_SER_RANGE_20_STARTr_ENUM
#define SER_RANGE_21_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_21_ADDR_BITSr_ENUM
#define SER_RANGE_21_CONFIGr_ENUM BCM56560_A0_SER_RANGE_21_CONFIGr_ENUM
#define SER_RANGE_21_DISABLEr_ENUM BCM56560_A0_SER_RANGE_21_DISABLEr_ENUM
#define SER_RANGE_21_ENDr_ENUM BCM56560_A0_SER_RANGE_21_ENDr_ENUM
#define SER_RANGE_21_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_21_PROT_WORDr_ENUM
#define SER_RANGE_21_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_21_PROT_WORD_0r_ENUM
#define SER_RANGE_21_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_21_PROT_WORD_1r_ENUM
#define SER_RANGE_21_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_21_PROT_WORD_2r_ENUM
#define SER_RANGE_21_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_21_PROT_WORD_3r_ENUM
#define SER_RANGE_21_RESULTr_ENUM BCM56560_A0_SER_RANGE_21_RESULTr_ENUM
#define SER_RANGE_21_STARTr_ENUM BCM56560_A0_SER_RANGE_21_STARTr_ENUM
#define SER_RANGE_22_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_22_ADDR_BITSr_ENUM
#define SER_RANGE_22_CONFIGr_ENUM BCM56560_A0_SER_RANGE_22_CONFIGr_ENUM
#define SER_RANGE_22_DISABLEr_ENUM BCM56560_A0_SER_RANGE_22_DISABLEr_ENUM
#define SER_RANGE_22_ENDr_ENUM BCM56560_A0_SER_RANGE_22_ENDr_ENUM
#define SER_RANGE_22_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_22_PROT_WORDr_ENUM
#define SER_RANGE_22_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_22_PROT_WORD_0r_ENUM
#define SER_RANGE_22_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_22_PROT_WORD_1r_ENUM
#define SER_RANGE_22_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_22_PROT_WORD_2r_ENUM
#define SER_RANGE_22_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_22_PROT_WORD_3r_ENUM
#define SER_RANGE_22_RESULTr_ENUM BCM56560_A0_SER_RANGE_22_RESULTr_ENUM
#define SER_RANGE_22_STARTr_ENUM BCM56560_A0_SER_RANGE_22_STARTr_ENUM
#define SER_RANGE_23_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_23_ADDR_BITSr_ENUM
#define SER_RANGE_23_CONFIGr_ENUM BCM56560_A0_SER_RANGE_23_CONFIGr_ENUM
#define SER_RANGE_23_DISABLEr_ENUM BCM56560_A0_SER_RANGE_23_DISABLEr_ENUM
#define SER_RANGE_23_ENDr_ENUM BCM56560_A0_SER_RANGE_23_ENDr_ENUM
#define SER_RANGE_23_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_23_PROT_WORDr_ENUM
#define SER_RANGE_23_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_23_PROT_WORD_0r_ENUM
#define SER_RANGE_23_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_23_PROT_WORD_1r_ENUM
#define SER_RANGE_23_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_23_PROT_WORD_2r_ENUM
#define SER_RANGE_23_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_23_PROT_WORD_3r_ENUM
#define SER_RANGE_23_RESULTr_ENUM BCM56560_A0_SER_RANGE_23_RESULTr_ENUM
#define SER_RANGE_23_STARTr_ENUM BCM56560_A0_SER_RANGE_23_STARTr_ENUM
#define SER_RANGE_24_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_24_ADDR_BITSr_ENUM
#define SER_RANGE_24_CONFIGr_ENUM BCM56560_A0_SER_RANGE_24_CONFIGr_ENUM
#define SER_RANGE_24_DISABLEr_ENUM BCM56560_A0_SER_RANGE_24_DISABLEr_ENUM
#define SER_RANGE_24_ENDr_ENUM BCM56560_A0_SER_RANGE_24_ENDr_ENUM
#define SER_RANGE_24_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_24_PROT_WORDr_ENUM
#define SER_RANGE_24_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_24_PROT_WORD_0r_ENUM
#define SER_RANGE_24_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_24_PROT_WORD_1r_ENUM
#define SER_RANGE_24_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_24_PROT_WORD_2r_ENUM
#define SER_RANGE_24_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_24_PROT_WORD_3r_ENUM
#define SER_RANGE_24_RESULTr_ENUM BCM56560_A0_SER_RANGE_24_RESULTr_ENUM
#define SER_RANGE_24_STARTr_ENUM BCM56560_A0_SER_RANGE_24_STARTr_ENUM
#define SER_RANGE_25_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_25_ADDR_BITSr_ENUM
#define SER_RANGE_25_CONFIGr_ENUM BCM56560_A0_SER_RANGE_25_CONFIGr_ENUM
#define SER_RANGE_25_DISABLEr_ENUM BCM56560_A0_SER_RANGE_25_DISABLEr_ENUM
#define SER_RANGE_25_ENDr_ENUM BCM56560_A0_SER_RANGE_25_ENDr_ENUM
#define SER_RANGE_25_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_25_PROT_WORDr_ENUM
#define SER_RANGE_25_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_25_PROT_WORD_0r_ENUM
#define SER_RANGE_25_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_25_PROT_WORD_1r_ENUM
#define SER_RANGE_25_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_25_PROT_WORD_2r_ENUM
#define SER_RANGE_25_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_25_PROT_WORD_3r_ENUM
#define SER_RANGE_25_RESULTr_ENUM BCM56560_A0_SER_RANGE_25_RESULTr_ENUM
#define SER_RANGE_25_STARTr_ENUM BCM56560_A0_SER_RANGE_25_STARTr_ENUM
#define SER_RANGE_26_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_26_ADDR_BITSr_ENUM
#define SER_RANGE_26_CONFIGr_ENUM BCM56560_A0_SER_RANGE_26_CONFIGr_ENUM
#define SER_RANGE_26_DISABLEr_ENUM BCM56560_A0_SER_RANGE_26_DISABLEr_ENUM
#define SER_RANGE_26_ENDr_ENUM BCM56560_A0_SER_RANGE_26_ENDr_ENUM
#define SER_RANGE_26_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_26_PROT_WORDr_ENUM
#define SER_RANGE_26_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_26_PROT_WORD_0r_ENUM
#define SER_RANGE_26_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_26_PROT_WORD_1r_ENUM
#define SER_RANGE_26_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_26_PROT_WORD_2r_ENUM
#define SER_RANGE_26_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_26_PROT_WORD_3r_ENUM
#define SER_RANGE_26_RESULTr_ENUM BCM56560_A0_SER_RANGE_26_RESULTr_ENUM
#define SER_RANGE_26_STARTr_ENUM BCM56560_A0_SER_RANGE_26_STARTr_ENUM
#define SER_RANGE_27_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_27_ADDR_BITSr_ENUM
#define SER_RANGE_27_CONFIGr_ENUM BCM56560_A0_SER_RANGE_27_CONFIGr_ENUM
#define SER_RANGE_27_DISABLEr_ENUM BCM56560_A0_SER_RANGE_27_DISABLEr_ENUM
#define SER_RANGE_27_ENDr_ENUM BCM56560_A0_SER_RANGE_27_ENDr_ENUM
#define SER_RANGE_27_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_27_PROT_WORDr_ENUM
#define SER_RANGE_27_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_27_PROT_WORD_0r_ENUM
#define SER_RANGE_27_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_27_PROT_WORD_1r_ENUM
#define SER_RANGE_27_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_27_PROT_WORD_2r_ENUM
#define SER_RANGE_27_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_27_PROT_WORD_3r_ENUM
#define SER_RANGE_27_RESULTr_ENUM BCM56560_A0_SER_RANGE_27_RESULTr_ENUM
#define SER_RANGE_27_STARTr_ENUM BCM56560_A0_SER_RANGE_27_STARTr_ENUM
#define SER_RANGE_28_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_28_ADDR_BITSr_ENUM
#define SER_RANGE_28_CONFIGr_ENUM BCM56560_A0_SER_RANGE_28_CONFIGr_ENUM
#define SER_RANGE_28_DISABLEr_ENUM BCM56560_A0_SER_RANGE_28_DISABLEr_ENUM
#define SER_RANGE_28_ENDr_ENUM BCM56560_A0_SER_RANGE_28_ENDr_ENUM
#define SER_RANGE_28_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_28_PROT_WORDr_ENUM
#define SER_RANGE_28_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_28_PROT_WORD_0r_ENUM
#define SER_RANGE_28_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_28_PROT_WORD_1r_ENUM
#define SER_RANGE_28_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_28_PROT_WORD_2r_ENUM
#define SER_RANGE_28_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_28_PROT_WORD_3r_ENUM
#define SER_RANGE_28_RESULTr_ENUM BCM56560_A0_SER_RANGE_28_RESULTr_ENUM
#define SER_RANGE_28_STARTr_ENUM BCM56560_A0_SER_RANGE_28_STARTr_ENUM
#define SER_RANGE_29_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_29_ADDR_BITSr_ENUM
#define SER_RANGE_29_CONFIGr_ENUM BCM56560_A0_SER_RANGE_29_CONFIGr_ENUM
#define SER_RANGE_29_DISABLEr_ENUM BCM56560_A0_SER_RANGE_29_DISABLEr_ENUM
#define SER_RANGE_29_ENDr_ENUM BCM56560_A0_SER_RANGE_29_ENDr_ENUM
#define SER_RANGE_29_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_29_PROT_WORDr_ENUM
#define SER_RANGE_29_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_29_PROT_WORD_0r_ENUM
#define SER_RANGE_29_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_29_PROT_WORD_1r_ENUM
#define SER_RANGE_29_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_29_PROT_WORD_2r_ENUM
#define SER_RANGE_29_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_29_PROT_WORD_3r_ENUM
#define SER_RANGE_29_RESULTr_ENUM BCM56560_A0_SER_RANGE_29_RESULTr_ENUM
#define SER_RANGE_29_STARTr_ENUM BCM56560_A0_SER_RANGE_29_STARTr_ENUM
#define SER_RANGE_2_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_2_ADDR_BITSr_ENUM
#define SER_RANGE_2_CONFIGr_ENUM BCM56560_A0_SER_RANGE_2_CONFIGr_ENUM
#define SER_RANGE_2_DISABLEr_ENUM BCM56560_A0_SER_RANGE_2_DISABLEr_ENUM
#define SER_RANGE_2_ENDr_ENUM BCM56560_A0_SER_RANGE_2_ENDr_ENUM
#define SER_RANGE_2_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_2_PROT_WORDr_ENUM
#define SER_RANGE_2_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_2_PROT_WORD_0r_ENUM
#define SER_RANGE_2_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_2_PROT_WORD_1r_ENUM
#define SER_RANGE_2_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_2_PROT_WORD_2r_ENUM
#define SER_RANGE_2_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_2_PROT_WORD_3r_ENUM
#define SER_RANGE_2_RESULTr_ENUM BCM56560_A0_SER_RANGE_2_RESULTr_ENUM
#define SER_RANGE_2_STARTr_ENUM BCM56560_A0_SER_RANGE_2_STARTr_ENUM
#define SER_RANGE_30_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_30_ADDR_BITSr_ENUM
#define SER_RANGE_30_CONFIGr_ENUM BCM56560_A0_SER_RANGE_30_CONFIGr_ENUM
#define SER_RANGE_30_DISABLEr_ENUM BCM56560_A0_SER_RANGE_30_DISABLEr_ENUM
#define SER_RANGE_30_ENDr_ENUM BCM56560_A0_SER_RANGE_30_ENDr_ENUM
#define SER_RANGE_30_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_30_PROT_WORDr_ENUM
#define SER_RANGE_30_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_30_PROT_WORD_0r_ENUM
#define SER_RANGE_30_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_30_PROT_WORD_1r_ENUM
#define SER_RANGE_30_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_30_PROT_WORD_2r_ENUM
#define SER_RANGE_30_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_30_PROT_WORD_3r_ENUM
#define SER_RANGE_30_RESULTr_ENUM BCM56560_A0_SER_RANGE_30_RESULTr_ENUM
#define SER_RANGE_30_STARTr_ENUM BCM56560_A0_SER_RANGE_30_STARTr_ENUM
#define SER_RANGE_31_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_31_ADDR_BITSr_ENUM
#define SER_RANGE_31_CONFIGr_ENUM BCM56560_A0_SER_RANGE_31_CONFIGr_ENUM
#define SER_RANGE_31_DISABLEr_ENUM BCM56560_A0_SER_RANGE_31_DISABLEr_ENUM
#define SER_RANGE_31_ENDr_ENUM BCM56560_A0_SER_RANGE_31_ENDr_ENUM
#define SER_RANGE_31_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_31_PROT_WORDr_ENUM
#define SER_RANGE_31_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_31_PROT_WORD_0r_ENUM
#define SER_RANGE_31_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_31_PROT_WORD_1r_ENUM
#define SER_RANGE_31_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_31_PROT_WORD_2r_ENUM
#define SER_RANGE_31_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_31_PROT_WORD_3r_ENUM
#define SER_RANGE_31_RESULTr_ENUM BCM56560_A0_SER_RANGE_31_RESULTr_ENUM
#define SER_RANGE_31_STARTr_ENUM BCM56560_A0_SER_RANGE_31_STARTr_ENUM
#define SER_RANGE_3_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_3_ADDR_BITSr_ENUM
#define SER_RANGE_3_CONFIGr_ENUM BCM56560_A0_SER_RANGE_3_CONFIGr_ENUM
#define SER_RANGE_3_DISABLEr_ENUM BCM56560_A0_SER_RANGE_3_DISABLEr_ENUM
#define SER_RANGE_3_ENDr_ENUM BCM56560_A0_SER_RANGE_3_ENDr_ENUM
#define SER_RANGE_3_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_3_PROT_WORDr_ENUM
#define SER_RANGE_3_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_3_PROT_WORD_0r_ENUM
#define SER_RANGE_3_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_3_PROT_WORD_1r_ENUM
#define SER_RANGE_3_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_3_PROT_WORD_2r_ENUM
#define SER_RANGE_3_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_3_PROT_WORD_3r_ENUM
#define SER_RANGE_3_RESULTr_ENUM BCM56560_A0_SER_RANGE_3_RESULTr_ENUM
#define SER_RANGE_3_STARTr_ENUM BCM56560_A0_SER_RANGE_3_STARTr_ENUM
#define SER_RANGE_4_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_4_ADDR_BITSr_ENUM
#define SER_RANGE_4_CONFIGr_ENUM BCM56560_A0_SER_RANGE_4_CONFIGr_ENUM
#define SER_RANGE_4_DISABLEr_ENUM BCM56560_A0_SER_RANGE_4_DISABLEr_ENUM
#define SER_RANGE_4_ENDr_ENUM BCM56560_A0_SER_RANGE_4_ENDr_ENUM
#define SER_RANGE_4_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_4_PROT_WORDr_ENUM
#define SER_RANGE_4_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_4_PROT_WORD_0r_ENUM
#define SER_RANGE_4_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_4_PROT_WORD_1r_ENUM
#define SER_RANGE_4_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_4_PROT_WORD_2r_ENUM
#define SER_RANGE_4_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_4_PROT_WORD_3r_ENUM
#define SER_RANGE_4_RESULTr_ENUM BCM56560_A0_SER_RANGE_4_RESULTr_ENUM
#define SER_RANGE_4_STARTr_ENUM BCM56560_A0_SER_RANGE_4_STARTr_ENUM
#define SER_RANGE_5_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_5_ADDR_BITSr_ENUM
#define SER_RANGE_5_CONFIGr_ENUM BCM56560_A0_SER_RANGE_5_CONFIGr_ENUM
#define SER_RANGE_5_DISABLEr_ENUM BCM56560_A0_SER_RANGE_5_DISABLEr_ENUM
#define SER_RANGE_5_ENDr_ENUM BCM56560_A0_SER_RANGE_5_ENDr_ENUM
#define SER_RANGE_5_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_5_PROT_WORDr_ENUM
#define SER_RANGE_5_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_5_PROT_WORD_0r_ENUM
#define SER_RANGE_5_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_5_PROT_WORD_1r_ENUM
#define SER_RANGE_5_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_5_PROT_WORD_2r_ENUM
#define SER_RANGE_5_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_5_PROT_WORD_3r_ENUM
#define SER_RANGE_5_RESULTr_ENUM BCM56560_A0_SER_RANGE_5_RESULTr_ENUM
#define SER_RANGE_5_STARTr_ENUM BCM56560_A0_SER_RANGE_5_STARTr_ENUM
#define SER_RANGE_6_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_6_ADDR_BITSr_ENUM
#define SER_RANGE_6_CONFIGr_ENUM BCM56560_A0_SER_RANGE_6_CONFIGr_ENUM
#define SER_RANGE_6_DISABLEr_ENUM BCM56560_A0_SER_RANGE_6_DISABLEr_ENUM
#define SER_RANGE_6_ENDr_ENUM BCM56560_A0_SER_RANGE_6_ENDr_ENUM
#define SER_RANGE_6_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_6_PROT_WORDr_ENUM
#define SER_RANGE_6_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_6_PROT_WORD_0r_ENUM
#define SER_RANGE_6_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_6_PROT_WORD_1r_ENUM
#define SER_RANGE_6_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_6_PROT_WORD_2r_ENUM
#define SER_RANGE_6_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_6_PROT_WORD_3r_ENUM
#define SER_RANGE_6_RESULTr_ENUM BCM56560_A0_SER_RANGE_6_RESULTr_ENUM
#define SER_RANGE_6_STARTr_ENUM BCM56560_A0_SER_RANGE_6_STARTr_ENUM
#define SER_RANGE_7_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_7_ADDR_BITSr_ENUM
#define SER_RANGE_7_CONFIGr_ENUM BCM56560_A0_SER_RANGE_7_CONFIGr_ENUM
#define SER_RANGE_7_DISABLEr_ENUM BCM56560_A0_SER_RANGE_7_DISABLEr_ENUM
#define SER_RANGE_7_ENDr_ENUM BCM56560_A0_SER_RANGE_7_ENDr_ENUM
#define SER_RANGE_7_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_7_PROT_WORDr_ENUM
#define SER_RANGE_7_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_7_PROT_WORD_0r_ENUM
#define SER_RANGE_7_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_7_PROT_WORD_1r_ENUM
#define SER_RANGE_7_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_7_PROT_WORD_2r_ENUM
#define SER_RANGE_7_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_7_PROT_WORD_3r_ENUM
#define SER_RANGE_7_RESULTr_ENUM BCM56560_A0_SER_RANGE_7_RESULTr_ENUM
#define SER_RANGE_7_STARTr_ENUM BCM56560_A0_SER_RANGE_7_STARTr_ENUM
#define SER_RANGE_8_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_8_ADDR_BITSr_ENUM
#define SER_RANGE_8_CONFIGr_ENUM BCM56560_A0_SER_RANGE_8_CONFIGr_ENUM
#define SER_RANGE_8_DISABLEr_ENUM BCM56560_A0_SER_RANGE_8_DISABLEr_ENUM
#define SER_RANGE_8_ENDr_ENUM BCM56560_A0_SER_RANGE_8_ENDr_ENUM
#define SER_RANGE_8_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_8_PROT_WORDr_ENUM
#define SER_RANGE_8_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_8_PROT_WORD_0r_ENUM
#define SER_RANGE_8_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_8_PROT_WORD_1r_ENUM
#define SER_RANGE_8_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_8_PROT_WORD_2r_ENUM
#define SER_RANGE_8_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_8_PROT_WORD_3r_ENUM
#define SER_RANGE_8_RESULTr_ENUM BCM56560_A0_SER_RANGE_8_RESULTr_ENUM
#define SER_RANGE_8_STARTr_ENUM BCM56560_A0_SER_RANGE_8_STARTr_ENUM
#define SER_RANGE_9_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_9_ADDR_BITSr_ENUM
#define SER_RANGE_9_CONFIGr_ENUM BCM56560_A0_SER_RANGE_9_CONFIGr_ENUM
#define SER_RANGE_9_DISABLEr_ENUM BCM56560_A0_SER_RANGE_9_DISABLEr_ENUM
#define SER_RANGE_9_ENDr_ENUM BCM56560_A0_SER_RANGE_9_ENDr_ENUM
#define SER_RANGE_9_PROT_WORDr_ENUM BCM56560_A0_SER_RANGE_9_PROT_WORDr_ENUM
#define SER_RANGE_9_PROT_WORD_0r_ENUM BCM56560_A0_SER_RANGE_9_PROT_WORD_0r_ENUM
#define SER_RANGE_9_PROT_WORD_1r_ENUM BCM56560_A0_SER_RANGE_9_PROT_WORD_1r_ENUM
#define SER_RANGE_9_PROT_WORD_2r_ENUM BCM56560_A0_SER_RANGE_9_PROT_WORD_2r_ENUM
#define SER_RANGE_9_PROT_WORD_3r_ENUM BCM56560_A0_SER_RANGE_9_PROT_WORD_3r_ENUM
#define SER_RANGE_9_RESULTr_ENUM BCM56560_A0_SER_RANGE_9_RESULTr_ENUM
#define SER_RANGE_9_STARTr_ENUM BCM56560_A0_SER_RANGE_9_STARTr_ENUM
#define SER_RANGE_ADDR_BITSr_ENUM BCM56560_A0_SER_RANGE_ADDR_BITSr_ENUM
#define SER_RANGE_CONFIGr_ENUM BCM56560_A0_SER_RANGE_CONFIGr_ENUM
#define SER_RANGE_DISABLEr_ENUM BCM56560_A0_SER_RANGE_DISABLEr_ENUM
#define SER_RANGE_ENABLEr_ENUM BCM56560_A0_SER_RANGE_ENABLEr_ENUM
#define SER_RANGE_ENDr_ENUM BCM56560_A0_SER_RANGE_ENDr_ENUM
#define SER_RANGE_RESULTr_ENUM BCM56560_A0_SER_RANGE_RESULTr_ENUM
#define SER_RANGE_STARTr_ENUM BCM56560_A0_SER_RANGE_STARTr_ENUM
#define SER_RESULT_0m_ENUM BCM56560_A0_SER_RESULT_0m_ENUM
#define SER_RESULT_1m_ENUM BCM56560_A0_SER_RESULT_1m_ENUM
#define SER_RESULT_DATA_0m_ENUM BCM56560_A0_SER_RESULT_DATA_0m_ENUM
#define SER_RESULT_DATA_1m_ENUM BCM56560_A0_SER_RESULT_DATA_1m_ENUM
#define SER_RESULT_EXPECTED_0m_ENUM BCM56560_A0_SER_RESULT_EXPECTED_0m_ENUM
#define SER_RESULT_EXPECTED_1m_ENUM BCM56560_A0_SER_RESULT_EXPECTED_1m_ENUM
#define SER_RESULT_MEM_LVMr_ENUM BCM56560_A0_SER_RESULT_MEM_LVMr_ENUM
#define SER_RESULT_MEM_TMr_ENUM BCM56560_A0_SER_RESULT_MEM_TMr_ENUM
#define SER_RING_ERR_CTRLr_ENUM BCM56560_A0_SER_RING_ERR_CTRLr_ENUM
#define SFLOW_EGR_RAND_SEEDr_ENUM BCM56560_A0_SFLOW_EGR_RAND_SEEDr_ENUM
#define SFLOW_EGR_THRESHOLDr_ENUM BCM56560_A0_SFLOW_EGR_THRESHOLDr_ENUM
#define SFLOW_ING_RAND_SEEDr_ENUM BCM56560_A0_SFLOW_ING_RAND_SEEDr_ENUM
#define SFLOW_ING_THRESHOLDr_ENUM BCM56560_A0_SFLOW_ING_THRESHOLDr_ENUM
#define SHARED_TABLE_HASH_CONTROLr_ENUM BCM56560_A0_SHARED_TABLE_HASH_CONTROLr_ENUM
#define SMBUS_TIMING_CONFIG_2r_ENUM BCM56560_A0_SMBUS_TIMING_CONFIG_2r_ENUM
#define SNAT_DISCARDSr_ENUM BCM56560_A0_SNAT_DISCARDSr_ENUM
#define SNAT_TRANSLATIONSr_ENUM BCM56560_A0_SNAT_TRANSLATIONSr_ENUM
#define SNAT_TRANSLATIONS_NEEDEDr_ENUM BCM56560_A0_SNAT_TRANSLATIONS_NEEDEDr_ENUM
#define SOFTWARE_BLOCKMAP_ENUM BCM56560_A0_SOFTWARE_BLOCKMAP_ENUM
#define SOURCE_MOD_PROXY_TABLEm_ENUM BCM56560_A0_SOURCE_MOD_PROXY_TABLEm_ENUM
#define SOURCE_TRUNK_MAP_MODBASEm_ENUM BCM56560_A0_SOURCE_TRUNK_MAP_MODBASEm_ENUM
#define SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr_ENUM BCM56560_A0_SOURCE_TRUNK_MAP_MODVIEW_PARITY_CONTROLr_ENUM
#define SOURCE_TRUNK_MAP_TABLEm_ENUM BCM56560_A0_SOURCE_TRUNK_MAP_TABLEm_ENUM
#define SOURCE_VPm_ENUM BCM56560_A0_SOURCE_VPm_ENUM
#define SOURCE_VP_2m_ENUM BCM56560_A0_SOURCE_VP_2m_ENUM
#define SOURCE_VP_PARITY_CONTROLr_ENUM BCM56560_A0_SOURCE_VP_PARITY_CONTROLr_ENUM
#define SRC_MODID_EGRESSm_ENUM BCM56560_A0_SRC_MODID_EGRESSm_ENUM
#define SRC_MODID_EGRESS_SELr_ENUM BCM56560_A0_SRC_MODID_EGRESS_SELr_ENUM
#define SRC_MODID_INGRESS_BLOCKm_ENUM BCM56560_A0_SRC_MODID_INGRESS_BLOCKm_ENUM
#define SRP_CONTROL_1r_ENUM BCM56560_A0_SRP_CONTROL_1r_ENUM
#define SRP_CONTROL_2r_ENUM BCM56560_A0_SRP_CONTROL_2r_ENUM
#define START_BY_START_ERRORr_ENUM BCM56560_A0_START_BY_START_ERRORr_ENUM
#define START_BY_START_ERROR_0r_ENUM BCM56560_A0_START_BY_START_ERROR_0r_ENUM
#define START_BY_START_ERROR_1r_ENUM BCM56560_A0_START_BY_START_ERROR_1r_ENUM
#define STG_TABm_ENUM BCM56560_A0_STG_TABm_ENUM
#define STORM_CONTROL_METER_CONFIGr_ENUM BCM56560_A0_STORM_CONTROL_METER_CONFIGr_ENUM
#define STORM_CONTROL_METER_MAPPINGr_ENUM BCM56560_A0_STORM_CONTROL_METER_MAPPINGr_ENUM
#define SUBPORT_TAG_SGPP_MAPm_ENUM BCM56560_A0_SUBPORT_TAG_SGPP_MAPm_ENUM
#define SUBPORT_TAG_SGPP_MAP_CAM_BIST_CONFIGr_ENUM BCM56560_A0_SUBPORT_TAG_SGPP_MAP_CAM_BIST_CONFIGr_ENUM
#define SUBPORT_TAG_SGPP_MAP_CAM_BIST_DBGCTRLr_ENUM BCM56560_A0_SUBPORT_TAG_SGPP_MAP_CAM_BIST_DBGCTRLr_ENUM
#define SUBPORT_TAG_SGPP_MAP_CAM_BIST_DBG_DATAr_ENUM BCM56560_A0_SUBPORT_TAG_SGPP_MAP_CAM_BIST_DBG_DATAr_ENUM
#define SUBPORT_TAG_SGPP_MAP_CAM_BIST_STATUSr_ENUM BCM56560_A0_SUBPORT_TAG_SGPP_MAP_CAM_BIST_STATUSr_ENUM
#define SUBPORT_TAG_SGPP_MAP_CAM_DBGCTRLr_ENUM BCM56560_A0_SUBPORT_TAG_SGPP_MAP_CAM_DBGCTRLr_ENUM
#define SUBPORT_TAG_SGPP_MAP_DATA_ONLYm_ENUM BCM56560_A0_SUBPORT_TAG_SGPP_MAP_DATA_ONLYm_ENUM
#define SUBPORT_TAG_SGPP_MAP_ONLYm_ENUM BCM56560_A0_SUBPORT_TAG_SGPP_MAP_ONLYm_ENUM
#define SUBPORT_TAG_TPIDr_ENUM BCM56560_A0_SUBPORT_TAG_TPIDr_ENUM
#define SVM_DBG_01m_ENUM BCM56560_A0_SVM_DBG_01m_ENUM
#define SVM_DBG_02m_ENUM BCM56560_A0_SVM_DBG_02m_ENUM
#define SVM_DBG_03m_ENUM BCM56560_A0_SVM_DBG_03m_ENUM
#define SVM_MACROFLOW_INDEX_TABLEm_ENUM BCM56560_A0_SVM_MACROFLOW_INDEX_TABLEm_ENUM
#define SVM_METER_TABLEm_ENUM BCM56560_A0_SVM_METER_TABLEm_ENUM
#define SVM_OFFSET_TABLEm_ENUM BCM56560_A0_SVM_OFFSET_TABLEm_ENUM
#define SVM_POLICY_TABLEm_ENUM BCM56560_A0_SVM_POLICY_TABLEm_ENUM
#define SW1_RAM_DBGCTRL2_64r_ENUM BCM56560_A0_SW1_RAM_DBGCTRL2_64r_ENUM
#define SW1_RAM_DBGCTRL3_64r_ENUM BCM56560_A0_SW1_RAM_DBGCTRL3_64r_ENUM
#define SW1_RAM_DBGCTRL_64r_ENUM BCM56560_A0_SW1_RAM_DBGCTRL_64r_ENUM
#define SW2_FP_DST_ACTION_CONTROLr_ENUM BCM56560_A0_SW2_FP_DST_ACTION_CONTROLr_ENUM
#define SW2_HW_CONTROLr_ENUM BCM56560_A0_SW2_HW_CONTROLr_ENUM
#define SW2_RAM_CONTROL_0r_ENUM BCM56560_A0_SW2_RAM_CONTROL_0r_ENUM
#define SW2_RAM_CONTROL_1r_ENUM BCM56560_A0_SW2_RAM_CONTROL_1r_ENUM
#define SW2_RAM_CONTROL_10r_ENUM BCM56560_A0_SW2_RAM_CONTROL_10r_ENUM
#define SW2_RAM_CONTROL_11r_ENUM BCM56560_A0_SW2_RAM_CONTROL_11r_ENUM
#define SW2_RAM_CONTROL_12r_ENUM BCM56560_A0_SW2_RAM_CONTROL_12r_ENUM
#define SW2_RAM_CONTROL_13r_ENUM BCM56560_A0_SW2_RAM_CONTROL_13r_ENUM
#define SW2_RAM_CONTROL_2r_ENUM BCM56560_A0_SW2_RAM_CONTROL_2r_ENUM
#define SW2_RAM_CONTROL_3r_ENUM BCM56560_A0_SW2_RAM_CONTROL_3r_ENUM
#define SW2_RAM_CONTROL_4r_ENUM BCM56560_A0_SW2_RAM_CONTROL_4r_ENUM
#define SW2_RAM_CONTROL_5r_ENUM BCM56560_A0_SW2_RAM_CONTROL_5r_ENUM
#define SW2_RAM_CONTROL_6r_ENUM BCM56560_A0_SW2_RAM_CONTROL_6r_ENUM
#define SW2_RAM_CONTROL_7r_ENUM BCM56560_A0_SW2_RAM_CONTROL_7r_ENUM
#define SW2_RAM_CONTROL_8r_ENUM BCM56560_A0_SW2_RAM_CONTROL_8r_ENUM
#define SW2_RAM_CONTROL_9r_ENUM BCM56560_A0_SW2_RAM_CONTROL_9r_ENUM
#define SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr_ENUM BCM56560_A0_SYSTEM_CONFIG_MODVIEW_PARITY_CONTROLr_ENUM
#define SYSTEM_CONFIG_PARITY_CONTROLr_ENUM BCM56560_A0_SYSTEM_CONFIG_PARITY_CONTROLr_ENUM
#define SYSTEM_CONFIG_TABLEm_ENUM BCM56560_A0_SYSTEM_CONFIG_TABLEm_ENUM
#define SYSTEM_CONFIG_TABLE_MODBASEm_ENUM BCM56560_A0_SYSTEM_CONFIG_TABLE_MODBASEm_ENUM
#define SYS_CONTROLr_ENUM BCM56560_A0_SYS_CONTROLr_ENUM
#define T1023r_ENUM BCM56560_A0_T1023r_ENUM
#define T127r_ENUM BCM56560_A0_T127r_ENUM
#define T1518r_ENUM BCM56560_A0_T1518r_ENUM
#define T16383r_ENUM BCM56560_A0_T16383r_ENUM
#define T2047r_ENUM BCM56560_A0_T2047r_ENUM
#define T255r_ENUM BCM56560_A0_T255r_ENUM
#define T4095r_ENUM BCM56560_A0_T4095r_ENUM
#define T511r_ENUM BCM56560_A0_T511r_ENUM
#define T64r_ENUM BCM56560_A0_T64r_ENUM
#define T9216r_ENUM BCM56560_A0_T9216r_ENUM
#define TBCAr_ENUM BCM56560_A0_TBCAr_ENUM
#define TBYTr_ENUM BCM56560_A0_TBYTr_ENUM
#define TCP_FNm_ENUM BCM56560_A0_TCP_FNm_ENUM
#define TDBGCr_ENUM BCM56560_A0_TDBGCr_ENUM
#define TDBGC0r_ENUM BCM56560_A0_TDBGC0r_ENUM
#define TDBGC0_SELECTr_ENUM BCM56560_A0_TDBGC0_SELECTr_ENUM
#define TDBGC1r_ENUM BCM56560_A0_TDBGC1r_ENUM
#define TDBGC10r_ENUM BCM56560_A0_TDBGC10r_ENUM
#define TDBGC10_SELECTr_ENUM BCM56560_A0_TDBGC10_SELECTr_ENUM
#define TDBGC11r_ENUM BCM56560_A0_TDBGC11r_ENUM
#define TDBGC11_SELECTr_ENUM BCM56560_A0_TDBGC11_SELECTr_ENUM
#define TDBGC1_SELECTr_ENUM BCM56560_A0_TDBGC1_SELECTr_ENUM
#define TDBGC2r_ENUM BCM56560_A0_TDBGC2r_ENUM
#define TDBGC2_SELECTr_ENUM BCM56560_A0_TDBGC2_SELECTr_ENUM
#define TDBGC3r_ENUM BCM56560_A0_TDBGC3r_ENUM
#define TDBGC3_SELECTr_ENUM BCM56560_A0_TDBGC3_SELECTr_ENUM
#define TDBGC4r_ENUM BCM56560_A0_TDBGC4r_ENUM
#define TDBGC4_SELECTr_ENUM BCM56560_A0_TDBGC4_SELECTr_ENUM
#define TDBGC5r_ENUM BCM56560_A0_TDBGC5r_ENUM
#define TDBGC5_SELECTr_ENUM BCM56560_A0_TDBGC5_SELECTr_ENUM
#define TDBGC6r_ENUM BCM56560_A0_TDBGC6r_ENUM
#define TDBGC6_SELECTr_ENUM BCM56560_A0_TDBGC6_SELECTr_ENUM
#define TDBGC7r_ENUM BCM56560_A0_TDBGC7r_ENUM
#define TDBGC7_SELECTr_ENUM BCM56560_A0_TDBGC7_SELECTr_ENUM
#define TDBGC8r_ENUM BCM56560_A0_TDBGC8r_ENUM
#define TDBGC8_SELECTr_ENUM BCM56560_A0_TDBGC8_SELECTr_ENUM
#define TDBGC9r_ENUM BCM56560_A0_TDBGC9r_ENUM
#define TDBGC9_SELECTr_ENUM BCM56560_A0_TDBGC9_SELECTr_ENUM
#define TDBGC_SELECTr_ENUM BCM56560_A0_TDBGC_SELECTr_ENUM
#define TDBGC_SELECT_2r_ENUM BCM56560_A0_TDBGC_SELECT_2r_ENUM
#define TDFRr_ENUM BCM56560_A0_TDFRr_ENUM
#define TDVLNr_ENUM BCM56560_A0_TDVLNr_ENUM
#define TEDFr_ENUM BCM56560_A0_TEDFr_ENUM
#define TERRr_ENUM BCM56560_A0_TERRr_ENUM
#define TFCSr_ENUM BCM56560_A0_TFCSr_ENUM
#define TFRGr_ENUM BCM56560_A0_TFRGr_ENUM
#define THDI_BST_PG_HDRM_PROFILEr_ENUM BCM56560_A0_THDI_BST_PG_HDRM_PROFILEr_ENUM
#define THDI_BST_PG_SHARED_PROFILEr_ENUM BCM56560_A0_THDI_BST_PG_SHARED_PROFILEr_ENUM
#define THDI_BST_SP_GLOBAL_SHARED_CNTr_ENUM BCM56560_A0_THDI_BST_SP_GLOBAL_SHARED_CNTr_ENUM
#define THDI_BST_SP_GLOBAL_SHARED_PROFILEr_ENUM BCM56560_A0_THDI_BST_SP_GLOBAL_SHARED_PROFILEr_ENUM
#define THDI_BST_SP_SHARED_PROFILEr_ENUM BCM56560_A0_THDI_BST_SP_SHARED_PROFILEr_ENUM
#define THDI_BST_TRIGGER_STATUS_PIPEXr_ENUM BCM56560_A0_THDI_BST_TRIGGER_STATUS_PIPEXr_ENUM
#define THDI_BST_TRIGGER_STATUS_TYPE_PIPEXr_ENUM BCM56560_A0_THDI_BST_TRIGGER_STATUS_TYPE_PIPEXr_ENUM
#define THDI_BUFFER_CELL_LIMIT_PUBLIC_POOLr_ENUM BCM56560_A0_THDI_BUFFER_CELL_LIMIT_PUBLIC_POOLr_ENUM
#define THDI_BUFFER_CELL_LIMIT_SPr_ENUM BCM56560_A0_THDI_BUFFER_CELL_LIMIT_SPr_ENUM
#define THDI_BYPASSr_ENUM BCM56560_A0_THDI_BYPASSr_ENUM
#define THDI_CELL_RESET_LIMIT_OFFSET_SPr_ENUM BCM56560_A0_THDI_CELL_RESET_LIMIT_OFFSET_SPr_ENUM
#define THDI_CELL_SPAP_RED_OFFSET_SPr_ENUM BCM56560_A0_THDI_CELL_SPAP_RED_OFFSET_SPr_ENUM
#define THDI_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM BCM56560_A0_THDI_CELL_SPAP_YELLOW_OFFSET_SPr_ENUM
#define THDI_EN_COR_ERR_RPTr_ENUM BCM56560_A0_THDI_EN_COR_ERR_RPTr_ENUM
#define THDI_FDR_EVENT_STATUSr_ENUM BCM56560_A0_THDI_FDR_EVENT_STATUSr_ENUM
#define THDI_FLOW_CONTROL_XOFF_STATEr_ENUM BCM56560_A0_THDI_FLOW_CONTROL_XOFF_STATEr_ENUM
#define THDI_GLOBAL_HDRM_COUNT_PIPEXr_ENUM BCM56560_A0_THDI_GLOBAL_HDRM_COUNT_PIPEXr_ENUM
#define THDI_GLOBAL_HDRM_LIMIT_PIPEXr_ENUM BCM56560_A0_THDI_GLOBAL_HDRM_LIMIT_PIPEXr_ENUM
#define THDI_GLOBAL_HDRM_RESERVED_PIPEXr_ENUM BCM56560_A0_THDI_GLOBAL_HDRM_RESERVED_PIPEXr_ENUM
#define THDI_INPUT_PORT_XON_ENABLESr_ENUM BCM56560_A0_THDI_INPUT_PORT_XON_ENABLESr_ENUM
#define THDI_MEMORY_PTPG_CFG_MEM_TM_0r_ENUM BCM56560_A0_THDI_MEMORY_PTPG_CFG_MEM_TM_0r_ENUM
#define THDI_MEMORY_PTSP_CFG_MEM_TM_0r_ENUM BCM56560_A0_THDI_MEMORY_PTSP_CFG_MEM_TM_0r_ENUM
#define THDI_MEMORY_TM_0r_ENUM BCM56560_A0_THDI_MEMORY_TM_0r_ENUM
#define THDI_MEM_INIT_STATUSr_ENUM BCM56560_A0_THDI_MEM_INIT_STATUSr_ENUM
#define THDI_PG_FDR_MODE_ENABLEr_ENUM BCM56560_A0_THDI_PG_FDR_MODE_ENABLEr_ENUM
#define THDI_POOL_CONFIGr_ENUM BCM56560_A0_THDI_POOL_CONFIGr_ENUM
#define THDI_POOL_DROP_STATEr_ENUM BCM56560_A0_THDI_POOL_DROP_STATEr_ENUM
#define THDI_POOL_SHARED_COUNT_SPr_ENUM BCM56560_A0_THDI_POOL_SHARED_COUNT_SPr_ENUM
#define THDI_PORT_LIMIT_STATESr_ENUM BCM56560_A0_THDI_PORT_LIMIT_STATESr_ENUM
#define THDI_PORT_MAX_PKT_SIZEr_ENUM BCM56560_A0_THDI_PORT_MAX_PKT_SIZEr_ENUM
#define THDI_PORT_PG_BST_Xm_ENUM BCM56560_A0_THDI_PORT_PG_BST_Xm_ENUM
#define THDI_PORT_PG_CNTRS_RT1_Xm_ENUM BCM56560_A0_THDI_PORT_PG_CNTRS_RT1_Xm_ENUM
#define THDI_PORT_PG_CNTRS_RT2_Xm_ENUM BCM56560_A0_THDI_PORT_PG_CNTRS_RT2_Xm_ENUM
#define THDI_PORT_PG_CNTRS_SH1_Xm_ENUM BCM56560_A0_THDI_PORT_PG_CNTRS_SH1_Xm_ENUM
#define THDI_PORT_PG_CNTRS_SH2_Xm_ENUM BCM56560_A0_THDI_PORT_PG_CNTRS_SH2_Xm_ENUM
#define THDI_PORT_PG_CONFIG_Xm_ENUM BCM56560_A0_THDI_PORT_PG_CONFIG_Xm_ENUM
#define THDI_PORT_PG_SPIDr_ENUM BCM56560_A0_THDI_PORT_PG_SPIDr_ENUM
#define THDI_PORT_PRI_GRPr_ENUM BCM56560_A0_THDI_PORT_PRI_GRPr_ENUM
#define THDI_PORT_PRI_GRP0r_ENUM BCM56560_A0_THDI_PORT_PRI_GRP0r_ENUM
#define THDI_PORT_PRI_GRP1r_ENUM BCM56560_A0_THDI_PORT_PRI_GRP1r_ENUM
#define THDI_PORT_SP_BST_Xm_ENUM BCM56560_A0_THDI_PORT_SP_BST_Xm_ENUM
#define THDI_PORT_SP_CNTRS_RT_Xm_ENUM BCM56560_A0_THDI_PORT_SP_CNTRS_RT_Xm_ENUM
#define THDI_PORT_SP_CNTRS_SH_Xm_ENUM BCM56560_A0_THDI_PORT_SP_CNTRS_SH_Xm_ENUM
#define THDI_PORT_SP_CONFIG0_Xm_ENUM BCM56560_A0_THDI_PORT_SP_CONFIG0_Xm_ENUM
#define THDI_PORT_SP_CONFIG1_Xm_ENUM BCM56560_A0_THDI_PORT_SP_CONFIG1_Xm_ENUM
#define THDI_PORT_SP_CONFIG_Xm_ENUM BCM56560_A0_THDI_PORT_SP_CONFIG_Xm_ENUM
#define THDI_TOTAL_CELL_COUNT_PUBLIC_POOLr_ENUM BCM56560_A0_THDI_TOTAL_CELL_COUNT_PUBLIC_POOLr_ENUM
#define THDI_TO_OOBFC_SP_STr_ENUM BCM56560_A0_THDI_TO_OOBFC_SP_STr_ENUM
#define THDO_TO_OOBFC_SP_STr_ENUM BCM56560_A0_THDO_TO_OOBFC_SP_STr_ENUM
#define THDU_BST_STATr_ENUM BCM56560_A0_THDU_BST_STATr_ENUM
#define THDU_BYPASSr_ENUM BCM56560_A0_THDU_BYPASSr_ENUM
#define THDU_CNG_STATE_RESET_Xr_ENUM BCM56560_A0_THDU_CNG_STATE_RESET_Xr_ENUM
#define THDU_DEBUGr_ENUM BCM56560_A0_THDU_DEBUGr_ENUM
#define THDU_MEMORY_0_TMr_ENUM BCM56560_A0_THDU_MEMORY_0_TMr_ENUM
#define THDU_MEMORY_1_TMr_ENUM BCM56560_A0_THDU_MEMORY_1_TMr_ENUM
#define THDU_OUTPUT_PORT_RX_ENABLE0_64r_ENUM BCM56560_A0_THDU_OUTPUT_PORT_RX_ENABLE0_64r_ENUM
#define THDU_OUTPUT_PORT_RX_ENABLE1_64r_ENUM BCM56560_A0_THDU_OUTPUT_PORT_RX_ENABLE1_64r_ENUM
#define THDU_PORT_E2ECC_COS_SPIDr_ENUM BCM56560_A0_THDU_PORT_E2ECC_COS_SPIDr_ENUM
#define TIME_DOMAINr_ENUM BCM56560_A0_TIME_DOMAINr_ENUM
#define TJBRr_ENUM BCM56560_A0_TJBRr_ENUM
#define TLCLr_ENUM BCM56560_A0_TLCLr_ENUM
#define TMCAr_ENUM BCM56560_A0_TMCAr_ENUM
#define TMCLr_ENUM BCM56560_A0_TMCLr_ENUM
#define TMGVr_ENUM BCM56560_A0_TMGVr_ENUM
#define TM_RESEQMEMr_ENUM BCM56560_A0_TM_RESEQMEMr_ENUM
#define TNCLr_ENUM BCM56560_A0_TNCLr_ENUM
#define TOP_ARS_WRAP_CLK_PMB_ENr_ENUM BCM56560_A0_TOP_ARS_WRAP_CLK_PMB_ENr_ENUM
#define TOP_AVS_TMON_RESULTr_ENUM BCM56560_A0_TOP_AVS_TMON_RESULTr_ENUM
#define TOP_BS_PLL0_CTRL_0r_ENUM BCM56560_A0_TOP_BS_PLL0_CTRL_0r_ENUM
#define TOP_BS_PLL0_CTRL_1r_ENUM BCM56560_A0_TOP_BS_PLL0_CTRL_1r_ENUM
#define TOP_BS_PLL0_CTRL_2r_ENUM BCM56560_A0_TOP_BS_PLL0_CTRL_2r_ENUM
#define TOP_BS_PLL0_CTRL_3r_ENUM BCM56560_A0_TOP_BS_PLL0_CTRL_3r_ENUM
#define TOP_BS_PLL0_CTRL_4r_ENUM BCM56560_A0_TOP_BS_PLL0_CTRL_4r_ENUM
#define TOP_BS_PLL0_CTRL_5r_ENUM BCM56560_A0_TOP_BS_PLL0_CTRL_5r_ENUM
#define TOP_BS_PLL0_CTRL_6r_ENUM BCM56560_A0_TOP_BS_PLL0_CTRL_6r_ENUM
#define TOP_BS_PLL0_CTRL_7r_ENUM BCM56560_A0_TOP_BS_PLL0_CTRL_7r_ENUM
#define TOP_BS_PLL0_STATUSr_ENUM BCM56560_A0_TOP_BS_PLL0_STATUSr_ENUM
#define TOP_BS_PLL1_CTRL_0r_ENUM BCM56560_A0_TOP_BS_PLL1_CTRL_0r_ENUM
#define TOP_BS_PLL1_CTRL_1r_ENUM BCM56560_A0_TOP_BS_PLL1_CTRL_1r_ENUM
#define TOP_BS_PLL1_CTRL_2r_ENUM BCM56560_A0_TOP_BS_PLL1_CTRL_2r_ENUM
#define TOP_BS_PLL1_CTRL_3r_ENUM BCM56560_A0_TOP_BS_PLL1_CTRL_3r_ENUM
#define TOP_BS_PLL1_CTRL_4r_ENUM BCM56560_A0_TOP_BS_PLL1_CTRL_4r_ENUM
#define TOP_BS_PLL1_CTRL_5r_ENUM BCM56560_A0_TOP_BS_PLL1_CTRL_5r_ENUM
#define TOP_BS_PLL1_CTRL_6r_ENUM BCM56560_A0_TOP_BS_PLL1_CTRL_6r_ENUM
#define TOP_BS_PLL1_CTRL_7r_ENUM BCM56560_A0_TOP_BS_PLL1_CTRL_7r_ENUM
#define TOP_BS_PLL1_STATUSr_ENUM BCM56560_A0_TOP_BS_PLL1_STATUSr_ENUM
#define TOP_BS_PLL_CTRL_0r_ENUM BCM56560_A0_TOP_BS_PLL_CTRL_0r_ENUM
#define TOP_BS_PLL_CTRL_1r_ENUM BCM56560_A0_TOP_BS_PLL_CTRL_1r_ENUM
#define TOP_BS_PLL_CTRL_2r_ENUM BCM56560_A0_TOP_BS_PLL_CTRL_2r_ENUM
#define TOP_BS_PLL_CTRL_3r_ENUM BCM56560_A0_TOP_BS_PLL_CTRL_3r_ENUM
#define TOP_BS_PLL_CTRL_4r_ENUM BCM56560_A0_TOP_BS_PLL_CTRL_4r_ENUM
#define TOP_BS_PLL_CTRL_5r_ENUM BCM56560_A0_TOP_BS_PLL_CTRL_5r_ENUM
#define TOP_BS_PLL_CTRL_6r_ENUM BCM56560_A0_TOP_BS_PLL_CTRL_6r_ENUM
#define TOP_BS_PLL_CTRL_7r_ENUM BCM56560_A0_TOP_BS_PLL_CTRL_7r_ENUM
#define TOP_BS_PLL_STATUSr_ENUM BCM56560_A0_TOP_BS_PLL_STATUSr_ENUM
#define TOP_CLOCKING_ENFORCE_PCGr_ENUM BCM56560_A0_TOP_CLOCKING_ENFORCE_PCGr_ENUM
#define TOP_CLOCKING_ENFORCE_PSGr_ENUM BCM56560_A0_TOP_CLOCKING_ENFORCE_PSGr_ENUM
#define TOP_CORE_CLK_FREQ_SELr_ENUM BCM56560_A0_TOP_CORE_CLK_FREQ_SELr_ENUM
#define TOP_CORE_LDO_CTRLr_ENUM BCM56560_A0_TOP_CORE_LDO_CTRLr_ENUM
#define TOP_CORE_PLL_CTRL_0r_ENUM BCM56560_A0_TOP_CORE_PLL_CTRL_0r_ENUM
#define TOP_CORE_PLL_CTRL_1r_ENUM BCM56560_A0_TOP_CORE_PLL_CTRL_1r_ENUM
#define TOP_CORE_PLL_CTRL_2r_ENUM BCM56560_A0_TOP_CORE_PLL_CTRL_2r_ENUM
#define TOP_CORE_PLL_CTRL_3r_ENUM BCM56560_A0_TOP_CORE_PLL_CTRL_3r_ENUM
#define TOP_CORE_PLL_CTRL_4r_ENUM BCM56560_A0_TOP_CORE_PLL_CTRL_4r_ENUM
#define TOP_CORE_PLL_CTRL_5r_ENUM BCM56560_A0_TOP_CORE_PLL_CTRL_5r_ENUM
#define TOP_CORE_PLL_STATUSr_ENUM BCM56560_A0_TOP_CORE_PLL_STATUSr_ENUM
#define TOP_CPU2TAP_MEM_TMr_ENUM BCM56560_A0_TOP_CPU2TAP_MEM_TMr_ENUM
#define TOP_DEV_REV_IDr_ENUM BCM56560_A0_TOP_DEV_REV_IDr_ENUM
#define TOP_DPLL_LDO_CTRLr_ENUM BCM56560_A0_TOP_DPLL_LDO_CTRLr_ENUM
#define TOP_FUNC_DEBUG_STATUS_0r_ENUM BCM56560_A0_TOP_FUNC_DEBUG_STATUS_0r_ENUM
#define TOP_FUNC_DEBUG_STATUS_1r_ENUM BCM56560_A0_TOP_FUNC_DEBUG_STATUS_1r_ENUM
#define TOP_FUNC_DEBUG_STATUS_SELr_ENUM BCM56560_A0_TOP_FUNC_DEBUG_STATUS_SELr_ENUM
#define TOP_HW_TAP_CONTROLr_ENUM BCM56560_A0_TOP_HW_TAP_CONTROLr_ENUM
#define TOP_HW_TAP_MEM_DEBUGr_ENUM BCM56560_A0_TOP_HW_TAP_MEM_DEBUGr_ENUM
#define TOP_HW_TAP_MEM_ECC_STATUSr_ENUM BCM56560_A0_TOP_HW_TAP_MEM_ECC_STATUSr_ENUM
#define TOP_HW_TAP_MEM_IF_ECC_CTRLr_ENUM BCM56560_A0_TOP_HW_TAP_MEM_IF_ECC_CTRLr_ENUM
#define TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr_ENUM BCM56560_A0_TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr_ENUM
#define TOP_INTR_STATUSr_ENUM BCM56560_A0_TOP_INTR_STATUSr_ENUM
#define TOP_INT_REV_ID_REGr_ENUM BCM56560_A0_TOP_INT_REV_ID_REGr_ENUM
#define TOP_IPROC_GPIO_CONTROLr_ENUM BCM56560_A0_TOP_IPROC_GPIO_CONTROLr_ENUM
#define TOP_IPROC_PLL_CTRL_0r_ENUM BCM56560_A0_TOP_IPROC_PLL_CTRL_0r_ENUM
#define TOP_IPROC_PLL_CTRL_1r_ENUM BCM56560_A0_TOP_IPROC_PLL_CTRL_1r_ENUM
#define TOP_IPROC_PLL_CTRL_2r_ENUM BCM56560_A0_TOP_IPROC_PLL_CTRL_2r_ENUM
#define TOP_IPROC_PLL_CTRL_3r_ENUM BCM56560_A0_TOP_IPROC_PLL_CTRL_3r_ENUM
#define TOP_IPROC_PLL_CTRL_4r_ENUM BCM56560_A0_TOP_IPROC_PLL_CTRL_4r_ENUM
#define TOP_IPROC_PLL_CTRL_5r_ENUM BCM56560_A0_TOP_IPROC_PLL_CTRL_5r_ENUM
#define TOP_IPROC_PLL_CTRL_6r_ENUM BCM56560_A0_TOP_IPROC_PLL_CTRL_6r_ENUM
#define TOP_IPROC_PLL_STATUSr_ENUM BCM56560_A0_TOP_IPROC_PLL_STATUSr_ENUM
#define TOP_L1_RCVD_CLK_BKUP_CTRLr_ENUM BCM56560_A0_TOP_L1_RCVD_CLK_BKUP_CTRLr_ENUM
#define TOP_L1_RCVD_CLK_CTRLr_ENUM BCM56560_A0_TOP_L1_RCVD_CLK_CTRLr_ENUM
#define TOP_L1_RCVD_CLK_VALID_STATUS_0r_ENUM BCM56560_A0_TOP_L1_RCVD_CLK_VALID_STATUS_0r_ENUM
#define TOP_L1_RCVD_CLK_VALID_STATUS_1r_ENUM BCM56560_A0_TOP_L1_RCVD_CLK_VALID_STATUS_1r_ENUM
#define TOP_L1_RCVD_CLK_VALID_STATUS_2r_ENUM BCM56560_A0_TOP_L1_RCVD_CLK_VALID_STATUS_2r_ENUM
#define TOP_MISC_CONTROLr_ENUM BCM56560_A0_TOP_MISC_CONTROLr_ENUM
#define TOP_MISC_CONTROL_2r_ENUM BCM56560_A0_TOP_MISC_CONTROL_2r_ENUM
#define TOP_MISC_STATUSr_ENUM BCM56560_A0_TOP_MISC_STATUSr_ENUM
#define TOP_OOBFC_CONTROLr_ENUM BCM56560_A0_TOP_OOBFC_CONTROLr_ENUM
#define TOP_OSC_COUNT_STATr_ENUM BCM56560_A0_TOP_OSC_COUNT_STATr_ENUM
#define TOP_PM_PORT_EN_STATUSr_ENUM BCM56560_A0_TOP_PM_PORT_EN_STATUSr_ENUM
#define TOP_PM_PORT_EN_STATUS_0r_ENUM BCM56560_A0_TOP_PM_PORT_EN_STATUS_0r_ENUM
#define TOP_PM_PORT_EN_STATUS_1r_ENUM BCM56560_A0_TOP_PM_PORT_EN_STATUS_1r_ENUM
#define TOP_PM_PORT_EN_STATUS_2r_ENUM BCM56560_A0_TOP_PM_PORT_EN_STATUS_2r_ENUM
#define TOP_PVTMON_0_INTR_THRESHOLDr_ENUM BCM56560_A0_TOP_PVTMON_0_INTR_THRESHOLDr_ENUM
#define TOP_PVTMON_1_INTR_THRESHOLDr_ENUM BCM56560_A0_TOP_PVTMON_1_INTR_THRESHOLDr_ENUM
#define TOP_PVTMON_2_1_0_DAC_DATAr_ENUM BCM56560_A0_TOP_PVTMON_2_1_0_DAC_DATAr_ENUM
#define TOP_PVTMON_2_INTR_THRESHOLDr_ENUM BCM56560_A0_TOP_PVTMON_2_INTR_THRESHOLDr_ENUM
#define TOP_PVTMON_3_INTR_THRESHOLDr_ENUM BCM56560_A0_TOP_PVTMON_3_INTR_THRESHOLDr_ENUM
#define TOP_PVTMON_4_INTR_THRESHOLDr_ENUM BCM56560_A0_TOP_PVTMON_4_INTR_THRESHOLDr_ENUM
#define TOP_PVTMON_5_4_3_DAC_DATAr_ENUM BCM56560_A0_TOP_PVTMON_5_4_3_DAC_DATAr_ENUM
#define TOP_PVTMON_5_INTR_THRESHOLDr_ENUM BCM56560_A0_TOP_PVTMON_5_INTR_THRESHOLDr_ENUM
#define TOP_PVTMON_6_INTR_THRESHOLDr_ENUM BCM56560_A0_TOP_PVTMON_6_INTR_THRESHOLDr_ENUM
#define TOP_PVTMON_7_6_DAC_DATAr_ENUM BCM56560_A0_TOP_PVTMON_7_6_DAC_DATAr_ENUM
#define TOP_PVTMON_7_INTR_THRESHOLDr_ENUM BCM56560_A0_TOP_PVTMON_7_INTR_THRESHOLDr_ENUM
#define TOP_PVTMON_8_INTR_THRESHOLDr_ENUM BCM56560_A0_TOP_PVTMON_8_INTR_THRESHOLDr_ENUM
#define TOP_PVTMON_CTRL_0r_ENUM BCM56560_A0_TOP_PVTMON_CTRL_0r_ENUM
#define TOP_PVTMON_CTRL_1r_ENUM BCM56560_A0_TOP_PVTMON_CTRL_1r_ENUM
#define TOP_PVTMON_INTR_THRESHOLDr_ENUM BCM56560_A0_TOP_PVTMON_INTR_THRESHOLDr_ENUM
#define TOP_PVTMON_MASKr_ENUM BCM56560_A0_TOP_PVTMON_MASKr_ENUM
#define TOP_PVTMON_RESULTr_ENUM BCM56560_A0_TOP_PVTMON_RESULTr_ENUM
#define TOP_PVTMON_RESULT_0r_ENUM BCM56560_A0_TOP_PVTMON_RESULT_0r_ENUM
#define TOP_PVTMON_RESULT_1r_ENUM BCM56560_A0_TOP_PVTMON_RESULT_1r_ENUM
#define TOP_PVTMON_RESULT_2r_ENUM BCM56560_A0_TOP_PVTMON_RESULT_2r_ENUM
#define TOP_PVTMON_RESULT_3r_ENUM BCM56560_A0_TOP_PVTMON_RESULT_3r_ENUM
#define TOP_PVTMON_RESULT_4r_ENUM BCM56560_A0_TOP_PVTMON_RESULT_4r_ENUM
#define TOP_PVTMON_RESULT_5r_ENUM BCM56560_A0_TOP_PVTMON_RESULT_5r_ENUM
#define TOP_PVTMON_RESULT_6r_ENUM BCM56560_A0_TOP_PVTMON_RESULT_6r_ENUM
#define TOP_PVTMON_RESULT_7r_ENUM BCM56560_A0_TOP_PVTMON_RESULT_7r_ENUM
#define TOP_PVTMON_RESULT_8r_ENUM BCM56560_A0_TOP_PVTMON_RESULT_8r_ENUM
#define TOP_QUAD0_LDO_CTRLr_ENUM BCM56560_A0_TOP_QUAD0_LDO_CTRLr_ENUM
#define TOP_QUAD1_LDO_CTRLr_ENUM BCM56560_A0_TOP_QUAD1_LDO_CTRLr_ENUM
#define TOP_QUAD2_LDO_CTRLr_ENUM BCM56560_A0_TOP_QUAD2_LDO_CTRLr_ENUM
#define TOP_QUAD3_LDO_CTRLr_ENUM BCM56560_A0_TOP_QUAD3_LDO_CTRLr_ENUM
#define TOP_QUAD_LDO_CTRLr_ENUM BCM56560_A0_TOP_QUAD_LDO_CTRLr_ENUM
#define TOP_RESCAL0_CTRLr_ENUM BCM56560_A0_TOP_RESCAL0_CTRLr_ENUM
#define TOP_RESCAL0_RESULT_0r_ENUM BCM56560_A0_TOP_RESCAL0_RESULT_0r_ENUM
#define TOP_RESCAL0_RESULT_1r_ENUM BCM56560_A0_TOP_RESCAL0_RESULT_1r_ENUM
#define TOP_RESCAL1_CTRLr_ENUM BCM56560_A0_TOP_RESCAL1_CTRLr_ENUM
#define TOP_RESCAL1_RESULT_0r_ENUM BCM56560_A0_TOP_RESCAL1_RESULT_0r_ENUM
#define TOP_RESCAL1_RESULT_1r_ENUM BCM56560_A0_TOP_RESCAL1_RESULT_1r_ENUM
#define TOP_RESCAL2_CTRLr_ENUM BCM56560_A0_TOP_RESCAL2_CTRLr_ENUM
#define TOP_RESCAL2_RESULT_0r_ENUM BCM56560_A0_TOP_RESCAL2_RESULT_0r_ENUM
#define TOP_RESCAL2_RESULT_1r_ENUM BCM56560_A0_TOP_RESCAL2_RESULT_1r_ENUM
#define TOP_RESCAL3_CTRLr_ENUM BCM56560_A0_TOP_RESCAL3_CTRLr_ENUM
#define TOP_RESCAL3_RESULT_0r_ENUM BCM56560_A0_TOP_RESCAL3_RESULT_0r_ENUM
#define TOP_RESCAL3_RESULT_1r_ENUM BCM56560_A0_TOP_RESCAL3_RESULT_1r_ENUM
#define TOP_RESCAL_CTRLr_ENUM BCM56560_A0_TOP_RESCAL_CTRLr_ENUM
#define TOP_RING_OSC_CTRLr_ENUM BCM56560_A0_TOP_RING_OSC_CTRLr_ENUM
#define TOP_RING_OSC_V1P8_CTRLr_ENUM BCM56560_A0_TOP_RING_OSC_V1P8_CTRLr_ENUM
#define TOP_SOFT_RESET_REGr_ENUM BCM56560_A0_TOP_SOFT_RESET_REGr_ENUM
#define TOP_SOFT_RESET_REG_2r_ENUM BCM56560_A0_TOP_SOFT_RESET_REG_2r_ENUM
#define TOP_SOFT_RESET_REG_3r_ENUM BCM56560_A0_TOP_SOFT_RESET_REG_3r_ENUM
#define TOP_SPARE_CTRLr_ENUM BCM56560_A0_TOP_SPARE_CTRLr_ENUM
#define TOP_SPARE_CTRL0r_ENUM BCM56560_A0_TOP_SPARE_CTRL0r_ENUM
#define TOP_SPARE_CTRL1r_ENUM BCM56560_A0_TOP_SPARE_CTRL1r_ENUM
#define TOP_SWITCH_FEATURE_ENABLEr_ENUM BCM56560_A0_TOP_SWITCH_FEATURE_ENABLEr_ENUM
#define TOP_TAP_CONTROLr_ENUM BCM56560_A0_TOP_TAP_CONTROLr_ENUM
#define TOP_TDPLL_SOFT_RESET_REGr_ENUM BCM56560_A0_TOP_TDPLL_SOFT_RESET_REGr_ENUM
#define TOP_TSC_0_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_0_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TSC_10_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_10_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TSC_11_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_11_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TSC_12_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_12_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TSC_13_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_13_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TSC_14_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_14_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TSC_15_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_15_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TSC_16_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_16_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TSC_17_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_17_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TSC_1_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_1_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TSC_2_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_2_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TSC_3_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_3_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TSC_4_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_4_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TSC_5_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_5_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TSC_6_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_6_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TSC_7_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_7_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TSC_8_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_8_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TSC_9_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_9_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TSC_AFE_PLL_STATUSr_ENUM BCM56560_A0_TOP_TSC_AFE_PLL_STATUSr_ENUM
#define TOP_TSC_ENABLEr_ENUM BCM56560_A0_TOP_TSC_ENABLEr_ENUM
#define TOP_TSC_RESOLVED_SPEED_STATUSr_ENUM BCM56560_A0_TOP_TSC_RESOLVED_SPEED_STATUSr_ENUM
#define TOP_TS_PLL_CTRL_0r_ENUM BCM56560_A0_TOP_TS_PLL_CTRL_0r_ENUM
#define TOP_TS_PLL_CTRL_1r_ENUM BCM56560_A0_TOP_TS_PLL_CTRL_1r_ENUM
#define TOP_TS_PLL_CTRL_2r_ENUM BCM56560_A0_TOP_TS_PLL_CTRL_2r_ENUM
#define TOP_TS_PLL_CTRL_3r_ENUM BCM56560_A0_TOP_TS_PLL_CTRL_3r_ENUM
#define TOP_TS_PLL_CTRL_4r_ENUM BCM56560_A0_TOP_TS_PLL_CTRL_4r_ENUM
#define TOP_TS_PLL_CTRL_5r_ENUM BCM56560_A0_TOP_TS_PLL_CTRL_5r_ENUM
#define TOP_TS_PLL_STATUSr_ENUM BCM56560_A0_TOP_TS_PLL_STATUSr_ENUM
#define TOP_UC_TAP_CONTROLr_ENUM BCM56560_A0_TOP_UC_TAP_CONTROLr_ENUM
#define TOP_UC_TAP_READ_DATAr_ENUM BCM56560_A0_TOP_UC_TAP_READ_DATAr_ENUM
#define TOP_UC_TAP_WRITE_DATAr_ENUM BCM56560_A0_TOP_UC_TAP_WRITE_DATAr_ENUM
#define TOP_UPI_CTRL_0r_ENUM BCM56560_A0_TOP_UPI_CTRL_0r_ENUM
#define TOP_UPI_CTRL_1r_ENUM BCM56560_A0_TOP_UPI_CTRL_1r_ENUM
#define TOP_UPI_STATUS_0r_ENUM BCM56560_A0_TOP_UPI_STATUS_0r_ENUM
#define TOP_UPI_STATUS_1r_ENUM BCM56560_A0_TOP_UPI_STATUS_1r_ENUM
#define TOP_UPI_STATUS_10r_ENUM BCM56560_A0_TOP_UPI_STATUS_10r_ENUM
#define TOP_UPI_STATUS_11r_ENUM BCM56560_A0_TOP_UPI_STATUS_11r_ENUM
#define TOP_UPI_STATUS_12r_ENUM BCM56560_A0_TOP_UPI_STATUS_12r_ENUM
#define TOP_UPI_STATUS_13r_ENUM BCM56560_A0_TOP_UPI_STATUS_13r_ENUM
#define TOP_UPI_STATUS_14r_ENUM BCM56560_A0_TOP_UPI_STATUS_14r_ENUM
#define TOP_UPI_STATUS_15r_ENUM BCM56560_A0_TOP_UPI_STATUS_15r_ENUM
#define TOP_UPI_STATUS_16r_ENUM BCM56560_A0_TOP_UPI_STATUS_16r_ENUM
#define TOP_UPI_STATUS_2r_ENUM BCM56560_A0_TOP_UPI_STATUS_2r_ENUM
#define TOP_UPI_STATUS_3r_ENUM BCM56560_A0_TOP_UPI_STATUS_3r_ENUM
#define TOP_UPI_STATUS_4r_ENUM BCM56560_A0_TOP_UPI_STATUS_4r_ENUM
#define TOP_UPI_STATUS_5r_ENUM BCM56560_A0_TOP_UPI_STATUS_5r_ENUM
#define TOP_UPI_STATUS_6r_ENUM BCM56560_A0_TOP_UPI_STATUS_6r_ENUM
#define TOP_UPI_STATUS_7r_ENUM BCM56560_A0_TOP_UPI_STATUS_7r_ENUM
#define TOP_UPI_STATUS_8r_ENUM BCM56560_A0_TOP_UPI_STATUS_8r_ENUM
#define TOP_UPI_STATUS_9r_ENUM BCM56560_A0_TOP_UPI_STATUS_9r_ENUM
#define TOP_XG_PLL0_CTRL_0r_ENUM BCM56560_A0_TOP_XG_PLL0_CTRL_0r_ENUM
#define TOP_XG_PLL0_CTRL_1r_ENUM BCM56560_A0_TOP_XG_PLL0_CTRL_1r_ENUM
#define TOP_XG_PLL0_CTRL_2r_ENUM BCM56560_A0_TOP_XG_PLL0_CTRL_2r_ENUM
#define TOP_XG_PLL0_CTRL_3r_ENUM BCM56560_A0_TOP_XG_PLL0_CTRL_3r_ENUM
#define TOP_XG_PLL0_CTRL_4r_ENUM BCM56560_A0_TOP_XG_PLL0_CTRL_4r_ENUM
#define TOP_XG_PLL0_CTRL_5r_ENUM BCM56560_A0_TOP_XG_PLL0_CTRL_5r_ENUM
#define TOP_XG_PLL0_CTRL_6r_ENUM BCM56560_A0_TOP_XG_PLL0_CTRL_6r_ENUM
#define TOP_XG_PLL0_CTRL_7r_ENUM BCM56560_A0_TOP_XG_PLL0_CTRL_7r_ENUM
#define TOP_XG_PLL0_CTRL_8r_ENUM BCM56560_A0_TOP_XG_PLL0_CTRL_8r_ENUM
#define TOP_XG_PLL0_CTRL_9r_ENUM BCM56560_A0_TOP_XG_PLL0_CTRL_9r_ENUM
#define TOP_XG_PLL0_STATUSr_ENUM BCM56560_A0_TOP_XG_PLL0_STATUSr_ENUM
#define TOP_XG_PLL1_CTRL_0r_ENUM BCM56560_A0_TOP_XG_PLL1_CTRL_0r_ENUM
#define TOP_XG_PLL1_CTRL_1r_ENUM BCM56560_A0_TOP_XG_PLL1_CTRL_1r_ENUM
#define TOP_XG_PLL1_CTRL_2r_ENUM BCM56560_A0_TOP_XG_PLL1_CTRL_2r_ENUM
#define TOP_XG_PLL1_CTRL_3r_ENUM BCM56560_A0_TOP_XG_PLL1_CTRL_3r_ENUM
#define TOP_XG_PLL1_CTRL_4r_ENUM BCM56560_A0_TOP_XG_PLL1_CTRL_4r_ENUM
#define TOP_XG_PLL1_CTRL_5r_ENUM BCM56560_A0_TOP_XG_PLL1_CTRL_5r_ENUM
#define TOP_XG_PLL1_CTRL_6r_ENUM BCM56560_A0_TOP_XG_PLL1_CTRL_6r_ENUM
#define TOP_XG_PLL1_CTRL_7r_ENUM BCM56560_A0_TOP_XG_PLL1_CTRL_7r_ENUM
#define TOP_XG_PLL1_CTRL_8r_ENUM BCM56560_A0_TOP_XG_PLL1_CTRL_8r_ENUM
#define TOP_XG_PLL1_CTRL_9r_ENUM BCM56560_A0_TOP_XG_PLL1_CTRL_9r_ENUM
#define TOP_XG_PLL1_STATUSr_ENUM BCM56560_A0_TOP_XG_PLL1_STATUSr_ENUM
#define TOP_XG_PLL2_CTRL_0r_ENUM BCM56560_A0_TOP_XG_PLL2_CTRL_0r_ENUM
#define TOP_XG_PLL2_CTRL_1r_ENUM BCM56560_A0_TOP_XG_PLL2_CTRL_1r_ENUM
#define TOP_XG_PLL2_CTRL_2r_ENUM BCM56560_A0_TOP_XG_PLL2_CTRL_2r_ENUM
#define TOP_XG_PLL2_CTRL_3r_ENUM BCM56560_A0_TOP_XG_PLL2_CTRL_3r_ENUM
#define TOP_XG_PLL2_CTRL_4r_ENUM BCM56560_A0_TOP_XG_PLL2_CTRL_4r_ENUM
#define TOP_XG_PLL2_CTRL_5r_ENUM BCM56560_A0_TOP_XG_PLL2_CTRL_5r_ENUM
#define TOP_XG_PLL2_CTRL_6r_ENUM BCM56560_A0_TOP_XG_PLL2_CTRL_6r_ENUM
#define TOP_XG_PLL2_CTRL_7r_ENUM BCM56560_A0_TOP_XG_PLL2_CTRL_7r_ENUM
#define TOP_XG_PLL2_CTRL_8r_ENUM BCM56560_A0_TOP_XG_PLL2_CTRL_8r_ENUM
#define TOP_XG_PLL2_CTRL_9r_ENUM BCM56560_A0_TOP_XG_PLL2_CTRL_9r_ENUM
#define TOP_XG_PLL2_STATUSr_ENUM BCM56560_A0_TOP_XG_PLL2_STATUSr_ENUM
#define TOP_XG_PLL3_CTRL_0r_ENUM BCM56560_A0_TOP_XG_PLL3_CTRL_0r_ENUM
#define TOP_XG_PLL3_CTRL_1r_ENUM BCM56560_A0_TOP_XG_PLL3_CTRL_1r_ENUM
#define TOP_XG_PLL3_CTRL_2r_ENUM BCM56560_A0_TOP_XG_PLL3_CTRL_2r_ENUM
#define TOP_XG_PLL3_CTRL_3r_ENUM BCM56560_A0_TOP_XG_PLL3_CTRL_3r_ENUM
#define TOP_XG_PLL3_CTRL_4r_ENUM BCM56560_A0_TOP_XG_PLL3_CTRL_4r_ENUM
#define TOP_XG_PLL3_CTRL_5r_ENUM BCM56560_A0_TOP_XG_PLL3_CTRL_5r_ENUM
#define TOP_XG_PLL3_CTRL_6r_ENUM BCM56560_A0_TOP_XG_PLL3_CTRL_6r_ENUM
#define TOP_XG_PLL3_CTRL_7r_ENUM BCM56560_A0_TOP_XG_PLL3_CTRL_7r_ENUM
#define TOP_XG_PLL3_CTRL_8r_ENUM BCM56560_A0_TOP_XG_PLL3_CTRL_8r_ENUM
#define TOP_XG_PLL3_CTRL_9r_ENUM BCM56560_A0_TOP_XG_PLL3_CTRL_9r_ENUM
#define TOP_XG_PLL3_STATUSr_ENUM BCM56560_A0_TOP_XG_PLL3_STATUSr_ENUM
#define TOP_XG_PLL_CTRL_0r_ENUM BCM56560_A0_TOP_XG_PLL_CTRL_0r_ENUM
#define TOP_XG_PLL_CTRL_1r_ENUM BCM56560_A0_TOP_XG_PLL_CTRL_1r_ENUM
#define TOP_XG_PLL_CTRL_2r_ENUM BCM56560_A0_TOP_XG_PLL_CTRL_2r_ENUM
#define TOP_XG_PLL_CTRL_3r_ENUM BCM56560_A0_TOP_XG_PLL_CTRL_3r_ENUM
#define TOP_XG_PLL_CTRL_4r_ENUM BCM56560_A0_TOP_XG_PLL_CTRL_4r_ENUM
#define TOP_XG_PLL_CTRL_5r_ENUM BCM56560_A0_TOP_XG_PLL_CTRL_5r_ENUM
#define TOP_XG_PLL_CTRL_6r_ENUM BCM56560_A0_TOP_XG_PLL_CTRL_6r_ENUM
#define TOP_XG_PLL_CTRL_7r_ENUM BCM56560_A0_TOP_XG_PLL_CTRL_7r_ENUM
#define TOP_XG_PLL_CTRL_8r_ENUM BCM56560_A0_TOP_XG_PLL_CTRL_8r_ENUM
#define TOP_XG_PLL_CTRL_9r_ENUM BCM56560_A0_TOP_XG_PLL_CTRL_9r_ENUM
#define TOP_XG_PLL_STATUSr_ENUM BCM56560_A0_TOP_XG_PLL_STATUSr_ENUM
#define TOP_XTAL_CTRLr_ENUM BCM56560_A0_TOP_XTAL_CTRLr_ENUM
#define TOQ_DEBUG_REG1r_ENUM BCM56560_A0_TOQ_DEBUG_REG1r_ENUM
#define TOQ_FATALr_ENUM BCM56560_A0_TOQ_FATALr_ENUM
#define TOQ_MC_CACHE_COUNT_DEBUGr_ENUM BCM56560_A0_TOQ_MC_CACHE_COUNT_DEBUGr_ENUM
#define TOQ_MC_CACHE_DEBUGr_ENUM BCM56560_A0_TOQ_MC_CACHE_DEBUGr_ENUM
#define TOQ_MC_CFG0r_ENUM BCM56560_A0_TOQ_MC_CFG0r_ENUM
#define TOQ_MC_CFG1r_ENUM BCM56560_A0_TOQ_MC_CFG1r_ENUM
#define TOQ_MC_CFG2r_ENUM BCM56560_A0_TOQ_MC_CFG2r_ENUM
#define TOQ_STATUSr_ENUM BCM56560_A0_TOQ_STATUSr_ENUM
#define TOQ_UC_CACHE_COUNT_DEBUGr_ENUM BCM56560_A0_TOQ_UC_CACHE_COUNT_DEBUGr_ENUM
#define TOQ_UC_CACHE_DEBUGr_ENUM BCM56560_A0_TOQ_UC_CACHE_DEBUGr_ENUM
#define TOS_FNm_ENUM BCM56560_A0_TOS_FNm_ENUM
#define TOVRr_ENUM BCM56560_A0_TOVRr_ENUM
#define TPCEr_ENUM BCM56560_A0_TPCEr_ENUM
#define TPFCr_ENUM BCM56560_A0_TPFCr_ENUM
#define TPFC0r_ENUM BCM56560_A0_TPFC0r_ENUM
#define TPFC1r_ENUM BCM56560_A0_TPFC1r_ENUM
#define TPFC2r_ENUM BCM56560_A0_TPFC2r_ENUM
#define TPFC3r_ENUM BCM56560_A0_TPFC3r_ENUM
#define TPFC4r_ENUM BCM56560_A0_TPFC4r_ENUM
#define TPFC5r_ENUM BCM56560_A0_TPFC5r_ENUM
#define TPFC6r_ENUM BCM56560_A0_TPFC6r_ENUM
#define TPFC7r_ENUM BCM56560_A0_TPFC7r_ENUM
#define TPKTr_ENUM BCM56560_A0_TPKTr_ENUM
#define TPOKr_ENUM BCM56560_A0_TPOKr_ENUM
#define TRILL_DROP_CONTROLr_ENUM BCM56560_A0_TRILL_DROP_CONTROLr_ENUM
#define TRILL_DROP_STATSm_ENUM BCM56560_A0_TRILL_DROP_STATSm_ENUM
#define TRILL_RBRIDGE_NICKNAME_SELECTr_ENUM BCM56560_A0_TRILL_RBRIDGE_NICKNAME_SELECTr_ENUM
#define TRPKTr_ENUM BCM56560_A0_TRPKTr_ENUM
#define TRUNK_BITMAPm_ENUM BCM56560_A0_TRUNK_BITMAPm_ENUM
#define TRUNK_CBL_TABLEm_ENUM BCM56560_A0_TRUNK_CBL_TABLEm_ENUM
#define TRUNK_GROUPm_ENUM BCM56560_A0_TRUNK_GROUPm_ENUM
#define TRUNK_MEMBERm_ENUM BCM56560_A0_TRUNK_MEMBERm_ENUM
#define TSCLr_ENUM BCM56560_A0_TSCLr_ENUM
#define TS_TO_CORE_SYNC_ENABLEr_ENUM BCM56560_A0_TS_TO_CORE_SYNC_ENABLEr_ENUM
#define TTL_FNm_ENUM BCM56560_A0_TTL_FNm_ENUM
#define TUCAr_ENUM BCM56560_A0_TUCAr_ENUM
#define TUFLr_ENUM BCM56560_A0_TUFLr_ENUM
#define TVLNr_ENUM BCM56560_A0_TVLNr_ENUM
#define TXCFr_ENUM BCM56560_A0_TXCFr_ENUM
#define TXCLr_ENUM BCM56560_A0_TXCLr_ENUM
#define TXPFr_ENUM BCM56560_A0_TXPFr_ENUM
#define TXPPr_ENUM BCM56560_A0_TXPPr_ENUM
#define TX_CNT_CONFIG_64r_ENUM BCM56560_A0_TX_CNT_CONFIG_64r_ENUM
#define TX_DCB_ENUM BCM56560_A0_TX_DCB_ENUM
#define TX_EEE_LPI_DURATION_COUNTERr_ENUM BCM56560_A0_TX_EEE_LPI_DURATION_COUNTERr_ENUM
#define TX_EEE_LPI_EVENT_COUNTERr_ENUM BCM56560_A0_TX_EEE_LPI_EVENT_COUNTERr_ENUM
#define TX_HCFC_COUNTERr_ENUM BCM56560_A0_TX_HCFC_COUNTERr_ENUM
#define TX_LLFC_LOG_COUNTERr_ENUM BCM56560_A0_TX_LLFC_LOG_COUNTERr_ENUM
#define TX_PKT_CNTr_ENUM BCM56560_A0_TX_PKT_CNTr_ENUM
#define TX_PROT_GROUP_1_1_TABLEm_ENUM BCM56560_A0_TX_PROT_GROUP_1_1_TABLEm_ENUM
#define TX_PROT_GROUP_1_TABLEm_ENUM BCM56560_A0_TX_PROT_GROUP_1_TABLEm_ENUM
#define UDF_CAM_BIST_CONFIGr_ENUM BCM56560_A0_UDF_CAM_BIST_CONFIGr_ENUM
#define UDF_CAM_BIST_DBG_DATAr_ENUM BCM56560_A0_UDF_CAM_BIST_DBG_DATAr_ENUM
#define UDF_CAM_BIST_STATUSr_ENUM BCM56560_A0_UDF_CAM_BIST_STATUSr_ENUM
#define UDF_CAM_DBGCTRLr_ENUM BCM56560_A0_UDF_CAM_DBGCTRLr_ENUM
#define UDF_CONDITIONAL_CHECK_TABLE_CAMm_ENUM BCM56560_A0_UDF_CONDITIONAL_CHECK_TABLE_CAMm_ENUM
#define UDF_CONDITIONAL_CHECK_TABLE_RAMm_ENUM BCM56560_A0_UDF_CONDITIONAL_CHECK_TABLE_RAMm_ENUM
#define UNKNOWN_HGI_BITMAPm_ENUM BCM56560_A0_UNKNOWN_HGI_BITMAPm_ENUM
#define UNKNOWN_MCAST_BLOCK_MASKm_ENUM BCM56560_A0_UNKNOWN_MCAST_BLOCK_MASKm_ENUM
#define UNKNOWN_UCAST_BLOCK_MASKm_ENUM BCM56560_A0_UNKNOWN_UCAST_BLOCK_MASKm_ENUM
#define VFIm_ENUM BCM56560_A0_VFIm_ENUM
#define VFI_1m_ENUM BCM56560_A0_VFI_1m_ENUM
#define VFI_1_PARITY_CONTROLr_ENUM BCM56560_A0_VFI_1_PARITY_CONTROLr_ENUM
#define VFI_PARITY_CONTROLr_ENUM BCM56560_A0_VFI_PARITY_CONTROLr_ENUM
#define VFI_PROFILEm_ENUM BCM56560_A0_VFI_PROFILEm_ENUM
#define VFI_PROFILE_2m_ENUM BCM56560_A0_VFI_PROFILE_2m_ENUM
#define VFP_CAM_BIST_CONFIGr_ENUM BCM56560_A0_VFP_CAM_BIST_CONFIGr_ENUM
#define VFP_CAM_BIST_CONTROLr_ENUM BCM56560_A0_VFP_CAM_BIST_CONTROLr_ENUM
#define VFP_CAM_BIST_DBG_DATAr_ENUM BCM56560_A0_VFP_CAM_BIST_DBG_DATAr_ENUM
#define VFP_CAM_BIST_STATUSr_ENUM BCM56560_A0_VFP_CAM_BIST_STATUSr_ENUM
#define VFP_CAM_CONTROL_SLICE_3_0r_ENUM BCM56560_A0_VFP_CAM_CONTROL_SLICE_3_0r_ENUM
#define VFP_HASH_FIELD_BMAP_TABLE_Am_ENUM BCM56560_A0_VFP_HASH_FIELD_BMAP_TABLE_Am_ENUM
#define VFP_HASH_FIELD_BMAP_TABLE_Bm_ENUM BCM56560_A0_VFP_HASH_FIELD_BMAP_TABLE_Bm_ENUM
#define VFP_KEY_CONTROL_1r_ENUM BCM56560_A0_VFP_KEY_CONTROL_1r_ENUM
#define VFP_KEY_CONTROL_2r_ENUM BCM56560_A0_VFP_KEY_CONTROL_2r_ENUM
#define VFP_POLICY_TABLEm_ENUM BCM56560_A0_VFP_POLICY_TABLEm_ENUM
#define VFP_POLICY_TABLE_RAM_CONTROLr_ENUM BCM56560_A0_VFP_POLICY_TABLE_RAM_CONTROLr_ENUM
#define VFP_SLICE_CONTROLr_ENUM BCM56560_A0_VFP_SLICE_CONTROLr_ENUM
#define VFP_SLICE_MAPr_ENUM BCM56560_A0_VFP_SLICE_MAPr_ENUM
#define VFP_TCAMm_ENUM BCM56560_A0_VFP_TCAMm_ENUM
#define VLAN_CTRLr_ENUM BCM56560_A0_VLAN_CTRLr_ENUM
#define VLAN_MACm_ENUM BCM56560_A0_VLAN_MACm_ENUM
#define VLAN_MEMORY_DBGCTRLr_ENUM BCM56560_A0_VLAN_MEMORY_DBGCTRLr_ENUM
#define VLAN_MEMORY_DBGCTRL_1r_ENUM BCM56560_A0_VLAN_MEMORY_DBGCTRL_1r_ENUM
#define VLAN_MPLSm_ENUM BCM56560_A0_VLAN_MPLSm_ENUM
#define VLAN_MPLS_PARITY_CONTROLr_ENUM BCM56560_A0_VLAN_MPLS_PARITY_CONTROLr_ENUM
#define VLAN_PARITY_CONTROLr_ENUM BCM56560_A0_VLAN_PARITY_CONTROLr_ENUM
#define VLAN_PROFILE_2m_ENUM BCM56560_A0_VLAN_PROFILE_2m_ENUM
#define VLAN_PROFILE_TABm_ENUM BCM56560_A0_VLAN_PROFILE_TABm_ENUM
#define VLAN_PROTOCOLm_ENUM BCM56560_A0_VLAN_PROTOCOLm_ENUM
#define VLAN_PROTOCOL_DATAm_ENUM BCM56560_A0_VLAN_PROTOCOL_DATAm_ENUM
#define VLAN_PROTOCOL_DATA_DBGCTRLr_ENUM BCM56560_A0_VLAN_PROTOCOL_DATA_DBGCTRLr_ENUM
#define VLAN_STG_PARITY_CONTROLr_ENUM BCM56560_A0_VLAN_STG_PARITY_CONTROLr_ENUM
#define VLAN_SUBNETm_ENUM BCM56560_A0_VLAN_SUBNETm_ENUM
#define VLAN_SUBNET_CAM_BIST_CONFIGr_ENUM BCM56560_A0_VLAN_SUBNET_CAM_BIST_CONFIGr_ENUM
#define VLAN_SUBNET_CAM_BIST_DBG_DATAr_ENUM BCM56560_A0_VLAN_SUBNET_CAM_BIST_DBG_DATAr_ENUM
#define VLAN_SUBNET_CAM_BIST_STATUSr_ENUM BCM56560_A0_VLAN_SUBNET_CAM_BIST_STATUSr_ENUM
#define VLAN_SUBNET_CAM_DBGCTRLr_ENUM BCM56560_A0_VLAN_SUBNET_CAM_DBGCTRLr_ENUM
#define VLAN_SUBNET_DATA_DBGCTRLr_ENUM BCM56560_A0_VLAN_SUBNET_DATA_DBGCTRLr_ENUM
#define VLAN_SUBNET_DATA_ONLYm_ENUM BCM56560_A0_VLAN_SUBNET_DATA_ONLYm_ENUM
#define VLAN_SUBNET_ONLYm_ENUM BCM56560_A0_VLAN_SUBNET_ONLYm_ENUM
#define VLAN_TABm_ENUM BCM56560_A0_VLAN_TABm_ENUM
#define VLAN_XLATEm_ENUM BCM56560_A0_VLAN_XLATEm_ENUM
#define VLAN_XLATE_DBGCTRL_0r_ENUM BCM56560_A0_VLAN_XLATE_DBGCTRL_0r_ENUM
#define VLAN_XLATE_DBGCTRL_1r_ENUM BCM56560_A0_VLAN_XLATE_DBGCTRL_1r_ENUM
#define VLAN_XLATE_ECCm_ENUM BCM56560_A0_VLAN_XLATE_ECCm_ENUM
#define VLAN_XLATE_HASH_CONTROLr_ENUM BCM56560_A0_VLAN_XLATE_HASH_CONTROLr_ENUM
#define VLAN_XLATE_LPm_ENUM BCM56560_A0_VLAN_XLATE_LPm_ENUM
#define VLAN_XLATE_LP_DATA_DBGCTRL_0r_ENUM BCM56560_A0_VLAN_XLATE_LP_DATA_DBGCTRL_0r_ENUM
#define VLAN_XLATE_LP_DATA_DBGCTRL_1r_ENUM BCM56560_A0_VLAN_XLATE_LP_DATA_DBGCTRL_1r_ENUM
#define VLAN_XLATE_LP_DATA_DBGCTRL_2r_ENUM BCM56560_A0_VLAN_XLATE_LP_DATA_DBGCTRL_2r_ENUM
#define VOQ_COS_MAPm_ENUM BCM56560_A0_VOQ_COS_MAPm_ENUM
#define VOQ_MOD_MAPm_ENUM BCM56560_A0_VOQ_MOD_MAPm_ENUM
#define VOQ_PORT_MAPm_ENUM BCM56560_A0_VOQ_PORT_MAPm_ENUM
#define VP_CAM_DBGCTRLr_ENUM BCM56560_A0_VP_CAM_DBGCTRLr_ENUM
#define VP_GROUP_CHECK_ENABLEr_ENUM BCM56560_A0_VP_GROUP_CHECK_ENABLEr_ENUM
#define VP_RAM_CONTROL_0r_ENUM BCM56560_A0_VP_RAM_CONTROL_0r_ENUM
#define VP_RAM_CONTROL_1r_ENUM BCM56560_A0_VP_RAM_CONTROL_1r_ENUM
#define VP_SER_CONTROLr_ENUM BCM56560_A0_VP_SER_CONTROLr_ENUM
#define VRFm_ENUM BCM56560_A0_VRFm_ENUM
#define VRF_MASKr_ENUM BCM56560_A0_VRF_MASKr_ENUM
#define VRF_PARITY_CONTROLr_ENUM BCM56560_A0_VRF_PARITY_CONTROLr_ENUM
#define VXLAN_CONTROLr_ENUM BCM56560_A0_VXLAN_CONTROLr_ENUM
#define VXLAN_DEFAULT_NETWORK_SVPr_ENUM BCM56560_A0_VXLAN_DEFAULT_NETWORK_SVPr_ENUM
#define WREDMEMDEBUG_AVG_QSIZE_X_PIPE_TMr_ENUM BCM56560_A0_WREDMEMDEBUG_AVG_QSIZE_X_PIPE_TMr_ENUM
#define WREDMEMDEBUG_CONFIG_X_PIPE_TMr_ENUM BCM56560_A0_WREDMEMDEBUG_CONFIG_X_PIPE_TMr_ENUM
#define WREDMEMDEBUG_DROP_CURVE_PROFILE_TMr_ENUM BCM56560_A0_WREDMEMDEBUG_DROP_CURVE_PROFILE_TMr_ENUM
#define WREDMEMDEBUG_PORT_SP_DROP_THD_X_PIPE_TMr_ENUM BCM56560_A0_WREDMEMDEBUG_PORT_SP_DROP_THD_X_PIPE_TMr_ENUM
#define WREDMEMDEBUG_PORT_SP_SHARED_COUNT_X_PIPE_TMr_ENUM BCM56560_A0_WREDMEMDEBUG_PORT_SP_SHARED_COUNT_X_PIPE_TMr_ENUM
#define WREDMEMDEBUG_QGROUP_DROP_THD_X_PIPE_TMr_ENUM BCM56560_A0_WREDMEMDEBUG_QGROUP_DROP_THD_X_PIPE_TMr_ENUM
#define WREDMEMDEBUG_QGROUP_SHARED_COUNT_X_PIPE_TMr_ENUM BCM56560_A0_WREDMEMDEBUG_QGROUP_SHARED_COUNT_X_PIPE_TMr_ENUM
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_X_PIPE_0_TMr_ENUM BCM56560_A0_WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_X_PIPE_0_TMr_ENUM
#define WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_X_PIPE_0_TMr_ENUM BCM56560_A0_WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_X_PIPE_0_TMr_ENUM
#define WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNT_X_PIPE_TMr_ENUM BCM56560_A0_WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNT_X_PIPE_TMr_ENUM
#define WRED_EN_COR_ERR_RPT_X_PIPEr_ENUM BCM56560_A0_WRED_EN_COR_ERR_RPT_X_PIPEr_ENUM
#define WRED_REFRESH_CONTROLr_ENUM BCM56560_A0_WRED_REFRESH_CONTROLr_ENUM
#define WRED_REFRESH_TICK_ERROR_STATUSr_ENUM BCM56560_A0_WRED_REFRESH_TICK_ERROR_STATUSr_ENUM
#define XLMAC_B0_CLEAR_ECC_STATUSr_ENUM BCM56560_A0_XLMAC_B0_CLEAR_ECC_STATUSr_ENUM
#define XLMAC_B0_CLEAR_FIFO_STATUSr_ENUM BCM56560_A0_XLMAC_B0_CLEAR_FIFO_STATUSr_ENUM
#define XLMAC_B0_CLEAR_RX_LSS_STATUSr_ENUM BCM56560_A0_XLMAC_B0_CLEAR_RX_LSS_STATUSr_ENUM
#define XLMAC_B0_CTRLr_ENUM BCM56560_A0_XLMAC_B0_CTRLr_ENUM
#define XLMAC_B0_E2ECC_DATA_HDR_0r_ENUM BCM56560_A0_XLMAC_B0_E2ECC_DATA_HDR_0r_ENUM
#define XLMAC_B0_E2ECC_DATA_HDR_1r_ENUM BCM56560_A0_XLMAC_B0_E2ECC_DATA_HDR_1r_ENUM
#define XLMAC_B0_E2ECC_MODULE_HDR_0r_ENUM BCM56560_A0_XLMAC_B0_E2ECC_MODULE_HDR_0r_ENUM
#define XLMAC_B0_E2ECC_MODULE_HDR_1r_ENUM BCM56560_A0_XLMAC_B0_E2ECC_MODULE_HDR_1r_ENUM
#define XLMAC_B0_E2EFC_DATA_HDR_0r_ENUM BCM56560_A0_XLMAC_B0_E2EFC_DATA_HDR_0r_ENUM
#define XLMAC_B0_E2EFC_DATA_HDR_1r_ENUM BCM56560_A0_XLMAC_B0_E2EFC_DATA_HDR_1r_ENUM
#define XLMAC_B0_E2EFC_MODULE_HDR_0r_ENUM BCM56560_A0_XLMAC_B0_E2EFC_MODULE_HDR_0r_ENUM
#define XLMAC_B0_E2EFC_MODULE_HDR_1r_ENUM BCM56560_A0_XLMAC_B0_E2EFC_MODULE_HDR_1r_ENUM
#define XLMAC_B0_E2E_CTRLr_ENUM BCM56560_A0_XLMAC_B0_E2E_CTRLr_ENUM
#define XLMAC_B0_ECC_CTRLr_ENUM BCM56560_A0_XLMAC_B0_ECC_CTRLr_ENUM
#define XLMAC_B0_ECC_FORCE_DOUBLE_BIT_ERRr_ENUM BCM56560_A0_XLMAC_B0_ECC_FORCE_DOUBLE_BIT_ERRr_ENUM
#define XLMAC_B0_ECC_FORCE_SINGLE_BIT_ERRr_ENUM BCM56560_A0_XLMAC_B0_ECC_FORCE_SINGLE_BIT_ERRr_ENUM
#define XLMAC_B0_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM BCM56560_A0_XLMAC_B0_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM
#define XLMAC_B0_EEE_CTRLr_ENUM BCM56560_A0_XLMAC_B0_EEE_CTRLr_ENUM
#define XLMAC_B0_EEE_TIMERSr_ENUM BCM56560_A0_XLMAC_B0_EEE_TIMERSr_ENUM
#define XLMAC_B0_FIFO_STATUSr_ENUM BCM56560_A0_XLMAC_B0_FIFO_STATUSr_ENUM
#define XLMAC_B0_GMII_EEE_CTRLr_ENUM BCM56560_A0_XLMAC_B0_GMII_EEE_CTRLr_ENUM
#define XLMAC_B0_HIGIG_HDRr_ENUM BCM56560_A0_XLMAC_B0_HIGIG_HDRr_ENUM
#define XLMAC_B0_HIGIG_HDR_0r_ENUM BCM56560_A0_XLMAC_B0_HIGIG_HDR_0r_ENUM
#define XLMAC_B0_HIGIG_HDR_1r_ENUM BCM56560_A0_XLMAC_B0_HIGIG_HDR_1r_ENUM
#define XLMAC_B0_LAG_FAILOVER_STATUSr_ENUM BCM56560_A0_XLMAC_B0_LAG_FAILOVER_STATUSr_ENUM
#define XLMAC_B0_LLFC_CTRLr_ENUM BCM56560_A0_XLMAC_B0_LLFC_CTRLr_ENUM
#define XLMAC_B0_MEM_CTRLr_ENUM BCM56560_A0_XLMAC_B0_MEM_CTRLr_ENUM
#define XLMAC_B0_MODEr_ENUM BCM56560_A0_XLMAC_B0_MODEr_ENUM
#define XLMAC_B0_PAUSE_CTRLr_ENUM BCM56560_A0_XLMAC_B0_PAUSE_CTRLr_ENUM
#define XLMAC_B0_PFC_CTRLr_ENUM BCM56560_A0_XLMAC_B0_PFC_CTRLr_ENUM
#define XLMAC_B0_PFC_DAr_ENUM BCM56560_A0_XLMAC_B0_PFC_DAr_ENUM
#define XLMAC_B0_PFC_OPCODEr_ENUM BCM56560_A0_XLMAC_B0_PFC_OPCODEr_ENUM
#define XLMAC_B0_PFC_TYPEr_ENUM BCM56560_A0_XLMAC_B0_PFC_TYPEr_ENUM
#define XLMAC_B0_RX_CDC_ECC_STATUSr_ENUM BCM56560_A0_XLMAC_B0_RX_CDC_ECC_STATUSr_ENUM
#define XLMAC_B0_RX_CTRLr_ENUM BCM56560_A0_XLMAC_B0_RX_CTRLr_ENUM
#define XLMAC_B0_RX_LLFC_MSG_FIELDSr_ENUM BCM56560_A0_XLMAC_B0_RX_LLFC_MSG_FIELDSr_ENUM
#define XLMAC_B0_RX_LSS_CTRLr_ENUM BCM56560_A0_XLMAC_B0_RX_LSS_CTRLr_ENUM
#define XLMAC_B0_RX_LSS_STATUSr_ENUM BCM56560_A0_XLMAC_B0_RX_LSS_STATUSr_ENUM
#define XLMAC_B0_RX_MAC_SAr_ENUM BCM56560_A0_XLMAC_B0_RX_MAC_SAr_ENUM
#define XLMAC_B0_RX_MAX_SIZEr_ENUM BCM56560_A0_XLMAC_B0_RX_MAX_SIZEr_ENUM
#define XLMAC_B0_RX_VLAN_TAGr_ENUM BCM56560_A0_XLMAC_B0_RX_VLAN_TAGr_ENUM
#define XLMAC_B0_SPAREr_ENUM BCM56560_A0_XLMAC_B0_SPAREr_ENUM
#define XLMAC_B0_SPARE0r_ENUM BCM56560_A0_XLMAC_B0_SPARE0r_ENUM
#define XLMAC_B0_SPARE1r_ENUM BCM56560_A0_XLMAC_B0_SPARE1r_ENUM
#define XLMAC_B0_TIMESTAMP_ADJUSTr_ENUM BCM56560_A0_XLMAC_B0_TIMESTAMP_ADJUSTr_ENUM
#define XLMAC_B0_TIMESTAMP_BYTE_ADJUSTr_ENUM BCM56560_A0_XLMAC_B0_TIMESTAMP_BYTE_ADJUSTr_ENUM
#define XLMAC_B0_TXFIFO_CELL_CNTr_ENUM BCM56560_A0_XLMAC_B0_TXFIFO_CELL_CNTr_ENUM
#define XLMAC_B0_TXFIFO_CELL_REQ_CNTr_ENUM BCM56560_A0_XLMAC_B0_TXFIFO_CELL_REQ_CNTr_ENUM
#define XLMAC_B0_TX_CDC_ECC_STATUSr_ENUM BCM56560_A0_XLMAC_B0_TX_CDC_ECC_STATUSr_ENUM
#define XLMAC_B0_TX_CRC_CORRUPT_CTRLr_ENUM BCM56560_A0_XLMAC_B0_TX_CRC_CORRUPT_CTRLr_ENUM
#define XLMAC_B0_TX_CTRLr_ENUM BCM56560_A0_XLMAC_B0_TX_CTRLr_ENUM
#define XLMAC_B0_TX_LLFC_MSG_FIELDSr_ENUM BCM56560_A0_XLMAC_B0_TX_LLFC_MSG_FIELDSr_ENUM
#define XLMAC_B0_TX_MAC_SAr_ENUM BCM56560_A0_XLMAC_B0_TX_MAC_SAr_ENUM
#define XLMAC_B0_TX_TIMESTAMP_FIFO_DATAr_ENUM BCM56560_A0_XLMAC_B0_TX_TIMESTAMP_FIFO_DATAr_ENUM
#define XLMAC_B0_TX_TIMESTAMP_FIFO_STATUSr_ENUM BCM56560_A0_XLMAC_B0_TX_TIMESTAMP_FIFO_STATUSr_ENUM
#define XLMAC_B0_VERSION_IDr_ENUM BCM56560_A0_XLMAC_B0_VERSION_IDr_ENUM
#define XLMAC_CLEAR_ECC_STATUSr_ENUM BCM56560_A0_XLMAC_CLEAR_ECC_STATUSr_ENUM
#define XLMAC_CLEAR_FIFO_STATUSr_ENUM BCM56560_A0_XLMAC_CLEAR_FIFO_STATUSr_ENUM
#define XLMAC_CLEAR_RX_LSS_STATUSr_ENUM BCM56560_A0_XLMAC_CLEAR_RX_LSS_STATUSr_ENUM
#define XLMAC_CTRLr_ENUM BCM56560_A0_XLMAC_CTRLr_ENUM
#define XLMAC_E2ECC_DATA_HDRr_ENUM BCM56560_A0_XLMAC_E2ECC_DATA_HDRr_ENUM
#define XLMAC_E2ECC_DATA_HDR_0r_ENUM BCM56560_A0_XLMAC_E2ECC_DATA_HDR_0r_ENUM
#define XLMAC_E2ECC_DATA_HDR_1r_ENUM BCM56560_A0_XLMAC_E2ECC_DATA_HDR_1r_ENUM
#define XLMAC_E2ECC_MODULE_HDRr_ENUM BCM56560_A0_XLMAC_E2ECC_MODULE_HDRr_ENUM
#define XLMAC_E2ECC_MODULE_HDR_0r_ENUM BCM56560_A0_XLMAC_E2ECC_MODULE_HDR_0r_ENUM
#define XLMAC_E2ECC_MODULE_HDR_1r_ENUM BCM56560_A0_XLMAC_E2ECC_MODULE_HDR_1r_ENUM
#define XLMAC_E2EFC_DATA_HDRr_ENUM BCM56560_A0_XLMAC_E2EFC_DATA_HDRr_ENUM
#define XLMAC_E2EFC_DATA_HDR_0r_ENUM BCM56560_A0_XLMAC_E2EFC_DATA_HDR_0r_ENUM
#define XLMAC_E2EFC_DATA_HDR_1r_ENUM BCM56560_A0_XLMAC_E2EFC_DATA_HDR_1r_ENUM
#define XLMAC_E2EFC_MODULE_HDRr_ENUM BCM56560_A0_XLMAC_E2EFC_MODULE_HDRr_ENUM
#define XLMAC_E2EFC_MODULE_HDR_0r_ENUM BCM56560_A0_XLMAC_E2EFC_MODULE_HDR_0r_ENUM
#define XLMAC_E2EFC_MODULE_HDR_1r_ENUM BCM56560_A0_XLMAC_E2EFC_MODULE_HDR_1r_ENUM
#define XLMAC_E2E_CTRLr_ENUM BCM56560_A0_XLMAC_E2E_CTRLr_ENUM
#define XLMAC_ECC_CTRLr_ENUM BCM56560_A0_XLMAC_ECC_CTRLr_ENUM
#define XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_ENUM BCM56560_A0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_ENUM
#define XLMAC_ECC_FORCE_SINGLE_BIT_ERRr_ENUM BCM56560_A0_XLMAC_ECC_FORCE_SINGLE_BIT_ERRr_ENUM
#define XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM BCM56560_A0_XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM
#define XLMAC_EEE_CTRLr_ENUM BCM56560_A0_XLMAC_EEE_CTRLr_ENUM
#define XLMAC_EEE_TIMERSr_ENUM BCM56560_A0_XLMAC_EEE_TIMERSr_ENUM
#define XLMAC_FIFO_STATUSr_ENUM BCM56560_A0_XLMAC_FIFO_STATUSr_ENUM
#define XLMAC_GMII_EEE_CTRLr_ENUM BCM56560_A0_XLMAC_GMII_EEE_CTRLr_ENUM
#define XLMAC_HIGIG_HDRr_ENUM BCM56560_A0_XLMAC_HIGIG_HDRr_ENUM
#define XLMAC_HIGIG_HDR_0r_ENUM BCM56560_A0_XLMAC_HIGIG_HDR_0r_ENUM
#define XLMAC_HIGIG_HDR_1r_ENUM BCM56560_A0_XLMAC_HIGIG_HDR_1r_ENUM
#define XLMAC_LAG_FAILOVER_STATUSr_ENUM BCM56560_A0_XLMAC_LAG_FAILOVER_STATUSr_ENUM
#define XLMAC_LLFC_CTRLr_ENUM BCM56560_A0_XLMAC_LLFC_CTRLr_ENUM
#define XLMAC_MEM_CTRLr_ENUM BCM56560_A0_XLMAC_MEM_CTRLr_ENUM
#define XLMAC_MODEr_ENUM BCM56560_A0_XLMAC_MODEr_ENUM
#define XLMAC_PAUSE_CTRLr_ENUM BCM56560_A0_XLMAC_PAUSE_CTRLr_ENUM
#define XLMAC_PFC_CTRLr_ENUM BCM56560_A0_XLMAC_PFC_CTRLr_ENUM
#define XLMAC_PFC_DAr_ENUM BCM56560_A0_XLMAC_PFC_DAr_ENUM
#define XLMAC_PFC_OPCODEr_ENUM BCM56560_A0_XLMAC_PFC_OPCODEr_ENUM
#define XLMAC_PFC_TYPEr_ENUM BCM56560_A0_XLMAC_PFC_TYPEr_ENUM
#define XLMAC_RX_CDC_ECC_STATUSr_ENUM BCM56560_A0_XLMAC_RX_CDC_ECC_STATUSr_ENUM
#define XLMAC_RX_CTRLr_ENUM BCM56560_A0_XLMAC_RX_CTRLr_ENUM
#define XLMAC_RX_LLFC_MSG_FIELDSr_ENUM BCM56560_A0_XLMAC_RX_LLFC_MSG_FIELDSr_ENUM
#define XLMAC_RX_LSS_CTRLr_ENUM BCM56560_A0_XLMAC_RX_LSS_CTRLr_ENUM
#define XLMAC_RX_LSS_STATUSr_ENUM BCM56560_A0_XLMAC_RX_LSS_STATUSr_ENUM
#define XLMAC_RX_MAC_SAr_ENUM BCM56560_A0_XLMAC_RX_MAC_SAr_ENUM
#define XLMAC_RX_MAX_SIZEr_ENUM BCM56560_A0_XLMAC_RX_MAX_SIZEr_ENUM
#define XLMAC_RX_VLAN_TAGr_ENUM BCM56560_A0_XLMAC_RX_VLAN_TAGr_ENUM
#define XLMAC_SPAREr_ENUM BCM56560_A0_XLMAC_SPAREr_ENUM
#define XLMAC_SPARE0r_ENUM BCM56560_A0_XLMAC_SPARE0r_ENUM
#define XLMAC_SPARE1r_ENUM BCM56560_A0_XLMAC_SPARE1r_ENUM
#define XLMAC_TIMESTAMP_ADJUSTr_ENUM BCM56560_A0_XLMAC_TIMESTAMP_ADJUSTr_ENUM
#define XLMAC_TXFIFO_CELL_CNTr_ENUM BCM56560_A0_XLMAC_TXFIFO_CELL_CNTr_ENUM
#define XLMAC_TXFIFO_CELL_REQ_CNTr_ENUM BCM56560_A0_XLMAC_TXFIFO_CELL_REQ_CNTr_ENUM
#define XLMAC_TX_CDC_ECC_STATUSr_ENUM BCM56560_A0_XLMAC_TX_CDC_ECC_STATUSr_ENUM
#define XLMAC_TX_CRC_CORRUPT_CTRLr_ENUM BCM56560_A0_XLMAC_TX_CRC_CORRUPT_CTRLr_ENUM
#define XLMAC_TX_CTRLr_ENUM BCM56560_A0_XLMAC_TX_CTRLr_ENUM
#define XLMAC_TX_LLFC_MSG_FIELDSr_ENUM BCM56560_A0_XLMAC_TX_LLFC_MSG_FIELDSr_ENUM
#define XLMAC_TX_MAC_SAr_ENUM BCM56560_A0_XLMAC_TX_MAC_SAr_ENUM
#define XLMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM BCM56560_A0_XLMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM
#define XLMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM BCM56560_A0_XLMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM
#define XLMAC_VERSION_IDr_ENUM BCM56560_A0_XLMAC_VERSION_IDr_ENUM
#define XLPORT_CNTMAXSIZEr_ENUM BCM56560_A0_XLPORT_CNTMAXSIZEr_ENUM
#define XLPORT_CONFIGr_ENUM BCM56560_A0_XLPORT_CONFIGr_ENUM
#define XLPORT_ECC_CONTROLr_ENUM BCM56560_A0_XLPORT_ECC_CONTROLr_ENUM
#define XLPORT_EEE_CLOCK_GATEr_ENUM BCM56560_A0_XLPORT_EEE_CLOCK_GATEr_ENUM
#define XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM BCM56560_A0_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM
#define XLPORT_EEE_COUNTER_MODEr_ENUM BCM56560_A0_XLPORT_EEE_COUNTER_MODEr_ENUM
#define XLPORT_EEE_DURATION_TIMER_PULSEr_ENUM BCM56560_A0_XLPORT_EEE_DURATION_TIMER_PULSEr_ENUM
#define XLPORT_ENABLE_REGr_ENUM BCM56560_A0_XLPORT_ENABLE_REGr_ENUM
#define XLPORT_FAULT_LINK_STATUSr_ENUM BCM56560_A0_XLPORT_FAULT_LINK_STATUSr_ENUM
#define XLPORT_FLOW_CONTROL_CONFIGr_ENUM BCM56560_A0_XLPORT_FLOW_CONTROL_CONFIGr_ENUM
#define XLPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM BCM56560_A0_XLPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM
#define XLPORT_FORCE_SINGLE_BIT_ERRORr_ENUM BCM56560_A0_XLPORT_FORCE_SINGLE_BIT_ERRORr_ENUM
#define XLPORT_INTR_ENABLEr_ENUM BCM56560_A0_XLPORT_INTR_ENABLEr_ENUM
#define XLPORT_INTR_STATUSr_ENUM BCM56560_A0_XLPORT_INTR_STATUSr_ENUM
#define XLPORT_LAG_FAILOVER_CONFIGr_ENUM BCM56560_A0_XLPORT_LAG_FAILOVER_CONFIGr_ENUM
#define XLPORT_LED_CHAIN_CONFIGr_ENUM BCM56560_A0_XLPORT_LED_CHAIN_CONFIGr_ENUM
#define XLPORT_LINKSTATUS_DOWNr_ENUM BCM56560_A0_XLPORT_LINKSTATUS_DOWNr_ENUM
#define XLPORT_LINKSTATUS_DOWN_CLEARr_ENUM BCM56560_A0_XLPORT_LINKSTATUS_DOWN_CLEARr_ENUM
#define XLPORT_MAC_CONTROLr_ENUM BCM56560_A0_XLPORT_MAC_CONTROLr_ENUM
#define XLPORT_MAC_RSV_MASKr_ENUM BCM56560_A0_XLPORT_MAC_RSV_MASKr_ENUM
#define XLPORT_MIB_RESETr_ENUM BCM56560_A0_XLPORT_MIB_RESETr_ENUM
#define XLPORT_MIB_RSC0_ECC_STATUSr_ENUM BCM56560_A0_XLPORT_MIB_RSC0_ECC_STATUSr_ENUM
#define XLPORT_MIB_RSC1_ECC_STATUSr_ENUM BCM56560_A0_XLPORT_MIB_RSC1_ECC_STATUSr_ENUM
#define XLPORT_MIB_RSC_ECC_STATUSr_ENUM BCM56560_A0_XLPORT_MIB_RSC_ECC_STATUSr_ENUM
#define XLPORT_MIB_RSC_RAM_CONTROLr_ENUM BCM56560_A0_XLPORT_MIB_RSC_RAM_CONTROLr_ENUM
#define XLPORT_MIB_TSC0_ECC_STATUSr_ENUM BCM56560_A0_XLPORT_MIB_TSC0_ECC_STATUSr_ENUM
#define XLPORT_MIB_TSC1_ECC_STATUSr_ENUM BCM56560_A0_XLPORT_MIB_TSC1_ECC_STATUSr_ENUM
#define XLPORT_MIB_TSC_ECC_STATUSr_ENUM BCM56560_A0_XLPORT_MIB_TSC_ECC_STATUSr_ENUM
#define XLPORT_MIB_TSC_RAM_CONTROLr_ENUM BCM56560_A0_XLPORT_MIB_TSC_RAM_CONTROLr_ENUM
#define XLPORT_MODE_REGr_ENUM BCM56560_A0_XLPORT_MODE_REGr_ENUM
#define XLPORT_POWER_SAVEr_ENUM BCM56560_A0_XLPORT_POWER_SAVEr_ENUM
#define XLPORT_SBUS_CONTROLr_ENUM BCM56560_A0_XLPORT_SBUS_CONTROLr_ENUM
#define XLPORT_SGNDET_EARLYCRSr_ENUM BCM56560_A0_XLPORT_SGNDET_EARLYCRSr_ENUM
#define XLPORT_SOFT_RESETr_ENUM BCM56560_A0_XLPORT_SOFT_RESETr_ENUM
#define XLPORT_SPARE0_REGr_ENUM BCM56560_A0_XLPORT_SPARE0_REGr_ENUM
#define XLPORT_SW_FLOW_CONTROLr_ENUM BCM56560_A0_XLPORT_SW_FLOW_CONTROLr_ENUM
#define XLPORT_TSC_PLL_LOCK_STATUSr_ENUM BCM56560_A0_XLPORT_TSC_PLL_LOCK_STATUSr_ENUM
#define XLPORT_TS_TIMER_31_0_REGr_ENUM BCM56560_A0_XLPORT_TS_TIMER_31_0_REGr_ENUM
#define XLPORT_TS_TIMER_47_32_REGr_ENUM BCM56560_A0_XLPORT_TS_TIMER_47_32_REGr_ENUM
#define XLPORT_WC_UCMEM_CTRLr_ENUM BCM56560_A0_XLPORT_WC_UCMEM_CTRLr_ENUM
#define XLPORT_WC_UCMEM_DATAm_ENUM BCM56560_A0_XLPORT_WC_UCMEM_DATAm_ENUM
#define XLPORT_XGXS0_CTRL_REGr_ENUM BCM56560_A0_XLPORT_XGXS0_CTRL_REGr_ENUM
#define XLPORT_XGXS0_LN0_STATUS0_REGr_ENUM BCM56560_A0_XLPORT_XGXS0_LN0_STATUS0_REGr_ENUM
#define XLPORT_XGXS0_LN1_STATUS0_REGr_ENUM BCM56560_A0_XLPORT_XGXS0_LN1_STATUS0_REGr_ENUM
#define XLPORT_XGXS0_LN2_STATUS0_REGr_ENUM BCM56560_A0_XLPORT_XGXS0_LN2_STATUS0_REGr_ENUM
#define XLPORT_XGXS0_LN3_STATUS0_REGr_ENUM BCM56560_A0_XLPORT_XGXS0_LN3_STATUS0_REGr_ENUM
#define XLPORT_XGXS0_STATUS0_REGr_ENUM BCM56560_A0_XLPORT_XGXS0_STATUS0_REGr_ENUM
#define XLPORT_XGXS_COUNTER_MODEr_ENUM BCM56560_A0_XLPORT_XGXS_COUNTER_MODEr_ENUM
#define XPORT_TO_MMU_BKPr_ENUM BCM56560_A0_XPORT_TO_MMU_BKPr_ENUM
#define XTHOLr_ENUM BCM56560_A0_XTHOLr_ENUM

#endif /* CDK_EXCLUDE_CHIPLESS_TYPES */

#endif /* __BCM56560_A0_ENUM_H__ */
