csim:
- folder csim


csynth_design:
- folder syn

cosim_design -rtl vhdl -tool xsim:
- folder sim
- sim/tv/cdatfile .dat files created from testbench input files
- sim/wrapc/ results of c simulation using .dat files
- sim/tv/rtldatfile .dat files created by vhdl simulation
- sim/wrapc_pc/ results of vhdl simulation converted back to images

export_design -flow impl -rtl vhdl -format ip_catalog -description "Sobel-Filter" -vendor "ime" -library "image_processing" -version "1.1.12" -display_name "sobel_filter"
- create ip block
- synthesis and implement design
- folder impl
