/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  reg [7:0] celloutsig_0_18z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [11:0] celloutsig_0_27z;
  reg [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [31:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(celloutsig_0_7z[2] | celloutsig_0_5z);
  assign celloutsig_0_14z = celloutsig_0_6z | ~(celloutsig_0_10z);
  assign celloutsig_0_26z = celloutsig_0_12z | ~(in_data[83]);
  assign celloutsig_1_11z = in_data[169] ^ celloutsig_1_8z[0];
  assign celloutsig_1_18z = celloutsig_1_0z[0] ^ celloutsig_1_15z[2];
  assign celloutsig_0_5z = celloutsig_0_2z[3] ^ celloutsig_0_0z[2];
  assign celloutsig_1_3z = { in_data[112:106], celloutsig_1_1z } / { 1'h1, in_data[139:134], celloutsig_1_2z };
  assign celloutsig_0_24z = { celloutsig_0_22z[5:4], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_9z } / { 1'h1, celloutsig_0_12z, celloutsig_0_7z[2:1], celloutsig_0_7z[2], celloutsig_0_12z };
  assign celloutsig_0_25z = { celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_14z } / { 1'h1, celloutsig_0_18z[6:0] };
  assign celloutsig_0_3z = in_data[77:67] === { celloutsig_0_2z[6:3], celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_17z } === { celloutsig_1_15z[1:0], celloutsig_1_18z, celloutsig_1_7z };
  assign celloutsig_0_10z = in_data[29:16] === { celloutsig_0_0z[1], 1'h0, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, 1'h0, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_6z = { in_data[30:16], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z } >= { celloutsig_0_0z[5:2], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_20z = { in_data[73:65], 1'h0, celloutsig_0_2z } >= { celloutsig_0_11z[3:1], celloutsig_0_7z[2:1], celloutsig_0_7z[2], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_13z = { celloutsig_0_11z[5:1], celloutsig_0_3z, celloutsig_0_10z } <= { celloutsig_0_2z[5:4], 1'h0, celloutsig_0_3z, celloutsig_0_4z, 1'h0, celloutsig_0_8z };
  assign celloutsig_1_1z = { in_data[154:150], celloutsig_1_0z, celloutsig_1_0z } <= { in_data[164:156], celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_1z, celloutsig_1_9z } && { celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z } && { celloutsig_0_7z[2:1], celloutsig_0_7z[2], celloutsig_0_2z };
  assign celloutsig_0_12z = celloutsig_0_2z[4:0] && { celloutsig_0_0z[0], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_1_2z = in_data[152:125] && { in_data[153:131], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_4z = in_data[73] & ~(in_data[57]);
  assign celloutsig_1_4z = { celloutsig_1_0z[3], celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, celloutsig_1_3z[6:2] };
  assign celloutsig_0_11z = { in_data[92:83], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_5z } % { 1'h1, celloutsig_0_8z, celloutsig_0_2z, 1'h0, celloutsig_0_3z };
  assign celloutsig_0_22z = { celloutsig_0_0z[3:0], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_14z } % { 1'h1, in_data[28], celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_8z, in_data[0] };
  assign celloutsig_0_17z = celloutsig_0_2z[8:1] % { 1'h1, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_27z = { 1'h0, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_5z } % { 1'h1, in_data[67:64], celloutsig_0_24z, 1'h0 };
  assign celloutsig_1_0z = in_data[116:113] % { 1'h1, in_data[143:141] };
  assign celloutsig_1_9z = celloutsig_1_4z[2] ? celloutsig_1_6z[13:8] : in_data[177:172];
  assign celloutsig_1_8z = ~ celloutsig_1_6z[13:9];
  assign celloutsig_1_7z = celloutsig_1_3z[6:3] ~^ celloutsig_1_3z[3:0];
  assign celloutsig_1_15z = { in_data[190:188], celloutsig_1_11z } ~^ { celloutsig_1_0z[2:1], celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_1_10z = ~((celloutsig_1_4z[4] & celloutsig_1_6z[13]) | celloutsig_1_8z[0]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_0z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[62:56];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_18z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_18z = { celloutsig_0_11z[4:1], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_15z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_2z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_2z = in_data[23:15];
  assign celloutsig_1_5z = ~((celloutsig_1_4z[0] & in_data[124]) | (in_data[125] & in_data[181]));
  assign celloutsig_0_15z = ~((celloutsig_0_6z & celloutsig_0_7z[2]) | (celloutsig_0_14z & celloutsig_0_0z[0]));
  assign celloutsig_0_16z = ~((celloutsig_0_7z[1] & celloutsig_0_12z) | (1'h0 & celloutsig_0_8z));
  assign { celloutsig_0_7z[1], celloutsig_0_7z[2] } = ~ { celloutsig_0_6z, celloutsig_0_3z };
  assign { celloutsig_1_6z[0], celloutsig_1_6z[8], celloutsig_1_6z[12:11], celloutsig_1_6z[7], celloutsig_1_6z[3], celloutsig_1_6z[10], celloutsig_1_6z[6], celloutsig_1_6z[2], celloutsig_1_6z[9], celloutsig_1_6z[5], celloutsig_1_6z[1], celloutsig_1_6z[31:13] } = { celloutsig_1_1z, celloutsig_1_0z[3], celloutsig_1_0z[3:2], celloutsig_1_0z[2], celloutsig_1_0z[2:1], celloutsig_1_0z[1], celloutsig_1_0z[1:0], celloutsig_1_0z[0], celloutsig_1_0z[0], in_data[137:119] } ~^ { celloutsig_1_0z[0], celloutsig_1_3z[4], celloutsig_1_3z[0], celloutsig_1_3z[7], celloutsig_1_3z[3], celloutsig_1_0z[3], celloutsig_1_3z[6], celloutsig_1_3z[2], celloutsig_1_0z[2], celloutsig_1_3z[5], celloutsig_1_3z[1], celloutsig_1_0z[1], celloutsig_1_3z[6:3], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z[7:1] };
  assign celloutsig_0_7z[0] = celloutsig_0_7z[2];
  assign celloutsig_1_6z[4] = celloutsig_1_6z[12];
  assign { out_data[128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
