// Seed: 2701937437
module module_0 (
    input id_2,
    output logic id_3,
    output id_4,
    input id_5,
    output reg id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    input id_10,
    output id_11,
    output id_12,
    output id_13,
    output id_14
);
  logic id_15;
  logic id_16;
  initial begin
    id_6  <= id_5;
    id_14 <= id_5;
  end
endmodule
