graph: { title: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\arch\ARM\cortex_m\src\cm4f\cortex_m_svd-dwt.ads"
node: { title: "cortex_m_svd__dwt__ctrl_registerIP" label: "Ctrl_Registerip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\arch\ARM\cortex_m\src\cm4f\cortex_m_svd-dwt.ads:25:9\n16 bytes (static)" }
node: { title: "cortex_m_svd__dwt__dwt_peripheralIP" label: "Dwt_Peripheralip\nC:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\arch\ARM\cortex_m\src\cm4f\cortex_m_svd-dwt.ads:98:9\n16 bytes (static)" }
edge: { sourcename: "cortex_m_svd__dwt__dwt_peripheralIP" targetname: "cortex_m_svd__dwt__ctrl_registerIP" label: "C:\dev\repo\BSc-electrical-engineering\assignments\ASYD_AdaSpark\ada_library_v2\arch\ARM\cortex_m\src\cm4f\cortex_m_svd-dwt.ads:100:7" }
}
