<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Young_03_MultifunctionalALU_32bit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MultifunctionalALU_32bit_M.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MultifunctionalALU_32bit_M.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MultifunctionalALU_32bit_M.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MultifunctionalALU_32bit_M.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultifunctionalALU_32bit_M.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MultifunctionalALU_32bit_M.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MultifunctionalALU_32bit_M.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MultifunctionalALU_32bit_M.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultifunctionalALU_32bit_M_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MultifunctionalALU_32bit_M_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MultifunctionalALU_32bit_M_Test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultifunctionalALU_32bit_M_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MultifunctionalALU_32bit_M_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MultifunctionalALU_32bit_M_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MultifunctionalALU_32bit_M_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MultifunctionalALU_32bit_M_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Test_M.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Test_M.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Test_M.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Test_M.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_M.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Test_M.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Test_M.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Test_M.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_M_Test1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Test_M_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Test_M_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Test_M_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1619074828" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1619074828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623861446" xil_pn:in_ck="7270424166989973205" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1623861446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MultifunctionalALU_32bit_M.v"/>
      <outfile xil_pn:name="MultifunctionalALU_32bit_M_Test.v"/>
      <outfile xil_pn:name="Test_M.v"/>
      <outfile xil_pn:name="Test_M_Test1.v"/>
    </transform>
    <transform xil_pn:end_ts="1623859853" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5693330810086676251" xil_pn:start_ts="1623859853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623859853" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4568221100137132675" xil_pn:start_ts="1623859853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623859853" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4049840876320366484" xil_pn:start_ts="1623859853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1623861446" xil_pn:in_ck="7270424166989973205" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1623861446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MultifunctionalALU_32bit_M.v"/>
      <outfile xil_pn:name="MultifunctionalALU_32bit_M_Test.v"/>
      <outfile xil_pn:name="Test_M.v"/>
      <outfile xil_pn:name="Test_M_Test1.v"/>
    </transform>
    <transform xil_pn:end_ts="1623861449" xil_pn:in_ck="7270424166989973205" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1572377783507301145" xil_pn:start_ts="1623861446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MultifunctionalALU_32bit_M_Test_beh.prj"/>
      <outfile xil_pn:name="MultifunctionalALU_32bit_M_Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1623861450" xil_pn:in_ck="-5682723872006733530" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1898342352515250428" xil_pn:start_ts="1623861449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MultifunctionalALU_32bit_M_Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1619072569" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1619072569">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623862796" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7243311077936083327" xil_pn:start_ts="1623862796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623862796" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4236585848547150793" xil_pn:start_ts="1623862796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623862796" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1623862796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623862796" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-423342410417165277" xil_pn:start_ts="1623862796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623862796" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1623862796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623862796" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6057552494579239981" xil_pn:start_ts="1623862796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1623862806" xil_pn:in_ck="-4248361301568366941" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="7295334113962170534" xil_pn:start_ts="1623862796">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Test_M.lso"/>
      <outfile xil_pn:name="Test_M.ngc"/>
      <outfile xil_pn:name="Test_M.ngr"/>
      <outfile xil_pn:name="Test_M.prj"/>
      <outfile xil_pn:name="Test_M.stx"/>
      <outfile xil_pn:name="Test_M.syr"/>
      <outfile xil_pn:name="Test_M.xst"/>
      <outfile xil_pn:name="Test_M_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
