// Seed: 1144696383
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output uwire id_0,
    output wand  id_1,
    input  tri0  id_2,
    output uwire id_3,
    input  wor   id_4
);
  wire id_6;
  buf primCall (id_0, id_2);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7
  );
endmodule
module module_2 ();
  wire id_1, id_2;
  assign module_3.type_5 = 0;
  wire id_3;
  wire id_4 = id_2;
endmodule
module module_3 (
    input  uwire id_0,
    input  wor   id_1,
    output tri0  id_2,
    output tri   id_3
);
  if (id_1) assign id_2 = -1 == id_0;
  module_2 modCall_1 ();
endmodule
