Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jan 11 19:42:50 2022
| Host         : DESKTOP-MSQB66V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_final_timing_summary_routed.rpt -pb UART_final_timing_summary_routed.pb -rpx UART_final_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_final
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.401        0.000                      0                  437        0.106        0.000                      0                  437        4.500        0.000                       0                   227  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.401        0.000                      0                  437        0.106        0.000                      0                  437        4.500        0.000                       0                   227  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 uart/flt/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/rb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 1.598ns (25.123%)  route 4.763ns (74.877%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.564     5.085    uart/flt/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  uart/flt/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     5.603 r  uart/flt/c_reg[1]/Q
                         net (fo=17, routed)          1.449     7.052    uart/flt/c[1]
    SLICE_X5Y35          LUT5 (Prop_lut5_I3_O)        0.152     7.204 r  uart/flt/ovf_OBUF_inst_i_24/O
                         net (fo=2, routed)           0.963     8.167    uart/flt/multiplier2/wallaceTreeLL/s6
    SLICE_X6Y35          LUT5 (Prop_lut5_I4_O)        0.355     8.522 r  uart/flt/rb[5]_i_9/O
                         net (fo=2, routed)           0.825     9.347    uart/flt/rb[5]_i_9_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.331     9.678 r  uart/flt/rb[5]_i_3/O
                         net (fo=2, routed)           0.416    10.094    uart/flt/multiplier2/resultRca1[5]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.124    10.218 r  uart/flt/rb[6]_i_4/O
                         net (fo=2, routed)           0.469    10.687    uart/flt/multiplier2/rippleCarryAdder3/c6
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.118    10.805 r  uart/flt/rb[6]_i_1/O
                         net (fo=1, routed)           0.641    11.446    uart/flt/product2[6]
    SLICE_X6Y34          FDRE                                         r  uart/flt/rb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.511    14.852    uart/flt/clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  uart/flt/rb_reg[6]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X6Y34          FDRE (Setup_fdre_C_D)       -0.230    14.847    uart/flt/rb_reg[6]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 uart/flt/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/rb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.728ns (27.569%)  route 4.540ns (72.431%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.564     5.085    uart/flt/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  uart/flt/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     5.603 r  uart/flt/c_reg[1]/Q
                         net (fo=17, routed)          1.449     7.052    uart/flt/c[1]
    SLICE_X5Y35          LUT5 (Prop_lut5_I3_O)        0.152     7.204 r  uart/flt/ovf_OBUF_inst_i_24/O
                         net (fo=2, routed)           0.963     8.167    uart/flt/multiplier2/wallaceTreeLL/s6
    SLICE_X6Y35          LUT5 (Prop_lut5_I4_O)        0.355     8.522 r  uart/flt/rb[5]_i_9/O
                         net (fo=2, routed)           0.825     9.347    uart/flt/rb[5]_i_9_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.331     9.678 r  uart/flt/rb[5]_i_3/O
                         net (fo=2, routed)           0.416    10.094    uart/flt/multiplier2/resultRca1[5]
    SLICE_X7Y35          LUT6 (Prop_lut6_I5_O)        0.124    10.218 r  uart/flt/rb[6]_i_4/O
                         net (fo=2, routed)           0.469    10.687    uart/flt/multiplier2/rippleCarryAdder3/c6
    SLICE_X7Y35          LUT3 (Prop_lut3_I2_O)        0.124    10.811 r  uart/flt/ovf_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.418    11.229    uart/flt/multiplier2/rippleCarryAdder3/c7
    SLICE_X7Y33          LUT3 (Prop_lut3_I2_O)        0.124    11.353 r  uart/flt/rb[7]_i_1/O
                         net (fo=1, routed)           0.000    11.353    uart/flt/product2[7]
    SLICE_X7Y33          FDRE                                         r  uart/flt/rb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.510    14.851    uart/flt/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  uart/flt/rb_reg[7]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)        0.031    15.107    uart/flt/rb_reg[7]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -11.353    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 uart/flt/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.514ns (24.998%)  route 4.543ns (75.002%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.564     5.085    uart/flt/clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  uart/flt/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  uart/flt/b_reg[1]/Q
                         net (fo=15, routed)          1.022     6.626    uart/flt/b[1]
    SLICE_X8Y34          LUT2 (Prop_lut2_I0_O)        0.152     6.778 f  uart/flt/c[4]_i_9/O
                         net (fo=2, routed)           0.436     7.214    uart/flt/c[4]_i_9_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I1_O)        0.348     7.562 r  uart/flt/c[6]_i_12/O
                         net (fo=1, routed)           0.839     8.401    uart/flt/multiplier1/wallaceTreeLL/c5
    SLICE_X8Y32          LUT5 (Prop_lut5_I1_O)        0.124     8.525 r  uart/flt/c[6]_i_7/O
                         net (fo=2, routed)           0.770     9.295    uart/flt/multiplier1/wallaceTreeLL/rc5
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.124     9.419 r  uart/flt/c[6]_i_3/O
                         net (fo=4, routed)           0.661    10.080    uart/flt/multiplier1/resultRca1[6]
    SLICE_X8Y33          LUT5 (Prop_lut5_I3_O)        0.124    10.204 r  uart/flt/c[7]_i_2/O
                         net (fo=2, routed)           0.813    11.018    uart/flt/result[7]
    SLICE_X6Y33          LUT4 (Prop_lut4_I3_O)        0.124    11.142 r  uart/flt/c[7]_i_1/O
                         net (fo=1, routed)           0.000    11.142    uart/flt/c[7]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  uart/flt/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.510    14.851    uart/flt/clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  uart/flt/c_reg[7]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X6Y33          FDRE (Setup_fdre_C_D)        0.077    15.153    uart/flt/c_reg[7]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -11.142    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.026ns  (required time - arrival time)
  Source:                 uart/flt/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/ra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 1.540ns (25.318%)  route 4.543ns (74.682%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.564     5.085    uart/flt/clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  uart/flt/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  uart/flt/b_reg[1]/Q
                         net (fo=15, routed)          1.022     6.626    uart/flt/b[1]
    SLICE_X8Y34          LUT2 (Prop_lut2_I0_O)        0.152     6.778 f  uart/flt/c[4]_i_9/O
                         net (fo=2, routed)           0.436     7.214    uart/flt/c[4]_i_9_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I1_O)        0.348     7.562 r  uart/flt/c[6]_i_12/O
                         net (fo=1, routed)           0.839     8.401    uart/flt/multiplier1/wallaceTreeLL/c5
    SLICE_X8Y32          LUT5 (Prop_lut5_I1_O)        0.124     8.525 r  uart/flt/c[6]_i_7/O
                         net (fo=2, routed)           0.770     9.295    uart/flt/multiplier1/wallaceTreeLL/rc5
    SLICE_X9Y33          LUT6 (Prop_lut6_I2_O)        0.124     9.419 r  uart/flt/c[6]_i_3/O
                         net (fo=4, routed)           0.661    10.080    uart/flt/multiplier1/resultRca1[6]
    SLICE_X8Y33          LUT5 (Prop_lut5_I3_O)        0.124    10.204 r  uart/flt/c[7]_i_2/O
                         net (fo=2, routed)           0.813    11.018    uart/flt/result[7]
    SLICE_X6Y33          LUT4 (Prop_lut4_I0_O)        0.150    11.168 r  uart/flt/ra[7]_i_1/O
                         net (fo=1, routed)           0.000    11.168    uart/flt/ra[7]_i_1_n_0
    SLICE_X6Y33          FDRE                                         r  uart/flt/ra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.510    14.851    uart/flt/clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  uart/flt/ra_reg[7]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X6Y33          FDRE (Setup_fdre_C_D)        0.118    15.194    uart/flt/ra_reg[7]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                  4.026    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 uart/flt/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 1.390ns (24.880%)  route 4.197ns (75.120%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.564     5.085    uart/flt/clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  uart/flt/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  uart/flt/b_reg[1]/Q
                         net (fo=15, routed)          1.022     6.626    uart/flt/b[1]
    SLICE_X8Y34          LUT2 (Prop_lut2_I0_O)        0.152     6.778 r  uart/flt/c[4]_i_9/O
                         net (fo=2, routed)           0.506     7.284    uart/flt/c[4]_i_9_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I5_O)        0.348     7.632 r  uart/flt/c[4]_i_5/O
                         net (fo=5, routed)           1.210     8.842    uart/flt/multiplier1/wallaceTreeLL/s5
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.966 r  uart/flt/c[6]_i_9/O
                         net (fo=2, routed)           0.788     9.754    uart/flt/c[6]_i_9_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.878 r  uart/flt/c[5]_i_2/O
                         net (fo=2, routed)           0.670    10.548    uart/flt/result[5]
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.124    10.672 r  uart/flt/c[5]_i_1/O
                         net (fo=1, routed)           0.000    10.672    uart/flt/c[5]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  uart/flt/c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.443    14.784    uart/flt/clk_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  uart/flt/c_reg[5]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.077    15.086    uart/flt/c_reg[5]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.431ns  (required time - arrival time)
  Source:                 uart/flt/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/ra_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 1.414ns (25.202%)  route 4.197ns (74.798%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.564     5.085    uart/flt/clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  uart/flt/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  uart/flt/b_reg[1]/Q
                         net (fo=15, routed)          1.022     6.626    uart/flt/b[1]
    SLICE_X8Y34          LUT2 (Prop_lut2_I0_O)        0.152     6.778 r  uart/flt/c[4]_i_9/O
                         net (fo=2, routed)           0.506     7.284    uart/flt/c[4]_i_9_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I5_O)        0.348     7.632 r  uart/flt/c[4]_i_5/O
                         net (fo=5, routed)           1.210     8.842    uart/flt/multiplier1/wallaceTreeLL/s5
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.966 r  uart/flt/c[6]_i_9/O
                         net (fo=2, routed)           0.788     9.754    uart/flt/c[6]_i_9_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.878 r  uart/flt/c[5]_i_2/O
                         net (fo=2, routed)           0.670    10.548    uart/flt/result[5]
    SLICE_X8Y33          LUT4 (Prop_lut4_I0_O)        0.148    10.696 r  uart/flt/ra[5]_i_1/O
                         net (fo=1, routed)           0.000    10.696    uart/flt/ra[5]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  uart/flt/ra_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.443    14.784    uart/flt/clk_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  uart/flt/ra_reg[5]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.118    15.127    uart/flt/ra_reg[5]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                  4.431    

Slack (MET) :             4.657ns  (required time - arrival time)
  Source:                 uart/flt/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/rb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.363ns  (logic 1.480ns (27.596%)  route 3.883ns (72.404%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.564     5.085    uart/flt/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  uart/flt/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.518     5.603 r  uart/flt/c_reg[1]/Q
                         net (fo=17, routed)          1.449     7.052    uart/flt/c[1]
    SLICE_X5Y35          LUT5 (Prop_lut5_I3_O)        0.152     7.204 r  uart/flt/ovf_OBUF_inst_i_24/O
                         net (fo=2, routed)           0.963     8.167    uart/flt/multiplier2/wallaceTreeLL/s6
    SLICE_X6Y35          LUT5 (Prop_lut5_I4_O)        0.355     8.522 r  uart/flt/rb[5]_i_9/O
                         net (fo=2, routed)           0.825     9.347    uart/flt/rb[5]_i_9_n_0
    SLICE_X7Y34          LUT6 (Prop_lut6_I2_O)        0.331     9.678 r  uart/flt/rb[5]_i_3/O
                         net (fo=2, routed)           0.646    10.324    uart/flt/multiplier2/resultRca1[5]
    SLICE_X7Y33          LUT6 (Prop_lut6_I5_O)        0.124    10.448 r  uart/flt/rb[5]_i_1/O
                         net (fo=1, routed)           0.000    10.448    uart/flt/product2[5]
    SLICE_X7Y33          FDRE                                         r  uart/flt/rb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.510    14.851    uart/flt/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  uart/flt/rb_reg[5]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)        0.029    15.105    uart/flt/rb_reg[5]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  4.657    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 uart/flt/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/ra_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.390ns (27.126%)  route 3.734ns (72.874%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.564     5.085    uart/flt/clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  uart/flt/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  uart/flt/b_reg[1]/Q
                         net (fo=15, routed)          1.022     6.626    uart/flt/b[1]
    SLICE_X8Y34          LUT2 (Prop_lut2_I0_O)        0.152     6.778 r  uart/flt/c[4]_i_9/O
                         net (fo=2, routed)           0.506     7.284    uart/flt/c[4]_i_9_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I5_O)        0.348     7.632 r  uart/flt/c[4]_i_5/O
                         net (fo=5, routed)           1.210     8.842    uart/flt/multiplier1/wallaceTreeLL/s5
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.966 f  uart/flt/c[6]_i_9/O
                         net (fo=2, routed)           0.436     9.402    uart/flt/c[6]_i_9_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I4_O)        0.124     9.526 r  uart/flt/c[6]_i_4/O
                         net (fo=4, routed)           0.559    10.085    uart/flt/multiplier1/rippleCarryAdder3/c6
    SLICE_X8Y33          LUT6 (Prop_lut6_I2_O)        0.124    10.209 r  uart/flt/ra[6]_i_1/O
                         net (fo=1, routed)           0.000    10.209    uart/flt/ra[6]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  uart/flt/ra_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.443    14.784    uart/flt/clk_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  uart/flt/ra_reg[6]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.079    15.088    uart/flt/ra_reg[6]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 uart/flt/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 1.390ns (27.174%)  route 3.725ns (72.826%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.564     5.085    uart/flt/clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  uart/flt/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  uart/flt/b_reg[1]/Q
                         net (fo=15, routed)          1.022     6.626    uart/flt/b[1]
    SLICE_X8Y34          LUT2 (Prop_lut2_I0_O)        0.152     6.778 r  uart/flt/c[4]_i_9/O
                         net (fo=2, routed)           0.506     7.284    uart/flt/c[4]_i_9_n_0
    SLICE_X8Y32          LUT6 (Prop_lut6_I5_O)        0.348     7.632 r  uart/flt/c[4]_i_5/O
                         net (fo=5, routed)           1.210     8.842    uart/flt/multiplier1/wallaceTreeLL/s5
    SLICE_X10Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.966 f  uart/flt/c[6]_i_9/O
                         net (fo=2, routed)           0.436     9.402    uart/flt/c[6]_i_9_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I4_O)        0.124     9.526 r  uart/flt/c[6]_i_4/O
                         net (fo=4, routed)           0.550    10.076    uart/flt/multiplier1/rippleCarryAdder3/c6
    SLICE_X8Y33          LUT6 (Prop_lut6_I2_O)        0.124    10.200 r  uart/flt/c[6]_i_1/O
                         net (fo=1, routed)           0.000    10.200    uart/flt/c[6]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  uart/flt/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.443    14.784    uart/flt/clk_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  uart/flt/c_reg[6]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.081    15.090    uart/flt/c_reg[6]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 uart/flt/rd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/yn_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.461ns (32.601%)  route 3.020ns (67.399%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.624     5.145    uart/flt/clk_IBUF_BUFG
    SLICE_X6Y31          FDRE                                         r  uart/flt/rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  uart/flt/rd_reg[2]/Q
                         net (fo=2, routed)           0.945     6.608    uart/flt/rd[2]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.124     6.732 r  uart/flt/yn[4]_i_2/O
                         net (fo=3, routed)           1.035     7.768    uart/flt/rippleCarryAdder2/c3
    SLICE_X6Y31          LUT5 (Prop_lut5_I4_O)        0.153     7.921 r  uart/flt/yn[6]_i_2/O
                         net (fo=3, routed)           0.440     8.360    uart/flt/rippleCarryAdder2/c5
    SLICE_X6Y30          LUT5 (Prop_lut5_I4_O)        0.324     8.684 r  uart/flt/yn[7]_i_3/O
                         net (fo=2, routed)           0.407     9.092    uart/flt/rippleCarryAdder2/c7
    SLICE_X7Y30          LUT3 (Prop_lut3_I2_O)        0.342     9.434 r  uart/flt/yn[7]_i_2/O
                         net (fo=1, routed)           0.193     9.627    uart/flt/sum2[7]
    SLICE_X6Y30          FDRE                                         r  uart/flt/yn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         1.506    14.847    uart/flt/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  uart/flt/yn_reg[7]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X6Y30          FDRE (Setup_fdre_C_D)       -0.230    14.855    uart/flt/yn_reg[7]
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  5.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 uart/flt/rb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/rc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.588     1.471    uart/flt/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  uart/flt/rb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  uart/flt/rb_reg[7]/Q
                         net (fo=1, routed)           0.054     1.666    uart/flt/rb_reg_n_0_[7]
    SLICE_X6Y33          LUT5 (Prop_lut5_I3_O)        0.045     1.711 r  uart/flt/rc[7]_i_1/O
                         net (fo=1, routed)           0.000     1.711    uart/flt/sum[7]
    SLICE_X6Y33          FDRE                                         r  uart/flt/rc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.857     1.984    uart/flt/clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  uart/flt/rc_reg[7]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.121     1.605    uart/flt/rc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uart/flt/yn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/y_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.937%)  route 0.070ns (33.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.586     1.469    uart/flt/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  uart/flt/yn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uart/flt/yn_reg[3]/Q
                         net (fo=2, routed)           0.070     1.680    uart/flt/yn[3]
    SLICE_X4Y31          FDRE                                         r  uart/flt/y_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.855     1.982    uart/flt/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  uart/flt/y_reg[3]_lopt_replica/C
                         clock pessimism             -0.513     1.469    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.076     1.545    uart/flt/y_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart/flt/yn_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.585     1.468    uart/flt/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  uart/flt/yn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  uart/flt/yn_reg[5]/Q
                         net (fo=2, routed)           0.056     1.688    uart/flt/yn[5]
    SLICE_X6Y30          FDRE                                         r  uart/flt/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.854     1.981    uart/flt/clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  uart/flt/y_reg[5]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.060     1.528    uart/flt/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart/flt/xn2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/xn2_pipeline_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.561     1.444    uart/flt/clk_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  uart/flt/xn2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart/flt/xn2_reg[7]/Q
                         net (fo=1, routed)           0.110     1.695    uart/flt/xn2[7]
    SLICE_X9Y32          FDRE                                         r  uart/flt/xn2_pipeline_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.828     1.955    uart/flt/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  uart/flt/xn2_pipeline_reg[7]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.078     1.535    uart/flt/xn2_pipeline_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uart/flt/xn2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/xn2_pipeline_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.561     1.444    uart/flt/clk_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  uart/flt/xn2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart/flt/xn2_reg[6]/Q
                         net (fo=1, routed)           0.110     1.695    uart/flt/xn2[6]
    SLICE_X9Y32          FDRE                                         r  uart/flt/xn2_pipeline_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.828     1.955    uart/flt/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  uart/flt/xn2_pipeline_reg[6]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.076     1.533    uart/flt/xn2_pipeline_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uart/flt/yn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.201%)  route 0.129ns (47.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.586     1.469    uart/flt/clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  uart/flt/yn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uart/flt/yn_reg[2]/Q
                         net (fo=2, routed)           0.129     1.739    uart/flt/yn[2]
    SLICE_X3Y31          FDRE                                         r  uart/flt/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.857     1.984    uart/flt/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  uart/flt/y_reg[2]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.070     1.576    uart/flt/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uart/flt/xn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.122%)  route 0.140ns (42.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.445    uart/flt/clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  uart/flt/xn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/flt/xn_reg[2]/Q
                         net (fo=4, routed)           0.140     1.726    uart/flt/xn[2]
    SLICE_X10Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.771 r  uart/flt/b[2]_i_1/O
                         net (fo=1, routed)           0.000     1.771    uart/flt/b[2]_i_1_n_0
    SLICE_X10Y35         FDRE                                         r  uart/flt/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.831     1.958    uart/flt/clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  uart/flt/b_reg[2]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X10Y35         FDRE (Hold_fdre_C_D)         0.120     1.600    uart/flt/b_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart/receiver/rx_data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/xn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.562     1.445    uart/receiver/clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  uart/receiver/rx_data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  uart/receiver/rx_data_out_reg[3]/Q
                         net (fo=1, routed)           0.117     1.726    uart/flt/xn_reg[7]_0[3]
    SLICE_X9Y36          FDRE                                         r  uart/flt/xn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.831     1.958    uart/flt/clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  uart/flt/xn_reg[3]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.072     1.552    uart/flt/xn_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 uart/flt/xn2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/xn2_pipeline_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.560     1.443    uart/flt/clk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  uart/flt/xn2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  uart/flt/xn2_reg[5]/Q
                         net (fo=1, routed)           0.116     1.723    uart/flt/xn2[5]
    SLICE_X9Y32          FDRE                                         r  uart/flt/xn2_pipeline_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.828     1.955    uart/flt/clk_IBUF_BUFG
    SLICE_X9Y32          FDRE                                         r  uart/flt/xn2_pipeline_reg[5]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X9Y32          FDRE (Hold_fdre_C_D)         0.071     1.548    uart/flt/xn2_pipeline_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart/flt/xn1_pipeline_001_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/flt/ra_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.589     1.472    uart/flt/clk_IBUF_BUFG
    SLICE_X7Y34          FDRE                                         r  uart/flt/xn1_pipeline_001_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart/flt/xn1_pipeline_001_reg[3]/Q
                         net (fo=1, routed)           0.140     1.753    uart/flt/xn1_pipeline_001[3]
    SLICE_X6Y34          LUT4 (Prop_lut4_I3_O)        0.046     1.799 r  uart/flt/ra[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    uart/flt/ra[3]_i_1_n_0
    SLICE_X6Y34          FDRE                                         r  uart/flt/ra_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=226, routed)         0.858     1.985    uart/flt/clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  uart/flt/ra_reg[3]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.131     1.616    uart/flt/ra_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    tx_button_controller/pause_counter.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    tx_button_controller/pause_counter.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35    tx_button_controller/pause_counter.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35    tx_button_controller/pause_counter.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    tx_button_controller/pause_counter.count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    tx_button_controller/pause_counter.count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    tx_button_controller/pause_counter.count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    tx_button_controller/pause_counter.count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    tx_button_controller/pause_counter.count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    uart/flt/a_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    uart/flt/c_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    uart/flt/d_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    uart/flt/n_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y35   uart/flt/n_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y35   uart/flt/n_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y35   uart/flt/n_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y35   uart/flt/n_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y35   uart/flt/n_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    uart/flt/ra_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    tx_button_controller/pause_counter.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    tx_button_controller/pause_counter.count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    tx_button_controller/pause_counter.count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    tx_button_controller/pause_counter.count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    tx_button_controller/pause_counter.count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    tx_button_controller/pause_counter.count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    tx_button_controller/pause_counter.count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    tx_button_controller/pause_counter.count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    tx_button_controller/pause_counter.count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    tx_button_controller/pause_counter.count_reg[6]/C



