[2025-09-17 01:14:16] START suite=qualcomm_srv trace=srv516_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv516_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2584675 heartbeat IPC: 3.869 cumulative IPC: 3.869 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4998753 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4998753 cumulative IPC: 4.001 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 4998754 heartbeat IPC: 4.142 cumulative IPC: 5 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 12852579 heartbeat IPC: 1.273 cumulative IPC: 1.273 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 20700761 heartbeat IPC: 1.274 cumulative IPC: 1.274 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 28512646 heartbeat IPC: 1.28 cumulative IPC: 1.276 (Simulation time: 00 hr 04 min 19 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 36343279 heartbeat IPC: 1.277 cumulative IPC: 1.276 (Simulation time: 00 hr 05 min 20 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 44165878 heartbeat IPC: 1.278 cumulative IPC: 1.277 (Simulation time: 00 hr 06 min 26 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 51988560 heartbeat IPC: 1.278 cumulative IPC: 1.277 (Simulation time: 00 hr 07 min 34 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv516_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 59920426 heartbeat IPC: 1.261 cumulative IPC: 1.275 (Simulation time: 00 hr 08 min 40 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 67827138 heartbeat IPC: 1.265 cumulative IPC: 1.273 (Simulation time: 00 hr 09 min 46 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 75723045 heartbeat IPC: 1.266 cumulative IPC: 1.273 (Simulation time: 00 hr 10 min 51 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 78625603 cumulative IPC: 1.272 (Simulation time: 00 hr 11 min 53 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 78625603 cumulative IPC: 1.272 (Simulation time: 00 hr 11 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv516_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.272 instructions: 100000000 cycles: 78625603
CPU 0 Branch Prediction Accuracy: 92.66% MPKI: 13.04 Average ROB Occupancy at Mispredict: 31.07
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08477
BRANCH_INDIRECT: 0.3677
BRANCH_CONDITIONAL: 11.22
BRANCH_DIRECT_CALL: 0.4186
BRANCH_INDIRECT_CALL: 0.5425
BRANCH_RETURN: 0.4041


====Backend Stall Breakdown====
ROB_STALL: 13391
LQ_STALL: 0
SQ_STALL: 59582


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 2.7345314

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 13391

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 4897

cpu0->cpu0_STLB TOTAL        ACCESS:    2106915 HIT:    2106282 MISS:        633 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2106915 HIT:    2106282 MISS:        633 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 95.57 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9401034 HIT:    8950873 MISS:     450161 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7685660 HIT:    7307062 MISS:     378598 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     576431 HIT:     524459 MISS:      51972 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1137822 HIT:    1118853 MISS:      18969 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1121 HIT:        499 MISS:        622 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.15 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15870724 HIT:    7759734 MISS:    8110990 MSHR_MERGE:    2042082
cpu0->cpu0_L1I LOAD         ACCESS:   15870724 HIT:    7759734 MISS:    8110990 MSHR_MERGE:    2042082
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 12.52 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30422919 HIT:   26576216 MISS:    3846703 MSHR_MERGE:    1652397
cpu0->cpu0_L1D LOAD         ACCESS:   16591663 HIT:   14498049 MISS:    2093614 MSHR_MERGE:     476862
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13829990 HIT:   12078054 MISS:    1751936 MSHR_MERGE:    1175503
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1266 HIT:        113 MISS:       1153 MSHR_MERGE:         32
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.09 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13001257 HIT:   10722899 MISS:    2278358 MSHR_MERGE:    1153043
cpu0->cpu0_ITLB LOAD         ACCESS:   13001257 HIT:   10722899 MISS:    2278358 MSHR_MERGE:    1153043
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.01 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28875117 HIT:   27557281 MISS:    1317836 MSHR_MERGE:     336236
cpu0->cpu0_DTLB LOAD         ACCESS:   28875117 HIT:   27557281 MISS:    1317836 MSHR_MERGE:     336236
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.066 cycles
cpu0->LLC TOTAL        ACCESS:     521476 HIT:     512054 MISS:       9422 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     378598 HIT:     369336 MISS:       9262 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      51972 HIT:      51968 MISS:          4 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      90284 HIT:      90279 MISS:          5 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        622 HIT:        471 MISS:        151 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          8
  ROW_BUFFER_MISS:       9409
  AVG DBUS CONGESTED CYCLE: 2.988
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         11
  FULL:          0
Channel 0 REFRESHES ISSUED:       6552

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       549006       562053        32029          601
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           37           66           15
  STLB miss resolved @ L2C                0           46          195          328           33
  STLB miss resolved @ LLC                0           24          158          338           35
  STLB miss resolved @ MEM                0            0           64           97           69

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             194820        54438      1593268        64315           10
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            7            0
  STLB miss resolved @ L2C                0            1            0            1            0
  STLB miss resolved @ LLC                0            6            0           24            0
  STLB miss resolved @ MEM                0            0            0            8            0
[2025-09-17 01:26:10] END   suite=qualcomm_srv trace=srv516_ap (rc=0)
