#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 13 16:41:49 2023
# Process ID: 2368495
# Current directory: /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/synth_1
# Command line: vivado -log kria_bd_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source kria_bd_wrapper.tcl
# Log file: /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/synth_1/kria_bd_wrapper.vds
# Journal file: /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/synth_1/vivado.jou
# Running On: linux-20, OS: Linux, CPU Frequency: 1995.192 MHz, CPU Physical cores: 20, Host memory: 45765 MB
#-----------------------------------------------------------
source kria_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1730.699 ; gain = 113.992 ; free physical = 2796 ; free virtual = 20308
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1809.363 ; gain = 78.664 ; free physical = 2678 ; free virtual = 20270
Command: synth_design -top kria_bd_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2368639
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:2518]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2965.266 ; gain = 236.730 ; free physical = 2391 ; free virtual = 18977
Synthesis current peak Physical Memory [PSS] (MB): peak = 2539.868; parent = 2291.743; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3985.379; parent = 2978.145; children = 1007.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kria_bd_wrapper' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/hdl/kria_bd_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'kria_bd' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:12]
INFO: [Synth 8-638] synthesizing module 'kria_bd_axi_gpio_0_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_0_0/synth/kria_bd_axi_gpio_0_0.vhd:86]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_0_0/synth/kria_bd_axi_gpio_0_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'kria_bd_axi_gpio_0_0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_0_0/synth/kria_bd_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'kria_bd_axi_gpio_1_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_1_0/synth/kria_bd_axi_gpio_1_0.vhd:86]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_1_0/synth/kria_bd_axi_gpio_1_0.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'kria_bd_axi_gpio_1_0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_1_0/synth/kria_bd_axi_gpio_1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'kria_bd_axi_intc_0_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/synth/kria_bd_axi_intc_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_INSTANCE bound to: kria_bd_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111111101 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111111111 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_intc' declared at '/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/802b/hdl/axi_intc_v4_1_vh_rfs.vhd:3452' bound to instance 'U0' of component 'axi_intc' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/synth/kria_bd_axi_intc_0_0.vhd:185]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/802b/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
INFO: [Synth 8-638] synthesizing module 'intc_core' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/802b/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/802b/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/802b/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
INFO: [Synth 8-256] done synthesizing module 'kria_bd_axi_intc_0_0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/synth/kria_bd_axi_intc_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'kria_bd_axi_quad_spi_0_2' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_quad_spi_0_2/synth/kria_bd_axi_quad_spi_0_2.vhd:97]
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynquplus - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_XIP_PERF_MODE bound to: 1 - type: integer 
	Parameter C_BYTE_LEVEL_INTERRUPT_EN bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 2 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 4 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 32 - type: integer 
	Parameter C_NEW_SEQ_EN bound to: 1 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at '/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:36498' bound to instance 'U0' of component 'axi_quad_spi' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_quad_spi_0_2/synth/kria_bd_axi_quad_spi_0_2.vhd:290]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:36738]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:34994]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO0_I_REG' to cell 'FD' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:35463]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO1_I_REG' to cell 'FD' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:35474]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO2_I_REG' to cell 'FD' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:35485]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO3_I_REG' to cell 'FD' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:35497]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:19206]
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_1' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:2455]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_2' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:2463]
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_1' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:14941]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_1_CDC' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:15988]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_2' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:15996]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_3' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:16004]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_4' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:16012]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_RST_AX2S_1_CDC_1' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:16677]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_RST_AX2S_2' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:16685]
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:14941]
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1f1f - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151' bound to instance 'RX_FIFO_II' of component 'xpm_fifo_async' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:21050]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1885]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:283]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1058]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_v3_2_26_counter_f' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_v3_2_26_counter_f' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_async' declared at '/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151' bound to instance 'xpm_fifo_async_inst' of component 'xpm_fifo_async' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:1932]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_async__parameterized1' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_async__parameterized1' (0#1) [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2151]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:13465]
INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:13465]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:8775]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'MST_TRANS_INHIBIT_D1_I' to cell 'FD' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:9350]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_II' to cell 'FD' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:9378]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_III' to cell 'FD' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:9390]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_IV' to cell 'FD' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:9402]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_V' to cell 'FD' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:9426]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_REG' to cell 'FD' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:9505]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SCK_I_REG' to cell 'FD' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:9588]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SCK_O_NE_4_FDRE_INST' to cell 'FDRE' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:10685]
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:8775]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:13820]
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_I' to cell 'FDRE' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:14027]
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_I' to cell 'FDRE' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:14027]
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:13820]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:19206]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:34994]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:36738]
INFO: [Synth 8-256] done synthesizing module 'kria_bd_axi_quad_spi_0_2' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_quad_spi_0_2/synth/kria_bd_axi_quad_spi_0_2.vhd:97]
WARNING: [Synth 8-7071] port 'io0_t' of module 'kria_bd_axi_quad_spi_0_2' is unconnected for instance 'axi_quad_spi_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:263]
WARNING: [Synth 8-7071] port 'io1_o' of module 'kria_bd_axi_quad_spi_0_2' is unconnected for instance 'axi_quad_spi_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:263]
WARNING: [Synth 8-7071] port 'io1_t' of module 'kria_bd_axi_quad_spi_0_2' is unconnected for instance 'axi_quad_spi_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:263]
WARNING: [Synth 8-7071] port 'sck_t' of module 'kria_bd_axi_quad_spi_0_2' is unconnected for instance 'axi_quad_spi_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:263]
WARNING: [Synth 8-7071] port 'ss_t' of module 'kria_bd_axi_quad_spi_0_2' is unconnected for instance 'axi_quad_spi_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:263]
WARNING: [Synth 8-7023] instance 'axi_quad_spi_0' of module 'kria_bd_axi_quad_spi_0_2' has 33 connections declared, but only 28 given [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:263]
INFO: [Synth 8-638] synthesizing module 'kria_bd_axi_timer_0_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_timer_0_0/synth/kria_bd_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at '/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:2088' bound to instance 'U0' of component 'axi_timer' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_timer_0_0/synth/kria_bd_axi_timer_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:2143]
INFO: [Synth 8-638] synthesizing module 'tc_core' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1704]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:82805' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1438]
INFO: [Synth 8-638] synthesizing module 'axi_timer_v2_0_29_counter_f' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_timer_v2_0_29_counter_f' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1438]
INFO: [Synth 8-638] synthesizing module 'timer_control' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:1704]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/22b2/hdl/axi_timer_v2_0_vh_rfs.vhd:2143]
INFO: [Synth 8-256] done synthesizing module 'kria_bd_axi_timer_0_0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_timer_0_0/synth/kria_bd_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-7071] port 'generateout0' of module 'kria_bd_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:292]
WARNING: [Synth 8-7071] port 'generateout1' of module 'kria_bd_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:292]
WARNING: [Synth 8-7071] port 'pwm0' of module 'kria_bd_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:292]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'kria_bd_axi_timer_0_0' has 26 connections declared, but only 23 given [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:292]
INFO: [Synth 8-6157] synthesizing module 'kria_bd_clk_wiz_0_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'kria_bd_clk_wiz_0_0_clk_wiz' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80245]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 12.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 60 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:80245]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'kria_bd_clk_wiz_0_0_clk_wiz' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'kria_bd_clk_wiz_0_0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.v:70]
WARNING: [Synth 8-7071] port 'locked' of module 'kria_bd_clk_wiz_0_0' is unconnected for instance 'clk_wiz_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:316]
WARNING: [Synth 8-7023] instance 'clk_wiz_0' of module 'kria_bd_clk_wiz_0_0' has 6 connections declared, but only 5 given [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:316]
INFO: [Synth 8-638] synthesizing module 'kria_bd_proc_sys_reset_0_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_0/synth/kria_bd_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_0/synth/kria_bd_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'kria_bd_proc_sys_reset_0_0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_0/synth/kria_bd_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'kria_bd_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:322]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'kria_bd_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:322]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'kria_bd_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:322]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'kria_bd_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:322]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'kria_bd_proc_sys_reset_0_0' has 10 connections declared, but only 6 given [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:322]
INFO: [Synth 8-638] synthesizing module 'kria_bd_proc_sys_reset_0_1' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_1/synth/kria_bd_proc_sys_reset_0_1.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_1/synth/kria_bd_proc_sys_reset_0_1.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'kria_bd_proc_sys_reset_0_1' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_1/synth/kria_bd_proc_sys_reset_0_1.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'kria_bd_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_1' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:329]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'kria_bd_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_1' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:329]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'kria_bd_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_1' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:329]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'kria_bd_proc_sys_reset_0_1' is unconnected for instance 'proc_sys_reset_1' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:329]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_1' of module 'kria_bd_proc_sys_reset_0_1' has 10 connections declared, but only 6 given [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:329]
INFO: [Synth 8-638] synthesizing module 'kria_bd_proc_sys_reset_1_1' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_1/synth/kria_bd_proc_sys_reset_1_1.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_1/synth/kria_bd_proc_sys_reset_1_1.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'kria_bd_proc_sys_reset_1_1' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_1/synth/kria_bd_proc_sys_reset_1_1.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'kria_bd_proc_sys_reset_1_1' is unconnected for instance 'proc_sys_reset_2' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:336]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'kria_bd_proc_sys_reset_1_1' is unconnected for instance 'proc_sys_reset_2' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:336]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'kria_bd_proc_sys_reset_1_1' is unconnected for instance 'proc_sys_reset_2' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:336]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'kria_bd_proc_sys_reset_1_1' is unconnected for instance 'proc_sys_reset_2' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:336]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_2' of module 'kria_bd_proc_sys_reset_1_1' has 10 connections declared, but only 6 given [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:336]
INFO: [Synth 8-6157] synthesizing module 'kria_bd_ps8_0_axi_periph_1' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:553]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_14NLIQW' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:1797]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_14NLIQW' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:1797]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_5V1BAJ' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:1929]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_5V1BAJ' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:1929]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_JMI7SF' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:2061]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_JMI7SF' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:2061]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1HKX8RW' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:2193]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1HKX8RW' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:2193]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1QL0JC7' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:2325]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1QL0JC7' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:2325]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_SCFI5G' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:2457]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_SCFI5G' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:2457]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_EWDQ8W' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:2603]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_EWDQ8W' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:2603]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_60ZPO4' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:2749]
INFO: [Synth 8-6157] synthesizing module 'kria_bd_auto_pc_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_auto_pc_0/synth/kria_bd_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_axi_protocol_converter' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4225]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_aw_channel' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3970]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_cmd_translator' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3463]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_incr_cmd' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_incr_cmd' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_wrap_cmd' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2901]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_wrap_cmd' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2901]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_cmd_translator' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3463]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3223]
INFO: [Synth 8-226] default block is never used [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3223]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_aw_channel' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3970]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_b_channel' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3605]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_b_channel' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3605]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_ar_channel' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4081]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3333]
INFO: [Synth 8-226] default block is never used [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3333]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_ar_channel' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4081]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_r_channel' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3810]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized1' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized1' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized2' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized2' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2815]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s_r_channel' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3810]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'SI_REG' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized3' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized3' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized4' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized4' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized5' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized5' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized6' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized6' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'MI_REG' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_b2s' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_27_axi_protocol_converter' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4807]
INFO: [Synth 8-6155] done synthesizing module 'kria_bd_auto_pc_0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_auto_pc_0/synth/kria_bd_auto_pc_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_60ZPO4' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:2749]
INFO: [Synth 8-6157] synthesizing module 'kria_bd_xbar_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_xbar_0/synth/kria_bd_xbar_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_crossbar_sasd' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:61]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_decoder' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:793]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_decerr_slave' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter_sasd' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_addr_arbiter_sasd' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_splitter' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_splitter' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_28_splitter__parameterized0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_splitter__parameterized0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4460]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized7' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized7' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_crossbar_sasd' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:1239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_28_axi_crossbar' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:4883]
INFO: [Synth 8-6155] done synthesizing module 'kria_bd_xbar_0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_xbar_0/synth/kria_bd_xbar_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'kria_bd_ps8_0_axi_periph_1' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:553]
WARNING: [Synth 8-7071] port 'M05_AXI_araddr' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M05_AXI_arprot' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M05_AXI_arvalid' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M05_AXI_awaddr' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M05_AXI_awprot' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M05_AXI_awvalid' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M05_AXI_bready' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M05_AXI_rready' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M05_AXI_wdata' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M05_AXI_wstrb' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M05_AXI_wvalid' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M06_AXI_araddr' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M06_AXI_arprot' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M06_AXI_arvalid' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M06_AXI_awaddr' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M06_AXI_awprot' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M06_AXI_awvalid' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M06_AXI_bready' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M06_AXI_rready' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M06_AXI_wdata' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M06_AXI_wstrb' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7071] port 'M06_AXI_wvalid' of module 'kria_bd_ps8_0_axi_periph_1' is unconnected for instance 'ps8_0_axi_periph' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
WARNING: [Synth 8-7023] instance 'ps8_0_axi_periph' of module 'kria_bd_ps8_0_axi_periph_1' has 178 connections declared, but only 156 given [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:343]
INFO: [Synth 8-6157] synthesizing module 'kria_bd_xlconcat_1_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_xlconcat_1_0/synth/kria_bd_xlconcat_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'kria_bd_xlconcat_1_0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_xlconcat_1_0/synth/kria_bd_xlconcat_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'kria_bd_xlslice_0_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_xlslice_0_0/synth/kria_bd_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'kria_bd_xlslice_0_0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_xlslice_0_0/synth/kria_bd_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'kria_bd_zynq_ultra_ps_e_0_0' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/synth/kria_bd_zynq_ultra_ps_e_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFG_PS' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1317]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_PS' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1317]
INFO: [Synth 8-6157] synthesizing module 'PS8' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:110670]
INFO: [Synth 8-6155] done synthesizing module 'PS8' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:110670]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:4703]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:4704]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:4716]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:4717]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3893]
INFO: [Synth 8-6155] done synthesizing module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:68]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/synth/kria_bd_zynq_ultra_ps_e_0_0.v:256]
INFO: [Synth 8-6155] done synthesizing module 'kria_bd_zynq_ultra_ps_e_0_0' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/synth/kria_bd_zynq_ultra_ps_e_0_0.v:53]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'kria_bd_zynq_ultra_ps_e_0_0' has 49 connections declared, but only 42 given [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:508]
INFO: [Synth 8-6155] done synthesizing module 'kria_bd' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/synth/kria_bd.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75902]
INFO: [Synth 8-6155] done synthesizing module 'kria_bd_wrapper' (0#1) [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/hdl/kria_bd_wrapper.v:12]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT0_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/6219/hdl/axi_gpio_v2_0_vh_rfs.vhd:384]
WARNING: [Synth 8-6014] Unused sequential element ack_or_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/802b/hdl/axi_intc_v4_1_vh_rfs.vhd:2682]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3017]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:758]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pf_ic_rc.gae_ic_std.ram_aempty_i_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:758]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-6014] Unused sequential element SR_5_Tx_Empty_d1_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:9321]
WARNING: [Synth 8-6014] Unused sequential element spisel_once_1_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:9570]
WARNING: [Synth 8-6014] Unused sequential element sck_i_d1_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:9606]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d2_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:9713]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d3_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:9714]
WARNING: [Synth 8-6014] Unused sequential element RX_DATA_SCK_RATIO_2_GEN1.Ratio_Count_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:9900]
WARNING: [Synth 8-6014] Unused sequential element RX_DATA_SCK_RATIO_2_GEN1.Count_trigger_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:9920]
WARNING: [Synth 8-6014] Unused sequential element RX_DATA_SCK_RATIO_2_GEN1.Count_trigger_d1_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:9936]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:10949]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_1dly_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:10950]
WARNING: [Synth 8-6014] Unused sequential element MODF_strobe_int_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:10979]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d1_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:19837]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d2_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:19838]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.Bus2IP_WrCE_d3_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:19839]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_d1_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:19938]
WARNING: [Synth 8-6014] Unused sequential element LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_RdAck_core_reg_1_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:19940]
WARNING: [Synth 8-3848] Net cfgclk in module/entity qspi_core_interface does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:19183]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity qspi_core_interface does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:19184]
WARNING: [Synth 8-3848] Net eos in module/entity qspi_core_interface does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:19185]
WARNING: [Synth 8-3848] Net preq in module/entity qspi_core_interface does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:19186]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:19187]
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:34885]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:34893]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:34897]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:34898]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:34899]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:34913]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:34917]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:34918]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:34919]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:34920]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:34921]
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:36681]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:36682]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:36685]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:36686]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:36691]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:36692]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:36695]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:36696]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:36711]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/75b9/hdl/axi_quad_spi_v3_2_rfs.vhd:36712]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:392]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1412]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1413]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1414]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1415]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 3222.078 ; gain = 493.543 ; free physical = 2247 ; free virtual = 19002
Synthesis current peak Physical Memory [PSS] (MB): peak = 2785.994; parent = 2537.916; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4229.316; parent = 3222.082; children = 1007.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3233.953 ; gain = 505.418 ; free physical = 2240 ; free virtual = 19000
Synthesis current peak Physical Memory [PSS] (MB): peak = 2785.994; parent = 2537.916; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.191; parent = 3233.957; children = 1007.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 3233.953 ; gain = 505.418 ; free physical = 2240 ; free virtual = 19000
Synthesis current peak Physical Memory [PSS] (MB): peak = 2785.994; parent = 2537.916; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4241.191; parent = 3233.957; children = 1007.234
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3244.922 ; gain = 0.000 ; free physical = 2221 ; free virtual = 18999
INFO: [Netlist 29-17] Analyzing 504 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_0_0/kria_bd_axi_gpio_0_0_board.xdc] for cell 'kria_bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_0_0/kria_bd_axi_gpio_0_0_board.xdc] for cell 'kria_bd_i/axi_gpio_0/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_1/kria_bd_proc_sys_reset_1_1.xdc] for cell 'kria_bd_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_1/kria_bd_proc_sys_reset_1_1.xdc] for cell 'kria_bd_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_1/kria_bd_proc_sys_reset_1_1_board.xdc] for cell 'kria_bd_i/proc_sys_reset_2/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_1/kria_bd_proc_sys_reset_1_1_board.xdc] for cell 'kria_bd_i/proc_sys_reset_2/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_quad_spi_0_2/kria_bd_axi_quad_spi_0_2.xdc] for cell 'kria_bd_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_quad_spi_0_2/kria_bd_axi_quad_spi_0_2.xdc] for cell 'kria_bd_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_quad_spi_0_2/kria_bd_axi_quad_spi_0_2_board.xdc] for cell 'kria_bd_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_quad_spi_0_2/kria_bd_axi_quad_spi_0_2_board.xdc] for cell 'kria_bd_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_1_0/kria_bd_axi_gpio_1_0.xdc] for cell 'kria_bd_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_1_0/kria_bd_axi_gpio_1_0.xdc] for cell 'kria_bd_i/axi_gpio_1/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_1_0/kria_bd_axi_gpio_1_0_board.xdc] for cell 'kria_bd_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_1_0/kria_bd_axi_gpio_1_0_board.xdc] for cell 'kria_bd_i/axi_gpio_1/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_timer_0_0/kria_bd_axi_timer_0_0.xdc] for cell 'kria_bd_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_timer_0_0/kria_bd_axi_timer_0_0.xdc] for cell 'kria_bd_i/axi_timer_0/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_0_0/kria_bd_axi_gpio_0_0.xdc] for cell 'kria_bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_0_0/kria_bd_axi_gpio_0_0.xdc] for cell 'kria_bd_i/axi_gpio_0/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/kria_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'kria_bd_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3362.766 ; gain = 0.000 ; free physical = 2016 ; free virtual = 18904
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/kria_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'kria_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/kria_bd_axi_intc_0_0.xdc] for cell 'kria_bd_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/kria_bd_axi_intc_0_0.xdc] for cell 'kria_bd_i/axi_intc_0/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_1/kria_bd_proc_sys_reset_0_1.xdc] for cell 'kria_bd_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_1/kria_bd_proc_sys_reset_0_1.xdc] for cell 'kria_bd_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_1/kria_bd_proc_sys_reset_0_1_board.xdc] for cell 'kria_bd_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_1/kria_bd_proc_sys_reset_0_1_board.xdc] for cell 'kria_bd_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_0/kria_bd_proc_sys_reset_0_0.xdc] for cell 'kria_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_0/kria_bd_proc_sys_reset_0_0.xdc] for cell 'kria_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_0/kria_bd_proc_sys_reset_0_0_board.xdc] for cell 'kria_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_0/kria_bd_proc_sys_reset_0_0_board.xdc] for cell 'kria_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.xdc] for cell 'kria_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.xdc] for cell 'kria_bd_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kria_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kria_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0_board.xdc] for cell 'kria_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0_board.xdc] for cell 'kria_bd_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.srcs/constrs_1/new/fan_pinout.xdc]
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.srcs/constrs_1/new/fan_pinout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.srcs/constrs_1/new/fan_pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kria_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kria_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.srcs/constrs_1/new/pmod_pinout.xdc]
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.srcs/constrs_1/new/pmod_pinout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.srcs/constrs_1/new/pmod_pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kria_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kria_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.srcs/constrs_1/new/spi_pinout.xdc]
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.srcs/constrs_1/new/spi_pinout.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.srcs/constrs_1/new/spi_pinout.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kria_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kria_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kria_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kria_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/kria_bd_axi_intc_0_0_clocks.xdc] for cell 'kria_bd_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/kria_bd_axi_intc_0_0_clocks.xdc] for cell 'kria_bd_i/axi_intc_0/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_quad_spi_0_2/kria_bd_axi_quad_spi_0_2_clocks.xdc] for cell 'kria_bd_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_quad_spi_0_2/kria_bd_axi_quad_spi_0_2_clocks.xdc] for cell 'kria_bd_i/axi_quad_spi_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kria_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kria_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kria_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kria_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3362.766 ; gain = 0.000 ; free physical = 1992 ; free virtual = 18889
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 439 instances were transformed.
  BUFG => BUFGCE: 3 instances
  FD => FDRE: 11 instances
  FDR => FDRE: 362 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instance 
  FDRSE => FDRSE (FDRE, LUT4, VCC): 42 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 16 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3362.766 ; gain = 0.000 ; free physical = 1990 ; free virtual = 18889
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 3362.766 ; gain = 634.230 ; free physical = 2004 ; free virtual = 18973
Synthesis current peak Physical Memory [PSS] (MB): peak = 2785.994; parent = 2537.916; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4370.004; parent = 3362.770; children = 1007.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 3362.766 ; gain = 634.230 ; free physical = 2003 ; free virtual = 18973
Synthesis current peak Physical Memory [PSS] (MB): peak = 2785.994; parent = 2537.916; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4370.004; parent = 3362.770; children = 1007.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for kria_bd_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/kria_bd_zynq_ultra_ps_e_0_0.xdc, line 26).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/zynq_ultra_ps_e_0/inst. (constraint file  /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/clk_wiz_0/inst. (constraint file  /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/synth_1/dont_touch.xdc, line 64).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/proc_sys_reset_0/U0. (constraint file  /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/synth_1/dont_touch.xdc, line 72).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/proc_sys_reset_1/U0. (constraint file  /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/synth_1/dont_touch.xdc, line 78).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_intc_0/U0. (constraint file  /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/synth_1/dont_touch.xdc, line 84).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_gpio_0/U0. (constraint file  /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/synth_1/dont_touch.xdc, line 92).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_timer_0/U0. (constraint file  /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/synth_1/dont_touch.xdc, line 100).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_gpio_1/U0. (constraint file  /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/synth_1/dont_touch.xdc, line 105).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_quad_spi_0/U0. (constraint file  /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/synth_1/dont_touch.xdc, line 113).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/proc_sys_reset_2/U0. (constraint file  /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/synth_1/dont_touch.xdc, line 126).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/proc_sys_reset_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_intc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_quad_spi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/xlconcat_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/proc_sys_reset_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst /\gnuram_async_fifo.xpm_fifo_base_inst /xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for kria_bd_i/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\xpm_fifo_instance.xpm_fifo_async_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 3362.766 ; gain = 634.230 ; free physical = 2001 ; free virtual = 18973
Synthesis current peak Physical Memory [PSS] (MB): peak = 2785.994; parent = 2537.916; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4370.004; parent = 3362.770; children = 1007.234
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' in module 'qspi_mode_0_module'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized1'
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__xdcDup__1'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst'
INFO: [Synth 8-5552] Implemented safe state 'default_state' for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
           transfer_okay |                               01 |                               01
      temp_transfer_okay |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'LOCAL_TX_EMPTY_FIFO_12_GEN.spi_cntrl_ps_reg' using encoding 'sequential' in module 'qspi_mode_0_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 3362.766 ; gain = 634.230 ; free physical = 1939 ; free virtual = 18971
Synthesis current peak Physical Memory [PSS] (MB): peak = 2785.994; parent = 2537.916; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4370.004; parent = 3362.770; children = 1007.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 5     
	   4 Input    5 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 8     
	   3 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 9     
	   4 Input    4 Bit       Adders := 10    
	   3 Input    4 Bit       Adders := 2     
	   4 Input    2 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 57    
+---Registers : 
	               85 Bit    Registers := 4     
	               72 Bit    Registers := 1     
	               51 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 17    
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 37    
	                4 Bit    Registers := 40    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 34    
	                1 Bit    Registers := 370   
+---RAMs : 
	              512 Bit	(16 X 32 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   85 Bit        Muxes := 4     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 8     
	   2 Input   36 Bit        Muxes := 2     
	   3 Input   33 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 19    
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 7     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 10    
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 3     
	   6 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 23    
	   3 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 47    
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 98    
	   3 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 23    
	   5 Input    2 Bit        Muxes := 2     
	  11 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 295   
	   4 Input    1 Bit        Muxes := 20    
	   6 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MST_N_SLV_MODE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MST_N_SLV_MODE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MST_N_SLV_MODE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MST_N_SLV_MODE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MST_N_SLV_MODE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MST_N_SLV_MODE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_EMPTY_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_EMPTY_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_EMPTY_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_EMPTY_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_EMPTY_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_EMPTY_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_FULL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_FULL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_FULL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_FULL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_FULL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_FULL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DTR_UNDERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DTR_UNDERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DTR_UNDERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DTR_UNDERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DTR_UNDERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DTR_UNDERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:09 . Memory (MB): peak = 3362.766 ; gain = 634.230 ; free physical = 1778 ; free virtual = 18896
Synthesis current peak Physical Memory [PSS] (MB): peak = 2785.994; parent = 2537.916; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4370.004; parent = 3362.770; children = 1007.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------+----------------------------------+-----------+----------------------+---------------+
|Module Name      | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+-----------------+----------------------------------+-----------+----------------------+---------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 32              | RAM32M16 x 3  | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 32              | RAM32M16 x 3  | 
+-----------------+----------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 49 of /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_1/kria_bd_proc_sys_reset_1_1.xdc. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_1/kria_bd_proc_sys_reset_1_1.xdc:49]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 49 of /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_0/kria_bd_proc_sys_reset_0_0.xdc. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_0/kria_bd_proc_sys_reset_0_0.xdc:49]
INFO: [Synth 8-5578] Moved timing constraint from pin 'kria_bd_i/clk_wiz_0/inst/clk_in1' to pin 'kria_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:27 ; elapsed = 00:02:48 . Memory (MB): peak = 4745.492 ; gain = 2016.957 ; free physical = 569 ; free virtual = 17292
Synthesis current peak Physical Memory [PSS] (MB): peak = 4202.129; parent = 3955.173; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5752.730; parent = 4745.496; children = 1007.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:02:57 . Memory (MB): peak = 4817.531 ; gain = 2088.996 ; free physical = 561 ; free virtual = 17251
Synthesis current peak Physical Memory [PSS] (MB): peak = 4248.160; parent = 4001.204; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5824.770; parent = 4817.535; children = 1007.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-----------------+----------------------------------+-----------+----------------------+---------------+
|Module Name      | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+-----------------+----------------------------------+-----------+----------------------+---------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 32              | RAM32M16 x 3  | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 32              | RAM32M16 x 3  | 
+-----------------+----------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:41 ; elapsed = 00:03:04 . Memory (MB): peak = 4818.539 ; gain = 2090.004 ; free physical = 594 ; free virtual = 17248
Synthesis current peak Physical Memory [PSS] (MB): peak = 4248.160; parent = 4001.204; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5825.777; parent = 4818.543; children = 1007.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:50 ; elapsed = 00:03:13 . Memory (MB): peak = 4818.539 ; gain = 2090.004 ; free physical = 574 ; free virtual = 17249
Synthesis current peak Physical Memory [PSS] (MB): peak = 4248.160; parent = 4001.204; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5825.777; parent = 4818.543; children = 1007.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:50 ; elapsed = 00:03:13 . Memory (MB): peak = 4818.539 ; gain = 2090.004 ; free physical = 574 ; free virtual = 17248
Synthesis current peak Physical Memory [PSS] (MB): peak = 4248.160; parent = 4001.204; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5825.777; parent = 4818.543; children = 1007.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:51 ; elapsed = 00:03:14 . Memory (MB): peak = 4818.539 ; gain = 2090.004 ; free physical = 574 ; free virtual = 17249
Synthesis current peak Physical Memory [PSS] (MB): peak = 4248.160; parent = 4001.204; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5825.777; parent = 4818.543; children = 1007.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:51 ; elapsed = 00:03:14 . Memory (MB): peak = 4818.539 ; gain = 2090.004 ; free physical = 573 ; free virtual = 17248
Synthesis current peak Physical Memory [PSS] (MB): peak = 4248.160; parent = 4001.204; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5825.777; parent = 4818.543; children = 1007.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:51 ; elapsed = 00:03:15 . Memory (MB): peak = 4818.539 ; gain = 2090.004 ; free physical = 572 ; free virtual = 17248
Synthesis current peak Physical Memory [PSS] (MB): peak = 4248.160; parent = 4001.204; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5825.777; parent = 4818.543; children = 1007.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:51 ; elapsed = 00:03:15 . Memory (MB): peak = 4818.539 ; gain = 2090.004 ; free physical = 572 ; free virtual = 17248
Synthesis current peak Physical Memory [PSS] (MB): peak = 4248.160; parent = 4001.204; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5825.777; parent = 4818.543; children = 1007.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 17     | 17         | 0      | 17      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |BUFG_PS    |     2|
|3     |CARRY8     |     8|
|4     |LUT1       |   309|
|5     |LUT2       |   263|
|6     |LUT3       |   451|
|7     |LUT4       |   358|
|8     |LUT5       |   315|
|9     |LUT6       |   546|
|10    |MMCME4_ADV |     1|
|11    |MUXCY      |    64|
|12    |MUXF7      |     3|
|13    |PS8        |     1|
|14    |RAM32M     |     2|
|15    |RAM32M16   |     4|
|16    |SRL16      |     1|
|17    |SRL16E     |    26|
|18    |SRLC32E    |    51|
|19    |FD         |     2|
|20    |FDR        |   145|
|21    |FDRE       |  1972|
|22    |FDSE       |    74|
|23    |IBUF       |     2|
|24    |IOBUF      |    16|
|25    |OBUF       |     7|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:51 ; elapsed = 00:03:15 . Memory (MB): peak = 4818.539 ; gain = 2090.004 ; free physical = 571 ; free virtual = 17247
Synthesis current peak Physical Memory [PSS] (MB): peak = 4248.160; parent = 4001.204; children = 248.129
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5825.777; parent = 4818.543; children = 1007.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1312 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:29 ; elapsed = 00:02:53 . Memory (MB): peak = 4818.539 ; gain = 1961.191 ; free physical = 609 ; free virtual = 17286
Synthesis Optimization Complete : Time (s): cpu = 00:02:52 ; elapsed = 00:03:16 . Memory (MB): peak = 4818.547 ; gain = 2090.004 ; free physical = 610 ; free virtual = 17287
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4818.547 ; gain = 0.000 ; free physical = 706 ; free virtual = 17391
INFO: [Netlist 29-17] Analyzing 251 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. kria_bd_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance kria_bd_i/clk_wiz_0/inst/mmcme4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4873.270 ; gain = 0.000 ; free physical = 636 ; free virtual = 17324
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 206 instances were transformed.
  (CARRY4) => CARRY8: 32 instances
  BUFG => BUFGCE: 3 instances
  FD => FDRE: 2 instances
  FDR => FDRE: 145 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 16 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: d609f0d4
INFO: [Common 17-83] Releasing license: Synthesis
736 Infos, 392 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:18 ; elapsed = 00:03:39 . Memory (MB): peak = 4873.270 ; gain = 3063.906 ; free physical = 1909 ; free virtual = 18601
INFO: [Common 17-1381] The checkpoint '/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/synth_1/kria_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kria_bd_wrapper_utilization_synth.rpt -pb kria_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 13 16:46:11 2023...
