
---------- Begin Simulation Statistics ----------
final_tick                               1321688871309                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 147973                       # Simulator instruction rate (inst/s)
host_mem_usage                                4696396                       # Number of bytes of host memory used
host_op_rate                                   258829                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   676.31                       # Real time elapsed on the host
host_tick_rate                               41899528                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100075923                       # Number of instructions simulated
sim_ops                                     175049159                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028337                       # Number of seconds simulated
sim_ticks                                 28337163693                       # Number of ticks simulated
system.cpu0.committedInsts                          2                       # Number of instructions committed
system.cpu0.committedOps                            4                       # Number of ops (including micro ops) committed
system.cpu0.dcache.prefetcher.num_hwpf_issued       195499                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit        60869                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified       283194                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage        19894                       # number of prefetches that crossed the page
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               5                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         5                       # Number of busy cycles
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    4                       # Number of integer alu accesses
system.cpu0.num_int_insts                           4                       # number of integer instructions
system.cpu0.num_int_register_reads                  6                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 4                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4    100.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                         4                       # Class of executed instruction
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests          239                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests       394487                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops         2016                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_requests       789135                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.tot_snoops         2020                       # Total number of snoops made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_requests       282483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.hit_single_snoops          524                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL3Bus.snoop_filter.tot_requests       569577                       # Total number of requests made to the snoop filter.
system.cpu0.toL3Bus.snoop_filter.tot_snoops          524                       # Total number of snoops made to the snoop filter.
system.cpu0.workload.numSyscalls                  229                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                          1                       # Number of instructions committed
system.cpu1.committedOps                            5                       # Number of ops (including micro ops) committed
system.cpu1.dcache.prefetcher.num_hwpf_issued          164                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified          164                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            4                       # number of prefetches that crossed the page
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               6                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         6                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                  9                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        4     80.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     80.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1     20.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         5                       # Class of executed instruction
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           46                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        54453                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          454                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_requests       109704                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          454                       # Total number of snoops made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_requests        24940                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.hit_single_snoops          173                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL3Bus.snoop_filter.tot_requests        54299                       # Total number of requests made to the snoop filter.
system.cpu1.toL3Bus.snoop_filter.tot_snoops          173                       # Total number of snoops made to the snoop filter.
system.cpu1.workload.numSyscalls                16383                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       246325                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        554904                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   213165                       # Number of branches fetched
system.switch_cpus0.committedInsts             874877                       # Number of instructions committed
system.switch_cpus0.committedOps              1751423                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses             234964                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                 1366                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses              96885                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                   18                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses            1127167                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                  333                       # TLB misses on write requests
system.switch_cpus0.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 5834608                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      5834607.484839                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads      1252075                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes       569960                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts       144039                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses         30100                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                30100                       # number of float instructions
system.switch_cpus0.num_fp_register_reads        47317                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes        24300                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              44122                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles          0.515161                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      1726354                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             1726354                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      3390231                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1413797                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             234741                       # Number of load instructions
system.switch_cpus0.num_mem_refs               331560                       # number of memory refs
system.switch_cpus0.num_store_insts             96819                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         6398      0.37%      0.37% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1390508     79.39%     79.76% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              39      0.00%     79.76% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv              155      0.01%     79.77% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd            150      0.01%     79.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     79.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            144      0.01%     79.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     79.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     79.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     79.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     79.78% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     79.78% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd              68      0.00%     79.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     79.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu           12996      0.74%     80.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     80.53% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt            4602      0.26%     80.79% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc           4779      0.27%     81.06% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     81.06% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     81.06% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift            72      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt           12      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     81.07% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          229047     13.08%     94.15% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          95487      5.45%     99.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead         5694      0.33%     99.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite         1332      0.08%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1751483                       # Class of executed instruction
system.switch_cpus1.Branches                   224834                       # Number of branches fetched
system.switch_cpus1.committedInsts            1000001                       # Number of instructions committed
system.switch_cpus1.committedOps              2024684                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses             291888                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                   40                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses             213202                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.000000                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses            1267697                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                   27                       # TLB misses on write requests
system.switch_cpus1.not_idle_fraction        1.000000                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 5834608                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      5834607.484839                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads       839766                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes       449805                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts       102459                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses         16406                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                16406                       # number of float instructions
system.switch_cpus1.num_fp_register_reads        27540                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        14430                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls             106054                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles          0.515161                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses      2003876                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts             2003876                       # number of integer instructions
system.switch_cpus1.num_int_register_reads      4247890                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1572123                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             291886                       # Number of load instructions
system.switch_cpus1.num_mem_refs               505086                       # number of memory refs
system.switch_cpus1.num_store_insts            213200                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         6797      0.34%      0.34% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          1497763     73.98%     74.31% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             941      0.05%     74.36% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv             2289      0.11%     74.47% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            654      0.03%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     74.50% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu            2624      0.13%     74.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     74.63% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt            2630      0.13%     74.76% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc           5900      0.29%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     75.05% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          289904     14.32%     89.37% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         212546     10.50%     99.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead         1982      0.10%     99.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          654      0.03%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           2024684                       # Class of executed instruction
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBLookups      4631114                       # Number of BTB lookups
system.switch_cpus_10.branchPred.RASInCorrect          229                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.condIncorrect       317792                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.condPredicted      4469778                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.indirectHits      1895300                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectLookups      4631114                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectMisses      2735814                       # Number of indirect misses.
system.switch_cpus_10.branchPred.lookups      5264417                       # Number of BP lookups
system.switch_cpus_10.branchPred.usedRAS       342395                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPredindirectMispredicted       246753                       # Number of mispredicted indirect branches.
system.switch_cpus_10.cc_regfile_reads       24666797                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes      21632771                       # number of cc regfile writes
system.switch_cpus_10.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_10.commit.branchMispredicts       317793                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.branches         3557173                       # Number of branches committed
system.switch_cpus_10.commit.bw_lim_events      4632050                       # number cycles where commit BW limit reached
system.switch_cpus_10.commit.commitNonSpecStalls         3832                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_10.commit.commitSquashedInsts      8961002                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.committedInsts     50000000                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps     73616464                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.committed_per_cycle::samples     60231220                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     1.222231                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     2.365067                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0     40673912     67.53%     67.53% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1      6189914     10.28%     77.81% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2      2841008      4.72%     82.52% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3      2315938      3.85%     86.37% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4      1552799      2.58%     88.95% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5      1192683      1.98%     90.93% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6       264703      0.44%     91.37% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7       568213      0.94%     92.31% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8      4632050      7.69%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total     60231220                       # Number of insts commited each cycle
system.switch_cpus_10.commit.fp_insts        33103885                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.function_calls       235708                       # Number of function calls committed.
system.switch_cpus_10.commit.int_insts       53245300                       # Number of committed integer instructions.
system.switch_cpus_10.commit.loads           17968309                       # Number of loads committed
system.switch_cpus_10.commit.membars             2184                       # Number of memory barriers committed
system.switch_cpus_10.commit.op_class_0::No_OpClass       114308      0.16%      0.16% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu     29895995     40.61%     40.77% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult      1051831      1.43%     42.19% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv         9587      0.01%     42.21% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd         5556      0.01%     42.22% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     42.22% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt          112      0.00%     42.22% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     42.22% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     42.22% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     42.22% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     42.22% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     42.22% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd        17302      0.02%     42.24% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     42.24% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu       179772      0.24%     42.48% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp          404      0.00%     42.48% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt       116256      0.16%     42.64% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc      1691367      2.30%     44.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     44.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     44.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift         3410      0.00%     44.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     44.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdDiv            0      0.00%     44.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     44.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd      4187437      5.69%     50.63% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     50.63% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp            0      0.00%     50.63% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt      6804987      9.24%     59.88% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv      3140377      4.27%     64.14% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     64.14% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult      4710594      6.40%     70.54% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.54% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt       523396      0.71%     71.25% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAdd            0      0.00%     71.25% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceAlu            0      0.00%     71.25% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdReduceCmp            0      0.00%     71.25% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.25% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.25% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     71.25% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     71.25% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     71.25% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.25% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     71.25% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.25% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     71.25% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     71.25% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdPredAlu            0      0.00%     71.25% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead      8926178     12.13%     83.38% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite      1051230      1.43%     84.80% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead      9042131     12.28%     97.09% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite      2144234      2.91%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total     73616464                       # Class of committed instruction
system.switch_cpus_10.commit.refs            21163773                       # Number of memory references committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.committedInsts         50000000                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps           73616464                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                    1.242404                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total              1.242404                       # CPI: Total CPI of All Threads
system.switch_cpus_10.decode.BlockedCycles     37432647                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.DecodedInsts     86277596                       # Number of instructions handled by decode
system.switch_cpus_10.decode.IdleCycles      10967811                       # Number of cycles decode is idle
system.switch_cpus_10.decode.RunCycles       12037469                       # Number of cycles decode is running
system.switch_cpus_10.decode.SquashCycles       328866                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.UnblockCycles       836318                       # Number of cycles decode is unblocking
system.switch_cpus_10.dtb.rdAccesses         18841444                       # TLB accesses on read requests
system.switch_cpus_10.dtb.rdMisses               8471                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrAccesses          3728784                       # TLB accesses on write requests
system.switch_cpus_10.dtb.wrMisses               5369                       # TLB misses on write requests
system.switch_cpus_10.fetch.Branches          5264417                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.CacheLines        5492759                       # Number of cache lines fetched
system.switch_cpus_10.fetch.Cycles           49502555                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.IcacheSquashes       133916                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.IcacheWaitRetryStallCycles          940                       # Number of stall cycles due to full MSHR
system.switch_cpus_10.fetch.Insts            57247398                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.MiscStallCycles          288                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_10.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus_10.fetch.SquashCycles       657732                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.branchRate       0.084746                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.icacheStallCycles     11770457                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.predictedBranches      2237695                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.rate             0.921558                       # Number of inst fetches per cycle
system.switch_cpus_10.fetch.rateDist::samples     61603116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     1.431718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     2.884165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0      47820043     77.63%     77.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1        294350      0.48%     78.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2        875139      1.42%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3       1978501      3.21%     82.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4        508139      0.82%     83.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5        407070      0.66%     84.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6        433044      0.70%     84.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7        742677      1.21%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8       8544153     13.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total     61603116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fp_regfile_reads       56815627                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes      30599627                       # number of floating regfile writes
system.switch_cpus_10.idleCycles               517099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_10.iew.branchMispredicts       417650                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.exec_branches       3995466                       # Number of branches executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_rate          1.276988                       # Inst execution rate
system.switch_cpus_10.iew.exec_refs          22565260                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_stores         3727944                       # Number of stores executed
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.iewBlockCycles      1313354                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewDispLoadInsts     19376997                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts         3677                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewDispSquashedInsts       153138                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispStoreInsts      4067666                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispatchedInsts     82874824                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewExecLoadInsts     18837316                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts       650571                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.iewExecutedInsts     79326771                       # Number of executed instructions
system.switch_cpus_10.iew.iewIQFullEvents         5653                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewLSQFullEvents      4225268                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.iewSquashCycles       328866                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewUnblockCycles      4232652                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked          415                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.lsq.thread0.forwLoads      1244318                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses         3052                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation         1513                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads          757                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.squashedLoads      1408673                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.squashedStores       872200                       # Number of stores squashed
system.switch_cpus_10.iew.memOrderViolationEvents         1513                       # Number of memory order violations
system.switch_cpus_10.iew.predictedNotTakenIncorrect       362068                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.predictedTakenIncorrect        55582                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.wb_consumers      113813017                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_count           78895752                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_fanout          0.585467                       # average fanout of values written-back
system.switch_cpus_10.iew.wb_producers       66633771                       # num instructions producing a value
system.switch_cpus_10.iew.wb_rate            1.270050                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_sent            79054506                       # cumulative count of insts sent to commit
system.switch_cpus_10.int_regfile_reads      97087584                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes     41040919                       # number of integer regfile writes
system.switch_cpus_10.ipc                    0.804891                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              0.804891                       # IPC: Total IPC of All Threads
system.switch_cpus_10.iq.FU_type_0::No_OpClass       297532      0.37%      0.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu     34397470     43.01%     43.38% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult      1055602      1.32%     44.70% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv        10104      0.01%     44.71% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd         8958      0.01%     44.72% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     44.72% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt          450      0.00%     44.73% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            0      0.00%     44.73% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     44.73% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            0      0.00%     44.73% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     44.73% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            0      0.00%     44.73% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd        18989      0.02%     44.75% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     44.75% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu       187590      0.23%     44.98% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp          647      0.00%     44.98% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt       121663      0.15%     45.14% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc      1700824      2.13%     47.26% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     47.26% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     47.26% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift         5511      0.01%     47.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdDiv            0      0.00%     47.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     47.27% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd      4189449      5.24%     52.51% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.51% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.51% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt      6829041      8.54%     61.05% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv      3149884      3.94%     64.99% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     64.99% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult      4716181      5.90%     70.88% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.88% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt       523396      0.65%     71.54% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdPredAlu            0      0.00%     71.54% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead      9671467     12.09%     83.63% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite      1464794      1.83%     85.46% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead      9288800     11.61%     97.08% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite      2338997      2.92%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total     79977349                       # Type of FU issued
system.switch_cpus_10.iq.fp_alu_accesses     34276794                       # Number of floating point alu accesses
system.switch_cpus_10.iq.fp_inst_queue_reads     67903751                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses     33542178                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_writes     34458804                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fu_busy_cnt          1473237                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.018421                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu       261778     17.77%     17.77% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%     17.77% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%     17.77% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd            0      0.00%     17.77% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%     17.77% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%     17.77% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%     17.77% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%     17.77% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%     17.77% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%     17.77% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%     17.77% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd            3      0.00%     17.77% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%     17.77% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu        18353      1.25%     19.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp            1      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt          244      0.02%     19.03% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc         9990      0.68%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdDiv            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult           10      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAdd            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceAlu            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdReduceCmp            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdPredAlu            0      0.00%     19.71% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead       524744     35.62%     55.33% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite        27758      1.88%     57.21% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead       614096     41.68%     98.90% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite        16260      1.10%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.int_alu_accesses     46876260                       # Number of integer alu accesses
system.switch_cpus_10.iq.int_inst_queue_reads    155185114                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses     45353574                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.int_inst_queue_writes     57675550                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.iqInstsAdded        82861668                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqInstsIssued       79977349                       # Number of instructions issued
system.switch_cpus_10.iq.iqNonSpecInstsAdded        13156                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_10.iq.iqSquashedInstsExamined      9258308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedInstsIssued        57821                       # Number of squashed instructions issued
system.switch_cpus_10.iq.iqSquashedNonSpecRemoved         9324                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_10.iq.iqSquashedOperandsExamined     12323005                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.issued_per_cycle::samples     61603116                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     1.298268                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     1.962838                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0     37181286     60.36%     60.36% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1      4802282      7.80%     68.15% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2      4929152      8.00%     76.15% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3      5062588      8.22%     84.37% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4      2661036      4.32%     88.69% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5      3697111      6.00%     94.69% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6      2098658      3.41%     98.10% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7       960672      1.56%     99.66% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8       210331      0.34%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total     61603116                       # Number of insts issued each cycle
system.switch_cpus_10.iq.rate                1.287461                       # Inst issue rate
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrAccesses          5492761                       # TLB accesses on write requests
system.switch_cpus_10.itb.wrMisses               3508                       # TLB misses on write requests
system.switch_cpus_10.memDep0.conflictingLoads       602893                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores       129498                       # Number of conflicting stores.
system.switch_cpus_10.memDep0.insertedLoads     19376997                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores      4067666                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.misc_regfile_reads     31033783                       # number of misc regfile reads
system.switch_cpus_10.misc_regfile_writes           64                       # number of misc regfile writes
system.switch_cpus_10.numCycles              62120215                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.rename.BlockCycles      6437756                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.CommittedMaps     87897994                       # Number of HB maps that are committed
system.switch_cpus_10.rename.IQFullEvents      2000500                       # Number of times rename has blocked due to IQ full
system.switch_cpus_10.rename.IdleCycles      11482101                       # Number of cycles rename is idle
system.switch_cpus_10.rename.LQFullEvents        19915                       # Number of times rename has blocked due to LQ full
system.switch_cpus_10.rename.ROBFullEvents         9166                       # Number of times rename has blocked due to ROB full
system.switch_cpus_10.rename.RenameLookups    226471652                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.RenamedInsts     84995567                       # Number of instructions processed by rename
system.switch_cpus_10.rename.RenamedOperands     99845195                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RunCycles       12243716                       # Number of cycles rename is running
system.switch_cpus_10.rename.SQFullEvents     28861456                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.SquashCycles       328866                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.UnblockCycles     31095980                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.UndoneMaps      11947125                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.fp_rename_lookups     57198297                       # Number of floating rename lookups
system.switch_cpus_10.rename.int_rename_lookups    106722045                       # Number of integer rename lookups
system.switch_cpus_10.rename.serializeStallCycles        14692                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.serializingInsts          484                       # count of serializing insts renamed
system.switch_cpus_10.rename.skidInsts        5625325                       # count of insts added to the skid buffer
system.switch_cpus_10.rename.tempSerializingInsts          507                       # count of temporary serializing insts renamed
system.switch_cpus_10.rob.rob_reads         138046220                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes        166537518                       # The number of ROB writes
system.switch_cpus_10.timesIdled                13284                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBLookups     10635631                       # Number of BTB lookups
system.switch_cpus_11.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.condIncorrect      1124203                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.condPredicted      8675500                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.indirectHits      5157788                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectLookups     10635631                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectMisses      5477843                       # Number of indirect misses.
system.switch_cpus_11.branchPred.lookups     15928372                       # Number of BP lookups
system.switch_cpus_11.branchPred.usedRAS      3556452                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPredindirectMispredicted       807704                       # Number of mispredicted indirect branches.
system.switch_cpus_11.cc_regfile_reads       43474322                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes      24061191                       # number of cc regfile writes
system.switch_cpus_11.commit.amos                   0                       # Number of atomic instructions committed
system.switch_cpus_11.commit.branchMispredicts      1139618                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.branches        10824841                       # Number of branches committed
system.switch_cpus_11.commit.bw_lim_events      4177398                       # number cycles where commit BW limit reached
system.switch_cpus_11.commit.commitNonSpecStalls        16055                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.commitSquashedInsts     23824393                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.committedInsts     48201042                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps     97656579                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.committed_per_cycle::samples     58434724                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     1.671208                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     2.425126                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0     29593815     50.64%     50.64% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1      7704549     13.18%     63.83% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2      6913737     11.83%     75.66% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3      5024057      8.60%     84.26% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4      1377241      2.36%     86.62% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5      1168717      2.00%     88.62% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6      1045818      1.79%     90.41% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7      1429392      2.45%     92.85% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8      4177398      7.15%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total     58434724                       # Number of insts commited each cycle
system.switch_cpus_11.commit.fp_insts          804810                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.function_calls      2545564                       # Number of function calls committed.
system.switch_cpus_11.commit.int_insts       96630158                       # Number of committed integer instructions.
system.switch_cpus_11.commit.loads           14044738                       # Number of loads committed
system.switch_cpus_11.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_11.commit.op_class_0::No_OpClass       338328      0.35%      0.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu     72271108     74.01%     74.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult        46874      0.05%     74.40% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv       112385      0.12%     74.51% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd        32150      0.03%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     74.55% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu       128600      0.13%     74.68% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp            0      0.00%     74.68% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt       128886      0.13%     74.81% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc       289636      0.30%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdDiv            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdPredAlu            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead     13947758     14.28%     89.39% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite     10231766     10.48%     99.87% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead        96980      0.10%     99.97% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite        32108      0.03%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total     97656579                       # Class of committed instruction
system.switch_cpus_11.commit.refs            24308612                       # Number of memory references committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.committedInsts         48201042                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps           97656579                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    1.288773                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              1.288773                       # CPI: Total CPI of All Threads
system.switch_cpus_11.decode.BlockedCycles     14837702                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.DecodedInsts    134199074                       # Number of instructions handled by decode
system.switch_cpus_11.decode.IdleCycles      24756904                       # Number of cycles decode is idle
system.switch_cpus_11.decode.RunCycles       21212021                       # Number of cycles decode is running
system.switch_cpus_11.decode.SquashCycles      1144269                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.UnblockCycles       162962                       # Number of cycles decode is unblocking
system.switch_cpus_11.dtb.rdAccesses         15939502                       # TLB accesses on read requests
system.switch_cpus_11.dtb.rdMisses               6225                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrAccesses         11161232                       # TLB accesses on write requests
system.switch_cpus_11.dtb.wrMisses                  3                       # TLB misses on write requests
system.switch_cpus_11.fetch.Branches         15928372                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.CacheLines       12714866                       # Number of cache lines fetched
system.switch_cpus_11.fetch.Cycles           34915615                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.IcacheSquashes       379362                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles          327                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.Insts            67405644                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.MiscStallCycles        18241                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles       131462                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.SquashCycles      2288538                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.branchRate       0.256412                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.icacheStallCycles     25903952                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.predictedBranches      8714240                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.rate             1.085084                       # Number of inst fetches per cycle
system.switch_cpus_11.fetch.rateDist::samples     62113866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     2.243591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     3.292090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0      39659687     63.85%     63.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1       1665481      2.68%     66.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2        743376      1.20%     67.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3       1650402      2.66%     70.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4       1185094      1.91%     72.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5       1642812      2.64%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6       1784458      2.87%     77.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7       2666982      4.29%     82.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8      11115574     17.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total     62113866                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fp_regfile_reads        1365430                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes        720544                       # number of floating regfile writes
system.switch_cpus_11.idleCycles                 6349                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.iew.branchMispredicts      1506077                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.exec_branches      12079413                       # Number of branches executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_rate          1.790880                       # Inst execution rate
system.switch_cpus_11.iew.exec_refs          27098199                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_stores        11161150                       # Number of stores executed
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.iewBlockCycles      9431941                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewDispLoadInsts     17619966                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts        42764                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewDispSquashedInsts       719020                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispStoreInsts     11996335                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispatchedInsts    121480894                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewExecLoadInsts     15937049                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts      1872470                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.iewExecutedInsts    111249879                       # Number of executed instructions
system.switch_cpus_11.iew.iewIQFullEvents        22169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewLSQFullEvents        16603                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.iewSquashCycles      1144269                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewUnblockCycles        45896                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.lsq.thread0.forwLoads      5558228                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses        13173                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation         6180                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads        14528                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.squashedLoads      3575221                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.squashedStores      1732460                       # Number of stores squashed
system.switch_cpus_11.iew.memOrderViolationEvents         6180                       # Number of memory order violations
system.switch_cpus_11.iew.predictedNotTakenIncorrect      1296872                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.predictedTakenIncorrect       209205                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.wb_consumers      130415378                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_count          110193424                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_fanout          0.576185                       # average fanout of values written-back
system.switch_cpus_11.iew.wb_producers       75143377                       # num instructions producing a value
system.switch_cpus_11.iew.wb_rate            1.773874                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_sent           110545172                       # cumulative count of insts sent to commit
system.switch_cpus_11.int_regfile_reads     178529533                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes     86165147                       # number of integer regfile writes
system.switch_cpus_11.ipc                    0.775932                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              0.775932                       # IPC: Total IPC of All Threads
system.switch_cpus_11.iq.FU_type_0::No_OpClass       623714      0.55%      0.55% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu     84185649     74.42%     74.97% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult        46874      0.04%     75.01% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv       113692      0.10%     75.11% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd        32185      0.03%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu       128660      0.11%     75.26% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp            0      0.00%     75.26% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt       131033      0.12%     75.37% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc       291028      0.26%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdDiv            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdPredAlu            0      0.00%     75.63% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead     16021607     14.16%     89.79% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite     11280639      9.97%     99.76% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead       225805      0.20%     99.96% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite        41463      0.04%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total    113122349                       # Type of FU issued
system.switch_cpus_11.iq.fp_alu_accesses       950473                       # Number of floating point alu accesses
system.switch_cpus_11.iq.fp_inst_queue_reads      1899893                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses       819536                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_writes      1238266                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fu_busy_cnt           497625                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.004399                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu       409865     82.36%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdDiv            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAdd            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceAlu            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdReduceCmp            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdPredAlu            0      0.00%     82.36% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead        49317      9.91%     92.27% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite        34615      6.96%     99.23% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead          429      0.09%     99.32% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite         3399      0.68%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.int_alu_accesses    112045787                       # Number of integer alu accesses
system.switch_cpus_11.iq.int_inst_queue_reads    287026628                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses    109373888                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.int_inst_queue_writes    144072068                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.iqInstsAdded       121403710                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqInstsIssued      113122349                       # Number of instructions issued
system.switch_cpus_11.iq.iqNonSpecInstsAdded        77184                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqSquashedInstsExamined     23824213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedInstsIssued        70332                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved        61129                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.iqSquashedOperandsExamined     32948006                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.issued_per_cycle::samples     62113866                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     1.821209                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     1.999929                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0     25213349     40.59%     40.59% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1      7400137     11.91%     52.51% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2      9443167     15.20%     67.71% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3      6459468     10.40%     78.11% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4      6119462      9.85%     87.96% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5      3791406      6.10%     94.06% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6      2289419      3.69%     97.75% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7       893582      1.44%     99.19% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8       503876      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total     62113866                       # Number of insts issued each cycle
system.switch_cpus_11.iq.rate                1.821023                       # Inst issue rate
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrAccesses         12747924                       # TLB accesses on write requests
system.switch_cpus_11.itb.wrMisses              33084                       # TLB misses on write requests
system.switch_cpus_11.memDep0.conflictingLoads      2999584                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores       689025                       # Number of conflicting stores.
system.switch_cpus_11.memDep0.insertedLoads     17619966                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores     11996335                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.misc_regfile_reads     49426009                       # number of misc regfile reads
system.switch_cpus_11.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_11.numCycles              62120215                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.rename.BlockCycles     13740066                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.CommittedMaps     98323889                       # Number of HB maps that are committed
system.switch_cpus_11.rename.IQFullEvents       231464                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.IdleCycles      25429585                       # Number of cycles rename is idle
system.switch_cpus_11.rename.LQFullEvents       419420                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.ROBFullEvents       168803                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.RenameLookups    324917402                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.RenamedInsts    129754727                       # Number of instructions processed by rename
system.switch_cpus_11.rename.RenamedOperands    130503944                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RunCycles       20646760                       # Number of cycles rename is running
system.switch_cpus_11.rename.SQFullEvents        28295                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.SquashCycles      1144269                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.UnblockCycles       745273                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.UndoneMaps      32179918                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.fp_rename_lookups      1613283                       # Number of floating rename lookups
system.switch_cpus_11.rename.int_rename_lookups    211362959                       # Number of integer rename lookups
system.switch_cpus_11.rename.serializeStallCycles       407905                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.serializingInsts        25539                       # count of serializing insts renamed
system.switch_cpus_11.rename.skidInsts        1086157                       # count of insts added to the skid buffer
system.switch_cpus_11.rename.tempSerializingInsts        25539                       # count of temporary serializing insts renamed
system.switch_cpus_11.rob.rob_reads         175738298                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes        246681542                       # The number of ROB writes
system.switch_cpus_11.timesIdled                   33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             186292                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       235125                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11200                       # Transaction distribution
system.membus.trans_dist::ReadExReq            122284                       # Transaction distribution
system.membus.trans_dist::ReadExResp           122284                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        186295                       # Transaction distribution
system.membus.pkt_count_system.cpu0.l3cache.mem_side::system.mem_ctrls.port       804419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.l3cache.mem_side::total       804419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::system.mem_ctrls.port        59061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.l3cache.mem_side::total        59061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 863480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::system.mem_ctrls.port     32918976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.l3cache.mem_side::total     32918976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::system.mem_ctrls.port      1877888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.l3cache.mem_side::total      1877888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34796864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            308579                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  308579    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              308579                       # Request fanout histogram
system.membus.reqLayer4.occupancy           679791019                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          640288108                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           67254058                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF  28337163693                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           417                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF   28337161191                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.demand_hits::.cpu0.dcache.prefetcher          362                       # number of demand (read+write) hits
system.cpu0.l3cache.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.cpu0.l3cache.demand_hits::.switch_cpus0.data         1047                       # number of demand (read+write) hits
system.cpu0.l3cache.demand_hits::.switch_cpus_10.inst         1355                       # number of demand (read+write) hits
system.cpu0.l3cache.demand_hits::.switch_cpus_10.data         5098                       # number of demand (read+write) hits
system.cpu0.l3cache.demand_hits::total           7863                       # number of demand (read+write) hits
system.cpu0.l3cache.overall_hits::.cpu0.dcache.prefetcher          362                       # number of overall hits
system.cpu0.l3cache.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.cpu0.l3cache.overall_hits::.switch_cpus0.data         1047                       # number of overall hits
system.cpu0.l3cache.overall_hits::.switch_cpus_10.inst         1355                       # number of overall hits
system.cpu0.l3cache.overall_hits::.switch_cpus_10.data         5098                       # number of overall hits
system.cpu0.l3cache.overall_hits::total          7863                       # number of overall hits
system.cpu0.l3cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.cpu0.dcache.prefetcher       143216                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.inst         1221                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus0.data         4349                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.inst         4870                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::.switch_cpus_10.data       125581                       # number of demand (read+write) misses
system.cpu0.l3cache.demand_misses::total       279238                       # number of demand (read+write) misses
system.cpu0.l3cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l3cache.overall_misses::.cpu0.dcache.prefetcher       143216                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.inst         1221                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus0.data         4349                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.inst         4870                       # number of overall misses
system.cpu0.l3cache.overall_misses::.switch_cpus_10.data       125581                       # number of overall misses
system.cpu0.l3cache.overall_misses::total       279238                       # number of overall misses
system.cpu0.l3cache.demand_miss_latency::.cpu0.dcache.prefetcher  24718794913                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.inst     94539738                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus0.data    350586495                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.inst    431167575                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::.switch_cpus_10.data  14858361771                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.demand_miss_latency::total  40453450492                       # number of demand (read+write) miss cycles
system.cpu0.l3cache.overall_miss_latency::.cpu0.dcache.prefetcher  24718794913                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.inst     94539738                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus0.data    350586495                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.inst    431167575                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::.switch_cpus_10.data  14858361771                       # number of overall miss cycles
system.cpu0.l3cache.overall_miss_latency::total  40453450492                       # number of overall miss cycles
system.cpu0.l3cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.cpu0.dcache.prefetcher       143578                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.inst         1222                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus0.data         5396                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.inst         6225                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::.switch_cpus_10.data       130679                       # number of demand (read+write) accesses
system.cpu0.l3cache.demand_accesses::total       287101                       # number of demand (read+write) accesses
system.cpu0.l3cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.cpu0.dcache.prefetcher       143578                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.inst         1222                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus0.data         5396                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.inst         6225                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::.switch_cpus_10.data       130679                       # number of overall (read+write) accesses
system.cpu0.l3cache.overall_accesses::total       287101                       # number of overall (read+write) accesses
system.cpu0.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.cpu0.dcache.prefetcher     0.997479                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.inst     0.999182                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus0.data     0.805967                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.inst     0.782329                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::.switch_cpus_10.data     0.960988                       # miss rate for demand accesses
system.cpu0.l3cache.demand_miss_rate::total     0.972612                       # miss rate for demand accesses
system.cpu0.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.cpu0.dcache.prefetcher     0.997479                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.inst     0.999182                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus0.data     0.805967                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.inst     0.782329                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::.switch_cpus_10.data     0.960988                       # miss rate for overall accesses
system.cpu0.l3cache.overall_miss_rate::total     0.972612                       # miss rate for overall accesses
system.cpu0.l3cache.demand_avg_miss_latency::.cpu0.dcache.prefetcher 172597.998219                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 77428.122850                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus0.data 80613.128305                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.inst 88535.436345                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::.switch_cpus_10.data 118316.956952                       # average overall miss latency
system.cpu0.l3cache.demand_avg_miss_latency::total 144870.864610                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.cpu0.dcache.prefetcher 172597.998219                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 77428.122850                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus0.data 80613.128305                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.inst 88535.436345                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::.switch_cpus_10.data 118316.956952                       # average overall miss latency
system.cpu0.l3cache.overall_avg_miss_latency::total 144870.864610                       # average overall miss latency
system.cpu0.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l3cache.writebacks::.writebacks       235124                       # number of writebacks
system.cpu0.l3cache.writebacks::total          235124                       # number of writebacks
system.cpu0.l3cache.demand_mshr_misses::.cpu0.dcache.prefetcher       143216                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.inst         1221                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus0.data         4349                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.inst         4870                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::.switch_cpus_10.data       125581                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.demand_mshr_misses::total       279237                       # number of demand (read+write) MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.cpu0.dcache.prefetcher       143216                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.inst         1221                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus0.data         4349                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.inst         4870                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::.switch_cpus_10.data       125581                       # number of overall MSHR misses
system.cpu0.l3cache.overall_mshr_misses::total       279237                       # number of overall MSHR misses
system.cpu0.l3cache.demand_mshr_miss_latency::.cpu0.dcache.prefetcher  24659074675                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     94030581                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus0.data    348772962                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.inst    429136785                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::.switch_cpus_10.data  14805994911                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_latency::total  40337009914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher  24659074675                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     94030581                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus0.data    348772962                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.inst    429136785                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::.switch_cpus_10.data  14805994911                       # number of overall MSHR miss cycles
system.cpu0.l3cache.overall_mshr_miss_latency::total  40337009914                       # number of overall MSHR miss cycles
system.cpu0.l3cache.demand_mshr_miss_rate::.cpu0.dcache.prefetcher     0.997479                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.999182                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.805967                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.782329                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.960988                       # mshr miss rate for demand accesses
system.cpu0.l3cache.demand_mshr_miss_rate::total     0.972609                       # mshr miss rate for demand accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher     0.997479                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.999182                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.805967                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.782329                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.960988                       # mshr miss rate for overall accesses
system.cpu0.l3cache.overall_mshr_miss_rate::total     0.972609                       # mshr miss rate for overall accesses
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 172181.004043                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 77011.122850                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 80196.128305                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 88118.436345                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 117899.960273                       # average overall mshr miss latency
system.cpu0.l3cache.demand_avg_mshr_miss_latency::total 144454.387900                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 172181.004043                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 77011.122850                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 80196.128305                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 88118.436345                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 117899.960273                       # average overall mshr miss latency
system.cpu0.l3cache.overall_avg_mshr_miss_latency::total 144454.387900                       # average overall mshr miss latency
system.cpu0.l3cache.replacements               246469                       # number of replacements
system.cpu0.l3cache.WritebackDirty_hits::.cpu0.dcache.prefetcher       141120                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_hits::.switch_cpus0.data          430                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_hits::.switch_cpus_10.data       124945                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_hits::total       266495                       # number of WritebackDirty hits
system.cpu0.l3cache.WritebackDirty_accesses::.cpu0.dcache.prefetcher       141120                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.WritebackDirty_accesses::.switch_cpus0.data          430                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.WritebackDirty_accesses::.switch_cpus_10.data       124945                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.WritebackDirty_accesses::total       266495                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l3cache.CleanEvict_mshr_misses::.switch_cpus_10.inst            1                       # number of CleanEvict MSHR misses
system.cpu0.l3cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.cpu0.l3cache.CleanEvict_mshr_miss_rate::.switch_cpus_10.inst          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l3cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l3cache.ReadExReq_hits::.switch_cpus_10.data          668                       # number of ReadExReq hits
system.cpu0.l3cache.ReadExReq_hits::total          668                       # number of ReadExReq hits
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus0.data          150                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::.switch_cpus_10.data       122112                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_misses::total       122262                       # number of ReadExReq misses
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     12612165                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::.switch_cpus_10.data  14553905901                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_miss_latency::total  14566518066                       # number of ReadExReq miss cycles
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus0.data          150                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::.switch_cpus_10.data       122780                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_accesses::total       122930                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::.switch_cpus_10.data     0.994559                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_miss_rate::total     0.994566                       # miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 84081.100000                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 119184.895023                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_avg_miss_latency::total 119141.827109                       # average ReadExReq miss latency
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          150                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::.switch_cpus_10.data       122112                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_misses::total       122262                       # number of ReadExReq MSHR misses
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     12549615                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data  14502985614                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_latency::total  14515535229                       # number of ReadExReq MSHR miss cycles
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.994559                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_mshr_miss_rate::total     0.994566                       # mshr miss rate for ReadExReq accesses
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 83664.100000                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 118767.898438                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadExReq_avg_mshr_miss_latency::total 118724.830520                       # average ReadExReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_hits::.cpu0.dcache.prefetcher          362                       # number of ReadSharedReq hits
system.cpu0.l3cache.ReadSharedReq_hits::.switch_cpus0.inst            1                       # number of ReadSharedReq hits
system.cpu0.l3cache.ReadSharedReq_hits::.switch_cpus0.data         1047                       # number of ReadSharedReq hits
system.cpu0.l3cache.ReadSharedReq_hits::.switch_cpus_10.inst         1355                       # number of ReadSharedReq hits
system.cpu0.l3cache.ReadSharedReq_hits::.switch_cpus_10.data         4430                       # number of ReadSharedReq hits
system.cpu0.l3cache.ReadSharedReq_hits::total         7195                       # number of ReadSharedReq hits
system.cpu0.l3cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.cpu0.dcache.prefetcher       143216                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1221                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus0.data         4199                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.inst         4870                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::.switch_cpus_10.data         3469                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_misses::total       156976                       # number of ReadSharedReq misses
system.cpu0.l3cache.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher  24718794913                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     94539738                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    337974330                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.inst    431167575                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::.switch_cpus_10.data    304455870                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_miss_latency::total  25886932426                       # number of ReadSharedReq miss cycles
system.cpu0.l3cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.cpu0.dcache.prefetcher       143578                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1222                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus0.data         5246                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.inst         6225                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::.switch_cpus_10.data         7899                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_accesses::total       164171                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher     0.997479                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.999182                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.800419                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.inst     0.782329                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.439170                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_miss_rate::total     0.956174                       # miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher 172597.998219                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 77428.122850                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 80489.242677                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst 88535.436345                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 87764.736235                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_avg_miss_latency::total 164910.129103                       # average ReadSharedReq miss latency
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher       143216                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1221                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         4199                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.inst         4870                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data         3469                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_misses::total       156975                       # number of ReadSharedReq MSHR misses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher  24659074675                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     94030581                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    336223347                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst    429136785                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data    303009297                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_latency::total  25821474685                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher     0.997479                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.999182                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.800419                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst     0.782329                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.439170                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_mshr_miss_rate::total     0.956168                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 172181.004043                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 77011.122850                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 80072.242677                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst 88118.436345                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 87347.736235                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 164494.184966                       # average ReadSharedReq mshr miss latency
system.cpu0.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu0.l3cache.tags.tagsinuse         537.698396                       # Cycle average of tags in use
system.cpu0.l3cache.tags.total_refs            569573                       # Total number of references to valid blocks.
system.cpu0.l3cache.tags.sampled_refs          279237                       # Sample count of references to valid blocks.
system.cpu0.l3cache.tags.avg_refs            2.039748                       # Average number of references to valid blocks.
system.cpu0.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l3cache.tags.occ_blocks::.cpu0.inst     0.007280                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.cpu0.dcache.prefetcher   252.364037                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.inst     8.452323                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus0.data    31.352418                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.inst    14.906829                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_blocks::.switch_cpus_10.data   230.615509                       # Average occupied blocks per requestor
system.cpu0.l3cache.tags.occ_percent::.cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.cpu0.dcache.prefetcher     0.007702                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.inst     0.000258                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus0.data     0.000957                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.inst     0.000455                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::.switch_cpus_10.data     0.007038                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_percent::total     0.016409                       # Average percentage of cache occupancy
system.cpu0.l3cache.tags.occ_task_id_blocks::1022        17756                       # Occupied blocks per task id
system.cpu0.l3cache.tags.occ_task_id_blocks::1024        15012                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1022::0           79                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1022::1          640                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1022::2         6224                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1022::3        10813                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::1          532                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::2         5401                       # Occupied blocks per task id
system.cpu0.l3cache.tags.age_task_id_blocks_1024::3         9008                       # Occupied blocks per task id
system.cpu0.l3cache.tags.occ_task_id_percent::1022     0.541870                       # Percentage of cache occupancy per task id
system.cpu0.l3cache.tags.occ_task_id_percent::1024     0.458130                       # Percentage of cache occupancy per task id
system.cpu0.l3cache.tags.tag_accesses         9392469                       # Number of tag accesses
system.cpu0.l3cache.tags.data_accesses        9392469                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst            2                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1122859                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst      5419112                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         6541973                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst            2                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1122859                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst      5419112                       # number of overall hits
system.cpu0.icache.overall_hits::total        6541973                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         4308                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst        73638                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77947                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         4308                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst        73638                       # number of overall misses
system.cpu0.icache.overall_misses::total        77947                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    128024838                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst   1114370749                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1242395587                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    128024838                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst   1114370749                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1242395587                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      1127167                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst      5492750                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      6619920                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      1127167                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst      5492750                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      6619920                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.333333                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.003822                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.013406                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011775                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.333333                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.003822                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.013406                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011775                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 29717.928969                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst 15133.093634                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15938.978883                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 29717.928969                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst 15133.093634                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15938.978883                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         6636                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              323                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    20.544892                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        70489                       # number of writebacks
system.cpu0.icache.writebacks::total            70489                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst         6930                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6930                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst         6930                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6930                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         4308                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst        66708                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71016                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         4308                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst        66708                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71016                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    126228402                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst    939296636                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1065525038                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    126228402                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst    939296636                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1065525038                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.003822                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.012145                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010728                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.003822                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.012145                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010728                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 29300.928969                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 14080.719494                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15004.013715                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 29300.928969                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 14080.719494                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15004.013715                       # average overall mshr miss latency
system.cpu0.icache.replacements                 70489                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst            2                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1122859                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst      5419112                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        6541973                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         4308                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst        73638                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77947                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    128024838                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst   1114370749                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1242395587                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      1127167                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst      5492750                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      6619920                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.333333                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.003822                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.013406                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011775                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 29717.928969                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst 15133.093634                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15938.978883                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst         6930                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6930                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         4308                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst        66708                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71016                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    126228402                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst    939296636                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1065525038                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.003822                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.012145                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010728                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 29300.928969                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst 14080.719494                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15004.013715                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           10.680899                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            6612990                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71017                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            93.118408                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.000599                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.652478                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst    10.027822                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.001274                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.019586                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.020861                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         53030377                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        53030377                       # Number of data accesses
system.cpu0.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu0.toL3Bus.trans_dist::ReadResp       164169                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::WritebackDirty       501619                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::CleanEvict        27326                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExReq       122930                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadExResp       122929                       # Transaction distribution
system.cpu0.toL3Bus.trans_dist::ReadSharedReq       164171                       # Transaction distribution
system.cpu0.toL3Bus.pkt_count_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side       856675                       # Packet count per connected master and slave (bytes)
system.cpu0.toL3Bus.pkt_size_system.cpu0.l2cache.mem_side::system.cpu0.l3cache.cpu_side     35429952                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL3Bus.snoops                     246469                       # Total snoops (count)
system.cpu0.toL3Bus.snoopTraffic             15047936                       # Total snoop traffic (bytes)
system.cpu0.toL3Bus.snoop_fanout::samples       533570                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::mean       0.000982                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::stdev      0.031323                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::0            533046     99.90%     99.90% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::1               524      0.10%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL3Bus.snoop_fanout::total        533570                       # Request fanout histogram
system.cpu0.toL3Bus.reqLayer0.occupancy     459949046                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.reqLayer0.utilization          1.6                       # Layer utilization (%)
system.cpu0.toL3Bus.respLayer0.occupancy    359158347                       # Layer occupancy (ticks)
system.cpu0.toL3Bus.respLayer0.utilization          1.3                       # Layer utilization (%)
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.switch_cpus0.data       314372                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data     20546290                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20860662                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       314397                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data     20597420                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20911817                       # number of overall hits
system.cpu0.dcache.demand_misses::.switch_cpus0.data        17387                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data       190323                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        207710                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data        17392                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data       191615                       # number of overall misses
system.cpu0.dcache.overall_misses::total       209007                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data    503894460                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data  18020490282                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18524384742                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data    503894460                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data  18020490282                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18524384742                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       331759                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data     20736613                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21068372                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       331789                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data     20789035                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21120824                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.052409                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.009178                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009859                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.052419                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.009217                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009896                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 28981.104273                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data 94683.723365                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89183.884945                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 28972.772539                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data 94045.300639                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88630.451334                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        12070                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           65                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              513                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    23.528265                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    21.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.unused_prefetches              734                       # number of HardPF blocks evicted w/o reference
system.cpu0.dcache.writebacks::.writebacks       288339                       # number of writebacks
system.cpu0.dcache.writebacks::total           288339                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus_10.data        29850                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        29850                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus_10.data        29850                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        29850                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data        17387                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data       160473                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       177860                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.dcache.prefetcher       145602                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data        17391                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data       161531                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       324524                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data    496644081                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data  16207030257                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16703674338                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher  25810654638                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data    496884273                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data  16243048632                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  42550587543                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.052409                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.007739                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.008442                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.052416                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.007770                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.015365                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 28564.104273                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 100995.371539                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93914.732587                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 177268.544649                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 28571.345696                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 100556.850586                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 131116.920607                       # average overall mshr miss latency
system.cpu0.dcache.replacements                323100                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       217997                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data     17491275                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       17709272                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data        16937                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data        49190                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        66127                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data    487769070                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data   1078298199                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1566067269                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       234934                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data     17540465                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     17775399                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.072093                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.002804                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003720                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 28799.024030                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data 21921.085566                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23682.720659                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus_10.data        17072                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        17072                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data        16937                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data        32118                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49055                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data    480706341                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data    591693393                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1072399734                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.072093                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.001831                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002760                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 28382.024030                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data 18422.485616                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21861.170808                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        96375                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data      3055015                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3151390                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data          450                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data       141133                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       141583                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     16125390                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data  16942192083                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  16958317473                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        96825                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data      3196148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3292973                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.004648                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.044157                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.042995                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 35834.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data 120044.157518                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 119776.508995                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus_10.data        12778                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        12778                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data          450                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data       128355                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       128805                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     15937740                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data  15615336864                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15631274604                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.004648                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.040159                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039115                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 35417.200000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data 121657.410027                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 121356.116641                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data           25                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus_10.data        51130                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        51155                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data            5                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus_10.data         1292                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1297                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus_10.data        52422                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        52452                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus_10.data     0.024646                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.024727                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data            4                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus_10.data         1058                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1062                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data       240192                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_10.data     36018375                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     36258567                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.133333                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_10.data     0.020182                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.020247                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data        60048                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_10.data 34043.832703                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 34141.776836                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.HardPFReq_mshr_misses::.cpu0.dcache.prefetcher       145602                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_misses::total       145602                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_miss_latency::.cpu0.dcache.prefetcher  25810654638                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_latency::total  25810654638                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 177268.544649                       # average HardPFReq mshr miss latency
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::total 177268.544649                       # average HardPFReq mshr miss latency
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           10.965708                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           21236365                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           323612                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            65.622922                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     1293351859821                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher     4.259388                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     1.012933                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data     5.693387                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.008319                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.001978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.011120                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.021417                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          268                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024          244                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::0           79                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::1          189                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.523438                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.476562                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        169290204                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       169290204                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.demand_hits::.cpu0.dcache.prefetcher         2024                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst         3086                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data        11991                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.inst        60464                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.data        29946                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         107511                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.cpu0.dcache.prefetcher         2024                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst         3086                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data        11991                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.inst        60464                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.data        29946                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        107511                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.dcache.prefetcher       143578                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1222                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data         5396                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst         6227                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data       130680                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       287104                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.dcache.prefetcher       143578                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1222                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data         5396                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst         6227                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data       130680                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       287104                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.cpu0.dcache.prefetcher  25736975891                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    102200862                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data    402676467                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst    493868112                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data  15765928911                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  42501650243                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.cpu0.dcache.prefetcher  25736975891                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    102200862                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data    402676467                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst    493868112                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data  15765928911                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  42501650243                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.dcache.prefetcher       145602                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst         4308                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data        17387                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst        66691                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data       160626                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       394615                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.dcache.prefetcher       145602                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst         4308                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data        17387                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst        66691                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data       160626                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       394615                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.dcache.prefetcher     0.986099                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.283658                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.310347                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst     0.093371                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data     0.813567                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.727555                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.dcache.prefetcher     0.986099                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.283658                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.310347                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst     0.093371                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data     0.813567                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.727555                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.cpu0.dcache.prefetcher 179254.313969                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 83634.093290                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 74624.993884                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst 79310.761522                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data 120645.308471                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 148035.730059                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.cpu0.dcache.prefetcher 179254.313969                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 83634.093290                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 74624.993884                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst 79310.761522                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data 120645.308471                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 148035.730059                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       266495                       # number of writebacks
system.cpu0.l2cache.writebacks::total          266495                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus_10.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus_10.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus_10.inst            2                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus_10.data            1                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.cpu0.dcache.prefetcher       143578                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1222                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data         5396                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst         6225                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data       130679                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       287100                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.cpu0.dcache.prefetcher       143578                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1222                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data         5396                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst         6225                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data       130679                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       287100                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.cpu0.dcache.prefetcher  25677104699                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    101691288                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data    400426335                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst    491264781                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data  15711414501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  42381901604                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher  25677104699                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    101691288                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data    400426335                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst    491264781                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data  15711414501                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  42381901604                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.cpu0.dcache.prefetcher     0.986099                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.283658                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.310347                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.093341                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.813561                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.727545                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher     0.986099                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.283658                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.310347                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.093341                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.813561                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.727545                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 178837.319777                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 83217.093290                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 74207.993884                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 78918.037108                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 120229.068948                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 147620.695242                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 178837.319777                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 83217.093290                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 74207.993884                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 78918.037108                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 120229.068948                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 147620.695242                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               283803                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.cpu0.dcache.prefetcher       144402                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::.switch_cpus0.data         1051                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::.switch_cpus_10.data       142886                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       288339                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.cpu0.dcache.prefetcher       144402                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::.switch_cpus0.data         1051                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::.switch_cpus_10.data       142886                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       288339                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.cpu0.inst            1                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::.switch_cpus0.inst         4308                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::.switch_cpus_10.inst        66055                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total        70364                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.cpu0.inst            1                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::.switch_cpus0.inst         4308                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::.switch_cpus_10.inst        66055                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total        70364                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.CleanEvict_mshr_misses::.cpu0.dcache.prefetcher            1                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::.switch_cpus0.data           28                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::.switch_cpus_10.data          134                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total          163                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::.switch_cpus0.data          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::.switch_cpus_10.data          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data            4                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus_10.data          910                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          914                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus_10.data          910                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          914                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data          296                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus_10.data         4675                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total         4971                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          150                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data       122780                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       122930                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     13550832                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data  15334094136                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  15347644968                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data          446                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data       127455                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       127901                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.336323                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data     0.963320                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.961134                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 90338.880000                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 124890.813944                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 124848.653445                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          150                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data       122780                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       122930                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     13488282                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data  15282895293                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  15296383575                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.336323                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.963320                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.961134                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 89921.880000                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 124473.817340                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 124431.656837                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_hits::.switch_cpus0.inst         3086                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::.switch_cpus_10.inst        60464                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total        63550                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_misses::.cpu0.inst            1                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus0.inst         1222                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst         6227                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         7450                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus0.inst    102200862                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst    493868112                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total    596068974                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_accesses::.cpu0.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus0.inst         4308                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst        66691                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total        71000                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.283658                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst     0.093371                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.104930                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 83634.093290                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst 79310.761522                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 80009.258255                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_mshr_hits::.switch_cpus_10.inst            2                       # number of ReadCleanReq MSHR hits
system.cpu0.l2cache.ReadCleanReq_mshr_hits::total            2                       # number of ReadCleanReq MSHR hits
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus0.inst         1222                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst         6225                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         7447                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst    101691288                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst    491264781                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total    592956069                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.283658                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst     0.093341                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.104887                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 83217.093290                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst 78918.037108                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 79623.481805                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.cpu0.dcache.prefetcher         2024                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data        11695                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus_10.data        25271                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total        38990                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.dcache.prefetcher       143578                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data         5246                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data         7900                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       156724                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.cpu0.dcache.prefetcher  25736975891                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data    389125635                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data    431834775                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  26557936301                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.dcache.prefetcher       145602                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data        16941                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data        33171                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       195714                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.dcache.prefetcher     0.986099                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.309663                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.238160                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.800781                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.cpu0.dcache.prefetcher 179254.313969                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 74175.683378                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 54662.629747                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 169456.728395                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus_10.data            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.cpu0.dcache.prefetcher       143578                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         5246                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data         7899                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       156723                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.cpu0.dcache.prefetcher  25677104699                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    386938053                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data    428519208                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  26492561960                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.cpu0.dcache.prefetcher     0.986099                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.309663                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.238130                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.800776                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher 178837.319777                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 73758.683378                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 54249.804785                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 169040.676608                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse          86.757110                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            788768                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          287899                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.739739                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.002169                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.dcache.prefetcher    33.603863                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     3.960337                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data     7.557440                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst     5.258667                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data    36.374633                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.dcache.prefetcher     0.008204                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000967                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.001845                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.001284                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.008881                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.021181                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1022         2186                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1910                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1022::0           79                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1022::1          640                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1022::2         1467                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          532                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1307                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1022     0.533691                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.466309                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        12910891                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       12910891                       # Number of data accesses
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp       266729                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty       554835                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean        70489                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict        52592                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq          914                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp          914                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq       127901                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp       127900                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq        71017                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq       195714                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       212506                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side       972155                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total          1184661                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      9055296                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     39164864                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total          48220160                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                     284344                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic             17056832                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples       679873                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.003329                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.057700                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0            677614     99.67%     99.67% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1              2255      0.33%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 4      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total        679873                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy     685602118                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          2.4                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy    405229318                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy     88867640                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.3                       # Layer utilization (%)
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON           2502                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF   28337161191                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.demand_hits::.switch_cpus_11.data           19                       # number of demand (read+write) hits
system.cpu1.l3cache.demand_hits::total             19                       # number of demand (read+write) hits
system.cpu1.l3cache.overall_hits::.switch_cpus_11.data           19                       # number of overall hits
system.cpu1.l3cache.overall_hits::total            19                       # number of overall hits
system.cpu1.l3cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.cpu1.dcache.prefetcher           14                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus1.data         1231                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::.switch_cpus_11.data        27811                       # number of demand (read+write) misses
system.cpu1.l3cache.demand_misses::total        29342                       # number of demand (read+write) misses
system.cpu1.l3cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l3cache.overall_misses::.cpu1.dcache.prefetcher           14                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus1.data         1231                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.inst           86                       # number of overall misses
system.cpu1.l3cache.overall_misses::.switch_cpus_11.data        27811                       # number of overall misses
system.cpu1.l3cache.overall_misses::total        29342                       # number of overall misses
system.cpu1.l3cache.demand_miss_latency::.cpu1.dcache.prefetcher      1643822                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.inst     24162231                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus1.data    180273270                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.inst     20583954                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::.switch_cpus_11.data   5272177704                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.demand_miss_latency::total   5498840981                       # number of demand (read+write) miss cycles
system.cpu1.l3cache.overall_miss_latency::.cpu1.dcache.prefetcher      1643822                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.inst     24162231                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus1.data    180273270                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.inst     20583954                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::.switch_cpus_11.data   5272177704                       # number of overall miss cycles
system.cpu1.l3cache.overall_miss_latency::total   5498840981                       # number of overall miss cycles
system.cpu1.l3cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.cpu1.dcache.prefetcher           14                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus1.data         1231                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.inst           86                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::.switch_cpus_11.data        27830                       # number of demand (read+write) accesses
system.cpu1.l3cache.demand_accesses::total        29361                       # number of demand (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.cpu1.dcache.prefetcher           14                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus1.data         1231                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.inst           86                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::.switch_cpus_11.data        27830                       # number of overall (read+write) accesses
system.cpu1.l3cache.overall_accesses::total        29361                       # number of overall (read+write) accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.cpu1.dcache.prefetcher            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::.switch_cpus_11.data     0.999317                       # miss rate for demand accesses
system.cpu1.l3cache.demand_miss_rate::total     0.999353                       # miss rate for demand accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.cpu1.dcache.prefetcher            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::.switch_cpus_11.data     0.999317                       # miss rate for overall accesses
system.cpu1.l3cache.overall_miss_rate::total     0.999353                       # miss rate for overall accesses
system.cpu1.l3cache.demand_avg_miss_latency::.cpu1.dcache.prefetcher 117415.857143                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 122031.469697                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus1.data 146444.573517                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.inst 239348.302326                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::.switch_cpus_11.data 189571.669627                       # average overall miss latency
system.cpu1.l3cache.demand_avg_miss_latency::total 187405.118295                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.cpu1.dcache.prefetcher 117415.857143                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 122031.469697                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus1.data 146444.573517                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.inst 239348.302326                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::.switch_cpus_11.data 189571.669627                       # average overall miss latency
system.cpu1.l3cache.overall_avg_miss_latency::total 187405.118295                       # average overall miss latency
system.cpu1.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l3cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l3cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu1.l3cache.writebacks::total               1                       # number of writebacks
system.cpu1.l3cache.demand_mshr_misses::.cpu1.dcache.prefetcher           14                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus1.data         1231                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::.switch_cpus_11.data        27811                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.demand_mshr_misses::total        29340                       # number of demand (read+write) MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.cpu1.dcache.prefetcher           14                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus1.data         1231                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.inst           86                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::.switch_cpus_11.data        27811                       # number of overall MSHR misses
system.cpu1.l3cache.overall_mshr_misses::total        29340                       # number of overall MSHR misses
system.cpu1.l3cache.demand_mshr_miss_latency::.cpu1.dcache.prefetcher      1637984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     24079665                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus1.data    179759943                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.inst     20548092                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::.switch_cpus_11.data   5260580934                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_latency::total   5486606618                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher      1637984                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     24079665                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus1.data    179759943                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.inst     20548092                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::.switch_cpus_11.data   5260580934                       # number of overall MSHR miss cycles
system.cpu1.l3cache.overall_mshr_miss_latency::total   5486606618                       # number of overall MSHR miss cycles
system.cpu1.l3cache.demand_mshr_miss_rate::.cpu1.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.999317                       # mshr miss rate for demand accesses
system.cpu1.l3cache.demand_mshr_miss_rate::total     0.999285                       # mshr miss rate for demand accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.999317                       # mshr miss rate for overall accesses
system.cpu1.l3cache.overall_mshr_miss_rate::total     0.999285                       # mshr miss rate for overall accesses
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 116998.857143                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 121614.469697                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 146027.573517                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 238931.302326                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 189154.684621                       # average overall mshr miss latency
system.cpu1.l3cache.demand_avg_mshr_miss_latency::total 187000.907226                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 116998.857143                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 121614.469697                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 146027.573517                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 238931.302326                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 189154.684621                       # average overall mshr miss latency
system.cpu1.l3cache.overall_avg_mshr_miss_latency::total 187000.907226                       # average overall mshr miss latency
system.cpu1.l3cache.replacements                  551                       # number of replacements
system.cpu1.l3cache.WritebackDirty_hits::.cpu1.dcache.prefetcher            1                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus1.data            6                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::.switch_cpus_11.data            1                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_hits::total            8                       # number of WritebackDirty hits
system.cpu1.l3cache.WritebackDirty_accesses::.cpu1.dcache.prefetcher            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus1.data            6                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::.switch_cpus_11.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::.switch_cpus_11.data            1                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_misses::total           23                       # number of ReadExReq misses
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      1975329                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::.switch_cpus_11.data        90072                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_miss_latency::total      2065401                       # number of ReadExReq miss cycles
system.cpu1.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::.switch_cpus_11.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_accesses::total           23                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::.switch_cpus_11.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 94063.285714                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data        90072                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_avg_miss_latency::total 89800.043478                       # average ReadExReq miss latency
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::.switch_cpus_11.data            1                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_misses::total           22                       # number of ReadExReq MSHR misses
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      1966572                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data        89655                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_latency::total      2056227                       # number of ReadExReq MSHR miss cycles
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_mshr_miss_rate::total     0.956522                       # mshr miss rate for ReadExReq accesses
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 93646.285714                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data        89655                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadExReq_avg_mshr_miss_latency::total 93464.863636                       # average ReadExReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_hits::.switch_cpus_11.data           19                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_hits::total           19                       # number of ReadSharedReq hits
system.cpu1.l3cache.ReadSharedReq_misses::.cpu1.inst            1                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.cpu1.dcache.prefetcher           14                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.inst           86                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::.switch_cpus_11.data        27810                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_misses::total        29319                       # number of ReadSharedReq misses
system.cpu1.l3cache.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher      1643822                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     24162231                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    178297941                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.inst     20583954                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   5272087632                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_miss_latency::total   5496775580                       # number of ReadSharedReq miss cycles
system.cpu1.l3cache.ReadSharedReq_accesses::.cpu1.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.cpu1.dcache.prefetcher           14                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          198                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus1.data         1210                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.inst           86                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::.switch_cpus_11.data        27829                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_accesses::total        29338                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.999317                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_miss_rate::total     0.999352                       # miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 117415.857143                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 122031.469697                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 147353.670248                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 239348.302326                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 189575.247465                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_avg_miss_latency::total 187481.686961                       # average ReadSharedReq miss latency
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher           14                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.inst           86                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        27810                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_misses::total        29318                       # number of ReadSharedReq MSHR misses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher      1637984                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     24079665                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    177793371                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst     20548092                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   5260491279                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_latency::total   5484550391                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.999317                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_mshr_miss_rate::total     0.999318                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 116998.857143                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 121614.469697                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 146936.670248                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 238931.302326                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 189158.262460                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 187071.095948                       # average ReadSharedReq mshr miss latency
system.cpu1.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu1.l3cache.tags.tagsinuse         307.761925                       # Cycle average of tags in use
system.cpu1.l3cache.tags.total_refs             54298                       # Total number of references to valid blocks.
system.cpu1.l3cache.tags.sampled_refs           29341                       # Sample count of references to valid blocks.
system.cpu1.l3cache.tags.avg_refs            1.850585                       # Average number of references to valid blocks.
system.cpu1.l3cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l3cache.tags.occ_blocks::.cpu1.inst     0.021440                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.cpu1.data     0.021440                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.cpu1.dcache.prefetcher     0.176837                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.inst     4.111076                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus1.data    25.136155                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.inst     1.588618                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_blocks::.switch_cpus_11.data   276.706359                       # Average occupied blocks per requestor
system.cpu1.l3cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.cpu1.dcache.prefetcher     0.000005                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.inst     0.000125                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus1.data     0.000767                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.inst     0.000048                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::.switch_cpus_11.data     0.008444                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_percent::total     0.009392                       # Average percentage of cache occupancy
system.cpu1.l3cache.tags.occ_task_id_blocks::1022           13                       # Occupied blocks per task id
system.cpu1.l3cache.tags.occ_task_id_blocks::1024        28777                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1022::3            6                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::2          870                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::3         9559                       # Occupied blocks per task id
system.cpu1.l3cache.tags.age_task_id_blocks_1024::4        18243                       # Occupied blocks per task id
system.cpu1.l3cache.tags.occ_task_id_percent::1022     0.000397                       # Percentage of cache occupancy per task id
system.cpu1.l3cache.tags.occ_task_id_percent::1024     0.878204                       # Percentage of cache occupancy per task id
system.cpu1.l3cache.tags.tag_accesses          898125                       # Number of tag accesses
system.cpu1.l3cache.tags.data_accesses         898125                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst            1                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1267499                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst     12714758                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13982258                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst            1                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1267499                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst     12714758                       # number of overall hits
system.cpu1.icache.overall_hits::total       13982258                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst          105                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           304                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst          105                       # number of overall misses
system.cpu1.icache.overall_misses::total          304                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     25813551                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst     25162197                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     50975748                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     25813551                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst     25162197                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     50975748                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1267697                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst     12714863                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13982562                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1267697                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst     12714863                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13982562                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.500000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000156                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.500000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000156                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 130371.469697                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst 239639.971429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 167683.381579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 130371.469697                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst 239639.971429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 167683.381579                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         4412                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   176.480000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          284                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst           86                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          284                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     25730985                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst     21265332                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     46996317                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     25730985                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst     21265332                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     46996317                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000156                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000020                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000156                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000020                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 129954.469697                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 247271.302326                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 165479.989437                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 129954.469697                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 247271.302326                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 165479.989437                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst            1                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1267499                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst     12714758                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13982258                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          198                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst          105                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          304                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     25813551                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst     25162197                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     50975748                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1267697                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst     12714863                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13982562                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 130371.469697                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst 239639.971429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 167683.381579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst           86                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          284                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     25730985                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst     21265332                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     46996317                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 129954.469697                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst 247271.302326                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 165479.989437                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse            5.877300                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13982543                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              285                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         49061.554386                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.021440                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     4.241227                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst     1.614633                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000042                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.008284                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.003154                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.011479                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          285                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        111860781                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       111860781                       # Number of data accesses
system.cpu1.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu1.toL3Bus.trans_dist::ReadResp        29337                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::CleanEvict        25480                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExReq           23                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadExResp           23                       # Transaction distribution
system.cpu1.toL3Bus.trans_dist::ReadSharedReq        29338                       # Transaction distribution
system.cpu1.toL3Bus.pkt_count_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side        83659                       # Packet count per connected master and slave (bytes)
system.cpu1.toL3Bus.pkt_size_system.cpu1.l2cache.mem_side::system.cpu1.l3cache.cpu_side      1879552                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL3Bus.snoops                        551                       # Total snoops (count)
system.cpu1.toL3Bus.snoopTraffic                   64                       # Total snoop traffic (bytes)
system.cpu1.toL3Bus.snoop_fanout::samples        29912                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::mean       0.005784                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::stdev      0.075831                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::0             29739     99.42%     99.42% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::1               173      0.58%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL3Bus.snoop_fanout::total         29912                       # Request fanout histogram
system.cpu1.toL3Bus.reqLayer0.occupancy      22648529                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.toL3Bus.respLayer0.occupancy     36726858                       # Layer occupancy (ticks)
system.cpu1.toL3Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          6672                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.switch_cpus1.data       503772                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data     20539127                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21042899                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       503772                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data     20539127                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21042899                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         1318                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data        86097                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         87416                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         1318                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data        86097                       # number of overall misses
system.cpu1.dcache.overall_misses::total        87416                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    191192832                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data  10997379621                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11188572453                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    191192832                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data  10997379621                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11188572453                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       505090                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data     20625224                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21130315                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       505090                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data     20625224                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21130315                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.002609                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.004174                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004137                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.002609                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.004174                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004137                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 145062.846737                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data 127732.436914                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 127992.272044                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 145062.846737                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data 127732.436914                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 127992.272044                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          994                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          497                       # average number of cycles each access was blocked
system.cpu1.dcache.unused_prefetches              159                       # number of HardPF blocks evicted w/o reference
system.cpu1.dcache.writebacks::.writebacks          172                       # number of writebacks
system.cpu1.dcache.writebacks::total              172                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data        32614                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        32614                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data        32614                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        32614                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         1318                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data        53483                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54801                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.dcache.prefetcher          164                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         1318                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data        53483                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54965                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    190643226                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data   5674989696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5865632922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher      2713714                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    190643226                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data   5674989696                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5868346636                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.002609                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.002593                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002593                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.002609                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.002593                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002601                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 144645.846737                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 106108.290410                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107035.143921                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 16547.036585                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 144645.846737                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 106108.290410                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106765.153025                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 54453                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       290591                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data     10275294                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10565885                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1297                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data        85974                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        87271                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    189042363                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data  10996347963                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11185390326                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       291888                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data     10361268                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10653156                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.004443                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.008298                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008192                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 145753.556669                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data 127903.179601                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 128168.467486                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data        32614                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        32614                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1297                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data        53360                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54657                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    188501514                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data   5674009329                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5862510843                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.004443                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.005150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005131                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 145336.556669                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data 106334.507665                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107260.018717                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       213181                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data     10263833                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10477014                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data           21                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data          123                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          145                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      2150469                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data      1031658                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3182127                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       213202                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data     10263956                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10477159                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000098                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.000012                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 102403.285714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data  8387.463415                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21945.703448                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data           21                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data          123                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          144                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      2141712                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data       980367                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3122079                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000098                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 101986.285714                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data  7970.463415                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21681.104167                       # average WriteReq mshr miss latency
system.cpu1.dcache.HardPFReq_mshr_misses::.cpu1.dcache.prefetcher          164                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_misses::total          164                       # number of HardPFReq MSHR misses
system.cpu1.dcache.HardPFReq_mshr_miss_latency::.cpu1.dcache.prefetcher      2713714                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_latency::total      2713714                       # number of HardPFReq MSHR miss cycles
system.cpu1.dcache.HardPFReq_mshr_miss_rate::.cpu1.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 16547.036585                       # average HardPFReq mshr miss latency
system.cpu1.dcache.HardPFReq_avg_mshr_miss_latency::total 16547.036585                       # average HardPFReq mshr miss latency
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           10.787592                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           21097864                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            54965                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           383.841790                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     1293351709284                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000505                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher     0.025332                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     1.560886                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data     9.200868                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.000049                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.003049                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.017970                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.021070                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          261                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.007812                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        169097485                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       169097485                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.demand_hits::.cpu1.dcache.prefetcher          150                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data           87                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data        25653                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          25890                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.cpu1.dcache.prefetcher          150                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data           87                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data        25653                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         25890                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.dcache.prefetcher           14                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          198                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data         1231                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data        27830                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        29361                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.dcache.prefetcher           14                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          198                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data         1231                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst           86                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data        27830                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        29361                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.cpu1.dcache.prefetcher      1738048                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     25400721                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data    187973175                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst     21121884                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data   5446583367                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   5682817195                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.cpu1.dcache.prefetcher      1738048                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     25400721                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data    187973175                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst     21121884                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data   5446583367                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   5682817195                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.dcache.prefetcher          164                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          198                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data         1318                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst           86                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data        53483                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        55251                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.dcache.prefetcher          164                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          198                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data         1318                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst           86                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data        53483                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        55251                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.dcache.prefetcher     0.085366                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.933991                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.520352                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.531411                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.dcache.prefetcher     0.085366                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.933991                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.520352                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.531411                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.cpu1.dcache.prefetcher 124146.285714                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 128286.469697                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 152699.573517                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 245603.302326                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 195709.068164                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 193549.851674                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.cpu1.dcache.prefetcher 124146.285714                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 128286.469697                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 152699.573517                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 245603.302326                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 195709.068164                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 193549.851674                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks            8                       # number of writebacks
system.cpu1.l2cache.writebacks::total               8                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.cpu1.dcache.prefetcher           14                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          198                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data         1231                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst           86                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data        27830                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        29359                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.cpu1.dcache.prefetcher           14                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          198                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data         1231                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst           86                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data        27830                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        29359                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.cpu1.dcache.prefetcher      1732210                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     25318155                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data    187459848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst     21086022                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data   5434978674                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   5670574909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.cpu1.dcache.prefetcher      1732210                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     25318155                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data    187459848                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst     21086022                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data   5434978674                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   5670574909                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.cpu1.dcache.prefetcher     0.085366                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.933991                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.520352                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.531375                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.cpu1.dcache.prefetcher     0.085366                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.933991                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.520352                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.531375                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 123729.285714                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 127869.469697                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 152282.573517                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 245186.302326                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 195292.083148                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 193146.050921                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 123729.285714                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 127869.469697                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 152282.573517                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 245186.302326                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 195292.083148                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 193146.050921                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                25264                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.cpu1.data            1                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus1.data            8                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::.switch_cpus_11.data          163                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total          172                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.cpu1.data            1                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus1.data            8                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::.switch_cpus_11.data          163                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total          172                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.CleanEvict_mshr_misses::.switch_cpus_11.data            3                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.switch_cpus_11.data          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data          122                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total          122                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data           21                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total           23                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data      2106684                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data        96327                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total      2203011                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data          123                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          145                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.008130                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.158621                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 100318.285714                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data        96327                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 95783.086957                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data            1                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total           22                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      2097927                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data        95910                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total      2193837                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.008130                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.151724                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 99901.285714                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data        95910                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 99719.863636                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_misses::.cpu1.inst            1                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst           86                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          285                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus1.inst     25400721                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst     21121884                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     46522605                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_accesses::.cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus1.inst          198                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst           86                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          285                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 128286.469697                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 245603.302326                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 163237.210526                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus1.inst          198                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst           86                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          284                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     25318155                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst     21086022                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     46404177                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.996491                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 127869.469697                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 245186.302326                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 163394.989437                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.cpu1.dcache.prefetcher          150                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data           87                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data        25531                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        25768                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.dcache.prefetcher           14                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data        27829                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        29053                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.cpu1.dcache.prefetcher      1738048                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data    185866491                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data   5446487040                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   5634091579                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.dcache.prefetcher          164                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data         1297                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data        53360                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        54821                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.dcache.prefetcher     0.085366                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.932922                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.521533                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.529961                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.cpu1.dcache.prefetcher 124146.285714                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 153608.670248                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 195712.639333                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 193924.606030                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.cpu1.dcache.prefetcher           14                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         1210                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data        27829                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        29053                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.cpu1.dcache.prefetcher      1732210                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    185361921                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data   5434882764                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   5621976895                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.cpu1.dcache.prefetcher     0.085366                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.932922                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.521533                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.529961                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu1.dcache.prefetcher 123729.285714                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 153191.670248                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 195295.654317                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 193507.620383                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse          79.695484                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            109654                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           29360                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.734809                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    1293351708033                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.003826                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.021440                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.dcache.prefetcher     0.122367                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     0.726578                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data    11.813625                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst     0.192022                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data    66.815627                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000005                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.dcache.prefetcher     0.000030                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000177                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.002884                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.000047                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.016312                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.019457                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1022            6                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4090                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1022::4            4                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          870                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2605                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1022     0.001465                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.998535                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         1783888                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        1783888                       # Number of data accesses
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp        55105                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty          180                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict        79710                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq          145                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp          145                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          285                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq        54821                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side          570                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       164384                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total           164954                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        18240                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      3528768                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           3547008                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      25437                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic                  512                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        80688                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.006197                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.078475                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             80188     99.38%     99.38% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               500      0.62%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         80688                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      45924126                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     68759964                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       355284                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.switch_cpus_10.pwrStateResidencyTicks::OFF  28337163693                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF  28337163693                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateResidencyTicks::UNDEFINED 1293351707616                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF  28337163693                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1321688871309                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dcache.prefetcher      9165696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dcache.prefetcher          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        78144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data       278336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        78784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.inst       311680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_10.data      8037120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.inst         5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_11.data      1779840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19748864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        78144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        12672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_10.inst       311680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_11.inst         5504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        408128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu0.dcache.prefetcher      8017728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.switch_cpus0.data        47872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.switch_cpus1.data           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.switch_cpus_10.data      6982336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15048000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dcache.prefetcher       143214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dcache.prefetcher           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         1221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data         4349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data         1231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.inst         4870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_10.data       125580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.inst           86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_11.data        27810                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              308576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu0.dcache.prefetcher       125277                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus0.data          748                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus1.data            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.switch_cpus_10.data       109099                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             235125                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst             2259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dcache.prefetcher    323451426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             2259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data             2259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dcache.prefetcher        31619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst      2757651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      9822296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       447187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data      2780236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.inst     10998984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_10.data    283624716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.inst       194233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_11.data     62809391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             696924513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst         2259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         2259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      2757651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       447187                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_10.inst     10998984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_11.inst       194233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14402571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu0.dcache.prefetcher    282940385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus0.data      1689372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus1.data         2259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.switch_cpus_10.data    246402077                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            531034092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst            2259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dcache.prefetcher    606391811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            2259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data            2259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dcache.prefetcher        31619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      2757651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     11511667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       447187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data      2782494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.inst     10998984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_10.data    530026793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.inst       194233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_11.data     62809391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1227958605                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock                       417                       # Clock period in ticks

---------- End Simulation Statistics   ----------
