// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="trigger_trigger,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.237000,HLS_SYN_LAT=5,HLS_SYN_TPT=1,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=1251,HLS_SYN_LUT=1196,HLS_VERSION=2022_1}" *)

module trigger (
        ap_clk,
        ap_rst_n,
        instream_TDATA,
        instream_TVALID,
        instream_TREADY,
        instream_TKEEP,
        instream_TSTRB,
        instream_TUSER,
        instream_TLAST,
        outstream_TDATA,
        outstream_TVALID,
        outstream_TREADY,
        outstream_TKEEP,
        outstream_TSTRB,
        outstream_TUSER,
        outstream_TLAST,
        timestamp_TDATA,
        timestamp_TVALID,
        timestamp_TREADY,
        photon_fifos_0_TDATA,
        photon_fifos_0_TVALID,
        photon_fifos_0_TREADY,
        photon_fifos_1_TDATA,
        photon_fifos_1_TVALID,
        photon_fifos_1_TREADY,
        photon_fifos_2_TDATA,
        photon_fifos_2_TVALID,
        photon_fifos_2_TREADY,
        photon_fifos_3_TDATA,
        photon_fifos_3_TVALID,
        photon_fifos_3_TREADY,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 13;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [63:0] instream_TDATA;
input   instream_TVALID;
output   instream_TREADY;
input  [7:0] instream_TKEEP;
input  [7:0] instream_TSTRB;
input  [8:0] instream_TUSER;
input  [0:0] instream_TLAST;
output  [63:0] outstream_TDATA;
output   outstream_TVALID;
input   outstream_TREADY;
output  [7:0] outstream_TKEEP;
output  [7:0] outstream_TSTRB;
output  [12:0] outstream_TUSER;
output  [0:0] outstream_TLAST;
input  [39:0] timestamp_TDATA;
input   timestamp_TVALID;
output   timestamp_TREADY;
output  [63:0] photon_fifos_0_TDATA;
output   photon_fifos_0_TVALID;
input   photon_fifos_0_TREADY;
output  [63:0] photon_fifos_1_TDATA;
output   photon_fifos_1_TVALID;
input   photon_fifos_1_TREADY;
output  [63:0] photon_fifos_2_TDATA;
output   photon_fifos_2_TVALID;
input   photon_fifos_2_TREADY;
output  [63:0] photon_fifos_3_TDATA;
output   photon_fifos_3_TVALID;
input   photon_fifos_3_TREADY;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

 reg    ap_rst_n_inv;
wire   [8:0] threshoffs_address0;
reg    threshoffs_ce0;
wire   [63:0] threshoffs_q0;
reg   [7:0] since_cache_since_3;
reg   [7:0] since_cache_since_2;
reg   [7:0] since_cache_since_1;
reg   [7:0] since_cache_since;
wire   [8:0] since_data_address0;
reg    since_data_ce0;
reg    since_data_we0;
wire   [31:0] since_data_d0;
wire   [8:0] since_data_address1;
reg    since_data_ce1;
wire   [31:0] since_data_q1;
reg   [7:0] photon_cache_lane_time_3;
reg   [15:0] photon_cache_lane_phase_2;
reg   [7:0] photon_cache_lane_time_2;
reg   [15:0] photon_cache_lane_phase_1;
reg   [7:0] photon_cache_lane_time_1;
reg   [15:0] photon_cache_lane_phase;
reg   [7:0] photon_cache_lane_time;
reg   [15:0] photon_cache_lane_phase_3;
wire   [8:0] photon_data_address0;
reg    photon_data_ce0;
reg    photon_data_we0;
wire   [95:0] photon_data_d0;
wire   [8:0] photon_data_address1;
reg    photon_data_ce1;
wire   [95:0] photon_data_q1;
reg    instream_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
reg    outstream_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    timestamp_TDATA_blk_n;
reg    photon_fifos_0_TDATA_blk_n;
reg   [0:0] or_ln91_reg_1544;
reg   [0:0] or_ln91_reg_1544_pp0_iter4_reg;
reg    photon_fifos_1_TDATA_blk_n;
reg   [0:0] or_ln91_1_reg_1563;
reg   [0:0] or_ln91_1_reg_1563_pp0_iter4_reg;
reg    photon_fifos_2_TDATA_blk_n;
reg   [0:0] or_ln91_2_reg_1582;
reg   [0:0] or_ln91_2_reg_1582_pp0_iter4_reg;
reg    photon_fifos_3_TDATA_blk_n;
reg   [0:0] or_ln91_3_reg_1601;
reg   [0:0] or_ln91_3_reg_1601_pp0_iter4_reg;
reg   [63:0] tmp_data_V_reg_1244;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_state5_io;
wire    regslice_both_outstream_V_data_V_U_apdone_blk;
wire    regslice_both_photon_fifos_0_U_apdone_blk;
wire    regslice_both_photon_fifos_1_U_apdone_blk;
wire    regslice_both_photon_fifos_2_U_apdone_blk;
wire    regslice_both_photon_fifos_3_U_apdone_blk;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_state6_io;
reg    ap_block_pp0_stage0_11001;
reg   [63:0] tmp_data_V_reg_1244_pp0_iter1_reg;
reg   [63:0] tmp_data_V_reg_1244_pp0_iter2_reg;
reg   [63:0] tmp_data_V_reg_1244_pp0_iter3_reg;
reg   [8:0] tmp_user_V_1_reg_1252;
reg   [8:0] tmp_user_V_1_reg_1252_pp0_iter1_reg;
reg   [8:0] tmp_user_V_1_reg_1252_pp0_iter2_reg;
reg   [8:0] tmp_user_V_1_reg_1252_pp0_iter3_reg;
reg   [0:0] tmp_last_V_reg_1260;
reg   [0:0] tmp_last_V_reg_1260_pp0_iter1_reg;
reg   [0:0] tmp_last_V_reg_1260_pp0_iter2_reg;
reg   [0:0] tmp_last_V_reg_1260_pp0_iter3_reg;
wire   [35:0] tmp_fu_338_p1;
reg   [35:0] tmp_reg_1265;
reg   [35:0] tmp_reg_1265_pp0_iter1_reg;
reg   [35:0] tmp_reg_1265_pp0_iter2_reg;
reg   [35:0] tmp_reg_1265_pp0_iter3_reg;
wire   [15:0] phase_fu_349_p1;
reg   [15:0] phase_reg_1288;
reg   [15:0] phase_reg_1288_pp0_iter1_reg;
reg   [15:0] phase_reg_1288_pp0_iter2_reg;
wire   [7:0] sinces_since_fu_353_p1;
reg   [7:0] sinces_since_reg_1296;
reg   [7:0] sinces_since_reg_1296_pp0_iter2_reg;
reg   [7:0] sinces_since_1_reg_1304;
reg   [7:0] sinces_since_1_reg_1304_pp0_iter2_reg;
reg   [7:0] sinces_since_2_reg_1312;
reg   [7:0] sinces_since_2_reg_1312_pp0_iter2_reg;
reg   [7:0] sinces_since_3_reg_1320;
reg   [7:0] sinces_since_3_reg_1320_pp0_iter2_reg;
wire   [7:0] photons_lane_time_fu_387_p1;
reg   [7:0] photons_lane_time_reg_1328;
reg   [7:0] photons_lane_time_reg_1328_pp0_iter2_reg;
reg   [15:0] photons_lane_phase_reg_1334;
reg   [15:0] photons_lane_phase_reg_1334_pp0_iter2_reg;
reg   [7:0] photons_lane_time_1_reg_1341;
reg   [7:0] photons_lane_time_1_reg_1341_pp0_iter2_reg;
reg   [15:0] photons_lane_phase_1_reg_1347;
reg   [15:0] photons_lane_phase_1_reg_1347_pp0_iter2_reg;
reg   [7:0] photons_lane_time_2_reg_1354;
reg   [7:0] photons_lane_time_2_reg_1354_pp0_iter2_reg;
reg   [15:0] photons_lane_phase_2_reg_1360;
reg   [15:0] photons_lane_phase_2_reg_1360_pp0_iter2_reg;
reg   [7:0] photons_lane_time_3_reg_1367;
reg   [7:0] photons_lane_time_3_reg_1367_pp0_iter2_reg;
reg   [15:0] photons_lane_phase_3_reg_1373;
reg   [15:0] photons_lane_phase_3_reg_1373_pp0_iter2_reg;
reg   [7:0] hoffs_reg_1380;
reg   [7:0] hoffs_reg_1380_pp0_iter2_reg;
reg   [7:0] hoffs_1_reg_1386;
reg   [7:0] hoffs_1_reg_1386_pp0_iter2_reg;
reg   [7:0] hoffs_2_reg_1392;
reg   [7:0] hoffs_2_reg_1392_pp0_iter2_reg;
reg   [7:0] hoffs_3_reg_1398;
reg   [7:0] hoffs_3_reg_1398_pp0_iter2_reg;
wire   [7:0] trunc_ln884_fu_501_p1;
reg   [7:0] trunc_ln884_reg_1404;
reg   [7:0] tmp_1_reg_1409;
reg   [7:0] tmp_3_reg_1414;
reg   [7:0] tmp_4_reg_1419;
wire   [8:0] last_group_fu_535_p2;
reg   [8:0] last_group_reg_1424;
wire   [0:0] icmp_ln1696_fu_547_p2;
reg   [0:0] icmp_ln1696_reg_1429;
wire   [0:0] icmp_ln84_fu_552_p2;
reg   [0:0] icmp_ln84_reg_1434;
wire   [0:0] update_photon_fu_557_p2;
reg   [0:0] update_photon_reg_1440;
wire   [7:0] new_since_fu_561_p2;
reg   [7:0] new_since_reg_1446;
wire   [15:0] phase_1_fu_566_p4;
reg   [15:0] phase_1_reg_1452;
wire   [0:0] icmp_ln1696_1_fu_582_p2;
reg   [0:0] icmp_ln1696_1_reg_1458;
wire   [0:0] icmp_ln84_1_fu_588_p2;
reg   [0:0] icmp_ln84_1_reg_1463;
wire   [0:0] update_photon_1_fu_593_p2;
reg   [0:0] update_photon_1_reg_1469;
wire   [7:0] new_since_1_fu_598_p2;
reg   [7:0] new_since_1_reg_1475;
wire   [15:0] phase_2_fu_603_p4;
reg   [15:0] phase_2_reg_1481;
wire   [0:0] icmp_ln1696_2_fu_619_p2;
reg   [0:0] icmp_ln1696_2_reg_1487;
wire   [0:0] icmp_ln84_2_fu_625_p2;
reg   [0:0] icmp_ln84_2_reg_1492;
wire   [0:0] update_photon_2_fu_630_p2;
reg   [0:0] update_photon_2_reg_1498;
wire   [7:0] new_since_2_fu_635_p2;
reg   [7:0] new_since_2_reg_1504;
wire   [15:0] phase_3_fu_640_p4;
reg   [15:0] phase_3_reg_1510;
wire   [0:0] icmp_ln1696_3_fu_656_p2;
reg   [0:0] icmp_ln1696_3_reg_1516;
wire   [0:0] icmp_ln84_3_fu_662_p2;
reg   [0:0] icmp_ln84_3_reg_1521;
wire   [0:0] update_photon_3_fu_667_p2;
reg   [0:0] update_photon_3_reg_1527;
wire   [7:0] new_since_3_fu_672_p2;
reg   [7:0] new_since_3_reg_1533;
wire   [0:0] trig_fu_764_p2;
reg   [0:0] trig_reg_1539;
wire   [0:0] or_ln91_fu_773_p2;
wire   [7:0] photons_lane_time_4_fu_779_p3;
reg   [7:0] photons_lane_time_4_reg_1548;
wire   [15:0] photons_lane_phase_13_fu_828_p3;
reg   [15:0] photons_lane_phase_13_reg_1553;
wire   [0:0] trig_1_fu_835_p2;
reg   [0:0] trig_1_reg_1558;
wire   [0:0] or_ln91_1_fu_844_p2;
wire   [7:0] photons_lane_time_6_fu_850_p3;
reg   [7:0] photons_lane_time_6_reg_1567;
wire   [15:0] photons_lane_phase_15_fu_899_p3;
reg   [15:0] photons_lane_phase_15_reg_1572;
wire   [0:0] trig_2_fu_906_p2;
reg   [0:0] trig_2_reg_1577;
wire   [0:0] or_ln91_2_fu_915_p2;
wire   [7:0] photons_lane_time_8_fu_921_p3;
reg   [7:0] photons_lane_time_8_reg_1586;
wire   [15:0] photons_lane_phase_17_fu_970_p3;
reg   [15:0] photons_lane_phase_17_reg_1591;
wire   [0:0] trig_3_fu_977_p2;
reg   [0:0] trig_3_reg_1596;
wire   [0:0] or_ln91_3_fu_986_p2;
wire   [7:0] photons_lane_time_10_fu_992_p3;
reg   [7:0] photons_lane_time_10_reg_1605;
wire   [15:0] photons_lane_phase_19_fu_1041_p3;
reg   [15:0] photons_lane_phase_19_reg_1610;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
wire   [63:0] zext_ln587_1_fu_342_p1;
wire   [63:0] zext_ln587_fu_677_p1;
wire   [7:0] sinces_since_5_fu_800_p3;
wire   [7:0] sinces_since_7_fu_871_p3;
wire   [7:0] sinces_since_9_fu_942_p3;
wire   [7:0] sinces_since_11_fu_1013_p3;
wire   [7:0] photons_lane_time_5_fu_814_p3;
wire   [7:0] photons_lane_time_7_fu_885_p3;
wire   [7:0] photons_lane_time_9_fu_956_p3;
wire   [7:0] photons_lane_time_11_fu_1027_p3;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] shl_ln_fu_540_p3;
wire   [15:0] shl_ln884_1_fu_575_p3;
wire   [15:0] shl_ln884_2_fu_612_p3;
wire   [15:0] shl_ln884_3_fu_649_p3;
wire   [0:0] icmp_ln91_fu_768_p2;
wire   [0:0] xor_ln84_fu_795_p2;
wire   [7:0] select_ln84_fu_789_p3;
wire   [7:0] select_ln84_2_fu_807_p3;
wire   [15:0] photons_lane_phase_12_fu_784_p3;
wire   [15:0] select_ln84_4_fu_821_p3;
wire   [0:0] icmp_ln91_1_fu_839_p2;
wire   [0:0] xor_ln84_1_fu_866_p2;
wire   [7:0] select_ln84_6_fu_860_p3;
wire   [7:0] select_ln84_8_fu_878_p3;
wire   [15:0] photons_lane_phase_14_fu_855_p3;
wire   [15:0] select_ln84_10_fu_892_p3;
wire   [0:0] icmp_ln91_2_fu_910_p2;
wire   [0:0] xor_ln84_2_fu_937_p2;
wire   [7:0] select_ln84_12_fu_931_p3;
wire   [7:0] select_ln84_14_fu_949_p3;
wire   [15:0] photons_lane_phase_16_fu_926_p3;
wire   [15:0] select_ln84_16_fu_963_p3;
wire   [0:0] icmp_ln91_3_fu_981_p2;
wire   [0:0] xor_ln84_3_fu_1008_p2;
wire   [7:0] select_ln84_18_fu_1002_p3;
wire   [7:0] select_ln84_20_fu_1020_p3;
wire   [15:0] photons_lane_phase_18_fu_997_p3;
wire   [15:0] select_ln84_22_fu_1034_p3;
wire   [35:0] zext_ln232_fu_1127_p1;
wire   [35:0] photon_out_time_V_fu_1130_p2;
wire   [62:0] tmp_2_fu_1135_p5;
wire   [10:0] photon_out_id_V_fu_1120_p3;
wire   [35:0] zext_ln232_1_fu_1156_p1;
wire   [10:0] photon_out_id_V_1_fu_1150_p2;
wire   [35:0] photon_out_time_V_1_fu_1159_p2;
wire   [62:0] tmp_5_fu_1164_p4;
wire   [35:0] zext_ln232_2_fu_1184_p1;
wire   [10:0] photon_out_id_V_2_fu_1178_p2;
wire   [35:0] photon_out_time_V_2_fu_1187_p2;
wire   [62:0] tmp_8_fu_1192_p4;
wire   [35:0] zext_ln232_3_fu_1212_p1;
wire   [10:0] photon_out_id_V_3_fu_1206_p2;
wire   [35:0] photon_out_time_V_3_fu_1215_p2;
wire   [62:0] tmp_s_fu_1220_p4;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_instream_V_data_V_U_apdone_blk;
wire   [63:0] instream_TDATA_int_regslice;
wire    instream_TVALID_int_regslice;
reg    instream_TREADY_int_regslice;
wire    regslice_both_instream_V_data_V_U_ack_in;
wire    regslice_both_instream_V_keep_V_U_apdone_blk;
wire   [7:0] instream_TKEEP_int_regslice;
wire    regslice_both_instream_V_keep_V_U_vld_out;
wire    regslice_both_instream_V_keep_V_U_ack_in;
wire    regslice_both_instream_V_strb_V_U_apdone_blk;
wire   [7:0] instream_TSTRB_int_regslice;
wire    regslice_both_instream_V_strb_V_U_vld_out;
wire    regslice_both_instream_V_strb_V_U_ack_in;
wire    regslice_both_instream_V_user_V_U_apdone_blk;
wire   [8:0] instream_TUSER_int_regslice;
wire    regslice_both_instream_V_user_V_U_vld_out;
wire    regslice_both_instream_V_user_V_U_ack_in;
wire    regslice_both_instream_V_last_V_U_apdone_blk;
wire   [0:0] instream_TLAST_int_regslice;
wire    regslice_both_instream_V_last_V_U_vld_out;
wire    regslice_both_instream_V_last_V_U_ack_in;
reg    outstream_TVALID_int_regslice;
wire    outstream_TREADY_int_regslice;
wire    regslice_both_outstream_V_data_V_U_vld_out;
wire    regslice_both_outstream_V_keep_V_U_apdone_blk;
wire    regslice_both_outstream_V_keep_V_U_ack_in_dummy;
wire    regslice_both_outstream_V_keep_V_U_vld_out;
wire    regslice_both_outstream_V_strb_V_U_apdone_blk;
wire    regslice_both_outstream_V_strb_V_U_ack_in_dummy;
wire    regslice_both_outstream_V_strb_V_U_vld_out;
wire    regslice_both_outstream_V_user_V_U_apdone_blk;
wire   [12:0] outstream_TUSER_int_regslice;
wire    regslice_both_outstream_V_user_V_U_ack_in_dummy;
wire    regslice_both_outstream_V_user_V_U_vld_out;
wire    regslice_both_outstream_V_last_V_U_apdone_blk;
wire    regslice_both_outstream_V_last_V_U_ack_in_dummy;
wire    regslice_both_outstream_V_last_V_U_vld_out;
wire    regslice_both_timestamp_U_apdone_blk;
wire   [39:0] timestamp_TDATA_int_regslice;
wire    timestamp_TVALID_int_regslice;
reg    timestamp_TREADY_int_regslice;
wire    regslice_both_timestamp_U_ack_in;
wire   [63:0] photon_fifos_0_TDATA_int_regslice;
reg    photon_fifos_0_TVALID_int_regslice;
wire    photon_fifos_0_TREADY_int_regslice;
wire    regslice_both_photon_fifos_0_U_vld_out;
wire   [63:0] photon_fifos_1_TDATA_int_regslice;
reg    photon_fifos_1_TVALID_int_regslice;
wire    photon_fifos_1_TREADY_int_regslice;
wire    regslice_both_photon_fifos_1_U_vld_out;
wire   [63:0] photon_fifos_2_TDATA_int_regslice;
reg    photon_fifos_2_TVALID_int_regslice;
wire    photon_fifos_2_TREADY_int_regslice;
wire    regslice_both_photon_fifos_2_U_vld_out;
wire   [63:0] photon_fifos_3_TDATA_int_regslice;
reg    photon_fifos_3_TVALID_int_regslice;
wire    photon_fifos_3_TREADY_int_regslice;
wire    regslice_both_photon_fifos_3_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 since_cache_since_3 = 8'd0;
#0 since_cache_since_2 = 8'd0;
#0 since_cache_since_1 = 8'd0;
#0 since_cache_since = 8'd0;
#0 photon_cache_lane_time_3 = 8'd0;
#0 photon_cache_lane_phase_2 = 16'd0;
#0 photon_cache_lane_time_2 = 8'd0;
#0 photon_cache_lane_phase_1 = 16'd0;
#0 photon_cache_lane_time_1 = 8'd0;
#0 photon_cache_lane_phase = 16'd0;
#0 photon_cache_lane_time = 8'd0;
#0 photon_cache_lane_phase_3 = 16'd0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

trigger_since_data_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
since_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(since_data_address0),
    .ce0(since_data_ce0),
    .we0(since_data_we0),
    .d0(since_data_d0),
    .address1(since_data_address1),
    .ce1(since_data_ce1),
    .q1(since_data_q1)
);

trigger_photon_data_RAM_AUTO_1R1W #(
    .DataWidth( 96 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
photon_data_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(photon_data_address0),
    .ce0(photon_data_ce0),
    .we0(photon_data_we0),
    .d0(photon_data_d0),
    .address1(photon_data_address1),
    .ce1(photon_data_ce1),
    .q1(photon_data_q1)
);

trigger_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .threshoffs_address0(threshoffs_address0),
    .threshoffs_ce0(threshoffs_ce0),
    .threshoffs_q0(threshoffs_q0)
);

trigger_regslice_both #(
    .DataWidth( 64 ))
regslice_both_instream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(instream_TDATA),
    .vld_in(instream_TVALID),
    .ack_in(regslice_both_instream_V_data_V_U_ack_in),
    .data_out(instream_TDATA_int_regslice),
    .vld_out(instream_TVALID_int_regslice),
    .ack_out(instream_TREADY_int_regslice),
    .apdone_blk(regslice_both_instream_V_data_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 8 ))
regslice_both_instream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(instream_TKEEP),
    .vld_in(instream_TVALID),
    .ack_in(regslice_both_instream_V_keep_V_U_ack_in),
    .data_out(instream_TKEEP_int_regslice),
    .vld_out(regslice_both_instream_V_keep_V_U_vld_out),
    .ack_out(instream_TREADY_int_regslice),
    .apdone_blk(regslice_both_instream_V_keep_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 8 ))
regslice_both_instream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(instream_TSTRB),
    .vld_in(instream_TVALID),
    .ack_in(regslice_both_instream_V_strb_V_U_ack_in),
    .data_out(instream_TSTRB_int_regslice),
    .vld_out(regslice_both_instream_V_strb_V_U_vld_out),
    .ack_out(instream_TREADY_int_regslice),
    .apdone_blk(regslice_both_instream_V_strb_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 9 ))
regslice_both_instream_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(instream_TUSER),
    .vld_in(instream_TVALID),
    .ack_in(regslice_both_instream_V_user_V_U_ack_in),
    .data_out(instream_TUSER_int_regslice),
    .vld_out(regslice_both_instream_V_user_V_U_vld_out),
    .ack_out(instream_TREADY_int_regslice),
    .apdone_blk(regslice_both_instream_V_user_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 1 ))
regslice_both_instream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(instream_TLAST),
    .vld_in(instream_TVALID),
    .ack_in(regslice_both_instream_V_last_V_U_ack_in),
    .data_out(instream_TLAST_int_regslice),
    .vld_out(regslice_both_instream_V_last_V_U_vld_out),
    .ack_out(instream_TREADY_int_regslice),
    .apdone_blk(regslice_both_instream_V_last_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 64 ))
regslice_both_outstream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(tmp_data_V_reg_1244_pp0_iter3_reg),
    .vld_in(outstream_TVALID_int_regslice),
    .ack_in(outstream_TREADY_int_regslice),
    .data_out(outstream_TDATA),
    .vld_out(regslice_both_outstream_V_data_V_U_vld_out),
    .ack_out(outstream_TREADY),
    .apdone_blk(regslice_both_outstream_V_data_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 8 ))
regslice_both_outstream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(8'd0),
    .vld_in(outstream_TVALID_int_regslice),
    .ack_in(regslice_both_outstream_V_keep_V_U_ack_in_dummy),
    .data_out(outstream_TKEEP),
    .vld_out(regslice_both_outstream_V_keep_V_U_vld_out),
    .ack_out(outstream_TREADY),
    .apdone_blk(regslice_both_outstream_V_keep_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 8 ))
regslice_both_outstream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(8'd0),
    .vld_in(outstream_TVALID_int_regslice),
    .ack_in(regslice_both_outstream_V_strb_V_U_ack_in_dummy),
    .data_out(outstream_TSTRB),
    .vld_out(regslice_both_outstream_V_strb_V_U_vld_out),
    .ack_out(outstream_TREADY),
    .apdone_blk(regslice_both_outstream_V_strb_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 13 ))
regslice_both_outstream_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(outstream_TUSER_int_regslice),
    .vld_in(outstream_TVALID_int_regslice),
    .ack_in(regslice_both_outstream_V_user_V_U_ack_in_dummy),
    .data_out(outstream_TUSER),
    .vld_out(regslice_both_outstream_V_user_V_U_vld_out),
    .ack_out(outstream_TREADY),
    .apdone_blk(regslice_both_outstream_V_user_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 1 ))
regslice_both_outstream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(tmp_last_V_reg_1260_pp0_iter3_reg),
    .vld_in(outstream_TVALID_int_regslice),
    .ack_in(regslice_both_outstream_V_last_V_U_ack_in_dummy),
    .data_out(outstream_TLAST),
    .vld_out(regslice_both_outstream_V_last_V_U_vld_out),
    .ack_out(outstream_TREADY),
    .apdone_blk(regslice_both_outstream_V_last_V_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 40 ))
regslice_both_timestamp_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(timestamp_TDATA),
    .vld_in(timestamp_TVALID),
    .ack_in(regslice_both_timestamp_U_ack_in),
    .data_out(timestamp_TDATA_int_regslice),
    .vld_out(timestamp_TVALID_int_regslice),
    .ack_out(timestamp_TREADY_int_regslice),
    .apdone_blk(regslice_both_timestamp_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 64 ))
regslice_both_photon_fifos_0_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photon_fifos_0_TDATA_int_regslice),
    .vld_in(photon_fifos_0_TVALID_int_regslice),
    .ack_in(photon_fifos_0_TREADY_int_regslice),
    .data_out(photon_fifos_0_TDATA),
    .vld_out(regslice_both_photon_fifos_0_U_vld_out),
    .ack_out(photon_fifos_0_TREADY),
    .apdone_blk(regslice_both_photon_fifos_0_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 64 ))
regslice_both_photon_fifos_1_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photon_fifos_1_TDATA_int_regslice),
    .vld_in(photon_fifos_1_TVALID_int_regslice),
    .ack_in(photon_fifos_1_TREADY_int_regslice),
    .data_out(photon_fifos_1_TDATA),
    .vld_out(regslice_both_photon_fifos_1_U_vld_out),
    .ack_out(photon_fifos_1_TREADY),
    .apdone_blk(regslice_both_photon_fifos_1_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 64 ))
regslice_both_photon_fifos_2_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photon_fifos_2_TDATA_int_regslice),
    .vld_in(photon_fifos_2_TVALID_int_regslice),
    .ack_in(photon_fifos_2_TREADY_int_regslice),
    .data_out(photon_fifos_2_TDATA),
    .vld_out(regslice_both_photon_fifos_2_U_vld_out),
    .ack_out(photon_fifos_2_TREADY),
    .apdone_blk(regslice_both_photon_fifos_2_U_apdone_blk)
);

trigger_regslice_both #(
    .DataWidth( 64 ))
regslice_both_photon_fifos_3_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(photon_fifos_3_TDATA_int_regslice),
    .vld_in(photon_fifos_3_TVALID_int_regslice),
    .ack_in(photon_fifos_3_TREADY_int_regslice),
    .data_out(photon_fifos_3_TDATA),
    .vld_out(regslice_both_photon_fifos_3_U_vld_out),
    .ack_out(photon_fifos_3_TREADY),
    .apdone_blk(regslice_both_photon_fifos_3_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hoffs_1_reg_1386 <= {{threshoffs_q0[31:24]}};
        hoffs_2_reg_1392 <= {{threshoffs_q0[47:40]}};
        hoffs_3_reg_1398 <= {{threshoffs_q0[63:56]}};
        hoffs_reg_1380 <= {{threshoffs_q0[15:8]}};
        phase_reg_1288 <= phase_fu_349_p1;
        phase_reg_1288_pp0_iter1_reg <= phase_reg_1288;
        photons_lane_phase_1_reg_1347 <= {{photon_data_q1[47:32]}};
        photons_lane_phase_2_reg_1360 <= {{photon_data_q1[71:56]}};
        photons_lane_phase_3_reg_1373 <= {{photon_data_q1[95:80]}};
        photons_lane_phase_reg_1334 <= {{photon_data_q1[23:8]}};
        photons_lane_time_1_reg_1341 <= {{photon_data_q1[31:24]}};
        photons_lane_time_2_reg_1354 <= {{photon_data_q1[55:48]}};
        photons_lane_time_3_reg_1367 <= {{photon_data_q1[79:72]}};
        photons_lane_time_reg_1328 <= photons_lane_time_fu_387_p1;
        sinces_since_1_reg_1304 <= {{since_data_q1[15:8]}};
        sinces_since_2_reg_1312 <= {{since_data_q1[23:16]}};
        sinces_since_3_reg_1320 <= {{since_data_q1[31:24]}};
        sinces_since_reg_1296 <= sinces_since_fu_353_p1;
        tmp_1_reg_1409 <= {{threshoffs_q0[23:16]}};
        tmp_3_reg_1414 <= {{threshoffs_q0[39:32]}};
        tmp_4_reg_1419 <= {{threshoffs_q0[55:48]}};
        tmp_data_V_reg_1244 <= instream_TDATA_int_regslice;
        tmp_data_V_reg_1244_pp0_iter1_reg <= tmp_data_V_reg_1244;
        tmp_last_V_reg_1260 <= instream_TLAST_int_regslice;
        tmp_last_V_reg_1260_pp0_iter1_reg <= tmp_last_V_reg_1260;
        tmp_reg_1265 <= tmp_fu_338_p1;
        tmp_reg_1265_pp0_iter1_reg <= tmp_reg_1265;
        tmp_user_V_1_reg_1252 <= instream_TUSER_int_regslice;
        tmp_user_V_1_reg_1252_pp0_iter1_reg <= tmp_user_V_1_reg_1252;
        trunc_ln884_reg_1404 <= trunc_ln884_fu_501_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        hoffs_1_reg_1386_pp0_iter2_reg <= hoffs_1_reg_1386;
        hoffs_2_reg_1392_pp0_iter2_reg <= hoffs_2_reg_1392;
        hoffs_3_reg_1398_pp0_iter2_reg <= hoffs_3_reg_1398;
        hoffs_reg_1380_pp0_iter2_reg <= hoffs_reg_1380;
        icmp_ln1696_1_reg_1458 <= icmp_ln1696_1_fu_582_p2;
        icmp_ln1696_2_reg_1487 <= icmp_ln1696_2_fu_619_p2;
        icmp_ln1696_3_reg_1516 <= icmp_ln1696_3_fu_656_p2;
        icmp_ln1696_reg_1429 <= icmp_ln1696_fu_547_p2;
        icmp_ln84_1_reg_1463 <= icmp_ln84_1_fu_588_p2;
        icmp_ln84_2_reg_1492 <= icmp_ln84_2_fu_625_p2;
        icmp_ln84_3_reg_1521 <= icmp_ln84_3_fu_662_p2;
        icmp_ln84_reg_1434 <= icmp_ln84_fu_552_p2;
        last_group_reg_1424 <= last_group_fu_535_p2;
        new_since_1_reg_1475 <= new_since_1_fu_598_p2;
        new_since_2_reg_1504 <= new_since_2_fu_635_p2;
        new_since_3_reg_1533 <= new_since_3_fu_672_p2;
        new_since_reg_1446 <= new_since_fu_561_p2;
        or_ln91_1_reg_1563 <= or_ln91_1_fu_844_p2;
        or_ln91_1_reg_1563_pp0_iter4_reg <= or_ln91_1_reg_1563;
        or_ln91_2_reg_1582 <= or_ln91_2_fu_915_p2;
        or_ln91_2_reg_1582_pp0_iter4_reg <= or_ln91_2_reg_1582;
        or_ln91_3_reg_1601 <= or_ln91_3_fu_986_p2;
        or_ln91_3_reg_1601_pp0_iter4_reg <= or_ln91_3_reg_1601;
        or_ln91_reg_1544 <= or_ln91_fu_773_p2;
        or_ln91_reg_1544_pp0_iter4_reg <= or_ln91_reg_1544;
        phase_1_reg_1452 <= {{tmp_data_V_reg_1244_pp0_iter1_reg[31:16]}};
        phase_2_reg_1481 <= {{tmp_data_V_reg_1244_pp0_iter1_reg[47:32]}};
        phase_3_reg_1510 <= {{tmp_data_V_reg_1244_pp0_iter1_reg[63:48]}};
        phase_reg_1288_pp0_iter2_reg <= phase_reg_1288_pp0_iter1_reg;
        photons_lane_phase_13_reg_1553 <= photons_lane_phase_13_fu_828_p3;
        photons_lane_phase_15_reg_1572 <= photons_lane_phase_15_fu_899_p3;
        photons_lane_phase_17_reg_1591 <= photons_lane_phase_17_fu_970_p3;
        photons_lane_phase_19_reg_1610 <= photons_lane_phase_19_fu_1041_p3;
        photons_lane_phase_1_reg_1347_pp0_iter2_reg <= photons_lane_phase_1_reg_1347;
        photons_lane_phase_2_reg_1360_pp0_iter2_reg <= photons_lane_phase_2_reg_1360;
        photons_lane_phase_3_reg_1373_pp0_iter2_reg <= photons_lane_phase_3_reg_1373;
        photons_lane_phase_reg_1334_pp0_iter2_reg <= photons_lane_phase_reg_1334;
        photons_lane_time_10_reg_1605 <= photons_lane_time_10_fu_992_p3;
        photons_lane_time_1_reg_1341_pp0_iter2_reg <= photons_lane_time_1_reg_1341;
        photons_lane_time_2_reg_1354_pp0_iter2_reg <= photons_lane_time_2_reg_1354;
        photons_lane_time_3_reg_1367_pp0_iter2_reg <= photons_lane_time_3_reg_1367;
        photons_lane_time_4_reg_1548 <= photons_lane_time_4_fu_779_p3;
        photons_lane_time_6_reg_1567 <= photons_lane_time_6_fu_850_p3;
        photons_lane_time_8_reg_1586 <= photons_lane_time_8_fu_921_p3;
        photons_lane_time_reg_1328_pp0_iter2_reg <= photons_lane_time_reg_1328;
        sinces_since_1_reg_1304_pp0_iter2_reg <= sinces_since_1_reg_1304;
        sinces_since_2_reg_1312_pp0_iter2_reg <= sinces_since_2_reg_1312;
        sinces_since_3_reg_1320_pp0_iter2_reg <= sinces_since_3_reg_1320;
        sinces_since_reg_1296_pp0_iter2_reg <= sinces_since_reg_1296;
        tmp_data_V_reg_1244_pp0_iter2_reg <= tmp_data_V_reg_1244_pp0_iter1_reg;
        tmp_data_V_reg_1244_pp0_iter3_reg <= tmp_data_V_reg_1244_pp0_iter2_reg;
        tmp_last_V_reg_1260_pp0_iter2_reg <= tmp_last_V_reg_1260_pp0_iter1_reg;
        tmp_last_V_reg_1260_pp0_iter3_reg <= tmp_last_V_reg_1260_pp0_iter2_reg;
        tmp_reg_1265_pp0_iter2_reg <= tmp_reg_1265_pp0_iter1_reg;
        tmp_reg_1265_pp0_iter3_reg <= tmp_reg_1265_pp0_iter2_reg;
        tmp_user_V_1_reg_1252_pp0_iter2_reg <= tmp_user_V_1_reg_1252_pp0_iter1_reg;
        tmp_user_V_1_reg_1252_pp0_iter3_reg <= tmp_user_V_1_reg_1252_pp0_iter2_reg;
        trig_1_reg_1558 <= trig_1_fu_835_p2;
        trig_2_reg_1577 <= trig_2_fu_906_p2;
        trig_3_reg_1596 <= trig_3_fu_977_p2;
        trig_reg_1539 <= trig_fu_764_p2;
        update_photon_1_reg_1469 <= update_photon_1_fu_593_p2;
        update_photon_2_reg_1498 <= update_photon_2_fu_630_p2;
        update_photon_3_reg_1527 <= update_photon_3_fu_667_p2;
        update_photon_reg_1440 <= update_photon_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        photon_cache_lane_phase <= photons_lane_phase_17_fu_970_p3;
        photon_cache_lane_phase_1 <= photons_lane_phase_15_fu_899_p3;
        photon_cache_lane_phase_2 <= photons_lane_phase_13_fu_828_p3;
        photon_cache_lane_phase_3 <= photons_lane_phase_19_fu_1041_p3;
        photon_cache_lane_time <= photons_lane_time_11_fu_1027_p3;
        photon_cache_lane_time_1 <= photons_lane_time_9_fu_956_p3;
        photon_cache_lane_time_2 <= photons_lane_time_7_fu_885_p3;
        photon_cache_lane_time_3 <= photons_lane_time_5_fu_814_p3;
        since_cache_since <= sinces_since_11_fu_1013_p3;
        since_cache_since_1 <= sinces_since_9_fu_942_p3;
        since_cache_since_2 <= sinces_since_7_fu_871_p3;
        since_cache_since_3 <= sinces_since_5_fu_800_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        instream_TDATA_blk_n = instream_TVALID_int_regslice;
    end else begin
        instream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        instream_TREADY_int_regslice = 1'b1;
    end else begin
        instream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        outstream_TDATA_blk_n = outstream_TREADY_int_regslice;
    end else begin
        outstream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outstream_TVALID_int_regslice = 1'b1;
    end else begin
        outstream_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        photon_data_ce0 = 1'b1;
    end else begin
        photon_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        photon_data_ce1 = 1'b1;
    end else begin
        photon_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        photon_data_we0 = 1'b1;
    end else begin
        photon_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_ln91_reg_1544_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (or_ln91_reg_1544 == 1'd0)))) begin
        photon_fifos_0_TDATA_blk_n = photon_fifos_0_TREADY_int_regslice;
    end else begin
        photon_fifos_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln91_reg_1544 == 1'd0))) begin
        photon_fifos_0_TVALID_int_regslice = 1'b1;
    end else begin
        photon_fifos_0_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_ln91_1_reg_1563_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (or_ln91_1_reg_1563 == 1'd0)))) begin
        photon_fifos_1_TDATA_blk_n = photon_fifos_1_TREADY_int_regslice;
    end else begin
        photon_fifos_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln91_1_reg_1563 == 1'd0))) begin
        photon_fifos_1_TVALID_int_regslice = 1'b1;
    end else begin
        photon_fifos_1_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_ln91_2_reg_1582_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (or_ln91_2_reg_1582 == 1'd0)))) begin
        photon_fifos_2_TDATA_blk_n = photon_fifos_2_TREADY_int_regslice;
    end else begin
        photon_fifos_2_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln91_2_reg_1582 == 1'd0))) begin
        photon_fifos_2_TVALID_int_regslice = 1'b1;
    end else begin
        photon_fifos_2_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (or_ln91_3_reg_1601_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (or_ln91_3_reg_1601 == 1'd0)))) begin
        photon_fifos_3_TDATA_blk_n = photon_fifos_3_TREADY_int_regslice;
    end else begin
        photon_fifos_3_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln91_3_reg_1601 == 1'd0))) begin
        photon_fifos_3_TVALID_int_regslice = 1'b1;
    end else begin
        photon_fifos_3_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        since_data_ce0 = 1'b1;
    end else begin
        since_data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        since_data_ce1 = 1'b1;
    end else begin
        since_data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        since_data_we0 = 1'b1;
    end else begin
        since_data_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        threshoffs_ce0 = 1'b1;
    end else begin
        threshoffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        timestamp_TDATA_blk_n = timestamp_TVALID_int_regslice;
    end else begin
        timestamp_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        timestamp_TREADY_int_regslice = 1'b1;
    end else begin
        timestamp_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((1'b1 == 1'b1) & ((timestamp_TVALID_int_regslice == 1'b0) | (instream_TVALID_int_regslice == 1'b0))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & ((regslice_both_photon_fifos_3_U_apdone_blk == 1'b1) | (regslice_both_photon_fifos_2_U_apdone_blk == 1'b1) | (regslice_both_photon_fifos_1_U_apdone_blk == 1'b1) | (regslice_both_photon_fifos_0_U_apdone_blk == 1'b1) | (regslice_both_outstream_V_data_V_U_apdone_blk == 1'b1) | (outstream_TREADY_int_regslice == 1'b0) | ((or_ln91_3_reg_1601_pp0_iter4_reg == 1'd0) & (photon_fifos_3_TREADY_int_regslice == 1'b0)) | ((or_ln91_2_reg_1582_pp0_iter4_reg == 1'd0) & (photon_fifos_2_TREADY_int_regslice == 1'b0)) | ((or_ln91_1_reg_1563_pp0_iter4_reg == 1'd0) & (photon_fifos_1_TREADY_int_regslice == 1'b0)) | ((photon_fifos_0_TREADY_int_regslice == 1'b0) & (or_ln91_reg_1544_pp0_iter4_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & ((outstream_TREADY_int_regslice == 1'b0) | ((or_ln91_3_reg_1601 == 1'd0) & (photon_fifos_3_TREADY_int_regslice == 1'b0)) | ((or_ln91_2_reg_1582 == 1'd0) & (photon_fifos_2_TREADY_int_regslice == 1'b0)) | ((or_ln91_1_reg_1563 == 1'd0) & (photon_fifos_1_TREADY_int_regslice == 1'b0)) | ((photon_fifos_0_TREADY_int_regslice == 1'b0) & (or_ln91_reg_1544 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((1'b1 == 1'b1) & ((timestamp_TVALID_int_regslice == 1'b0) | (instream_TVALID_int_regslice == 1'b0))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & ((1'b1 == ap_block_state6_io) | (regslice_both_photon_fifos_3_U_apdone_blk == 1'b1) | (regslice_both_photon_fifos_2_U_apdone_blk == 1'b1) | (regslice_both_photon_fifos_1_U_apdone_blk == 1'b1) | (regslice_both_photon_fifos_0_U_apdone_blk == 1'b1) | (regslice_both_outstream_V_data_V_U_apdone_blk == 1'b1) | (outstream_TREADY_int_regslice == 1'b0) | ((or_ln91_3_reg_1601_pp0_iter4_reg == 1'd0) & (photon_fifos_3_TREADY_int_regslice == 1'b0)) | ((or_ln91_2_reg_1582_pp0_iter4_reg == 1'd0) & (photon_fifos_2_TREADY_int_regslice == 1'b0)) | ((or_ln91_1_reg_1563_pp0_iter4_reg == 1'd0) & (photon_fifos_1_TREADY_int_regslice == 1'b0)) | ((photon_fifos_0_TREADY_int_regslice == 1'b0) & (or_ln91_reg_1544_pp0_iter4_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & ((1'b1 == ap_block_state5_io) | (outstream_TREADY_int_regslice == 1'b0) | ((or_ln91_3_reg_1601 == 1'd0) & (photon_fifos_3_TREADY_int_regslice == 1'b0)) | ((or_ln91_2_reg_1582 == 1'd0) & (photon_fifos_2_TREADY_int_regslice == 1'b0)) | ((or_ln91_1_reg_1563 == 1'd0) & (photon_fifos_1_TREADY_int_regslice == 1'b0)) | ((photon_fifos_0_TREADY_int_regslice == 1'b0) & (or_ln91_reg_1544 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((1'b1 == 1'b1) & ((timestamp_TVALID_int_regslice == 1'b0) | (instream_TVALID_int_regslice == 1'b0))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & ((1'b1 == ap_block_state6_io) | (regslice_both_photon_fifos_3_U_apdone_blk == 1'b1) | (regslice_both_photon_fifos_2_U_apdone_blk == 1'b1) | (regslice_both_photon_fifos_1_U_apdone_blk == 1'b1) | (regslice_both_photon_fifos_0_U_apdone_blk == 1'b1) | (regslice_both_outstream_V_data_V_U_apdone_blk == 1'b1) | (outstream_TREADY_int_regslice == 1'b0) | ((or_ln91_3_reg_1601_pp0_iter4_reg == 1'd0) & (photon_fifos_3_TREADY_int_regslice == 1'b0)) | ((or_ln91_2_reg_1582_pp0_iter4_reg == 1'd0) & (photon_fifos_2_TREADY_int_regslice == 1'b0)) | ((or_ln91_1_reg_1563_pp0_iter4_reg == 1'd0) & (photon_fifos_1_TREADY_int_regslice == 1'b0)) | ((photon_fifos_0_TREADY_int_regslice == 1'b0) & (or_ln91_reg_1544_pp0_iter4_reg == 1'd0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & ((1'b1 == ap_block_state5_io) | (outstream_TREADY_int_regslice == 1'b0) | ((or_ln91_3_reg_1601 == 1'd0) & (photon_fifos_3_TREADY_int_regslice == 1'b0)) | ((or_ln91_2_reg_1582 == 1'd0) & (photon_fifos_2_TREADY_int_regslice == 1'b0)) | ((or_ln91_1_reg_1563 == 1'd0) & (photon_fifos_1_TREADY_int_regslice == 1'b0)) | ((photon_fifos_0_TREADY_int_regslice == 1'b0) & (or_ln91_reg_1544 == 1'd0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((timestamp_TVALID_int_regslice == 1'b0) | (instream_TVALID_int_regslice == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_io = ((outstream_TREADY_int_regslice == 1'b0) | ((or_ln91_3_reg_1601 == 1'd0) & (photon_fifos_3_TREADY_int_regslice == 1'b0)) | ((or_ln91_2_reg_1582 == 1'd0) & (photon_fifos_2_TREADY_int_regslice == 1'b0)) | ((or_ln91_1_reg_1563 == 1'd0) & (photon_fifos_1_TREADY_int_regslice == 1'b0)) | ((photon_fifos_0_TREADY_int_regslice == 1'b0) & (or_ln91_reg_1544 == 1'd0)));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((outstream_TREADY_int_regslice == 1'b0) | ((or_ln91_3_reg_1601 == 1'd0) & (photon_fifos_3_TREADY_int_regslice == 1'b0)) | ((or_ln91_2_reg_1582 == 1'd0) & (photon_fifos_2_TREADY_int_regslice == 1'b0)) | ((or_ln91_1_reg_1563 == 1'd0) & (photon_fifos_1_TREADY_int_regslice == 1'b0)) | ((photon_fifos_0_TREADY_int_regslice == 1'b0) & (or_ln91_reg_1544 == 1'd0)));
end

always @ (*) begin
    ap_block_state6_io = ((outstream_TREADY_int_regslice == 1'b0) | ((or_ln91_3_reg_1601_pp0_iter4_reg == 1'd0) & (photon_fifos_3_TREADY_int_regslice == 1'b0)) | ((or_ln91_2_reg_1582_pp0_iter4_reg == 1'd0) & (photon_fifos_2_TREADY_int_regslice == 1'b0)) | ((or_ln91_1_reg_1563_pp0_iter4_reg == 1'd0) & (photon_fifos_1_TREADY_int_regslice == 1'b0)) | ((photon_fifos_0_TREADY_int_regslice == 1'b0) & (or_ln91_reg_1544_pp0_iter4_reg == 1'd0)));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((regslice_both_photon_fifos_3_U_apdone_blk == 1'b1) | (regslice_both_photon_fifos_2_U_apdone_blk == 1'b1) | (regslice_both_photon_fifos_1_U_apdone_blk == 1'b1) | (regslice_both_photon_fifos_0_U_apdone_blk == 1'b1) | (regslice_both_outstream_V_data_V_U_apdone_blk == 1'b1) | (outstream_TREADY_int_regslice == 1'b0) | ((or_ln91_3_reg_1601_pp0_iter4_reg == 1'd0) & (photon_fifos_3_TREADY_int_regslice == 1'b0)) | ((or_ln91_2_reg_1582_pp0_iter4_reg == 1'd0) & (photon_fifos_2_TREADY_int_regslice == 1'b0)) | ((or_ln91_1_reg_1563_pp0_iter4_reg == 1'd0) & (photon_fifos_1_TREADY_int_regslice == 1'b0)) | ((photon_fifos_0_TREADY_int_regslice == 1'b0) & (or_ln91_reg_1544_pp0_iter4_reg == 1'd0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign icmp_ln1696_1_fu_582_p2 = (($signed(shl_ln884_1_fu_575_p3) > $signed(phase_1_fu_566_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1696_2_fu_619_p2 = (($signed(shl_ln884_2_fu_612_p3) > $signed(phase_2_fu_603_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1696_3_fu_656_p2 = (($signed(shl_ln884_3_fu_649_p3) > $signed(phase_3_fu_640_p4)) ? 1'b1 : 1'b0);

assign icmp_ln1696_fu_547_p2 = (($signed(shl_ln_fu_540_p3) > $signed(phase_reg_1288_pp0_iter1_reg)) ? 1'b1 : 1'b0);

assign icmp_ln84_1_fu_588_p2 = ((sinces_since_1_reg_1304 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln84_2_fu_625_p2 = ((sinces_since_2_reg_1312 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln84_3_fu_662_p2 = ((sinces_since_3_reg_1320 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_552_p2 = ((sinces_since_reg_1296 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln91_1_fu_839_p2 = ((sinces_since_1_reg_1304_pp0_iter2_reg != 8'd1) ? 1'b1 : 1'b0);

assign icmp_ln91_2_fu_910_p2 = ((sinces_since_2_reg_1312_pp0_iter2_reg != 8'd1) ? 1'b1 : 1'b0);

assign icmp_ln91_3_fu_981_p2 = ((sinces_since_3_reg_1320_pp0_iter2_reg != 8'd1) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_768_p2 = ((sinces_since_reg_1296_pp0_iter2_reg != 8'd1) ? 1'b1 : 1'b0);

assign instream_TREADY = regslice_both_instream_V_data_V_U_ack_in;

assign last_group_fu_535_p2 = ($signed(tmp_user_V_1_reg_1252_pp0_iter1_reg) + $signed(9'd511));

assign new_since_1_fu_598_p2 = ($signed(sinces_since_1_reg_1304) + $signed(8'd255));

assign new_since_2_fu_635_p2 = ($signed(sinces_since_2_reg_1312) + $signed(8'd255));

assign new_since_3_fu_672_p2 = ($signed(sinces_since_3_reg_1320) + $signed(8'd255));

assign new_since_fu_561_p2 = ($signed(sinces_since_reg_1296) + $signed(8'd255));

assign or_ln91_1_fu_844_p2 = (trig_1_fu_835_p2 | icmp_ln91_1_fu_839_p2);

assign or_ln91_2_fu_915_p2 = (trig_2_fu_906_p2 | icmp_ln91_2_fu_910_p2);

assign or_ln91_3_fu_986_p2 = (trig_3_fu_977_p2 | icmp_ln91_3_fu_981_p2);

assign or_ln91_fu_773_p2 = (trig_fu_764_p2 | icmp_ln91_fu_768_p2);

assign outstream_TUSER_int_regslice = {{{{{trig_3_reg_1596}, {trig_2_reg_1577}}, {trig_1_reg_1558}}, {trig_reg_1539}}, {tmp_user_V_1_reg_1252_pp0_iter3_reg}};

assign outstream_TVALID = regslice_both_outstream_V_data_V_U_vld_out;

assign phase_1_fu_566_p4 = {{tmp_data_V_reg_1244_pp0_iter1_reg[31:16]}};

assign phase_2_fu_603_p4 = {{tmp_data_V_reg_1244_pp0_iter1_reg[47:32]}};

assign phase_3_fu_640_p4 = {{tmp_data_V_reg_1244_pp0_iter1_reg[63:48]}};

assign phase_fu_349_p1 = instream_TDATA_int_regslice[15:0];

assign photon_data_address0 = zext_ln587_fu_677_p1;

assign photon_data_address1 = zext_ln587_1_fu_342_p1;

assign photon_data_d0 = {{{{{{{{photon_cache_lane_phase_3}, {photon_cache_lane_time}}, {photon_cache_lane_phase}}, {photon_cache_lane_time_1}}, {photon_cache_lane_phase_1}}, {photon_cache_lane_time_2}}, {photon_cache_lane_phase_2}}, {photon_cache_lane_time_3}};

assign photon_fifos_0_TDATA_int_regslice = tmp_2_fu_1135_p5;

assign photon_fifos_0_TVALID = regslice_both_photon_fifos_0_U_vld_out;

assign photon_fifos_1_TDATA_int_regslice = tmp_5_fu_1164_p4;

assign photon_fifos_1_TVALID = regslice_both_photon_fifos_1_U_vld_out;

assign photon_fifos_2_TDATA_int_regslice = tmp_8_fu_1192_p4;

assign photon_fifos_2_TVALID = regslice_both_photon_fifos_2_U_vld_out;

assign photon_fifos_3_TDATA_int_regslice = tmp_s_fu_1220_p4;

assign photon_fifos_3_TVALID = regslice_both_photon_fifos_3_U_vld_out;

assign photon_out_id_V_1_fu_1150_p2 = (photon_out_id_V_fu_1120_p3 | 11'd1);

assign photon_out_id_V_2_fu_1178_p2 = (photon_out_id_V_fu_1120_p3 | 11'd2);

assign photon_out_id_V_3_fu_1206_p2 = (photon_out_id_V_fu_1120_p3 | 11'd3);

assign photon_out_id_V_fu_1120_p3 = {{tmp_user_V_1_reg_1252_pp0_iter3_reg}, {2'd0}};

assign photon_out_time_V_1_fu_1159_p2 = (tmp_reg_1265_pp0_iter3_reg - zext_ln232_1_fu_1156_p1);

assign photon_out_time_V_2_fu_1187_p2 = (tmp_reg_1265_pp0_iter3_reg - zext_ln232_2_fu_1184_p1);

assign photon_out_time_V_3_fu_1215_p2 = (tmp_reg_1265_pp0_iter3_reg - zext_ln232_3_fu_1212_p1);

assign photon_out_time_V_fu_1130_p2 = (tmp_reg_1265_pp0_iter3_reg - zext_ln232_fu_1127_p1);

assign photons_lane_phase_12_fu_784_p3 = ((update_photon_reg_1440[0:0] == 1'b1) ? phase_reg_1288_pp0_iter2_reg : photons_lane_phase_reg_1334_pp0_iter2_reg);

assign photons_lane_phase_13_fu_828_p3 = ((xor_ln84_fu_795_p2[0:0] == 1'b1) ? photons_lane_phase_reg_1334_pp0_iter2_reg : select_ln84_4_fu_821_p3);

assign photons_lane_phase_14_fu_855_p3 = ((update_photon_1_reg_1469[0:0] == 1'b1) ? phase_1_reg_1452 : photons_lane_phase_1_reg_1347_pp0_iter2_reg);

assign photons_lane_phase_15_fu_899_p3 = ((xor_ln84_1_fu_866_p2[0:0] == 1'b1) ? photons_lane_phase_1_reg_1347_pp0_iter2_reg : select_ln84_10_fu_892_p3);

assign photons_lane_phase_16_fu_926_p3 = ((update_photon_2_reg_1498[0:0] == 1'b1) ? phase_2_reg_1481 : photons_lane_phase_2_reg_1360_pp0_iter2_reg);

assign photons_lane_phase_17_fu_970_p3 = ((xor_ln84_2_fu_937_p2[0:0] == 1'b1) ? photons_lane_phase_2_reg_1360_pp0_iter2_reg : select_ln84_16_fu_963_p3);

assign photons_lane_phase_18_fu_997_p3 = ((update_photon_3_reg_1527[0:0] == 1'b1) ? phase_3_reg_1510 : photons_lane_phase_3_reg_1373_pp0_iter2_reg);

assign photons_lane_phase_19_fu_1041_p3 = ((xor_ln84_3_fu_1008_p2[0:0] == 1'b1) ? photons_lane_phase_3_reg_1373_pp0_iter2_reg : select_ln84_22_fu_1034_p3);

assign photons_lane_time_10_fu_992_p3 = ((update_photon_3_reg_1527[0:0] == 1'b1) ? new_since_3_reg_1533 : photons_lane_time_3_reg_1367_pp0_iter2_reg);

assign photons_lane_time_11_fu_1027_p3 = ((xor_ln84_3_fu_1008_p2[0:0] == 1'b1) ? photons_lane_time_3_reg_1367_pp0_iter2_reg : select_ln84_20_fu_1020_p3);

assign photons_lane_time_4_fu_779_p3 = ((update_photon_reg_1440[0:0] == 1'b1) ? new_since_reg_1446 : photons_lane_time_reg_1328_pp0_iter2_reg);

assign photons_lane_time_5_fu_814_p3 = ((xor_ln84_fu_795_p2[0:0] == 1'b1) ? photons_lane_time_reg_1328_pp0_iter2_reg : select_ln84_2_fu_807_p3);

assign photons_lane_time_6_fu_850_p3 = ((update_photon_1_reg_1469[0:0] == 1'b1) ? new_since_1_reg_1475 : photons_lane_time_1_reg_1341_pp0_iter2_reg);

assign photons_lane_time_7_fu_885_p3 = ((xor_ln84_1_fu_866_p2[0:0] == 1'b1) ? photons_lane_time_1_reg_1341_pp0_iter2_reg : select_ln84_8_fu_878_p3);

assign photons_lane_time_8_fu_921_p3 = ((update_photon_2_reg_1498[0:0] == 1'b1) ? new_since_2_reg_1504 : photons_lane_time_2_reg_1354_pp0_iter2_reg);

assign photons_lane_time_9_fu_956_p3 = ((xor_ln84_2_fu_937_p2[0:0] == 1'b1) ? photons_lane_time_2_reg_1354_pp0_iter2_reg : select_ln84_14_fu_949_p3);

assign photons_lane_time_fu_387_p1 = photon_data_q1[7:0];

assign select_ln84_10_fu_892_p3 = ((trig_1_fu_835_p2[0:0] == 1'b1) ? phase_1_reg_1452 : photons_lane_phase_14_fu_855_p3);

assign select_ln84_12_fu_931_p3 = ((trig_2_fu_906_p2[0:0] == 1'b1) ? hoffs_2_reg_1392_pp0_iter2_reg : new_since_2_reg_1504);

assign select_ln84_14_fu_949_p3 = ((trig_2_fu_906_p2[0:0] == 1'b1) ? hoffs_2_reg_1392_pp0_iter2_reg : photons_lane_time_8_fu_921_p3);

assign select_ln84_16_fu_963_p3 = ((trig_2_fu_906_p2[0:0] == 1'b1) ? phase_2_reg_1481 : photons_lane_phase_16_fu_926_p3);

assign select_ln84_18_fu_1002_p3 = ((trig_3_fu_977_p2[0:0] == 1'b1) ? hoffs_3_reg_1398_pp0_iter2_reg : new_since_3_reg_1533);

assign select_ln84_20_fu_1020_p3 = ((trig_3_fu_977_p2[0:0] == 1'b1) ? hoffs_3_reg_1398_pp0_iter2_reg : photons_lane_time_10_fu_992_p3);

assign select_ln84_22_fu_1034_p3 = ((trig_3_fu_977_p2[0:0] == 1'b1) ? phase_3_reg_1510 : photons_lane_phase_18_fu_997_p3);

assign select_ln84_2_fu_807_p3 = ((trig_fu_764_p2[0:0] == 1'b1) ? hoffs_reg_1380_pp0_iter2_reg : photons_lane_time_4_fu_779_p3);

assign select_ln84_4_fu_821_p3 = ((trig_fu_764_p2[0:0] == 1'b1) ? phase_reg_1288_pp0_iter2_reg : photons_lane_phase_12_fu_784_p3);

assign select_ln84_6_fu_860_p3 = ((trig_1_fu_835_p2[0:0] == 1'b1) ? hoffs_1_reg_1386_pp0_iter2_reg : new_since_1_reg_1475);

assign select_ln84_8_fu_878_p3 = ((trig_1_fu_835_p2[0:0] == 1'b1) ? hoffs_1_reg_1386_pp0_iter2_reg : photons_lane_time_6_fu_850_p3);

assign select_ln84_fu_789_p3 = ((trig_fu_764_p2[0:0] == 1'b1) ? hoffs_reg_1380_pp0_iter2_reg : new_since_reg_1446);

assign shl_ln884_1_fu_575_p3 = {{tmp_1_reg_1409}, {8'd0}};

assign shl_ln884_2_fu_612_p3 = {{tmp_3_reg_1414}, {8'd0}};

assign shl_ln884_3_fu_649_p3 = {{tmp_4_reg_1419}, {8'd0}};

assign shl_ln_fu_540_p3 = {{trunc_ln884_reg_1404}, {8'd0}};

assign since_data_address0 = zext_ln587_fu_677_p1;

assign since_data_address1 = zext_ln587_1_fu_342_p1;

assign since_data_d0 = {{{{since_cache_since}, {since_cache_since_1}}, {since_cache_since_2}}, {since_cache_since_3}};

assign sinces_since_11_fu_1013_p3 = ((xor_ln84_3_fu_1008_p2[0:0] == 1'b1) ? sinces_since_3_reg_1320_pp0_iter2_reg : select_ln84_18_fu_1002_p3);

assign sinces_since_5_fu_800_p3 = ((xor_ln84_fu_795_p2[0:0] == 1'b1) ? sinces_since_reg_1296_pp0_iter2_reg : select_ln84_fu_789_p3);

assign sinces_since_7_fu_871_p3 = ((xor_ln84_1_fu_866_p2[0:0] == 1'b1) ? sinces_since_1_reg_1304_pp0_iter2_reg : select_ln84_6_fu_860_p3);

assign sinces_since_9_fu_942_p3 = ((xor_ln84_2_fu_937_p2[0:0] == 1'b1) ? sinces_since_2_reg_1312_pp0_iter2_reg : select_ln84_12_fu_931_p3);

assign sinces_since_fu_353_p1 = since_data_q1[7:0];

assign threshoffs_address0 = zext_ln587_1_fu_342_p1;

assign timestamp_TREADY = regslice_both_timestamp_U_ack_in;

assign tmp_2_fu_1135_p5 = {{{{tmp_user_V_1_reg_1252_pp0_iter3_reg}, {2'd0}}, {photons_lane_phase_13_reg_1553}}, {photon_out_time_V_fu_1130_p2}};

assign tmp_5_fu_1164_p4 = {{{photon_out_id_V_1_fu_1150_p2}, {photons_lane_phase_15_reg_1572}}, {photon_out_time_V_1_fu_1159_p2}};

assign tmp_8_fu_1192_p4 = {{{photon_out_id_V_2_fu_1178_p2}, {photons_lane_phase_17_reg_1591}}, {photon_out_time_V_2_fu_1187_p2}};

assign tmp_fu_338_p1 = timestamp_TDATA_int_regslice[35:0];

assign tmp_s_fu_1220_p4 = {{{photon_out_id_V_3_fu_1206_p2}, {photons_lane_phase_19_reg_1610}}, {photon_out_time_V_3_fu_1215_p2}};

assign trig_1_fu_835_p2 = (icmp_ln84_1_reg_1463 & icmp_ln1696_1_reg_1458);

assign trig_2_fu_906_p2 = (icmp_ln84_2_reg_1492 & icmp_ln1696_2_reg_1487);

assign trig_3_fu_977_p2 = (icmp_ln84_3_reg_1521 & icmp_ln1696_3_reg_1516);

assign trig_fu_764_p2 = (icmp_ln84_reg_1434 & icmp_ln1696_reg_1429);

assign trunc_ln884_fu_501_p1 = threshoffs_q0[7:0];

assign update_photon_1_fu_593_p2 = (($signed(phase_1_fu_566_p4) < $signed(photons_lane_phase_1_reg_1347)) ? 1'b1 : 1'b0);

assign update_photon_2_fu_630_p2 = (($signed(phase_2_fu_603_p4) < $signed(photons_lane_phase_2_reg_1360)) ? 1'b1 : 1'b0);

assign update_photon_3_fu_667_p2 = (($signed(phase_3_fu_640_p4) < $signed(photons_lane_phase_3_reg_1373)) ? 1'b1 : 1'b0);

assign update_photon_fu_557_p2 = (($signed(phase_reg_1288_pp0_iter1_reg) < $signed(photons_lane_phase_reg_1334)) ? 1'b1 : 1'b0);

assign xor_ln84_1_fu_866_p2 = (trig_1_fu_835_p2 ^ icmp_ln84_1_reg_1463);

assign xor_ln84_2_fu_937_p2 = (trig_2_fu_906_p2 ^ icmp_ln84_2_reg_1492);

assign xor_ln84_3_fu_1008_p2 = (trig_3_fu_977_p2 ^ icmp_ln84_3_reg_1521);

assign xor_ln84_fu_795_p2 = (trig_fu_764_p2 ^ icmp_ln84_reg_1434);

assign zext_ln232_1_fu_1156_p1 = photons_lane_time_6_reg_1567;

assign zext_ln232_2_fu_1184_p1 = photons_lane_time_8_reg_1586;

assign zext_ln232_3_fu_1212_p1 = photons_lane_time_10_reg_1605;

assign zext_ln232_fu_1127_p1 = photons_lane_time_4_reg_1548;

assign zext_ln587_1_fu_342_p1 = instream_TUSER_int_regslice;

assign zext_ln587_fu_677_p1 = last_group_reg_1424;


reg find_kernel_block = 0;
// synthesis translate_off
`include "trigger_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //trigger

