

================================================================
== Vitis HLS Report for 'histogram_Pipeline_loop_8'
================================================================
* Date:           Mon Aug 12 18:55:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.826 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  55.000 ns|  55.000 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_8  |        9|        9|         6|          1|          1|     5|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    297|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     561|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     561|    365|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln165_fu_179_p2    |         +|   0|  0|  11|           3|           1|
    |add_ln167_1_fu_206_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln167_2_fu_218_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln167_3_fu_210_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln167_4_fu_214_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln167_5_fu_222_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln167_6_fu_226_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln167_fu_202_p2    |         +|   0|  0|  39|          32|          32|
    |icmp_ln165_fu_173_p2   |      icmp|   0|  0|  11|           3|           3|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 297|         231|         230|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    3|          6|
    |i_fu_44                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln167_1_reg_331               |  32|   0|   32|          0|
    |add_ln167_2_reg_346               |  32|   0|   32|          0|
    |add_ln167_3_reg_336               |  32|   0|   32|          0|
    |add_ln167_4_reg_341               |  32|   0|   32|          0|
    |add_ln167_5_reg_351               |  32|   0|   32|          0|
    |add_ln167_6_reg_356               |  32|   0|   32|          0|
    |add_ln167_reg_326                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_fu_44                           |   3|   0|    3|          0|
    |results_0_load_reg_286            |  32|   0|   32|          0|
    |results_1_load_reg_291            |  32|   0|   32|          0|
    |results_2_load_reg_296            |  32|   0|   32|          0|
    |results_3_load_reg_301            |  32|   0|   32|          0|
    |results_4_load_reg_306            |  32|   0|   32|          0|
    |results_5_load_reg_311            |  32|   0|   32|          0|
    |results_6_load_reg_316            |  32|   0|   32|          0|
    |results_7_load_reg_321            |  32|   0|   32|          0|
    |zext_ln165_reg_241                |   3|   0|   64|         61|
    |zext_ln165_reg_241                |  64|  32|   64|         61|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 561|  32|  622|        122|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+--------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_loop_8|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_loop_8|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  histogram_Pipeline_loop_8|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_loop_8|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_loop_8|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  histogram_Pipeline_loop_8|  return value|
|results_0_address0  |  out|    3|   ap_memory|                  results_0|         array|
|results_0_ce0       |  out|    1|   ap_memory|                  results_0|         array|
|results_0_q0        |   in|   32|   ap_memory|                  results_0|         array|
|results_1_address0  |  out|    3|   ap_memory|                  results_1|         array|
|results_1_ce0       |  out|    1|   ap_memory|                  results_1|         array|
|results_1_q0        |   in|   32|   ap_memory|                  results_1|         array|
|results_2_address0  |  out|    3|   ap_memory|                  results_2|         array|
|results_2_ce0       |  out|    1|   ap_memory|                  results_2|         array|
|results_2_q0        |   in|   32|   ap_memory|                  results_2|         array|
|results_3_address0  |  out|    3|   ap_memory|                  results_3|         array|
|results_3_ce0       |  out|    1|   ap_memory|                  results_3|         array|
|results_3_q0        |   in|   32|   ap_memory|                  results_3|         array|
|results_4_address0  |  out|    3|   ap_memory|                  results_4|         array|
|results_4_ce0       |  out|    1|   ap_memory|                  results_4|         array|
|results_4_q0        |   in|   32|   ap_memory|                  results_4|         array|
|results_5_address0  |  out|    3|   ap_memory|                  results_5|         array|
|results_5_ce0       |  out|    1|   ap_memory|                  results_5|         array|
|results_5_q0        |   in|   32|   ap_memory|                  results_5|         array|
|results_6_address0  |  out|    3|   ap_memory|                  results_6|         array|
|results_6_ce0       |  out|    1|   ap_memory|                  results_6|         array|
|results_6_q0        |   in|   32|   ap_memory|                  results_6|         array|
|results_7_address0  |  out|    3|   ap_memory|                  results_7|         array|
|results_7_ce0       |  out|    1|   ap_memory|                  results_7|         array|
|results_7_q0        |   in|   32|   ap_memory|                  results_7|         array|
|results_address0    |  out|    3|   ap_memory|                    results|         array|
|results_ce0         |  out|    1|   ap_memory|                    results|         array|
|results_we0         |  out|    1|   ap_memory|                    results|         array|
|results_d0          |  out|   32|   ap_memory|                    results|         array|
+--------------------+-----+-----+------------+---------------------------+--------------+

