Oh no...

Cycle: 20
RARS instruction number: 6	Instruction: ori x18,x0,3
Expected:	Register Write to Reg: 0x12 Val: 0x00000003
Got     :	Register Write to Reg: 0x08 Val: 0xFFFFFFFF
Incorrect write

Cycle: 21
RARS instruction number: 8	Instruction: ori x19,x0,1
Expected:	Register Write to Reg: 0x13 Val: 0x00000001
Got     :	Register Write to Reg: 0x01 Val: 0x0000001C
Incorrect write

Cycle: 27
RARS instruction number: 10	Instruction: ori x20,x0,2
Expected:	Register Write to Reg: 0x14 Val: 0x00000002
Got     :	Register Write to Reg: 0x08 Val: 0xFFFFFFFF
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


