{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475014007281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475014007297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 18:06:47 2016 " "Processing started: Tue Sep 27 18:06:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475014007297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475014007297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475014007297 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1475014007640 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "SW part2.v(3) " "Verilog HDL Module Declaration error at part2.v(3): port \"SW\" is declared more than once" {  } { { "part2.v" "" { Text "W:/ECE LABS/lab23/part2/part2.v" 3 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1475014015594 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "LEDR part2.v(5) " "Verilog HDL Module Declaration error at part2.v(5): port \"LEDR\" is declared more than once" {  } { { "part2.v" "" { Text "W:/ECE LABS/lab23/part2/part2.v" 5 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1475014015594 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "part2 part2.v(1) " "Ignored design unit \"part2\" at part2.v(1) due to previous errors" {  } { { "part2.v" "" { Text "W:/ECE LABS/lab23/part2/part2.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1475014015687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 0 0 " "Found 0 design units, including 0 entities, in source file part2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475014015687 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "859 " "Peak virtual memory: 859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475014015844 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 27 18:06:55 2016 " "Processing ended: Tue Sep 27 18:06:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475014015844 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475014015844 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475014015844 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475014015844 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475014016500 ""}
