<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › arch › hwregs › iop › iop_sw_cfg_defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../index.html"></a><h1>iop_sw_cfg_defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __iop_sw_cfg_defs_h</span>
<span class="cp">#define __iop_sw_cfg_defs_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           ../../inst/io_proc/rtl/guinness/iop_sw_cfg.r</span>
<span class="cm"> *     id:           &lt;not found&gt;</span>
<span class="cm"> *     last modfied: Mon Apr 11 16:10:19 2005</span>
<span class="cm"> *</span>
<span class="cm"> *   by /n/asic/design/tools/rdesc/src/rdes2c --outfile iop_sw_cfg_defs.h ../../inst/io_proc/rtl/guinness/iop_sw_cfg.r</span>
<span class="cm"> *      id: $Id: iop_sw_cfg_defs.h,v 1.4 2005/04/24 18:31:05 starvik Exp $</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>
<span class="cm">/* Main access macros */</span>
<span class="cp">#ifndef REG_RD</span>
<span class="cp">#define REG_RD( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR</span>
<span class="cp">#define REG_WR( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_VECT</span>
<span class="cp">#define REG_RD_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( reg_##scope##_##reg, \</span>
<span class="cp">            (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_VECT</span>
<span class="cp">#define REG_WR_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( reg_##scope##_##reg, \</span>
<span class="cp">             (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT</span>
<span class="cp">#define REG_RD_INT( scope, inst, reg ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT</span>
<span class="cp">#define REG_WR_INT( scope, inst, reg, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_RD_INT_VECT</span>
<span class="cp">#define REG_RD_INT_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">	    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_WR_INT_VECT</span>
<span class="cp">#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \</span>
<span class="cp">  REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \</span>
<span class="cp">	     (index) * STRIDE_##scope##_##reg, (val) )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_TYPE_CONV</span>
<span class="cp">#define REG_TYPE_CONV( type, orgtype, val ) \</span>
<span class="cp">  ( { union { orgtype o; type n; } r; r.o = val; r.n; } )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef reg_page_size</span>
<span class="cp">#define reg_page_size 8192</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">  ( (inst) + REG_RD_ADDR_##scope##_##reg + \</span>
<span class="cp">    (index) * STRIDE_##scope##_##reg )</span>
<span class="cp">#endif</span>

<span class="cm">/* C-code for register scope iop_sw_cfg */</span>

<span class="cm">/* Register rw_crc_par0_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_crc_par0_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_crc_par0_owner 0</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_crc_par0_owner 0</span>

<span class="cm">/* Register rw_crc_par1_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_crc_par1_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_crc_par1_owner 4</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_crc_par1_owner 4</span>

<span class="cm">/* Register rw_dmc_in0_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_dmc_in0_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_dmc_in0_owner 8</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_dmc_in0_owner 8</span>

<span class="cm">/* Register rw_dmc_in1_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_dmc_in1_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_dmc_in1_owner 12</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_dmc_in1_owner 12</span>

<span class="cm">/* Register rw_dmc_out0_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_dmc_out0_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_dmc_out0_owner 16</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_dmc_out0_owner 16</span>

<span class="cm">/* Register rw_dmc_out1_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_dmc_out1_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_dmc_out1_owner 20</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_dmc_out1_owner 20</span>

<span class="cm">/* Register rw_fifo_in0_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_fifo_in0_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_fifo_in0_owner 24</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_fifo_in0_owner 24</span>

<span class="cm">/* Register rw_fifo_in0_extra_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_fifo_in0_extra_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_fifo_in0_extra_owner 28</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_fifo_in0_extra_owner 28</span>

<span class="cm">/* Register rw_fifo_in1_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_fifo_in1_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_fifo_in1_owner 32</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_fifo_in1_owner 32</span>

<span class="cm">/* Register rw_fifo_in1_extra_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_fifo_in1_extra_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_fifo_in1_extra_owner 36</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_fifo_in1_extra_owner 36</span>

<span class="cm">/* Register rw_fifo_out0_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_fifo_out0_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_fifo_out0_owner 40</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_fifo_out0_owner 40</span>

<span class="cm">/* Register rw_fifo_out0_extra_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_fifo_out0_extra_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_fifo_out0_extra_owner 44</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_fifo_out0_extra_owner 44</span>

<span class="cm">/* Register rw_fifo_out1_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_fifo_out1_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_fifo_out1_owner 48</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_fifo_out1_owner 48</span>

<span class="cm">/* Register rw_fifo_out1_extra_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_fifo_out1_extra_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_fifo_out1_extra_owner 52</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_fifo_out1_extra_owner 52</span>

<span class="cm">/* Register rw_sap_in_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_sap_in_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_sap_in_owner 56</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_sap_in_owner 56</span>

<span class="cm">/* Register rw_sap_out_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_sap_out_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_sap_out_owner 60</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_sap_out_owner 60</span>

<span class="cm">/* Register rw_scrc_in0_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_scrc_in0_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_scrc_in0_owner 64</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_scrc_in0_owner 64</span>

<span class="cm">/* Register rw_scrc_in1_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_scrc_in1_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_scrc_in1_owner 68</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_scrc_in1_owner 68</span>

<span class="cm">/* Register rw_scrc_out0_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_scrc_out0_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_scrc_out0_owner 72</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_scrc_out0_owner 72</span>

<span class="cm">/* Register rw_scrc_out1_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_scrc_out1_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_scrc_out1_owner 76</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_scrc_out1_owner 76</span>

<span class="cm">/* Register rw_spu0_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_spu0_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_spu0_owner 80</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_spu0_owner 80</span>

<span class="cm">/* Register rw_spu1_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_spu1_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_spu1_owner 84</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_spu1_owner 84</span>

<span class="cm">/* Register rw_timer_grp0_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_timer_grp0_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_timer_grp0_owner 88</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_timer_grp0_owner 88</span>

<span class="cm">/* Register rw_timer_grp1_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_timer_grp1_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_timer_grp1_owner 92</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_timer_grp1_owner 92</span>

<span class="cm">/* Register rw_timer_grp2_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_timer_grp2_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_timer_grp2_owner 96</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_timer_grp2_owner 96</span>

<span class="cm">/* Register rw_timer_grp3_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_timer_grp3_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_timer_grp3_owner 100</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_timer_grp3_owner 100</span>

<span class="cm">/* Register rw_trigger_grp0_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_trigger_grp0_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_trigger_grp0_owner 104</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_trigger_grp0_owner 104</span>

<span class="cm">/* Register rw_trigger_grp1_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_trigger_grp1_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_trigger_grp1_owner 108</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_trigger_grp1_owner 108</span>

<span class="cm">/* Register rw_trigger_grp2_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_trigger_grp2_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_trigger_grp2_owner 112</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_trigger_grp2_owner 112</span>

<span class="cm">/* Register rw_trigger_grp3_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_trigger_grp3_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_trigger_grp3_owner 116</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_trigger_grp3_owner 116</span>

<span class="cm">/* Register rw_trigger_grp4_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_trigger_grp4_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_trigger_grp4_owner 120</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_trigger_grp4_owner 120</span>

<span class="cm">/* Register rw_trigger_grp5_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_trigger_grp5_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_trigger_grp5_owner 124</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_trigger_grp5_owner 124</span>

<span class="cm">/* Register rw_trigger_grp6_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_trigger_grp6_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_trigger_grp6_owner 128</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_trigger_grp6_owner 128</span>

<span class="cm">/* Register rw_trigger_grp7_owner, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_trigger_grp7_owner</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_trigger_grp7_owner 132</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_trigger_grp7_owner 132</span>

<span class="cm">/* Register rw_bus0_mask, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte1</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte2</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte3</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_bus0_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_bus0_mask 136</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_bus0_mask 136</span>

<span class="cm">/* Register rw_bus0_oe_mask, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte1</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte3</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_bus0_oe_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_bus0_oe_mask 140</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_bus0_oe_mask 140</span>

<span class="cm">/* Register rw_bus1_mask, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte0</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte1</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte2</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte3</span> <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_bus1_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_bus1_mask 144</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_bus1_mask 144</span>

<span class="cm">/* Register rw_bus1_oe_mask, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte1</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">byte3</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span> <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_bus1_oe_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_bus1_oe_mask 148</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_bus1_oe_mask 148</span>

<span class="cm">/* Register rw_gio_mask, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_gio_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_gio_mask 152</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_gio_mask 152</span>

<span class="cm">/* Register rw_gio_oe_mask, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span> <span class="o">:</span> <span class="mi">32</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_gio_oe_mask</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_gio_oe_mask 156</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_gio_oe_mask 156</span>

<span class="cm">/* Register rw_pinmapping, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus0_byte0</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus0_byte1</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus0_byte2</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus0_byte3</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus1_byte0</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus1_byte1</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus1_byte2</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus1_byte3</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio3_0</span>     <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio7_4</span>     <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio11_8</span>    <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio15_12</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio19_16</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio23_20</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio27_24</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio31_28</span>   <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_pinmapping</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_pinmapping 160</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_pinmapping 160</span>

<span class="cm">/* Register rw_bus_out_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus0_lo</span>    <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus0_hi</span>    <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus0_lo_oe</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus0_hi_oe</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus1_lo</span>    <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus1_hi</span>    <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus1_lo_oe</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus1_hi_oe</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>     <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_bus_out_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_bus_out_cfg 164</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_bus_out_cfg 164</span>

<span class="cm">/* Register rw_gio_out_grp0_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio0</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio0_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio1</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio1_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio2</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio2_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio3</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio3_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>  <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_gio_out_grp0_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_gio_out_grp0_cfg 168</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_gio_out_grp0_cfg 168</span>

<span class="cm">/* Register rw_gio_out_grp1_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio4</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio4_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio5</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio5_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio6</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio6_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio7</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio7_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>  <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_gio_out_grp1_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_gio_out_grp1_cfg 172</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_gio_out_grp1_cfg 172</span>

<span class="cm">/* Register rw_gio_out_grp2_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio8</span>     <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio8_oe</span>  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio9</span>     <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio9_oe</span>  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio10</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio10_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio11</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio11_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_gio_out_grp2_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_gio_out_grp2_cfg 176</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_gio_out_grp2_cfg 176</span>

<span class="cm">/* Register rw_gio_out_grp3_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio12</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio12_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio13</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio13_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio14</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio14_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio15</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio15_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_gio_out_grp3_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_gio_out_grp3_cfg 180</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_gio_out_grp3_cfg 180</span>

<span class="cm">/* Register rw_gio_out_grp4_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio16</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio16_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio17</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio17_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio18</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio18_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio19</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio19_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_gio_out_grp4_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_gio_out_grp4_cfg 184</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_gio_out_grp4_cfg 184</span>

<span class="cm">/* Register rw_gio_out_grp5_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio20</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio20_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio21</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio21_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio22</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio22_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio23</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio23_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_gio_out_grp5_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_gio_out_grp5_cfg 188</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_gio_out_grp5_cfg 188</span>

<span class="cm">/* Register rw_gio_out_grp6_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio24</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio24_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio25</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio25_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio26</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio26_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio27</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio27_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_gio_out_grp6_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_gio_out_grp6_cfg 192</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_gio_out_grp6_cfg 192</span>

<span class="cm">/* Register rw_gio_out_grp7_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio28</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio28_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio29</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio29_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio30</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio30_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio31</span>    <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gio31_oe</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">8</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_gio_out_grp7_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_gio_out_grp7_cfg 196</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_gio_out_grp7_cfg 196</span>

<span class="cm">/* Register rw_spu0_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus0_in</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus1_in</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>  <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_spu0_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_spu0_cfg 200</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_spu0_cfg 200</span>

<span class="cm">/* Register rw_spu1_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus0_in</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus1_in</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>  <span class="o">:</span> <span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_spu1_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_spu1_cfg 204</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_spu1_cfg 204</span>

<span class="cm">/* Register rw_timer_grp0_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_clk</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr0_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr1_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr2_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr3_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr0_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr1_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr2_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr3_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">21</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_timer_grp0_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_timer_grp0_cfg 208</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_timer_grp0_cfg 208</span>

<span class="cm">/* Register rw_timer_grp1_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_clk</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr0_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr1_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr2_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr3_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr0_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr1_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr2_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr3_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">21</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_timer_grp1_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_timer_grp1_cfg 212</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_timer_grp1_cfg 212</span>

<span class="cm">/* Register rw_timer_grp2_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_clk</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr0_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr1_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr2_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr3_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr0_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr1_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr2_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr3_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">21</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_timer_grp2_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_timer_grp2_cfg 216</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_timer_grp2_cfg 216</span>

<span class="cm">/* Register rw_timer_grp3_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ext_clk</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr0_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr1_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr2_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr3_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr0_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr1_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr2_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmr3_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">21</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_timer_grp3_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_timer_grp3_cfg 220</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_timer_grp3_cfg 220</span>

<span class="cm">/* Register rw_trigger_grps_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">grp0_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">grp0_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">grp1_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">grp1_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">grp2_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">grp2_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">grp3_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">grp3_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">grp4_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">grp4_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">grp5_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">grp5_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">grp6_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">grp6_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">grp7_dis</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">grp7_en</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_trigger_grps_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_trigger_grps_cfg 224</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_trigger_grps_cfg 224</span>

<span class="cm">/* Register rw_pdp0_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmc0_usr</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">out_strb</span> <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">in_src</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">in_size</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">in_last</span>  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">in_strb</span>  <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">out_src</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">13</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_pdp0_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_pdp0_cfg 228</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_pdp0_cfg 228</span>

<span class="cm">/* Register rw_pdp1_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmc1_usr</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">out_strb</span> <span class="o">:</span> <span class="mi">5</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">in_src</span>   <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">in_size</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">in_last</span>  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">in_strb</span>  <span class="o">:</span> <span class="mi">4</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">out_src</span>  <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>   <span class="o">:</span> <span class="mi">13</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_pdp1_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_pdp1_cfg 232</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_pdp1_cfg 232</span>

<span class="cm">/* Register rw_sdp_cfg, scope iop_sw_cfg, type rw */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sdp_out0_strb</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sdp_out1_strb</span> <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sdp_in0_data</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sdp_in0_last</span>  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sdp_in0_strb</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sdp_in1_data</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sdp_in1_last</span>  <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sdp_in1_strb</span>  <span class="o">:</span> <span class="mi">3</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy1</span>        <span class="o">:</span> <span class="mi">10</span><span class="p">;</span>
<span class="p">}</span> <span class="n">reg_iop_sw_cfg_rw_sdp_cfg</span><span class="p">;</span>
<span class="cp">#define REG_RD_ADDR_iop_sw_cfg_rw_sdp_cfg 236</span>
<span class="cp">#define REG_WR_ADDR_iop_sw_cfg_rw_sdp_cfg 236</span>


<span class="cm">/* Constants */</span>
<span class="k">enum</span> <span class="p">{</span>
  <span class="n">regk_iop_sw_cfg_a</span>                        <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_b</span>                        <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_bus0</span>                     <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_bus0_rot16</span>               <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_bus0_rot24</span>               <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_bus0_rot8</span>                <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_bus1</span>                     <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_bus1_rot16</span>               <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_bus1_rot24</span>               <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_bus1_rot8</span>                <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_clk12</span>                    <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_cpu</span>                      <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_dmc0</span>                     <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_dmc1</span>                     <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gated_clk0</span>               <span class="o">=</span> <span class="mh">0x00000010</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gated_clk1</span>               <span class="o">=</span> <span class="mh">0x00000011</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gated_clk2</span>               <span class="o">=</span> <span class="mh">0x00000012</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gated_clk3</span>               <span class="o">=</span> <span class="mh">0x00000013</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio0</span>                     <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio1</span>                     <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio2</span>                     <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio3</span>                     <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio4</span>                     <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio5</span>                     <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio6</span>                     <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio7</span>                     <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio_in0</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio_in1</span>                  <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio_in10</span>                 <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio_in11</span>                 <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio_in14</span>                 <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio_in15</span>                 <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio_in18</span>                 <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio_in19</span>                 <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio_in20</span>                 <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio_in21</span>                 <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio_in26</span>                 <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio_in27</span>                 <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio_in28</span>                 <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio_in29</span>                 <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio_in4</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_gio_in5</span>                  <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_last_timer_grp0_tmr2</span>     <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_last_timer_grp1_tmr2</span>     <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_last_timer_grp2_tmr2</span>     <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_last_timer_grp2_tmr3</span>     <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_last_timer_grp3_tmr2</span>     <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_last_timer_grp3_tmr3</span>     <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_mpu</span>                      <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_none</span>                     <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_par0</span>                     <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_par1</span>                     <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_pdp_out0</span>                 <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_pdp_out0_hi</span>              <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_pdp_out0_hi_rot8</span>         <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_pdp_out0_lo</span>              <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_pdp_out0_lo_rot8</span>         <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_pdp_out1</span>                 <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_pdp_out1_hi</span>              <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_pdp_out1_hi_rot8</span>         <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_pdp_out1_lo</span>              <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_pdp_out1_lo_rot8</span>         <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_bus0_mask_default</span>     <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_bus0_oe_mask_default</span>  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_bus1_mask_default</span>     <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_bus1_oe_mask_default</span>  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_bus_out_cfg_default</span>   <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_crc_par0_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_crc_par1_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_dmc_in0_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_dmc_in1_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_dmc_out0_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_dmc_out1_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_fifo_in0_extra_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_fifo_in0_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_fifo_in1_extra_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_fifo_in1_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_fifo_out0_extra_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_fifo_out0_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_fifo_out1_extra_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_fifo_out1_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_gio_mask_default</span>      <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_gio_oe_mask_default</span>   <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_gio_out_grp0_cfg_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_gio_out_grp1_cfg_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_gio_out_grp2_cfg_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_gio_out_grp3_cfg_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_gio_out_grp4_cfg_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_gio_out_grp5_cfg_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_gio_out_grp6_cfg_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_gio_out_grp7_cfg_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_pdp0_cfg_default</span>      <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_pdp1_cfg_default</span>      <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_pinmapping_default</span>    <span class="o">=</span> <span class="mh">0x55555555</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_sap_in_owner_default</span>  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_sap_out_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_scrc_in0_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_scrc_in1_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_scrc_out0_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_scrc_out1_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_sdp_cfg_default</span>       <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_spu0_cfg_default</span>      <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_spu0_owner_default</span>    <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_spu1_cfg_default</span>      <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_spu1_owner_default</span>    <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_timer_grp0_cfg_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_timer_grp0_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_timer_grp1_cfg_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_timer_grp1_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_timer_grp2_cfg_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_timer_grp2_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_timer_grp3_cfg_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_timer_grp3_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_trigger_grp0_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_trigger_grp1_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_trigger_grp2_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_trigger_grp3_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_trigger_grp4_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_trigger_grp5_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_trigger_grp6_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_trigger_grp7_owner_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_rw_trigger_grps_cfg_default</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_sdp_out0</span>                 <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_sdp_out1</span>                 <span class="o">=</span> <span class="mh">0x00000009</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_size16</span>                   <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_size24</span>                   <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_size32</span>                   <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_size8</span>                    <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0</span>                     <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_bus_out0_hi</span>         <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_bus_out0_lo</span>         <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_bus_out1_hi</span>         <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_bus_out1_lo</span>         <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_g0</span>                  <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_g1</span>                  <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_g2</span>                  <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_g3</span>                  <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_g4</span>                  <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_g5</span>                  <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_g6</span>                  <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_g7</span>                  <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gio0</span>                <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gio1</span>                <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gio2</span>                <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gio5</span>                <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gio6</span>                <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gio7</span>                <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gio_out0</span>            <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gio_out1</span>            <span class="o">=</span> <span class="mh">0x00000009</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gio_out2</span>            <span class="o">=</span> <span class="mh">0x0000000a</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gio_out3</span>            <span class="o">=</span> <span class="mh">0x0000000b</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gio_out4</span>            <span class="o">=</span> <span class="mh">0x0000000c</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gio_out5</span>            <span class="o">=</span> <span class="mh">0x0000000d</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gio_out6</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gio_out7</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout0</span>             <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout1</span>             <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout10</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout11</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout12</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout13</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout14</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout15</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout16</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout17</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout18</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout19</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout2</span>             <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout20</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout21</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout22</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout23</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout24</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout25</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout26</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout27</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout28</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout29</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout3</span>             <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout30</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout31</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout4</span>             <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout5</span>             <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout6</span>             <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout7</span>             <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout8</span>             <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu0_gioout9</span>             <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1</span>                     <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_bus_out0_hi</span>         <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_bus_out0_lo</span>         <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_bus_out1_hi</span>         <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_bus_out1_lo</span>         <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_g0</span>                  <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_g1</span>                  <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_g2</span>                  <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_g3</span>                  <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_g4</span>                  <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_g5</span>                  <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_g6</span>                  <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_g7</span>                  <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gio0</span>                <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gio1</span>                <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gio2</span>                <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gio5</span>                <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gio6</span>                <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gio7</span>                <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gio_out0</span>            <span class="o">=</span> <span class="mh">0x00000008</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gio_out1</span>            <span class="o">=</span> <span class="mh">0x00000009</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gio_out2</span>            <span class="o">=</span> <span class="mh">0x0000000a</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gio_out3</span>            <span class="o">=</span> <span class="mh">0x0000000b</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gio_out4</span>            <span class="o">=</span> <span class="mh">0x0000000c</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gio_out5</span>            <span class="o">=</span> <span class="mh">0x0000000d</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gio_out6</span>            <span class="o">=</span> <span class="mh">0x0000000e</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gio_out7</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout0</span>             <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout1</span>             <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout10</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout11</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout12</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout13</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout14</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout15</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout16</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout17</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout18</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout19</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout2</span>             <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout20</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout21</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout22</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout23</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout24</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout25</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout26</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout27</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout28</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout29</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout3</span>             <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout30</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout31</span>            <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout4</span>             <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout5</span>             <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout6</span>             <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout7</span>             <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout8</span>             <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_spu1_gioout9</span>             <span class="o">=</span> <span class="mh">0x0000000f</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_strb_timer_grp0_tmr0</span>     <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_strb_timer_grp0_tmr1</span>     <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_strb_timer_grp1_tmr0</span>     <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_strb_timer_grp1_tmr1</span>     <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_strb_timer_grp2_tmr0</span>     <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_strb_timer_grp2_tmr1</span>     <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_strb_timer_grp3_tmr0</span>     <span class="o">=</span> <span class="mh">0x00000003</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_strb_timer_grp3_tmr1</span>     <span class="o">=</span> <span class="mh">0x00000002</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp0</span>               <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp0_rot</span>           <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp0_strb0</span>         <span class="o">=</span> <span class="mh">0x0000000a</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp0_strb1</span>         <span class="o">=</span> <span class="mh">0x0000000a</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp0_strb2</span>         <span class="o">=</span> <span class="mh">0x0000000a</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp0_strb3</span>         <span class="o">=</span> <span class="mh">0x0000000a</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp0_tmr0</span>          <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp0_tmr1</span>          <span class="o">=</span> <span class="mh">0x00000004</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp1</span>               <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp1_rot</span>           <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp1_strb0</span>         <span class="o">=</span> <span class="mh">0x0000000b</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp1_strb1</span>         <span class="o">=</span> <span class="mh">0x0000000b</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp1_strb2</span>         <span class="o">=</span> <span class="mh">0x0000000b</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp1_strb3</span>         <span class="o">=</span> <span class="mh">0x0000000b</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp1_tmr0</span>          <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp1_tmr1</span>          <span class="o">=</span> <span class="mh">0x00000005</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp2</span>               <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp2_rot</span>           <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp2_strb0</span>         <span class="o">=</span> <span class="mh">0x0000000c</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp2_strb1</span>         <span class="o">=</span> <span class="mh">0x0000000c</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp2_strb2</span>         <span class="o">=</span> <span class="mh">0x0000000c</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp2_strb3</span>         <span class="o">=</span> <span class="mh">0x0000000c</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp2_tmr0</span>          <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp2_tmr1</span>          <span class="o">=</span> <span class="mh">0x00000006</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp3</span>               <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp3_rot</span>           <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp3_strb0</span>         <span class="o">=</span> <span class="mh">0x0000000d</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp3_strb1</span>         <span class="o">=</span> <span class="mh">0x0000000d</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp3_strb2</span>         <span class="o">=</span> <span class="mh">0x0000000d</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp3_strb3</span>         <span class="o">=</span> <span class="mh">0x0000000d</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp3_tmr0</span>          <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_timer_grp3_tmr1</span>          <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig0_0</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig0_1</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig0_2</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig0_3</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig1_0</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig1_1</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig1_2</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig1_3</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig2_0</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig2_1</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig2_2</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig2_3</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig3_0</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig3_1</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig3_2</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig3_3</span>                  <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig4_0</span>                  <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig4_1</span>                  <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig4_2</span>                  <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig4_3</span>                  <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig5_0</span>                  <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig5_1</span>                  <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig5_2</span>                  <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig5_3</span>                  <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig6_0</span>                  <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig6_1</span>                  <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig6_2</span>                  <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig6_3</span>                  <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig7_0</span>                  <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig7_1</span>                  <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig7_2</span>                  <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
  <span class="n">regk_iop_sw_cfg_trig7_3</span>                  <span class="o">=</span> <span class="mh">0x00000001</span>
<span class="p">};</span>
<span class="cp">#endif </span><span class="cm">/* __iop_sw_cfg_defs_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:7}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../javascript/docco.min.js"></script>
</html>
