<stg><name>Userplane_L1_Data_Gen</name>


<trans_list>

<trans id="117" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2">
<![CDATA[
codeRepl:14  %data_src_state_load = load i2* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="data_src_state_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6">
<![CDATA[
codeRepl:17  %t_V = load i6* @sym_count_V, align 1

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
codeRepl:18  %slot_in_V_read = call i6 @_ssdm_op_Read.ap_none.i6P(i6* %slot_in_V)

]]></Node>
<StgValue><ssdm name="slot_in_V_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
codeRepl:19  switch i2 %data_src_state_load, label %._crit_edge580 [
    i2 0, label %0
    i2 1, label %1
    i2 -2, label %4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln33"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %trunc_ln = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %slot_in_V_read, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  store i4 %trunc_ln, i4* @subframeID_val_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:2  store i2 0, i2* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge580

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4">
<![CDATA[
:0  %sec_count_V = load i4* @section_count_V, align 1

]]></Node>
<StgValue><ssdm name="sec_count_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:42  %icmp_ln879 = icmp eq i4 %sec_count_V, -7

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:43  br i1 %icmp_ln879, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %add_ln700_1 = add i4 %sec_count_V, 1

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:1  store i4 %add_ln700_1, i4* @section_count_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
<literal name="icmp_ln879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge581

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  store i4 0, i4* @section_count_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln700 = add i6 %t_V, 1

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %icmp_ln879_1 = icmp eq i6 %add_ln700, 14

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:3  %select_ln70 = select i1 %icmp_ln879_1, i6 0, i6 %add_ln700

]]></Node>
<StgValue><ssdm name="select_ln70"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:4  %select_ln70_1 = select i1 %icmp_ln879_1, i2 -2, i2 0

]]></Node>
<StgValue><ssdm name="select_ln70_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge581

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge581:0  %sym_count_V_flag_0 = phi i1 [ false, %3 ], [ true, %2 ]

]]></Node>
<StgValue><ssdm name="sym_count_V_flag_0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
._crit_edge581:1  %sym_count_V_new_0 = phi i6 [ undef, %3 ], [ %select_ln70, %2 ]

]]></Node>
<StgValue><ssdm name="sym_count_V_new_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
._crit_edge581:2  %storemerge576 = phi i2 [ 0, %3 ], [ %select_ln70_1, %2 ]

]]></Node>
<StgValue><ssdm name="storemerge576"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge581:3  store i2 %storemerge576, i2* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge581:6  br label %._crit_edge580

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %frameID_in_V_read = call i8 @_ssdm_op_Read.ap_none.i8P(i8* %frameID_in_V)

]]></Node>
<StgValue><ssdm name="frameID_in_V_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:5  store i2 1, i2* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge580

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
._crit_edge580:0  %sym_count_V_flag_1 = phi i1 [ false, %codeRepl ], [ true, %4 ], [ %sym_count_V_flag_0, %._crit_edge581 ], [ false, %0 ]

]]></Node>
<StgValue><ssdm name="sym_count_V_flag_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0">
<![CDATA[
._crit_edge580:1  %sym_count_V_new_1 = phi i6 [ undef, %codeRepl ], [ 0, %4 ], [ %sym_count_V_new_0, %._crit_edge581 ], [ undef, %0 ]

]]></Node>
<StgValue><ssdm name="sym_count_V_new_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge580:2  br i1 %sym_count_V_flag_1, label %mergeST, label %._crit_edge580.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sym_count_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="6">
<![CDATA[
mergeST:0  store i6 %sym_count_V_new_1, i6* @sym_count_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln31 = icmp eq i4 %sec_count_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln31_1 = icmp eq i4 %sec_count_V, 1

]]></Node>
<StgValue><ssdm name="icmp_ln31_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln31_2 = icmp eq i4 %sec_count_V, 2

]]></Node>
<StgValue><ssdm name="icmp_ln31_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %icmp_ln31_3 = icmp eq i4 %sec_count_V, 3

]]></Node>
<StgValue><ssdm name="icmp_ln31_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %icmp_ln31_4 = icmp eq i4 %sec_count_V, 4

]]></Node>
<StgValue><ssdm name="icmp_ln31_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %icmp_ln31_5 = icmp eq i4 %sec_count_V, 5

]]></Node>
<StgValue><ssdm name="icmp_ln31_5"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:7  %icmp_ln31_6 = icmp eq i4 %sec_count_V, 6

]]></Node>
<StgValue><ssdm name="icmp_ln31_6"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %icmp_ln31_7 = icmp eq i4 %sec_count_V, 7

]]></Node>
<StgValue><ssdm name="icmp_ln31_7"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  %icmp_ln31_8 = icmp eq i4 %sec_count_V, -8

]]></Node>
<StgValue><ssdm name="icmp_ln31_8"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:10  %select_ln215 = select i1 %icmp_ln31_8, i4 -7, i4 -8

]]></Node>
<StgValue><ssdm name="select_ln215"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %or_ln215 = or i1 %icmp_ln31_8, %icmp_ln31_7

]]></Node>
<StgValue><ssdm name="or_ln215"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:12  %select_ln215_1 = select i1 %icmp_ln31_6, i4 7, i4 6

]]></Node>
<StgValue><ssdm name="select_ln215_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %or_ln215_1 = or i1 %icmp_ln31_6, %icmp_ln31_5

]]></Node>
<StgValue><ssdm name="or_ln215_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:14  %select_ln215_2 = select i1 %icmp_ln31_4, i3 -3, i3 -4

]]></Node>
<StgValue><ssdm name="select_ln215_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15  %or_ln215_2 = or i1 %icmp_ln31_4, %icmp_ln31_3

]]></Node>
<StgValue><ssdm name="or_ln215_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:16  %select_ln215_3 = select i1 %icmp_ln31_2, i3 3, i3 2

]]></Node>
<StgValue><ssdm name="select_ln215_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %or_ln215_3 = or i1 %icmp_ln31_2, %icmp_ln31_1

]]></Node>
<StgValue><ssdm name="or_ln215_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:18  %select_ln215_4 = select i1 %icmp_ln31, i4 1, i4 -6

]]></Node>
<StgValue><ssdm name="select_ln215_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:19  %select_ln215_5 = select i1 %or_ln215, i4 %select_ln215, i4 %select_ln215_1

]]></Node>
<StgValue><ssdm name="select_ln215_5"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20  %or_ln215_4 = or i1 %or_ln215, %or_ln215_1

]]></Node>
<StgValue><ssdm name="or_ln215_4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:21  %select_ln215_6 = select i1 %or_ln215_2, i3 %select_ln215_2, i3 %select_ln215_3

]]></Node>
<StgValue><ssdm name="select_ln215_6"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="3">
<![CDATA[
:22  %zext_ln215 = zext i3 %select_ln215_6 to i4

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:23  %or_ln215_5 = or i1 %or_ln215_2, %or_ln215_3

]]></Node>
<StgValue><ssdm name="or_ln215_5"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:24  %select_ln215_7 = select i1 %or_ln215_4, i4 %select_ln215_5, i4 %zext_ln215

]]></Node>
<StgValue><ssdm name="select_ln215_7"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  %or_ln215_6 = or i1 %or_ln215_4, %or_ln215_5

]]></Node>
<StgValue><ssdm name="or_ln215_6"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:26  %select_ln215_8 = select i1 %or_ln215_6, i4 %select_ln215_7, i4 %select_ln215_4

]]></Node>
<StgValue><ssdm name="select_ln215_8"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="4">
<![CDATA[
:27  %zext_ln215_1 = zext i4 %select_ln215_8 to i12

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:28  %select_ln215_9 = select i1 %icmp_ln31_8, i8 -16, i8 -46

]]></Node>
<StgValue><ssdm name="select_ln215_9"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:29  %select_ln215_10 = select i1 %icmp_ln31_6, i8 -76, i8 -106

]]></Node>
<StgValue><ssdm name="select_ln215_10"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:30  %select_ln215_11 = select i1 %icmp_ln31_4, i7 -8, i7 -38

]]></Node>
<StgValue><ssdm name="select_ln215_11"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:31  %select_ln215_12 = select i1 %icmp_ln31_2, i7 60, i7 30

]]></Node>
<StgValue><ssdm name="select_ln215_12"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:32  %select_ln215_13 = select i1 %icmp_ln31, i9 0, i9 -242

]]></Node>
<StgValue><ssdm name="select_ln215_13"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:33  %select_ln215_14 = select i1 %or_ln215, i8 %select_ln215_9, i8 %select_ln215_10

]]></Node>
<StgValue><ssdm name="select_ln215_14"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:34  %select_ln215_15 = select i1 %or_ln215_2, i7 %select_ln215_11, i7 %select_ln215_12

]]></Node>
<StgValue><ssdm name="select_ln215_15"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="7">
<![CDATA[
:35  %zext_ln215_2 = zext i7 %select_ln215_15 to i8

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:36  %select_ln215_16 = select i1 %or_ln215_4, i8 %select_ln215_14, i8 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="select_ln215_16"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="8">
<![CDATA[
:37  %zext_ln215_3 = zext i8 %select_ln215_16 to i9

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:38  %select_ln215_17 = select i1 %or_ln215_6, i9 %zext_ln215_3, i9 %select_ln215_13

]]></Node>
<StgValue><ssdm name="select_ln215_17"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="9">
<![CDATA[
:39  %zext_ln215_4 = zext i9 %select_ln215_17 to i10

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:40  %or_ln215_7 = or i1 %or_ln215_6, %icmp_ln31

]]></Node>
<StgValue><ssdm name="or_ln215_7"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:41  %select_ln215_18 = select i1 %or_ln215_7, i8 30, i8 3

]]></Node>
<StgValue><ssdm name="select_ln215_18"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="12" op_2_bw="12" op_3_bw="2" op_4_bw="10" op_5_bw="8" op_6_bw="20">
<![CDATA[
._crit_edge581:4  %tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i12.i12.i2.i10.i8.i20(i12 69, i12 %zext_ln215_1, i2 0, i10 %zext_ln215_4, i8 %select_ln215_18, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge581:5  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp_1)

]]></Node>
<StgValue><ssdm name="write_ln86"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4">
<![CDATA[
:1  %subframeID_val_V_loa = load i4* @subframeID_val_V, align 1

]]></Node>
<StgValue><ssdm name="subframeID_val_V_loa"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="20" op_2_bw="8" op_3_bw="4" op_4_bw="6" op_5_bw="6" op_6_bw="20">
<![CDATA[
:3  %tmp = call i64 @_ssdm_op_BitConcatenate.i64.i20.i8.i4.i6.i6.i20(i20 17552, i8 %frameID_in_V_read, i4 %subframeID_val_V_loa, i6 %slot_in_V_read, i6 %t_V, i20 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp)

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %L1_data_out_V), !map !82

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i6* %slot_in_V), !map !89

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %frameID_in_V), !map !93

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %st_out_V), !map !97

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i6* %symbol_number_V), !map !101

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @Userplane_L1_Data_Ge) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln5"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i64* %L1_data_out_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln7"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln8"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i6* %slot_in_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln9"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i8* %frameID_in_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i6* %symbol_number_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln11"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i4* %st_out_V, [8 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln12"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecReset(i2* @data_src_state, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln17"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="2">
<![CDATA[
codeRepl:15  %zext_ln301 = zext i2 %data_src_state_load to i4

]]></Node>
<StgValue><ssdm name="zext_ln301"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
codeRepl:16  call void @_ssdm_op_Write.ap_none.i4P(i4* %st_out_V, i4 %zext_ln301)

]]></Node>
<StgValue><ssdm name="write_ln31"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge581:5  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp_1)

]]></Node>
<StgValue><ssdm name="write_ln86"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_none.i6P(i6* %symbol_number_V, i6 %t_V)

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %L1_data_out_V, i64 %tmp)

]]></Node>
<StgValue><ssdm name="write_ln47"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sym_count_V_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %._crit_edge580.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0">
<![CDATA[
._crit_edge580.new:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln95"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
