
000Hello.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002760  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  08002910  08002910  00012910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d50  08002d50  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08002d50  08002d50  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d50  08002d50  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d50  08002d50  00012d50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d54  08002d54  00012d54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08002d58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  20000078  08002dd0  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f8  08002dd0  000202f8  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004238  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000df6  00000000  00000000  000242da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003a8  00000000  00000000  000250d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000320  00000000  00000000  00025478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003d66  00000000  00000000  00025798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00003b52  00000000  00000000  000294fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000dc60  00000000  00000000  0002d050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0003acb0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000154c  00000000  00000000  0003ad04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000078 	.word	0x20000078
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080028f8 	.word	0x080028f8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	080028f8 	.word	0x080028f8

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <delay>:

#include "lcd5110.h"
#include "keypad4x4.h"
#include "ade7753.h"

void delay(void) {
 8000290:	b480      	push	{r7}
 8000292:	b083      	sub	sp, #12
 8000294:	af00      	add	r7, sp, #0
	for(uint32_t i = 0; i < 500000; i++);
 8000296:	2300      	movs	r3, #0
 8000298:	607b      	str	r3, [r7, #4]
 800029a:	e002      	b.n	80002a2 <delay+0x12>
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	3301      	adds	r3, #1
 80002a0:	607b      	str	r3, [r7, #4]
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	4a04      	ldr	r2, [pc, #16]	; (80002b8 <delay+0x28>)
 80002a6:	4293      	cmp	r3, r2
 80002a8:	d9f8      	bls.n	800029c <delay+0xc>
}
 80002aa:	bf00      	nop
 80002ac:	bf00      	nop
 80002ae:	370c      	adds	r7, #12
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bc80      	pop	{r7}
 80002b4:	4770      	bx	lr
 80002b6:	bf00      	nop
 80002b8:	0007a11f 	.word	0x0007a11f

080002bc <int_to_string>:
    //enable the systick
    *pSCSR |= ( 1 << 0); //enables the counter
}

void int_to_string(uint32_t num , char* buf)
{
 80002bc:	b480      	push	{r7}
 80002be:	b087      	sub	sp, #28
 80002c0:	af00      	add	r7, sp, #0
 80002c2:	6078      	str	r0, [r7, #4]
 80002c4:	6039      	str	r1, [r7, #0]
	int buf_len;
	if (num == 0) {
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d105      	bne.n	80002d8 <int_to_string+0x1c>
		buf[0] = 48;
 80002cc:	683b      	ldr	r3, [r7, #0]
 80002ce:	2230      	movs	r2, #48	; 0x30
 80002d0:	701a      	strb	r2, [r3, #0]
		buf_len = 1;
 80002d2:	2301      	movs	r3, #1
 80002d4:	617b      	str	r3, [r7, #20]
 80002d6:	e042      	b.n	800035e <int_to_string+0xa2>
	}
	else {
		for (buf_len = 0; num > 0; buf_len++) {
 80002d8:	2300      	movs	r3, #0
 80002da:	617b      	str	r3, [r7, #20]
 80002dc:	e019      	b.n	8000312 <int_to_string+0x56>
			buf[buf_len] = (num % 10) + 48;
 80002de:	6879      	ldr	r1, [r7, #4]
 80002e0:	4b24      	ldr	r3, [pc, #144]	; (8000374 <int_to_string+0xb8>)
 80002e2:	fba3 2301 	umull	r2, r3, r3, r1
 80002e6:	08da      	lsrs	r2, r3, #3
 80002e8:	4613      	mov	r3, r2
 80002ea:	009b      	lsls	r3, r3, #2
 80002ec:	4413      	add	r3, r2
 80002ee:	005b      	lsls	r3, r3, #1
 80002f0:	1aca      	subs	r2, r1, r3
 80002f2:	b2d2      	uxtb	r2, r2
 80002f4:	697b      	ldr	r3, [r7, #20]
 80002f6:	6839      	ldr	r1, [r7, #0]
 80002f8:	440b      	add	r3, r1
 80002fa:	3230      	adds	r2, #48	; 0x30
 80002fc:	b2d2      	uxtb	r2, r2
 80002fe:	701a      	strb	r2, [r3, #0]
			num /= 10;
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	4a1c      	ldr	r2, [pc, #112]	; (8000374 <int_to_string+0xb8>)
 8000304:	fba2 2303 	umull	r2, r3, r2, r3
 8000308:	08db      	lsrs	r3, r3, #3
 800030a:	607b      	str	r3, [r7, #4]
		for (buf_len = 0; num > 0; buf_len++) {
 800030c:	697b      	ldr	r3, [r7, #20]
 800030e:	3301      	adds	r3, #1
 8000310:	617b      	str	r3, [r7, #20]
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	2b00      	cmp	r3, #0
 8000316:	d1e2      	bne.n	80002de <int_to_string+0x22>
		}

		for (int low = 0, high = buf_len - 1; low < high; low++, high--)
 8000318:	2300      	movs	r3, #0
 800031a:	613b      	str	r3, [r7, #16]
 800031c:	697b      	ldr	r3, [r7, #20]
 800031e:	3b01      	subs	r3, #1
 8000320:	60fb      	str	r3, [r7, #12]
 8000322:	e018      	b.n	8000356 <int_to_string+0x9a>
		{
			int temp = buf[low];
 8000324:	693b      	ldr	r3, [r7, #16]
 8000326:	683a      	ldr	r2, [r7, #0]
 8000328:	4413      	add	r3, r2
 800032a:	781b      	ldrb	r3, [r3, #0]
 800032c:	60bb      	str	r3, [r7, #8]
			buf[low] = buf[high];
 800032e:	68fb      	ldr	r3, [r7, #12]
 8000330:	683a      	ldr	r2, [r7, #0]
 8000332:	441a      	add	r2, r3
 8000334:	693b      	ldr	r3, [r7, #16]
 8000336:	6839      	ldr	r1, [r7, #0]
 8000338:	440b      	add	r3, r1
 800033a:	7812      	ldrb	r2, [r2, #0]
 800033c:	701a      	strb	r2, [r3, #0]
			buf[high] = temp;
 800033e:	68fb      	ldr	r3, [r7, #12]
 8000340:	683a      	ldr	r2, [r7, #0]
 8000342:	4413      	add	r3, r2
 8000344:	68ba      	ldr	r2, [r7, #8]
 8000346:	b2d2      	uxtb	r2, r2
 8000348:	701a      	strb	r2, [r3, #0]
		for (int low = 0, high = buf_len - 1; low < high; low++, high--)
 800034a:	693b      	ldr	r3, [r7, #16]
 800034c:	3301      	adds	r3, #1
 800034e:	613b      	str	r3, [r7, #16]
 8000350:	68fb      	ldr	r3, [r7, #12]
 8000352:	3b01      	subs	r3, #1
 8000354:	60fb      	str	r3, [r7, #12]
 8000356:	693a      	ldr	r2, [r7, #16]
 8000358:	68fb      	ldr	r3, [r7, #12]
 800035a:	429a      	cmp	r2, r3
 800035c:	dbe2      	blt.n	8000324 <int_to_string+0x68>
		}
	}
	buf[buf_len] = '\0';
 800035e:	697b      	ldr	r3, [r7, #20]
 8000360:	683a      	ldr	r2, [r7, #0]
 8000362:	4413      	add	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	701a      	strb	r2, [r3, #0]
}
 8000368:	bf00      	nop
 800036a:	371c      	adds	r7, #28
 800036c:	46bd      	mov	sp, r7
 800036e:	bc80      	pop	{r7}
 8000370:	4770      	bx	lr
 8000372:	bf00      	nop
 8000374:	cccccccd 	.word	0xcccccccd

08000378 <main>:

int main(void) {
 8000378:	b580      	push	{r7, lr}
 800037a:	b082      	sub	sp, #8
 800037c:	af00      	add	r7, sp, #0
	char* buf;

	LCD5110_Init(0x37);
 800037e:	2037      	movs	r0, #55	; 0x37
 8000380:	f000 fc44 	bl	8000c0c <LCD5110_Init>
	ADE_Inits();
 8000384:	f000 f9e8 	bl	8000758 <ADE_Inits>


	//ADE_WriteData(SPI2, MODE, 0x000C, 2);

	printf("MODE : %x \n", ADE_ReadData(SPI2, MODE, 2));
 8000388:	2202      	movs	r2, #2
 800038a:	2109      	movs	r1, #9
 800038c:	481a      	ldr	r0, [pc, #104]	; (80003f8 <main+0x80>)
 800038e:	f000 f9f5 	bl	800077c <ADE_ReadData>
 8000392:	4603      	mov	r3, r0
 8000394:	4619      	mov	r1, r3
 8000396:	4819      	ldr	r0, [pc, #100]	; (80003fc <main+0x84>)
 8000398:	f001 fb5c 	bl	8001a54 <iprintf>
	while(1)
	{
		uint32_t vrms = ADE_ReadData(SPI2, VRMS, 3);
 800039c:	2203      	movs	r2, #3
 800039e:	2117      	movs	r1, #23
 80003a0:	4815      	ldr	r0, [pc, #84]	; (80003f8 <main+0x80>)
 80003a2:	f000 f9eb 	bl	800077c <ADE_ReadData>
 80003a6:	6078      	str	r0, [r7, #4]
		int_to_string(vrms, buf);
 80003a8:	6839      	ldr	r1, [r7, #0]
 80003aa:	6878      	ldr	r0, [r7, #4]
 80003ac:	f7ff ff86 	bl	80002bc <int_to_string>

//		printf("VRMS : %x \n", vrms);
		LCD5110_Clear();
 80003b0:	f000 fcf0 	bl	8000d94 <LCD5110_Clear>
		LCD5110_Puts("Vrms: ", LCD5110_Pixel_Set, LCD5110_FontSize_5x7);
 80003b4:	2200      	movs	r2, #0
 80003b6:	2101      	movs	r1, #1
 80003b8:	4811      	ldr	r0, [pc, #68]	; (8000400 <main+0x88>)
 80003ba:	f000 fe7d 	bl	80010b8 <LCD5110_Puts>
		LCD5110_Puts(buf, LCD5110_Pixel_Set, LCD5110_FontSize_5x7);
 80003be:	2200      	movs	r2, #0
 80003c0:	2101      	movs	r1, #1
 80003c2:	6838      	ldr	r0, [r7, #0]
 80003c4:	f000 fe78 	bl	80010b8 <LCD5110_Puts>
		LCD5110_Refresh();
 80003c8:	f000 fd16 	bl	8000df8 <LCD5110_Refresh>

		if(GPIO_ReadFromInputPin(PORT_SAG, PIN_SAG) ==  0)
 80003cc:	210d      	movs	r1, #13
 80003ce:	480d      	ldr	r0, [pc, #52]	; (8000404 <main+0x8c>)
 80003d0:	f001 f912 	bl	80015f8 <GPIO_ReadFromInputPin>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d105      	bne.n	80003e6 <main+0x6e>
		{
			GPIO_WriteToOutputPin(GPIOE, GPIO_PIN_NO_11, 1);
 80003da:	2201      	movs	r2, #1
 80003dc:	210b      	movs	r1, #11
 80003de:	480a      	ldr	r0, [pc, #40]	; (8000408 <main+0x90>)
 80003e0:	f001 f91f 	bl	8001622 <GPIO_WriteToOutputPin>
 80003e4:	e004      	b.n	80003f0 <main+0x78>
		}
		else
		{
			GPIO_WriteToOutputPin(GPIOE, GPIO_PIN_NO_11, 0);
 80003e6:	2200      	movs	r2, #0
 80003e8:	210b      	movs	r1, #11
 80003ea:	4807      	ldr	r0, [pc, #28]	; (8000408 <main+0x90>)
 80003ec:	f001 f919 	bl	8001622 <GPIO_WriteToOutputPin>
		}
		delay();
 80003f0:	f7ff ff4e 	bl	8000290 <delay>
	{
 80003f4:	e7d2      	b.n	800039c <main+0x24>
 80003f6:	bf00      	nop
 80003f8:	40003800 	.word	0x40003800
 80003fc:	08002910 	.word	0x08002910
 8000400:	0800291c 	.word	0x0800291c
 8000404:	40020c00 	.word	0x40020c00
 8000408:	40021000 	.word	0x40021000

0800040c <SysTick_Handler>:
//    }
}



void SysTick_Handler(void) {
 800040c:	b580      	push	{r7, lr}
 800040e:	af00      	add	r7, sp, #0
    TM_KEYPAD_Update();
 8000410:	f000 fb24 	bl	8000a5c <TM_KEYPAD_Update>
}
 8000414:	bf00      	nop
 8000416:	bd80      	pop	{r7, pc}

08000418 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000418:	b480      	push	{r7}
 800041a:	b083      	sub	sp, #12
 800041c:	af00      	add	r7, sp, #0
 800041e:	4603      	mov	r3, r0
 8000420:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8000422:	4b0e      	ldr	r3, [pc, #56]	; (800045c <ITM_SendChar+0x44>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	4a0d      	ldr	r2, [pc, #52]	; (800045c <ITM_SendChar+0x44>)
 8000428:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800042c:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 800042e:	4b0c      	ldr	r3, [pc, #48]	; (8000460 <ITM_SendChar+0x48>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	4a0b      	ldr	r2, [pc, #44]	; (8000460 <ITM_SendChar+0x48>)
 8000434:	f043 0301 	orr.w	r3, r3, #1
 8000438:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 800043a:	bf00      	nop
 800043c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	f003 0301 	and.w	r3, r3, #1
 8000446:	2b00      	cmp	r3, #0
 8000448:	d0f8      	beq.n	800043c <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 800044a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800044e:	79fb      	ldrb	r3, [r7, #7]
 8000450:	6013      	str	r3, [r2, #0]
}
 8000452:	bf00      	nop
 8000454:	370c      	adds	r7, #12
 8000456:	46bd      	mov	sp, r7
 8000458:	bc80      	pop	{r7}
 800045a:	4770      	bx	lr
 800045c:	e000edfc 	.word	0xe000edfc
 8000460:	e0000e00 	.word	0xe0000e00

08000464 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b086      	sub	sp, #24
 8000468:	af00      	add	r7, sp, #0
 800046a:	60f8      	str	r0, [r7, #12]
 800046c:	60b9      	str	r1, [r7, #8]
 800046e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000470:	2300      	movs	r3, #0
 8000472:	617b      	str	r3, [r7, #20]
 8000474:	e00a      	b.n	800048c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000476:	f3af 8000 	nop.w
 800047a:	4601      	mov	r1, r0
 800047c:	68bb      	ldr	r3, [r7, #8]
 800047e:	1c5a      	adds	r2, r3, #1
 8000480:	60ba      	str	r2, [r7, #8]
 8000482:	b2ca      	uxtb	r2, r1
 8000484:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000486:	697b      	ldr	r3, [r7, #20]
 8000488:	3301      	adds	r3, #1
 800048a:	617b      	str	r3, [r7, #20]
 800048c:	697a      	ldr	r2, [r7, #20]
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	429a      	cmp	r2, r3
 8000492:	dbf0      	blt.n	8000476 <_read+0x12>
	}

return len;
 8000494:	687b      	ldr	r3, [r7, #4]
}
 8000496:	4618      	mov	r0, r3
 8000498:	3718      	adds	r7, #24
 800049a:	46bd      	mov	sp, r7
 800049c:	bd80      	pop	{r7, pc}

0800049e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800049e:	b580      	push	{r7, lr}
 80004a0:	b086      	sub	sp, #24
 80004a2:	af00      	add	r7, sp, #0
 80004a4:	60f8      	str	r0, [r7, #12]
 80004a6:	60b9      	str	r1, [r7, #8]
 80004a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004aa:	2300      	movs	r3, #0
 80004ac:	617b      	str	r3, [r7, #20]
 80004ae:	e009      	b.n	80004c4 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 80004b0:	68bb      	ldr	r3, [r7, #8]
 80004b2:	1c5a      	adds	r2, r3, #1
 80004b4:	60ba      	str	r2, [r7, #8]
 80004b6:	781b      	ldrb	r3, [r3, #0]
 80004b8:	4618      	mov	r0, r3
 80004ba:	f7ff ffad 	bl	8000418 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004be:	697b      	ldr	r3, [r7, #20]
 80004c0:	3301      	adds	r3, #1
 80004c2:	617b      	str	r3, [r7, #20]
 80004c4:	697a      	ldr	r2, [r7, #20]
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	429a      	cmp	r2, r3
 80004ca:	dbf1      	blt.n	80004b0 <_write+0x12>
	}
	return len;
 80004cc:	687b      	ldr	r3, [r7, #4]
}
 80004ce:	4618      	mov	r0, r3
 80004d0:	3718      	adds	r7, #24
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}

080004d6 <_close>:

int _close(int file)
{
 80004d6:	b480      	push	{r7}
 80004d8:	b083      	sub	sp, #12
 80004da:	af00      	add	r7, sp, #0
 80004dc:	6078      	str	r0, [r7, #4]
	return -1;
 80004de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80004e2:	4618      	mov	r0, r3
 80004e4:	370c      	adds	r7, #12
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bc80      	pop	{r7}
 80004ea:	4770      	bx	lr

080004ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80004ec:	b480      	push	{r7}
 80004ee:	b083      	sub	sp, #12
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
 80004f4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80004f6:	683b      	ldr	r3, [r7, #0]
 80004f8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80004fc:	605a      	str	r2, [r3, #4]
	return 0;
 80004fe:	2300      	movs	r3, #0
}
 8000500:	4618      	mov	r0, r3
 8000502:	370c      	adds	r7, #12
 8000504:	46bd      	mov	sp, r7
 8000506:	bc80      	pop	{r7}
 8000508:	4770      	bx	lr

0800050a <_isatty>:

int _isatty(int file)
{
 800050a:	b480      	push	{r7}
 800050c:	b083      	sub	sp, #12
 800050e:	af00      	add	r7, sp, #0
 8000510:	6078      	str	r0, [r7, #4]
	return 1;
 8000512:	2301      	movs	r3, #1
}
 8000514:	4618      	mov	r0, r3
 8000516:	370c      	adds	r7, #12
 8000518:	46bd      	mov	sp, r7
 800051a:	bc80      	pop	{r7}
 800051c:	4770      	bx	lr

0800051e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800051e:	b480      	push	{r7}
 8000520:	b085      	sub	sp, #20
 8000522:	af00      	add	r7, sp, #0
 8000524:	60f8      	str	r0, [r7, #12]
 8000526:	60b9      	str	r1, [r7, #8]
 8000528:	607a      	str	r2, [r7, #4]
	return 0;
 800052a:	2300      	movs	r3, #0
}
 800052c:	4618      	mov	r0, r3
 800052e:	3714      	adds	r7, #20
 8000530:	46bd      	mov	sp, r7
 8000532:	bc80      	pop	{r7}
 8000534:	4770      	bx	lr
	...

08000538 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b086      	sub	sp, #24
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000540:	4a14      	ldr	r2, [pc, #80]	; (8000594 <_sbrk+0x5c>)
 8000542:	4b15      	ldr	r3, [pc, #84]	; (8000598 <_sbrk+0x60>)
 8000544:	1ad3      	subs	r3, r2, r3
 8000546:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000548:	697b      	ldr	r3, [r7, #20]
 800054a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800054c:	4b13      	ldr	r3, [pc, #76]	; (800059c <_sbrk+0x64>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d102      	bne.n	800055a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000554:	4b11      	ldr	r3, [pc, #68]	; (800059c <_sbrk+0x64>)
 8000556:	4a12      	ldr	r2, [pc, #72]	; (80005a0 <_sbrk+0x68>)
 8000558:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800055a:	4b10      	ldr	r3, [pc, #64]	; (800059c <_sbrk+0x64>)
 800055c:	681a      	ldr	r2, [r3, #0]
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	4413      	add	r3, r2
 8000562:	693a      	ldr	r2, [r7, #16]
 8000564:	429a      	cmp	r2, r3
 8000566:	d207      	bcs.n	8000578 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000568:	f001 fa42 	bl	80019f0 <__errno>
 800056c:	4603      	mov	r3, r0
 800056e:	220c      	movs	r2, #12
 8000570:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000572:	f04f 33ff 	mov.w	r3, #4294967295
 8000576:	e009      	b.n	800058c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000578:	4b08      	ldr	r3, [pc, #32]	; (800059c <_sbrk+0x64>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800057e:	4b07      	ldr	r3, [pc, #28]	; (800059c <_sbrk+0x64>)
 8000580:	681a      	ldr	r2, [r3, #0]
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	4413      	add	r3, r2
 8000586:	4a05      	ldr	r2, [pc, #20]	; (800059c <_sbrk+0x64>)
 8000588:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800058a:	68fb      	ldr	r3, [r7, #12]
}
 800058c:	4618      	mov	r0, r3
 800058e:	3718      	adds	r7, #24
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	20020000 	.word	0x20020000
 8000598:	00000400 	.word	0x00000400
 800059c:	20000094 	.word	0x20000094
 80005a0:	200002f8 	.word	0x200002f8

080005a4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
    ldr   r0, =_estack
 80005a4:	480d      	ldr	r0, [pc, #52]	; (80005dc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005a6:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80005a8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005ac:	480c      	ldr	r0, [pc, #48]	; (80005e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80005ae:	490d      	ldr	r1, [pc, #52]	; (80005e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005b0:	4a0d      	ldr	r2, [pc, #52]	; (80005e8 <LoopForever+0xe>)
  movs r3, #0
 80005b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005b4:	e002      	b.n	80005bc <LoopCopyDataInit>

080005b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005ba:	3304      	adds	r3, #4

080005bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005c0:	d3f9      	bcc.n	80005b6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005c2:	4a0a      	ldr	r2, [pc, #40]	; (80005ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80005c4:	4c0a      	ldr	r4, [pc, #40]	; (80005f0 <LoopForever+0x16>)
  movs r3, #0
 80005c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005c8:	e001      	b.n	80005ce <LoopFillZerobss>

080005ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005cc:	3204      	adds	r2, #4

080005ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005d0:	d3fb      	bcc.n	80005ca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80005d2:	f001 fa13 	bl	80019fc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005d6:	f7ff fecf 	bl	8000378 <main>

080005da <LoopForever>:

LoopForever:
    b LoopForever
 80005da:	e7fe      	b.n	80005da <LoopForever>
    ldr   r0, =_estack
 80005dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80005e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005e4:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80005e8:	08002d58 	.word	0x08002d58
  ldr r2, =_sbss
 80005ec:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80005f0:	200002f8 	.word	0x200002f8

080005f4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005f4:	e7fe      	b.n	80005f4 <ADC_IRQHandler>
	...

080005f8 <SPI2_GPIOInits>:
 * PB12 --> SPI2_NSS
 * ALT function mode : 5
 */

void SPI2_GPIOInits(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b084      	sub	sp, #16
 80005fc:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = SPI_PORT;
 80005fe:	4b14      	ldr	r3, [pc, #80]	; (8000650 <SPI2_GPIOInits+0x58>)
 8000600:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALFN;
 8000602:	2302      	movs	r3, #2
 8000604:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 8000606:	2305      	movs	r3, #5
 8000608:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinoType = GPIO_OP_TYPE_PP;
 800060a:	2300      	movs	r3, #0
 800060c:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800060e:	2300      	movs	r3, #0
 8000610:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000612:	2302      	movs	r3, #2
 8000614:	72bb      	strb	r3, [r7, #10]

	//SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = SPI_PIN_SCLK;
 8000616:	230d      	movs	r3, #13
 8000618:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800061a:	1d3b      	adds	r3, r7, #4
 800061c:	4618      	mov	r0, r3
 800061e:	f000 fe4f 	bl	80012c0 <GPIO_Init>

	//MOSI
    SPIPins.GPIO_PinConfig.GPIO_PinNumber = SPI_PIN_MOSI;
 8000622:	230f      	movs	r3, #15
 8000624:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000626:	1d3b      	adds	r3, r7, #4
 8000628:	4618      	mov	r0, r3
 800062a:	f000 fe49 	bl	80012c0 <GPIO_Init>

	//MISO
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = SPI_PIN_MISO;
 800062e:	230e      	movs	r3, #14
 8000630:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000632:	1d3b      	adds	r3, r7, #4
 8000634:	4618      	mov	r0, r3
 8000636:	f000 fe43 	bl	80012c0 <GPIO_Init>

	//NSS
 	SPIPins.GPIO_PinConfig.GPIO_PinNumber = SPI_PIN_NSS;
 800063a:	230c      	movs	r3, #12
 800063c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800063e:	1d3b      	adds	r3, r7, #4
 8000640:	4618      	mov	r0, r3
 8000642:	f000 fe3d 	bl	80012c0 <GPIO_Init>

}
 8000646:	bf00      	nop
 8000648:	3710      	adds	r7, #16
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	40020400 	.word	0x40020400

08000654 <SPI2_Inits>:

void SPI2_Inits(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
	SPI2handle.pSPIx = SPI2;
 8000658:	4b0e      	ldr	r3, [pc, #56]	; (8000694 <SPI2_Inits+0x40>)
 800065a:	4a0f      	ldr	r2, [pc, #60]	; (8000698 <SPI2_Inits+0x44>)
 800065c:	601a      	str	r2, [r3, #0]
	SPI2handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;			//full duplex
 800065e:	4b0d      	ldr	r3, [pc, #52]	; (8000694 <SPI2_Inits+0x40>)
 8000660:	2201      	movs	r2, #1
 8000662:	715a      	strb	r2, [r3, #5]
	SPI2handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;	//STM as master
 8000664:	4b0b      	ldr	r3, [pc, #44]	; (8000694 <SPI2_Inits+0x40>)
 8000666:	2201      	movs	r2, #1
 8000668:	711a      	strb	r2, [r3, #4]
	SPI2handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV8;		// clock 2MHz
 800066a:	4b0a      	ldr	r3, [pc, #40]	; (8000694 <SPI2_Inits+0x40>)
 800066c:	2202      	movs	r2, #2
 800066e:	719a      	strb	r2, [r3, #6]
	SPI2handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;					// mỗi lần truyền 1 byte
 8000670:	4b08      	ldr	r3, [pc, #32]	; (8000694 <SPI2_Inits+0x40>)
 8000672:	2200      	movs	r2, #0
 8000674:	71da      	strb	r2, [r3, #7]
	SPI2handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;					//CPOL 0
 8000676:	4b07      	ldr	r3, [pc, #28]	; (8000694 <SPI2_Inits+0x40>)
 8000678:	2200      	movs	r2, #0
 800067a:	721a      	strb	r2, [r3, #8]
	SPI2handle.SPIConfig.SPI_CPHA = SPI_CPHA_HIGH;					//CPHA 1
 800067c:	4b05      	ldr	r3, [pc, #20]	; (8000694 <SPI2_Inits+0x40>)
 800067e:	2201      	movs	r2, #1
 8000680:	725a      	strb	r2, [r3, #9]
	SPI2handle.SPIConfig.SPI_SSM = SPI_SSM_DI; 						//Hardware slave management enabled for NSS pin
 8000682:	4b04      	ldr	r3, [pc, #16]	; (8000694 <SPI2_Inits+0x40>)
 8000684:	2200      	movs	r2, #0
 8000686:	729a      	strb	r2, [r3, #10]

	SPI_Init(&SPI2handle);
 8000688:	4802      	ldr	r0, [pc, #8]	; (8000694 <SPI2_Inits+0x40>)
 800068a:	f001 f910 	bl	80018ae <SPI_Init>
}
 800068e:	bf00      	nop
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	200000c8 	.word	0x200000c8
 8000698:	40003800 	.word	0x40003800

0800069c <ZeroX_Inits>:

/*
 * PIN PD5 as input for interrupt
 */
void ZeroX_Inits(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b084      	sub	sp, #16
 80006a0:	af00      	add	r7, sp, #0
	//Input pin trigger as falling edge
	GPIO_Handle_t GpioZX;
	GpioZX.pGPIOx = IT_PORT_ZX;
 80006a2:	4b0d      	ldr	r3, [pc, #52]	; (80006d8 <ZeroX_Inits+0x3c>)
 80006a4:	607b      	str	r3, [r7, #4]
	GpioZX.GPIO_PinConfig.GPIO_PinNumber = IT_PIN_ZX;
 80006a6:	230b      	movs	r3, #11
 80006a8:	723b      	strb	r3, [r7, #8]
	GpioZX.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 80006aa:	2304      	movs	r3, #4
 80006ac:	727b      	strb	r3, [r7, #9]
	GpioZX.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80006ae:	2302      	movs	r3, #2
 80006b0:	72bb      	strb	r3, [r7, #10]
	GpioZX.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 80006b2:	2301      	movs	r3, #1
 80006b4:	72fb      	strb	r3, [r7, #11]
	GPIO_Init(&GpioZX);
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	4618      	mov	r0, r3
 80006ba:	f000 fe01 	bl	80012c0 <GPIO_Init>

	//IRQ configuration
	GPIO_IRQPriorityConfig(IRQ_NO_EXTI15_10, NVIC_IRQ_PRIO0);
 80006be:	2100      	movs	r1, #0
 80006c0:	2028      	movs	r0, #40	; 0x28
 80006c2:	f001 f857 	bl	8001774 <GPIO_IRQPriorityConfig>
	GPIO_IRQInterruptConfig(IRQ_NO_EXTI15_10, ENABLE);
 80006c6:	2101      	movs	r1, #1
 80006c8:	2028      	movs	r0, #40	; 0x28
 80006ca:	f000 ffcf 	bl	800166c <GPIO_IRQInterruptConfig>
}
 80006ce:	bf00      	nop
 80006d0:	3710      	adds	r7, #16
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	40020400 	.word	0x40020400

080006dc <SAG_Inits>:

void SAG_Inits(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b086      	sub	sp, #24
 80006e0:	af00      	add	r7, sp, #0
	//Input pin
	GPIO_Handle_t GpioSAG;
	GpioSAG.pGPIOx = PORT_SAG;
 80006e2:	4b1a      	ldr	r3, [pc, #104]	; (800074c <SAG_Inits+0x70>)
 80006e4:	60fb      	str	r3, [r7, #12]
	GpioSAG.GPIO_PinConfig.GPIO_PinNumber = PIN_SAG;
 80006e6:	230d      	movs	r3, #13
 80006e8:	743b      	strb	r3, [r7, #16]
	GpioSAG.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 80006ea:	2300      	movs	r3, #0
 80006ec:	747b      	strb	r3, [r7, #17]
	GpioSAG.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80006ee:	2302      	movs	r3, #2
 80006f0:	74bb      	strb	r3, [r7, #18]
	GpioSAG.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80006f2:	2300      	movs	r3, #0
 80006f4:	74fb      	strb	r3, [r7, #19]
	GPIO_Init(&GpioSAG);
 80006f6:	f107 030c 	add.w	r3, r7, #12
 80006fa:	4618      	mov	r0, r3
 80006fc:	f000 fde0 	bl	80012c0 <GPIO_Init>

	//Output led
	GPIO_Handle_t GpioLed;

	GpioLed.pGPIOx = GPIOE;
 8000700:	4b13      	ldr	r3, [pc, #76]	; (8000750 <SAG_Inits+0x74>)
 8000702:	603b      	str	r3, [r7, #0]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_11;
 8000704:	230b      	movs	r3, #11
 8000706:	713b      	strb	r3, [r7, #4]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000708:	2301      	movs	r3, #1
 800070a:	717b      	strb	r3, [r7, #5]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800070c:	2302      	movs	r3, #2
 800070e:	71bb      	strb	r3, [r7, #6]
	GpioLed.GPIO_PinConfig.GPIO_PinoType = GPIO_OP_TYPE_PP;
 8000710:	2300      	movs	r3, #0
 8000712:	723b      	strb	r3, [r7, #8]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000714:	2300      	movs	r3, #0
 8000716:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(&GpioLed);
 8000718:	463b      	mov	r3, r7
 800071a:	4618      	mov	r0, r3
 800071c:	f000 fdd0 	bl	80012c0 <GPIO_Init>

	//ADE side
	ADE_WriteData(SPI2, MODE, 0x0004, 2);
 8000720:	2302      	movs	r3, #2
 8000722:	2204      	movs	r2, #4
 8000724:	2109      	movs	r1, #9
 8000726:	480b      	ldr	r0, [pc, #44]	; (8000754 <SAG_Inits+0x78>)
 8000728:	f000 f863 	bl	80007f2 <ADE_WriteData>
	ADE_WriteData(SPI2, SAGCYC, 0x04, 1);
 800072c:	2301      	movs	r3, #1
 800072e:	2204      	movs	r2, #4
 8000730:	211e      	movs	r1, #30
 8000732:	4808      	ldr	r0, [pc, #32]	; (8000754 <SAG_Inits+0x78>)
 8000734:	f000 f85d 	bl	80007f2 <ADE_WriteData>
	ADE_WriteData(SPI2, SAGLVL, 0x17, 1);
 8000738:	2301      	movs	r3, #1
 800073a:	2217      	movs	r2, #23
 800073c:	211f      	movs	r1, #31
 800073e:	4805      	ldr	r0, [pc, #20]	; (8000754 <SAG_Inits+0x78>)
 8000740:	f000 f857 	bl	80007f2 <ADE_WriteData>

}
 8000744:	bf00      	nop
 8000746:	3718      	adds	r7, #24
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	40020c00 	.word	0x40020c00
 8000750:	40021000 	.word	0x40021000
 8000754:	40003800 	.word	0x40003800

08000758 <ADE_Inits>:
void ADE_Inits(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
	SPI2_GPIOInits();
 800075c:	f7ff ff4c 	bl	80005f8 <SPI2_GPIOInits>
	SPI2_Inits();
 8000760:	f7ff ff78 	bl	8000654 <SPI2_Inits>
	* making SSOE 1 does NSS output enable.
	* The NSS pin is automatically managed by the hardware.
	* i.e when SPE=1 , NSS will be pulled to low
	* and NSS pin will be high when SPE=0
	*/
	SPI_SSOEConfig(SPI2, ENABLE);
 8000764:	2101      	movs	r1, #1
 8000766:	4804      	ldr	r0, [pc, #16]	; (8000778 <ADE_Inits+0x20>)
 8000768:	f001 f886 	bl	8001878 <SPI_SSOEConfig>
	ZeroX_Inits();
 800076c:	f7ff ff96 	bl	800069c <ZeroX_Inits>
	SAG_Inits();
 8000770:	f7ff ffb4 	bl	80006dc <SAG_Inits>
}
 8000774:	bf00      	nop
 8000776:	bd80      	pop	{r7, pc}
 8000778:	40003800 	.word	0x40003800

0800077c <ADE_ReadData>:


uint32_t ADE_ReadData( SPI_RegDef_t *pSPIx, uint8_t addr, uint32_t bytes_to_read)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b088      	sub	sp, #32
 8000780:	af00      	add	r7, sp, #0
 8000782:	60f8      	str	r0, [r7, #12]
 8000784:	460b      	mov	r3, r1
 8000786:	607a      	str	r2, [r7, #4]
 8000788:	72fb      	strb	r3, [r7, #11]
	uint32_t data = 0;
 800078a:	2300      	movs	r3, #0
 800078c:	61fb      	str	r3, [r7, #28]
	uint8_t dummy_write = 0xff;
 800078e:	23ff      	movs	r3, #255	; 0xff
 8000790:	75fb      	strb	r3, [r7, #23]
	uint8_t dummy_write2 = 0x00;
 8000792:	2300      	movs	r3, #0
 8000794:	75bb      	strb	r3, [r7, #22]
	SPI_PeripheralControl(pSPIx, ENABLE); //SS pin pull to low
 8000796:	2101      	movs	r1, #1
 8000798:	68f8      	ldr	r0, [r7, #12]
 800079a:	f001 f90e 	bl	80019ba <SPI_PeripheralControl>
	SPI_Transfer(pSPIx, addr);
 800079e:	7afb      	ldrb	r3, [r7, #11]
 80007a0:	4619      	mov	r1, r3
 80007a2:	68f8      	ldr	r0, [r7, #12]
 80007a4:	f001 f8f1 	bl	800198a <SPI_Transfer>
	for(uint32_t i = 0; i < bytes_to_read; i++)
 80007a8:	2300      	movs	r3, #0
 80007aa:	61bb      	str	r3, [r7, #24]
 80007ac:	e00f      	b.n	80007ce <ADE_ReadData+0x52>
	{
		data <<= 8;
 80007ae:	69fb      	ldr	r3, [r7, #28]
 80007b0:	021b      	lsls	r3, r3, #8
 80007b2:	61fb      	str	r3, [r7, #28]
		data |= SPI_Transfer(pSPIx, dummy_write);
 80007b4:	7dfb      	ldrb	r3, [r7, #23]
 80007b6:	4619      	mov	r1, r3
 80007b8:	68f8      	ldr	r0, [r7, #12]
 80007ba:	f001 f8e6 	bl	800198a <SPI_Transfer>
 80007be:	4603      	mov	r3, r0
 80007c0:	461a      	mov	r2, r3
 80007c2:	69fb      	ldr	r3, [r7, #28]
 80007c4:	4313      	orrs	r3, r2
 80007c6:	61fb      	str	r3, [r7, #28]
	for(uint32_t i = 0; i < bytes_to_read; i++)
 80007c8:	69bb      	ldr	r3, [r7, #24]
 80007ca:	3301      	adds	r3, #1
 80007cc:	61bb      	str	r3, [r7, #24]
 80007ce:	69ba      	ldr	r2, [r7, #24]
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	429a      	cmp	r2, r3
 80007d4:	d3eb      	bcc.n	80007ae <ADE_ReadData+0x32>
		//printf("%x\n", data);
	}

	SPI_Transfer(pSPIx, dummy_write2);
 80007d6:	7dbb      	ldrb	r3, [r7, #22]
 80007d8:	4619      	mov	r1, r3
 80007da:	68f8      	ldr	r0, [r7, #12]
 80007dc:	f001 f8d5 	bl	800198a <SPI_Transfer>

	SPI_PeripheralControl(pSPIx, DISABLE); //SS pin pull to high
 80007e0:	2100      	movs	r1, #0
 80007e2:	68f8      	ldr	r0, [r7, #12]
 80007e4:	f001 f8e9 	bl	80019ba <SPI_PeripheralControl>
	return data;
 80007e8:	69fb      	ldr	r3, [r7, #28]
}
 80007ea:	4618      	mov	r0, r3
 80007ec:	3720      	adds	r7, #32
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}

080007f2 <ADE_WriteData>:
 *
 * @Note              -
 */

void ADE_WriteData(SPI_RegDef_t *pSPIx, uint8_t address, uint32_t write_buffer, uint32_t bytes_to_write)
{
 80007f2:	b580      	push	{r7, lr}
 80007f4:	b086      	sub	sp, #24
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	60f8      	str	r0, [r7, #12]
 80007fa:	607a      	str	r2, [r7, #4]
 80007fc:	603b      	str	r3, [r7, #0]
 80007fe:	460b      	mov	r3, r1
 8000800:	72fb      	strb	r3, [r7, #11]
	uint8_t data = 0;
 8000802:	2300      	movs	r3, #0
 8000804:	74fb      	strb	r3, [r7, #19]
	address |= 0x80;
 8000806:	7afb      	ldrb	r3, [r7, #11]
 8000808:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800080c:	72fb      	strb	r3, [r7, #11]
	uint8_t dummy_write = 0xff;
 800080e:	23ff      	movs	r3, #255	; 0xff
 8000810:	74bb      	strb	r3, [r7, #18]
	uint8_t dummy_write2 = 0x00;
 8000812:	2300      	movs	r3, #0
 8000814:	747b      	strb	r3, [r7, #17]
	SPI_PeripheralControl(pSPIx, ENABLE); //SS pin pull to low
 8000816:	2101      	movs	r1, #1
 8000818:	68f8      	ldr	r0, [r7, #12]
 800081a:	f001 f8ce 	bl	80019ba <SPI_PeripheralControl>
	SPI_Transfer(pSPIx, address);
 800081e:	7afb      	ldrb	r3, [r7, #11]
 8000820:	4619      	mov	r1, r3
 8000822:	68f8      	ldr	r0, [r7, #12]
 8000824:	f001 f8b1 	bl	800198a <SPI_Transfer>
	for(uint32_t i = 0; i < bytes_to_write; i++)
 8000828:	2300      	movs	r3, #0
 800082a:	617b      	str	r3, [r7, #20]
 800082c:	e010      	b.n	8000850 <ADE_WriteData+0x5e>
	{
		data = (uint8_t)(write_buffer >> 8*(bytes_to_write - i - 1));
 800082e:	683a      	ldr	r2, [r7, #0]
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	1ad3      	subs	r3, r2, r3
 8000834:	3b01      	subs	r3, #1
 8000836:	00db      	lsls	r3, r3, #3
 8000838:	687a      	ldr	r2, [r7, #4]
 800083a:	fa22 f303 	lsr.w	r3, r2, r3
 800083e:	74fb      	strb	r3, [r7, #19]
		SPI_Transfer(pSPIx, data);
 8000840:	7cfb      	ldrb	r3, [r7, #19]
 8000842:	4619      	mov	r1, r3
 8000844:	68f8      	ldr	r0, [r7, #12]
 8000846:	f001 f8a0 	bl	800198a <SPI_Transfer>
	for(uint32_t i = 0; i < bytes_to_write; i++)
 800084a:	697b      	ldr	r3, [r7, #20]
 800084c:	3301      	adds	r3, #1
 800084e:	617b      	str	r3, [r7, #20]
 8000850:	697a      	ldr	r2, [r7, #20]
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	429a      	cmp	r2, r3
 8000856:	d3ea      	bcc.n	800082e <ADE_WriteData+0x3c>
	}
	SPI_Transfer(pSPIx, dummy_write2);
 8000858:	7c7b      	ldrb	r3, [r7, #17]
 800085a:	4619      	mov	r1, r3
 800085c:	68f8      	ldr	r0, [r7, #12]
 800085e:	f001 f894 	bl	800198a <SPI_Transfer>

	SPI_PeripheralControl(pSPIx, DISABLE);; //SS pin pull to high
 8000862:	2100      	movs	r1, #0
 8000864:	68f8      	ldr	r0, [r7, #12]
 8000866:	f001 f8a8 	bl	80019ba <SPI_PeripheralControl>
}
 800086a:	bf00      	nop
 800086c:	3718      	adds	r7, #24
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
	...

08000874 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0

    uint32_t pending = EXTI->PR;
 800087a:	4b0d      	ldr	r3, [pc, #52]	; (80008b0 <EXTI15_10_IRQHandler+0x3c>)
 800087c:	695b      	ldr	r3, [r3, #20]
 800087e:	607b      	str	r3, [r7, #4]
    if(pending & (1 << IT_PIN_ZX))
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000886:	2b00      	cmp	r3, #0
 8000888:	d00d      	beq.n	80008a6 <EXTI15_10_IRQHandler+0x32>
    {
        EXTI->PR = 1 << IT_PIN_ZX; // clear pending flag, otherwise we'd get endless interrupts
 800088a:	4b09      	ldr	r3, [pc, #36]	; (80008b0 <EXTI15_10_IRQHandler+0x3c>)
 800088c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000890:	615a      	str	r2, [r3, #20]
        // handle pin ZX here
    	printf("VRMS : %x \n", ADE_ReadData(SPI2, VRMS, 3));
 8000892:	2203      	movs	r2, #3
 8000894:	2117      	movs	r1, #23
 8000896:	4807      	ldr	r0, [pc, #28]	; (80008b4 <EXTI15_10_IRQHandler+0x40>)
 8000898:	f7ff ff70 	bl	800077c <ADE_ReadData>
 800089c:	4603      	mov	r3, r0
 800089e:	4619      	mov	r1, r3
 80008a0:	4805      	ldr	r0, [pc, #20]	; (80008b8 <EXTI15_10_IRQHandler+0x44>)
 80008a2:	f001 f8d7 	bl	8001a54 <iprintf>

    }
}
 80008a6:	bf00      	nop
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40013c00 	.word	0x40013c00
 80008b4:	40003800 	.word	0x40003800
 80008b8:	08002924 	.word	0x08002924

080008bc <TM_KEYPAD_INT_SetColumn>:

	return temp;
}

/* Private */
void TM_KEYPAD_INT_SetColumn(uint8_t column) {
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	4603      	mov	r3, r0
 80008c4:	71fb      	strb	r3, [r7, #7]
	/* Set rows high */
	KEYPAD_COLUMN_1_HIGH;
 80008c6:	2201      	movs	r2, #1
 80008c8:	2100      	movs	r1, #0
 80008ca:	481d      	ldr	r0, [pc, #116]	; (8000940 <TM_KEYPAD_INT_SetColumn+0x84>)
 80008cc:	f000 fea9 	bl	8001622 <GPIO_WriteToOutputPin>
	KEYPAD_COLUMN_2_HIGH;
 80008d0:	2201      	movs	r2, #1
 80008d2:	2101      	movs	r1, #1
 80008d4:	481a      	ldr	r0, [pc, #104]	; (8000940 <TM_KEYPAD_INT_SetColumn+0x84>)
 80008d6:	f000 fea4 	bl	8001622 <GPIO_WriteToOutputPin>
	KEYPAD_COLUMN_3_HIGH;
 80008da:	2201      	movs	r2, #1
 80008dc:	2102      	movs	r1, #2
 80008de:	4818      	ldr	r0, [pc, #96]	; (8000940 <TM_KEYPAD_INT_SetColumn+0x84>)
 80008e0:	f000 fe9f 	bl	8001622 <GPIO_WriteToOutputPin>
	if (TM_KEYPAD_INT_KeypadType == TM_KEYPAD_Type_Large) {
 80008e4:	4b17      	ldr	r3, [pc, #92]	; (8000944 <TM_KEYPAD_INT_SetColumn+0x88>)
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d104      	bne.n	80008f6 <TM_KEYPAD_INT_SetColumn+0x3a>
		KEYPAD_COLUMN_4_HIGH;
 80008ec:	2201      	movs	r2, #1
 80008ee:	2103      	movs	r1, #3
 80008f0:	4813      	ldr	r0, [pc, #76]	; (8000940 <TM_KEYPAD_INT_SetColumn+0x84>)
 80008f2:	f000 fe96 	bl	8001622 <GPIO_WriteToOutputPin>
	}

	/* Set column low */
	if (column == 1) {
 80008f6:	79fb      	ldrb	r3, [r7, #7]
 80008f8:	2b01      	cmp	r3, #1
 80008fa:	d104      	bne.n	8000906 <TM_KEYPAD_INT_SetColumn+0x4a>
		KEYPAD_COLUMN_1_LOW;
 80008fc:	2200      	movs	r2, #0
 80008fe:	2100      	movs	r1, #0
 8000900:	480f      	ldr	r0, [pc, #60]	; (8000940 <TM_KEYPAD_INT_SetColumn+0x84>)
 8000902:	f000 fe8e 	bl	8001622 <GPIO_WriteToOutputPin>
	}
	if (column == 2) {
 8000906:	79fb      	ldrb	r3, [r7, #7]
 8000908:	2b02      	cmp	r3, #2
 800090a:	d104      	bne.n	8000916 <TM_KEYPAD_INT_SetColumn+0x5a>
		KEYPAD_COLUMN_2_LOW;
 800090c:	2200      	movs	r2, #0
 800090e:	2101      	movs	r1, #1
 8000910:	480b      	ldr	r0, [pc, #44]	; (8000940 <TM_KEYPAD_INT_SetColumn+0x84>)
 8000912:	f000 fe86 	bl	8001622 <GPIO_WriteToOutputPin>
	}
	if (column == 3) {
 8000916:	79fb      	ldrb	r3, [r7, #7]
 8000918:	2b03      	cmp	r3, #3
 800091a:	d104      	bne.n	8000926 <TM_KEYPAD_INT_SetColumn+0x6a>
		KEYPAD_COLUMN_3_LOW;
 800091c:	2200      	movs	r2, #0
 800091e:	2102      	movs	r1, #2
 8000920:	4807      	ldr	r0, [pc, #28]	; (8000940 <TM_KEYPAD_INT_SetColumn+0x84>)
 8000922:	f000 fe7e 	bl	8001622 <GPIO_WriteToOutputPin>
	}
	if (column == 4) {
 8000926:	79fb      	ldrb	r3, [r7, #7]
 8000928:	2b04      	cmp	r3, #4
 800092a:	d104      	bne.n	8000936 <TM_KEYPAD_INT_SetColumn+0x7a>
		KEYPAD_COLUMN_4_LOW;
 800092c:	2200      	movs	r2, #0
 800092e:	2103      	movs	r1, #3
 8000930:	4803      	ldr	r0, [pc, #12]	; (8000940 <TM_KEYPAD_INT_SetColumn+0x84>)
 8000932:	f000 fe76 	bl	8001622 <GPIO_WriteToOutputPin>
	}
}
 8000936:	bf00      	nop
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	40020c00 	.word	0x40020c00
 8000944:	200000e8 	.word	0x200000e8

08000948 <TM_KEYPAD_INT_CheckRow>:

uint8_t TM_KEYPAD_INT_CheckRow(uint8_t column) {
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	4603      	mov	r3, r0
 8000950:	71fb      	strb	r3, [r7, #7]
	/* Read rows */

	/* Scan row 1 */
	if (KEYPAD_ROW_1_CHECK) {
 8000952:	2100      	movs	r1, #0
 8000954:	481d      	ldr	r0, [pc, #116]	; (80009cc <TM_KEYPAD_INT_CheckRow+0x84>)
 8000956:	f000 fe4f 	bl	80015f8 <GPIO_ReadFromInputPin>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d104      	bne.n	800096a <TM_KEYPAD_INT_CheckRow+0x22>
		return KEYPAD_INT_Buttons[0][column - 1];
 8000960:	79fb      	ldrb	r3, [r7, #7]
 8000962:	3b01      	subs	r3, #1
 8000964:	4a1a      	ldr	r2, [pc, #104]	; (80009d0 <TM_KEYPAD_INT_CheckRow+0x88>)
 8000966:	5cd3      	ldrb	r3, [r2, r3]
 8000968:	e02b      	b.n	80009c2 <TM_KEYPAD_INT_CheckRow+0x7a>
	}
	/* Scan row 2 */
	if (KEYPAD_ROW_2_CHECK) {
 800096a:	2101      	movs	r1, #1
 800096c:	4817      	ldr	r0, [pc, #92]	; (80009cc <TM_KEYPAD_INT_CheckRow+0x84>)
 800096e:	f000 fe43 	bl	80015f8 <GPIO_ReadFromInputPin>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d105      	bne.n	8000984 <TM_KEYPAD_INT_CheckRow+0x3c>
		return KEYPAD_INT_Buttons[1][column - 1];
 8000978:	79fb      	ldrb	r3, [r7, #7]
 800097a:	3b01      	subs	r3, #1
 800097c:	4a14      	ldr	r2, [pc, #80]	; (80009d0 <TM_KEYPAD_INT_CheckRow+0x88>)
 800097e:	4413      	add	r3, r2
 8000980:	791b      	ldrb	r3, [r3, #4]
 8000982:	e01e      	b.n	80009c2 <TM_KEYPAD_INT_CheckRow+0x7a>
	}
	/* Scan row 3 */
	if (KEYPAD_ROW_3_CHECK) {
 8000984:	2102      	movs	r1, #2
 8000986:	4811      	ldr	r0, [pc, #68]	; (80009cc <TM_KEYPAD_INT_CheckRow+0x84>)
 8000988:	f000 fe36 	bl	80015f8 <GPIO_ReadFromInputPin>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d105      	bne.n	800099e <TM_KEYPAD_INT_CheckRow+0x56>
		return KEYPAD_INT_Buttons[2][column - 1];
 8000992:	79fb      	ldrb	r3, [r7, #7]
 8000994:	3b01      	subs	r3, #1
 8000996:	4a0e      	ldr	r2, [pc, #56]	; (80009d0 <TM_KEYPAD_INT_CheckRow+0x88>)
 8000998:	4413      	add	r3, r2
 800099a:	7a1b      	ldrb	r3, [r3, #8]
 800099c:	e011      	b.n	80009c2 <TM_KEYPAD_INT_CheckRow+0x7a>
	}
	/* Scan row 4 */
	if (TM_KEYPAD_INT_KeypadType == TM_KEYPAD_Type_Large && KEYPAD_ROW_4_CHECK) {
 800099e:	4b0d      	ldr	r3, [pc, #52]	; (80009d4 <TM_KEYPAD_INT_CheckRow+0x8c>)
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d10c      	bne.n	80009c0 <TM_KEYPAD_INT_CheckRow+0x78>
 80009a6:	2103      	movs	r1, #3
 80009a8:	4808      	ldr	r0, [pc, #32]	; (80009cc <TM_KEYPAD_INT_CheckRow+0x84>)
 80009aa:	f000 fe25 	bl	80015f8 <GPIO_ReadFromInputPin>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d105      	bne.n	80009c0 <TM_KEYPAD_INT_CheckRow+0x78>
		return KEYPAD_INT_Buttons[3][column - 1];
 80009b4:	79fb      	ldrb	r3, [r7, #7]
 80009b6:	3b01      	subs	r3, #1
 80009b8:	4a05      	ldr	r2, [pc, #20]	; (80009d0 <TM_KEYPAD_INT_CheckRow+0x88>)
 80009ba:	4413      	add	r3, r2
 80009bc:	7b1b      	ldrb	r3, [r3, #12]
 80009be:	e000      	b.n	80009c2 <TM_KEYPAD_INT_CheckRow+0x7a>
	}

	/* Not pressed */
	return KEYPAD_NO_PRESSED;
 80009c0:	23ff      	movs	r3, #255	; 0xff
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	3708      	adds	r7, #8
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	40020800 	.word	0x40020800
 80009d0:	20000000 	.word	0x20000000
 80009d4:	200000e8 	.word	0x200000e8

080009d8 <TM_KEYPAD_INT_Read>:

uint8_t TM_KEYPAD_INT_Read(void) {
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
	uint8_t check;
	/* Set row 1 to LOW */
	TM_KEYPAD_INT_SetColumn(1);
 80009de:	2001      	movs	r0, #1
 80009e0:	f7ff ff6c 	bl	80008bc <TM_KEYPAD_INT_SetColumn>
	/* Check rows */
	check = TM_KEYPAD_INT_CheckRow(1);
 80009e4:	2001      	movs	r0, #1
 80009e6:	f7ff ffaf 	bl	8000948 <TM_KEYPAD_INT_CheckRow>
 80009ea:	4603      	mov	r3, r0
 80009ec:	71fb      	strb	r3, [r7, #7]
	if (check != KEYPAD_NO_PRESSED) {
 80009ee:	79fb      	ldrb	r3, [r7, #7]
 80009f0:	2bff      	cmp	r3, #255	; 0xff
 80009f2:	d001      	beq.n	80009f8 <TM_KEYPAD_INT_Read+0x20>
		return check;
 80009f4:	79fb      	ldrb	r3, [r7, #7]
 80009f6:	e02b      	b.n	8000a50 <TM_KEYPAD_INT_Read+0x78>
	}

	/* Set row 2 to LOW */
	TM_KEYPAD_INT_SetColumn(2);
 80009f8:	2002      	movs	r0, #2
 80009fa:	f7ff ff5f 	bl	80008bc <TM_KEYPAD_INT_SetColumn>
	/* Check columns */
	check = TM_KEYPAD_INT_CheckRow(2);
 80009fe:	2002      	movs	r0, #2
 8000a00:	f7ff ffa2 	bl	8000948 <TM_KEYPAD_INT_CheckRow>
 8000a04:	4603      	mov	r3, r0
 8000a06:	71fb      	strb	r3, [r7, #7]
	if (check != KEYPAD_NO_PRESSED) {
 8000a08:	79fb      	ldrb	r3, [r7, #7]
 8000a0a:	2bff      	cmp	r3, #255	; 0xff
 8000a0c:	d001      	beq.n	8000a12 <TM_KEYPAD_INT_Read+0x3a>
		return check;
 8000a0e:	79fb      	ldrb	r3, [r7, #7]
 8000a10:	e01e      	b.n	8000a50 <TM_KEYPAD_INT_Read+0x78>
	}

	/* Set row 3 to LOW */
	TM_KEYPAD_INT_SetColumn(3);
 8000a12:	2003      	movs	r0, #3
 8000a14:	f7ff ff52 	bl	80008bc <TM_KEYPAD_INT_SetColumn>
	/* Check columns */
	check = TM_KEYPAD_INT_CheckRow(3);
 8000a18:	2003      	movs	r0, #3
 8000a1a:	f7ff ff95 	bl	8000948 <TM_KEYPAD_INT_CheckRow>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	71fb      	strb	r3, [r7, #7]
	if (check != KEYPAD_NO_PRESSED) {
 8000a22:	79fb      	ldrb	r3, [r7, #7]
 8000a24:	2bff      	cmp	r3, #255	; 0xff
 8000a26:	d001      	beq.n	8000a2c <TM_KEYPAD_INT_Read+0x54>
		return check;
 8000a28:	79fb      	ldrb	r3, [r7, #7]
 8000a2a:	e011      	b.n	8000a50 <TM_KEYPAD_INT_Read+0x78>
	}

	if (TM_KEYPAD_INT_KeypadType == TM_KEYPAD_Type_Large) {
 8000a2c:	4b0a      	ldr	r3, [pc, #40]	; (8000a58 <TM_KEYPAD_INT_Read+0x80>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d10c      	bne.n	8000a4e <TM_KEYPAD_INT_Read+0x76>
		/* Set column 4 to LOW */
		TM_KEYPAD_INT_SetColumn(4);
 8000a34:	2004      	movs	r0, #4
 8000a36:	f7ff ff41 	bl	80008bc <TM_KEYPAD_INT_SetColumn>
		/* Check rows */
		check = TM_KEYPAD_INT_CheckRow(4);
 8000a3a:	2004      	movs	r0, #4
 8000a3c:	f7ff ff84 	bl	8000948 <TM_KEYPAD_INT_CheckRow>
 8000a40:	4603      	mov	r3, r0
 8000a42:	71fb      	strb	r3, [r7, #7]
		if (check != KEYPAD_NO_PRESSED) {
 8000a44:	79fb      	ldrb	r3, [r7, #7]
 8000a46:	2bff      	cmp	r3, #255	; 0xff
 8000a48:	d001      	beq.n	8000a4e <TM_KEYPAD_INT_Read+0x76>
			return check;
 8000a4a:	79fb      	ldrb	r3, [r7, #7]
 8000a4c:	e000      	b.n	8000a50 <TM_KEYPAD_INT_Read+0x78>
		}
	}

	/* Not pressed */
	return KEYPAD_NO_PRESSED;
 8000a4e:	23ff      	movs	r3, #255	; 0xff
}
 8000a50:	4618      	mov	r0, r3
 8000a52:	3708      	adds	r7, #8
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	200000e8 	.word	0x200000e8

08000a5c <TM_KEYPAD_Update>:

void TM_KEYPAD_Update(void) {
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
	static uint16_t millis = 0;

	/* Every X ms read */
	if (++millis >= KEYPAD_READ_INTERVAL) {// && KeypadStatus == TM_KEYPAD_Button_NOPRESSED) {
 8000a60:	4b0a      	ldr	r3, [pc, #40]	; (8000a8c <TM_KEYPAD_Update+0x30>)
 8000a62:	881b      	ldrh	r3, [r3, #0]
 8000a64:	3301      	adds	r3, #1
 8000a66:	b29a      	uxth	r2, r3
 8000a68:	4b08      	ldr	r3, [pc, #32]	; (8000a8c <TM_KEYPAD_Update+0x30>)
 8000a6a:	801a      	strh	r2, [r3, #0]
 8000a6c:	4b07      	ldr	r3, [pc, #28]	; (8000a8c <TM_KEYPAD_Update+0x30>)
 8000a6e:	881b      	ldrh	r3, [r3, #0]
 8000a70:	2b31      	cmp	r3, #49	; 0x31
 8000a72:	d908      	bls.n	8000a86 <TM_KEYPAD_Update+0x2a>
		/* Reset */
		millis = 0;
 8000a74:	4b05      	ldr	r3, [pc, #20]	; (8000a8c <TM_KEYPAD_Update+0x30>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	801a      	strh	r2, [r3, #0]

		/* Read keyboard */
		KeypadStatus = (TM_KEYPAD_Button_t) TM_KEYPAD_INT_Read();
 8000a7a:	f7ff ffad 	bl	80009d8 <TM_KEYPAD_INT_Read>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	461a      	mov	r2, r3
 8000a82:	4b03      	ldr	r3, [pc, #12]	; (8000a90 <TM_KEYPAD_Update+0x34>)
 8000a84:	701a      	strb	r2, [r3, #0]
	}
}
 8000a86:	bf00      	nop
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	20000098 	.word	0x20000098
 8000a90:	20000010 	.word	0x20000010

08000a94 <SPI1_GPIOInits>:
 *
 * PA6 -> GPIO_OUTPUT_PIN
 * ALT function mode : 0
 */
void SPI1_GPIOInits(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOA;
 8000a9a:	4b1a      	ldr	r3, [pc, #104]	; (8000b04 <SPI1_GPIOInits+0x70>)
 8000a9c:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALFN;
 8000a9e:	2302      	movs	r3, #2
 8000aa0:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 8000aa2:	2305      	movs	r3, #5
 8000aa4:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinoType = GPIO_OP_TYPE_PP;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000aae:	2302      	movs	r3, #2
 8000ab0:	72bb      	strb	r3, [r7, #10]

	//SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
 8000ab2:	2305      	movs	r3, #5
 8000ab4:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000ab6:	1d3b      	adds	r3, r7, #4
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f000 fc01 	bl	80012c0 <GPIO_Init>

	//MOSI
    SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_7;
 8000abe:	2307      	movs	r3, #7
 8000ac0:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000ac2:	1d3b      	adds	r3, r7, #4
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f000 fbfb 	bl	80012c0 <GPIO_Init>

	//NSS
 	SPIPins.GPIO_PinConfig.GPIO_PinNumber = LCD5110_CE_PIN;
 8000aca:	2304      	movs	r3, #4
 8000acc:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000ace:	1d3b      	adds	r3, r7, #4
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f000 fbf5 	bl	80012c0 <GPIO_Init>

	//DC Pin GPIO
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = LCD5110_DC_PIN;
 8000ad6:	2306      	movs	r3, #6
 8000ad8:	723b      	strb	r3, [r7, #8]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000ada:	2301      	movs	r3, #1
 8000adc:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 0;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinoType = GPIO_OP_TYPE_PP;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	733b      	strb	r3, [r7, #12]
	GPIO_Init(&SPIPins);
 8000ae6:	1d3b      	adds	r3, r7, #4
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f000 fbe9 	bl	80012c0 <GPIO_Init>

	//RESET Pin GPIO
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = LCD5110_RST_PIN;
 8000aee:	2302      	movs	r3, #2
 8000af0:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000af2:	1d3b      	adds	r3, r7, #4
 8000af4:	4618      	mov	r0, r3
 8000af6:	f000 fbe3 	bl	80012c0 <GPIO_Init>
}
 8000afa:	bf00      	nop
 8000afc:	3710      	adds	r7, #16
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40020000 	.word	0x40020000

08000b08 <SPI1_Inits>:



void SPI1_Inits(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
	SPI1handle.pSPIx = SPI1;
 8000b0c:	4b0e      	ldr	r3, [pc, #56]	; (8000b48 <SPI1_Inits+0x40>)
 8000b0e:	4a0f      	ldr	r2, [pc, #60]	; (8000b4c <SPI1_Inits+0x44>)
 8000b10:	601a      	str	r2, [r3, #0]
	SPI1handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;			//full duplex
 8000b12:	4b0d      	ldr	r3, [pc, #52]	; (8000b48 <SPI1_Inits+0x40>)
 8000b14:	2201      	movs	r2, #1
 8000b16:	715a      	strb	r2, [r3, #5]
	SPI1handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;	//STM as master
 8000b18:	4b0b      	ldr	r3, [pc, #44]	; (8000b48 <SPI1_Inits+0x40>)
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	711a      	strb	r2, [r3, #4]
	SPI1handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV8;		// clock 2MHz
 8000b1e:	4b0a      	ldr	r3, [pc, #40]	; (8000b48 <SPI1_Inits+0x40>)
 8000b20:	2202      	movs	r2, #2
 8000b22:	719a      	strb	r2, [r3, #6]
	SPI1handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;					// mỗi lần truyền 1 byte
 8000b24:	4b08      	ldr	r3, [pc, #32]	; (8000b48 <SPI1_Inits+0x40>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	71da      	strb	r2, [r3, #7]
	SPI1handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;					//CPOL 0
 8000b2a:	4b07      	ldr	r3, [pc, #28]	; (8000b48 <SPI1_Inits+0x40>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	721a      	strb	r2, [r3, #8]
	SPI1handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;					//CPHA 0
 8000b30:	4b05      	ldr	r3, [pc, #20]	; (8000b48 <SPI1_Inits+0x40>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	725a      	strb	r2, [r3, #9]
	SPI1handle.SPIConfig.SPI_SSM = SPI_SSM_DI; 						//Hardware slave management enabled for NSS pin
 8000b36:	4b04      	ldr	r3, [pc, #16]	; (8000b48 <SPI1_Inits+0x40>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	729a      	strb	r2, [r3, #10]

	SPI_Init(&SPI1handle);
 8000b3c:	4802      	ldr	r0, [pc, #8]	; (8000b48 <SPI1_Inits+0x40>)
 8000b3e:	f000 feb6 	bl	80018ae <SPI_Init>
}
 8000b42:	bf00      	nop
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	200000a8 	.word	0x200000a8
 8000b4c:	40013000 	.word	0x40013000

08000b50 <LCD5110_send>:
	{ 0x11, 0x1B, 0x04 },   // }
	{ 0x04, 0x06, 0x02 },   // ~
	{ 0x1F, 0x1F, 0x1F },   // delete
};

void LCD5110_send(unsigned char data) {
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	4603      	mov	r3, r0
 8000b58:	71fb      	strb	r3, [r7, #7]
	SPI_PeripheralControl(SPI1, ENABLE); //SS pin pull to LOW
 8000b5a:	2101      	movs	r1, #1
 8000b5c:	4807      	ldr	r0, [pc, #28]	; (8000b7c <LCD5110_send+0x2c>)
 8000b5e:	f000 ff2c 	bl	80019ba <SPI_PeripheralControl>
	SPI_Transfer(SPI1, data);
 8000b62:	79fb      	ldrb	r3, [r7, #7]
 8000b64:	4619      	mov	r1, r3
 8000b66:	4805      	ldr	r0, [pc, #20]	; (8000b7c <LCD5110_send+0x2c>)
 8000b68:	f000 ff0f 	bl	800198a <SPI_Transfer>
	SPI_PeripheralControl(SPI1, DISABLE); //SS pin pull to HIGH
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	4803      	ldr	r0, [pc, #12]	; (8000b7c <LCD5110_send+0x2c>)
 8000b70:	f000 ff23 	bl	80019ba <SPI_PeripheralControl>
}
 8000b74:	bf00      	nop
 8000b76:	3708      	adds	r7, #8
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	40013000 	.word	0x40013000

08000b80 <LCD5110_Pin>:

void LCD5110_Pin(LCD5110_Pin_t pin, LCD5110_State_t state) {
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	460a      	mov	r2, r1
 8000b8a:	71fb      	strb	r3, [r7, #7]
 8000b8c:	4613      	mov	r3, r2
 8000b8e:	71bb      	strb	r3, [r7, #6]
	switch (pin) {
 8000b90:	79fb      	ldrb	r3, [r7, #7]
 8000b92:	2b01      	cmp	r3, #1
 8000b94:	d002      	beq.n	8000b9c <LCD5110_Pin+0x1c>
 8000b96:	2b02      	cmp	r3, #2
 8000b98:	d00f      	beq.n	8000bba <LCD5110_Pin+0x3a>
				GPIO_WriteToOutputPin(LCD5110_RST_PORT, LCD5110_RST_PIN,1);
			} else {
				GPIO_WriteToOutputPin(LCD5110_RST_PORT, LCD5110_RST_PIN,0);
			}
			break;
		default: break;
 8000b9a:	e01d      	b.n	8000bd8 <LCD5110_Pin+0x58>
			if (state != LCD5110_State_Low) {
 8000b9c:	79bb      	ldrb	r3, [r7, #6]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d005      	beq.n	8000bae <LCD5110_Pin+0x2e>
				GPIO_WriteToOutputPin(LCD5110_DC_PORT, LCD5110_DC_PIN, 1);
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	2106      	movs	r1, #6
 8000ba6:	480e      	ldr	r0, [pc, #56]	; (8000be0 <LCD5110_Pin+0x60>)
 8000ba8:	f000 fd3b 	bl	8001622 <GPIO_WriteToOutputPin>
			break;
 8000bac:	e014      	b.n	8000bd8 <LCD5110_Pin+0x58>
				GPIO_WriteToOutputPin(LCD5110_DC_PORT, LCD5110_DC_PIN, 0);
 8000bae:	2200      	movs	r2, #0
 8000bb0:	2106      	movs	r1, #6
 8000bb2:	480b      	ldr	r0, [pc, #44]	; (8000be0 <LCD5110_Pin+0x60>)
 8000bb4:	f000 fd35 	bl	8001622 <GPIO_WriteToOutputPin>
			break;
 8000bb8:	e00e      	b.n	8000bd8 <LCD5110_Pin+0x58>
			if (state != LCD5110_State_Low) {
 8000bba:	79bb      	ldrb	r3, [r7, #6]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d005      	beq.n	8000bcc <LCD5110_Pin+0x4c>
				GPIO_WriteToOutputPin(LCD5110_RST_PORT, LCD5110_RST_PIN,1);
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	2102      	movs	r1, #2
 8000bc4:	4806      	ldr	r0, [pc, #24]	; (8000be0 <LCD5110_Pin+0x60>)
 8000bc6:	f000 fd2c 	bl	8001622 <GPIO_WriteToOutputPin>
			break;
 8000bca:	e004      	b.n	8000bd6 <LCD5110_Pin+0x56>
				GPIO_WriteToOutputPin(LCD5110_RST_PORT, LCD5110_RST_PIN,0);
 8000bcc:	2200      	movs	r2, #0
 8000bce:	2102      	movs	r1, #2
 8000bd0:	4803      	ldr	r0, [pc, #12]	; (8000be0 <LCD5110_Pin+0x60>)
 8000bd2:	f000 fd26 	bl	8001622 <GPIO_WriteToOutputPin>
			break;
 8000bd6:	bf00      	nop
	}
}
 8000bd8:	bf00      	nop
 8000bda:	3708      	adds	r7, #8
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	40020000 	.word	0x40020000

08000be4 <LCD5110_Delay>:

void LCD5110_Delay(unsigned long micros) {
 8000be4:	b480      	push	{r7}
 8000be6:	b085      	sub	sp, #20
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
	volatile unsigned long i;
	for (i = 0; i < micros; i++) {
 8000bec:	2300      	movs	r3, #0
 8000bee:	60fb      	str	r3, [r7, #12]
 8000bf0:	e002      	b.n	8000bf8 <LCD5110_Delay+0x14>
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	60fb      	str	r3, [r7, #12]
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	687a      	ldr	r2, [r7, #4]
 8000bfc:	429a      	cmp	r2, r3
 8000bfe:	d8f8      	bhi.n	8000bf2 <LCD5110_Delay+0xe>
	}
}
 8000c00:	bf00      	nop
 8000c02:	bf00      	nop
 8000c04:	3714      	adds	r7, #20
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bc80      	pop	{r7}
 8000c0a:	4770      	bx	lr

08000c0c <LCD5110_Init>:

void LCD5110_Init(unsigned char contrast) {
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	4603      	mov	r3, r0
 8000c14:	71fb      	strb	r3, [r7, #7]
	SPI1_GPIOInits();
 8000c16:	f7ff ff3d 	bl	8000a94 <SPI1_GPIOInits>
	SPI1_Inits();
 8000c1a:	f7ff ff75 	bl	8000b08 <SPI1_Inits>
	* making SSOE 1 does NSS output enable.
	* The NSS pin is automatically managed by the hardware.
	* i.e when SPE=1 , NSS will be pulled to low
	* and NSS pin will be high when SPE=0
	*/
	SPI_SSOEConfig(SPI1, ENABLE);
 8000c1e:	2101      	movs	r1, #1
 8000c20:	481c      	ldr	r0, [pc, #112]	; (8000c94 <LCD5110_Init+0x88>)
 8000c22:	f000 fe29 	bl	8001878 <SPI_SSOEConfig>

	//Reset
	LCD5110_Pin(LCD5110_Pin_RST, LCD5110_State_Low);
 8000c26:	2100      	movs	r1, #0
 8000c28:	2002      	movs	r0, #2
 8000c2a:	f7ff ffa9 	bl	8000b80 <LCD5110_Pin>
	LCD5110_Delay(10000);
 8000c2e:	f242 7010 	movw	r0, #10000	; 0x2710
 8000c32:	f7ff ffd7 	bl	8000be4 <LCD5110_Delay>
	LCD5110_Pin(LCD5110_Pin_RST, LCD5110_State_High);
 8000c36:	2101      	movs	r1, #1
 8000c38:	2002      	movs	r0, #2
 8000c3a:	f7ff ffa1 	bl	8000b80 <LCD5110_Pin>

	// Go in extended mode
	LCD5110_Write(LCD5110_COMMAND, LCD5110_FUNCTIONSET | LCD5110_EXTENDEDINSTRUCTION);
 8000c3e:	2121      	movs	r1, #33	; 0x21
 8000c40:	2000      	movs	r0, #0
 8000c42:	f000 f829 	bl	8000c98 <LCD5110_Write>

	// LCD bias select
	LCD5110_Write(LCD5110_COMMAND, LCD5110_SETBIAS | 0x4);
 8000c46:	2114      	movs	r1, #20
 8000c48:	2000      	movs	r0, #0
 8000c4a:	f000 f825 	bl	8000c98 <LCD5110_Write>

	// set VOP
	if (contrast > 0x7F) {
 8000c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	da01      	bge.n	8000c5a <LCD5110_Init+0x4e>
		contrast = 0x7F;
 8000c56:	237f      	movs	r3, #127	; 0x7f
 8000c58:	71fb      	strb	r3, [r7, #7]
	}
	LCD5110_Write(LCD5110_COMMAND, LCD5110_SETVOP | contrast);
 8000c5a:	79fb      	ldrb	r3, [r7, #7]
 8000c5c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000c60:	b2db      	uxtb	r3, r3
 8000c62:	4619      	mov	r1, r3
 8000c64:	2000      	movs	r0, #0
 8000c66:	f000 f817 	bl	8000c98 <LCD5110_Write>

	// normal mode
	LCD5110_Write(LCD5110_COMMAND, LCD5110_FUNCTIONSET);
 8000c6a:	2120      	movs	r1, #32
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	f000 f813 	bl	8000c98 <LCD5110_Write>

	// Set display to Normal
	LCD5110_Write(LCD5110_COMMAND, LCD5110_DISPLAYCONTROL | LCD5110_DISPLAYNORMAL);
 8000c72:	210c      	movs	r1, #12
 8000c74:	2000      	movs	r0, #0
 8000c76:	f000 f80f 	bl	8000c98 <LCD5110_Write>

	//Set cursor to home position
	LCD5110_Home();
 8000c7a:	f000 f8b1 	bl	8000de0 <LCD5110_Home>

	//Normal display
	LCD5110_Write(LCD5110_COMMAND, LCD5110_DISPLAYCONTROL | LCD5110_DISPLAYNORMAL);
 8000c7e:	210c      	movs	r1, #12
 8000c80:	2000      	movs	r0, #0
 8000c82:	f000 f809 	bl	8000c98 <LCD5110_Write>

	//Clear display
	LCD5110_Clear();
 8000c86:	f000 f885 	bl	8000d94 <LCD5110_Clear>
}
 8000c8a:	bf00      	nop
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	40013000 	.word	0x40013000

08000c98 <LCD5110_Write>:

void LCD5110_Write(LCD5110_WriteType_t cd, unsigned char data) {
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	460a      	mov	r2, r1
 8000ca2:	71fb      	strb	r3, [r7, #7]
 8000ca4:	4613      	mov	r3, r2
 8000ca6:	71bb      	strb	r3, [r7, #6]
	switch (cd) {
 8000ca8:	79fb      	ldrb	r3, [r7, #7]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d006      	beq.n	8000cbc <LCD5110_Write+0x24>
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	d109      	bne.n	8000cc6 <LCD5110_Write+0x2e>
		//Send data to lcd's ram
		case LCD5110_DATA:
			//Set DC pin HIGH
			LCD5110_Pin(LCD5110_Pin_DC, LCD5110_State_High);
 8000cb2:	2101      	movs	r1, #1
 8000cb4:	2001      	movs	r0, #1
 8000cb6:	f7ff ff63 	bl	8000b80 <LCD5110_Pin>
			break;
 8000cba:	e005      	b.n	8000cc8 <LCD5110_Write+0x30>
		//Send command to lcd
		case LCD5110_COMMAND:
			//Set DC pin LOW
			LCD5110_Pin(LCD5110_Pin_DC, LCD5110_State_Low);
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	2001      	movs	r0, #1
 8000cc0:	f7ff ff5e 	bl	8000b80 <LCD5110_Pin>
			break;
 8000cc4:	e000      	b.n	8000cc8 <LCD5110_Write+0x30>
		default: break;
 8000cc6:	bf00      	nop
	}
	//Send data
	LCD5110_send(data);
 8000cc8:	79bb      	ldrb	r3, [r7, #6]
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f7ff ff40 	bl	8000b50 <LCD5110_send>
}
 8000cd0:	bf00      	nop
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}

08000cd8 <LCD5110_DrawPixel>:

	// normal mode
	LCD5110_Write(LCD5110_COMMAND, LCD5110_FUNCTIONSET);
}

void LCD5110_DrawPixel(unsigned char x, unsigned char y, LCD5110_Pixel_t pixel) {
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	71fb      	strb	r3, [r7, #7]
 8000ce2:	460b      	mov	r3, r1
 8000ce4:	71bb      	strb	r3, [r7, #6]
 8000ce6:	4613      	mov	r3, r2
 8000ce8:	717b      	strb	r3, [r7, #5]
	if (x >= LCD5110_WIDTH) {
 8000cea:	79fb      	ldrb	r3, [r7, #7]
 8000cec:	2b53      	cmp	r3, #83	; 0x53
 8000cee:	d849      	bhi.n	8000d84 <LCD5110_DrawPixel+0xac>
		return;
	}
	if (y >= LCD5110_HEIGHT) {
 8000cf0:	79bb      	ldrb	r3, [r7, #6]
 8000cf2:	2b2f      	cmp	r3, #47	; 0x2f
 8000cf4:	d848      	bhi.n	8000d88 <LCD5110_DrawPixel+0xb0>
		return;
	}

	if (pixel != LCD5110_Pixel_Clear) {
 8000cf6:	797b      	ldrb	r3, [r7, #5]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d01d      	beq.n	8000d38 <LCD5110_DrawPixel+0x60>
		LCD5110_Buffer[x + (y / 8) * LCD5110_WIDTH] |= 1 << (y % 8);
 8000cfc:	79fa      	ldrb	r2, [r7, #7]
 8000cfe:	79bb      	ldrb	r3, [r7, #6]
 8000d00:	08db      	lsrs	r3, r3, #3
 8000d02:	b2d8      	uxtb	r0, r3
 8000d04:	4601      	mov	r1, r0
 8000d06:	2354      	movs	r3, #84	; 0x54
 8000d08:	fb03 f301 	mul.w	r3, r3, r1
 8000d0c:	4413      	add	r3, r2
 8000d0e:	4a20      	ldr	r2, [pc, #128]	; (8000d90 <LCD5110_DrawPixel+0xb8>)
 8000d10:	5cd3      	ldrb	r3, [r2, r3]
 8000d12:	b25a      	sxtb	r2, r3
 8000d14:	79bb      	ldrb	r3, [r7, #6]
 8000d16:	f003 0307 	and.w	r3, r3, #7
 8000d1a:	2101      	movs	r1, #1
 8000d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d20:	b25b      	sxtb	r3, r3
 8000d22:	4313      	orrs	r3, r2
 8000d24:	b259      	sxtb	r1, r3
 8000d26:	79fa      	ldrb	r2, [r7, #7]
 8000d28:	2354      	movs	r3, #84	; 0x54
 8000d2a:	fb03 f300 	mul.w	r3, r3, r0
 8000d2e:	4413      	add	r3, r2
 8000d30:	b2c9      	uxtb	r1, r1
 8000d32:	4a17      	ldr	r2, [pc, #92]	; (8000d90 <LCD5110_DrawPixel+0xb8>)
 8000d34:	54d1      	strb	r1, [r2, r3]
 8000d36:	e01e      	b.n	8000d76 <LCD5110_DrawPixel+0x9e>
	} else {
		LCD5110_Buffer[x + (y / 8) * LCD5110_WIDTH] &= ~(1 << (y % 8));
 8000d38:	79fa      	ldrb	r2, [r7, #7]
 8000d3a:	79bb      	ldrb	r3, [r7, #6]
 8000d3c:	08db      	lsrs	r3, r3, #3
 8000d3e:	b2d8      	uxtb	r0, r3
 8000d40:	4601      	mov	r1, r0
 8000d42:	2354      	movs	r3, #84	; 0x54
 8000d44:	fb03 f301 	mul.w	r3, r3, r1
 8000d48:	4413      	add	r3, r2
 8000d4a:	4a11      	ldr	r2, [pc, #68]	; (8000d90 <LCD5110_DrawPixel+0xb8>)
 8000d4c:	5cd3      	ldrb	r3, [r2, r3]
 8000d4e:	b25a      	sxtb	r2, r3
 8000d50:	79bb      	ldrb	r3, [r7, #6]
 8000d52:	f003 0307 	and.w	r3, r3, #7
 8000d56:	2101      	movs	r1, #1
 8000d58:	fa01 f303 	lsl.w	r3, r1, r3
 8000d5c:	b25b      	sxtb	r3, r3
 8000d5e:	43db      	mvns	r3, r3
 8000d60:	b25b      	sxtb	r3, r3
 8000d62:	4013      	ands	r3, r2
 8000d64:	b259      	sxtb	r1, r3
 8000d66:	79fa      	ldrb	r2, [r7, #7]
 8000d68:	2354      	movs	r3, #84	; 0x54
 8000d6a:	fb03 f300 	mul.w	r3, r3, r0
 8000d6e:	4413      	add	r3, r2
 8000d70:	b2c9      	uxtb	r1, r1
 8000d72:	4a07      	ldr	r2, [pc, #28]	; (8000d90 <LCD5110_DrawPixel+0xb8>)
 8000d74:	54d1      	strb	r1, [r2, r3]
	}
	LCD5110_UpdateArea(x, y, x, y);
 8000d76:	79bb      	ldrb	r3, [r7, #6]
 8000d78:	79fa      	ldrb	r2, [r7, #7]
 8000d7a:	79b9      	ldrb	r1, [r7, #6]
 8000d7c:	79f8      	ldrb	r0, [r7, #7]
 8000d7e:	f000 f89d 	bl	8000ebc <LCD5110_UpdateArea>
 8000d82:	e002      	b.n	8000d8a <LCD5110_DrawPixel+0xb2>
		return;
 8000d84:	bf00      	nop
 8000d86:	e000      	b.n	8000d8a <LCD5110_DrawPixel+0xb2>
		return;
 8000d88:	bf00      	nop
}
 8000d8a:	3708      	adds	r7, #8
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	200000f0 	.word	0x200000f0

08000d94 <LCD5110_Clear>:
	} else {
		LCD5110_Write(LCD5110_COMMAND, LCD5110_DISPLAYCONTROL | LCD5110_DISPLAYNORMAL);
	}
}

void LCD5110_Clear(void) {
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
	unsigned int i;
	LCD5110_Home();
 8000d9a:	f000 f821 	bl	8000de0 <LCD5110_Home>
	for (i = 0; i < LCD5110_BUFFER_SIZE; i++) {
 8000d9e:	2300      	movs	r3, #0
 8000da0:	607b      	str	r3, [r7, #4]
 8000da2:	e007      	b.n	8000db4 <LCD5110_Clear+0x20>
		LCD5110_Buffer[i] = 0x00;
 8000da4:	4a0d      	ldr	r2, [pc, #52]	; (8000ddc <LCD5110_Clear+0x48>)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	4413      	add	r3, r2
 8000daa:	2200      	movs	r2, #0
 8000dac:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < LCD5110_BUFFER_SIZE; i++) {
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	3301      	adds	r3, #1
 8000db2:	607b      	str	r3, [r7, #4]
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 8000dba:	d3f3      	bcc.n	8000da4 <LCD5110_Clear+0x10>
		//LCD5110_Write(LCD5110_DATA, 0x00);
	}
	LCD5110_GotoXY(0, 0);
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	f000 f8b8 	bl	8000f34 <LCD5110_GotoXY>
	LCD5110_UpdateArea(0, 0, LCD5110_WIDTH - 1, LCD5110_HEIGHT - 1);
 8000dc4:	232f      	movs	r3, #47	; 0x2f
 8000dc6:	2253      	movs	r2, #83	; 0x53
 8000dc8:	2100      	movs	r1, #0
 8000dca:	2000      	movs	r0, #0
 8000dcc:	f000 f876 	bl	8000ebc <LCD5110_UpdateArea>
	LCD5110_Refresh();
 8000dd0:	f000 f812 	bl	8000df8 <LCD5110_Refresh>
}
 8000dd4:	bf00      	nop
 8000dd6:	3708      	adds	r7, #8
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	200000f0 	.word	0x200000f0

08000de0 <LCD5110_Home>:

void LCD5110_Home(void) {
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
	LCD5110_Write(LCD5110_COMMAND, LCD5110_SETXADDR | 0);
 8000de4:	2180      	movs	r1, #128	; 0x80
 8000de6:	2000      	movs	r0, #0
 8000de8:	f7ff ff56 	bl	8000c98 <LCD5110_Write>
	LCD5110_Write(LCD5110_COMMAND, LCD5110_SETYADDR | 0);
 8000dec:	2140      	movs	r1, #64	; 0x40
 8000dee:	2000      	movs	r0, #0
 8000df0:	f7ff ff52 	bl	8000c98 <LCD5110_Write>
}
 8000df4:	bf00      	nop
 8000df6:	bd80      	pop	{r7, pc}

08000df8 <LCD5110_Refresh>:

void LCD5110_Refresh(void) {
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
	unsigned char i, j;
	for (i = 0; i < 6; i++) {
 8000dfe:	2300      	movs	r3, #0
 8000e00:	71fb      	strb	r3, [r7, #7]
 8000e02:	e03b      	b.n	8000e7c <LCD5110_Refresh+0x84>
		//Not in range yet
		if (LCD5110_UpdateYmin > ((i + 1) * 8)) {
 8000e04:	4b28      	ldr	r3, [pc, #160]	; (8000ea8 <LCD5110_Refresh+0xb0>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	461a      	mov	r2, r3
 8000e0a:	79fb      	ldrb	r3, [r7, #7]
 8000e0c:	3301      	adds	r3, #1
 8000e0e:	00db      	lsls	r3, r3, #3
 8000e10:	429a      	cmp	r2, r3
 8000e12:	dc2f      	bgt.n	8000e74 <LCD5110_Refresh+0x7c>
			continue;
		}
		//Over range, stop
		if ((i * 8) > LCD5110_UpdateYmax) {
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	00db      	lsls	r3, r3, #3
 8000e18:	4a24      	ldr	r2, [pc, #144]	; (8000eac <LCD5110_Refresh+0xb4>)
 8000e1a:	7812      	ldrb	r2, [r2, #0]
 8000e1c:	4293      	cmp	r3, r2
 8000e1e:	dc31      	bgt.n	8000e84 <LCD5110_Refresh+0x8c>
			break;
		}

		LCD5110_Write(LCD5110_COMMAND, LCD5110_SETYADDR | i);
 8000e20:	79fb      	ldrb	r3, [r7, #7]
 8000e22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	4619      	mov	r1, r3
 8000e2a:	2000      	movs	r0, #0
 8000e2c:	f7ff ff34 	bl	8000c98 <LCD5110_Write>
		LCD5110_Write(LCD5110_COMMAND, LCD5110_SETXADDR | LCD5110_UpdateXmin);
 8000e30:	4b1f      	ldr	r3, [pc, #124]	; (8000eb0 <LCD5110_Refresh+0xb8>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	2000      	movs	r0, #0
 8000e3e:	f7ff ff2b 	bl	8000c98 <LCD5110_Write>

		for (j = LCD5110_UpdateXmin; j <= LCD5110_UpdateXmax; j++) {
 8000e42:	4b1b      	ldr	r3, [pc, #108]	; (8000eb0 <LCD5110_Refresh+0xb8>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	71bb      	strb	r3, [r7, #6]
 8000e48:	e00e      	b.n	8000e68 <LCD5110_Refresh+0x70>
			LCD5110_Write(LCD5110_DATA, LCD5110_Buffer[(i * LCD5110_WIDTH) + j]);
 8000e4a:	79fb      	ldrb	r3, [r7, #7]
 8000e4c:	2254      	movs	r2, #84	; 0x54
 8000e4e:	fb02 f203 	mul.w	r2, r2, r3
 8000e52:	79bb      	ldrb	r3, [r7, #6]
 8000e54:	4413      	add	r3, r2
 8000e56:	4a17      	ldr	r2, [pc, #92]	; (8000eb4 <LCD5110_Refresh+0xbc>)
 8000e58:	5cd3      	ldrb	r3, [r2, r3]
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	2001      	movs	r0, #1
 8000e5e:	f7ff ff1b 	bl	8000c98 <LCD5110_Write>
		for (j = LCD5110_UpdateXmin; j <= LCD5110_UpdateXmax; j++) {
 8000e62:	79bb      	ldrb	r3, [r7, #6]
 8000e64:	3301      	adds	r3, #1
 8000e66:	71bb      	strb	r3, [r7, #6]
 8000e68:	4b13      	ldr	r3, [pc, #76]	; (8000eb8 <LCD5110_Refresh+0xc0>)
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	79ba      	ldrb	r2, [r7, #6]
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d9eb      	bls.n	8000e4a <LCD5110_Refresh+0x52>
 8000e72:	e000      	b.n	8000e76 <LCD5110_Refresh+0x7e>
			continue;
 8000e74:	bf00      	nop
	for (i = 0; i < 6; i++) {
 8000e76:	79fb      	ldrb	r3, [r7, #7]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	71fb      	strb	r3, [r7, #7]
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	2b05      	cmp	r3, #5
 8000e80:	d9c0      	bls.n	8000e04 <LCD5110_Refresh+0xc>
 8000e82:	e000      	b.n	8000e86 <LCD5110_Refresh+0x8e>
			break;
 8000e84:	bf00      	nop
		}
	}

	LCD5110_UpdateXmin = LCD5110_WIDTH - 1;
 8000e86:	4b0a      	ldr	r3, [pc, #40]	; (8000eb0 <LCD5110_Refresh+0xb8>)
 8000e88:	2253      	movs	r2, #83	; 0x53
 8000e8a:	701a      	strb	r2, [r3, #0]
	LCD5110_UpdateXmax = 0;
 8000e8c:	4b0a      	ldr	r3, [pc, #40]	; (8000eb8 <LCD5110_Refresh+0xc0>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	701a      	strb	r2, [r3, #0]
	LCD5110_UpdateYmin = LCD5110_HEIGHT - 1;
 8000e92:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <LCD5110_Refresh+0xb0>)
 8000e94:	222f      	movs	r2, #47	; 0x2f
 8000e96:	701a      	strb	r2, [r3, #0]
	LCD5110_UpdateYmax = 0;
 8000e98:	4b04      	ldr	r3, [pc, #16]	; (8000eac <LCD5110_Refresh+0xb4>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	701a      	strb	r2, [r3, #0]
}
 8000e9e:	bf00      	nop
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	2000009c 	.word	0x2000009c
 8000eac:	2000009d 	.word	0x2000009d
 8000eb0:	2000009a 	.word	0x2000009a
 8000eb4:	200000f0 	.word	0x200000f0
 8000eb8:	2000009b 	.word	0x2000009b

08000ebc <LCD5110_UpdateArea>:

void LCD5110_UpdateArea(unsigned char xMin, unsigned char yMin, unsigned char xMax, unsigned char yMax) {
 8000ebc:	b490      	push	{r4, r7}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	4604      	mov	r4, r0
 8000ec4:	4608      	mov	r0, r1
 8000ec6:	4611      	mov	r1, r2
 8000ec8:	461a      	mov	r2, r3
 8000eca:	4623      	mov	r3, r4
 8000ecc:	71fb      	strb	r3, [r7, #7]
 8000ece:	4603      	mov	r3, r0
 8000ed0:	71bb      	strb	r3, [r7, #6]
 8000ed2:	460b      	mov	r3, r1
 8000ed4:	717b      	strb	r3, [r7, #5]
 8000ed6:	4613      	mov	r3, r2
 8000ed8:	713b      	strb	r3, [r7, #4]
	if (xMin < LCD5110_UpdateXmin) {
 8000eda:	4b12      	ldr	r3, [pc, #72]	; (8000f24 <LCD5110_UpdateArea+0x68>)
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	79fa      	ldrb	r2, [r7, #7]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	d202      	bcs.n	8000eea <LCD5110_UpdateArea+0x2e>
		LCD5110_UpdateXmin = xMin;
 8000ee4:	4a0f      	ldr	r2, [pc, #60]	; (8000f24 <LCD5110_UpdateArea+0x68>)
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	7013      	strb	r3, [r2, #0]
	}
	if (xMax > LCD5110_UpdateXmax) {
 8000eea:	4b0f      	ldr	r3, [pc, #60]	; (8000f28 <LCD5110_UpdateArea+0x6c>)
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	797a      	ldrb	r2, [r7, #5]
 8000ef0:	429a      	cmp	r2, r3
 8000ef2:	d902      	bls.n	8000efa <LCD5110_UpdateArea+0x3e>
		LCD5110_UpdateXmax = xMax;
 8000ef4:	4a0c      	ldr	r2, [pc, #48]	; (8000f28 <LCD5110_UpdateArea+0x6c>)
 8000ef6:	797b      	ldrb	r3, [r7, #5]
 8000ef8:	7013      	strb	r3, [r2, #0]
	}
	if (yMin < LCD5110_UpdateYmin) {
 8000efa:	4b0c      	ldr	r3, [pc, #48]	; (8000f2c <LCD5110_UpdateArea+0x70>)
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	79ba      	ldrb	r2, [r7, #6]
 8000f00:	429a      	cmp	r2, r3
 8000f02:	d202      	bcs.n	8000f0a <LCD5110_UpdateArea+0x4e>
		LCD5110_UpdateYmin = yMin;
 8000f04:	4a09      	ldr	r2, [pc, #36]	; (8000f2c <LCD5110_UpdateArea+0x70>)
 8000f06:	79bb      	ldrb	r3, [r7, #6]
 8000f08:	7013      	strb	r3, [r2, #0]
	}
	if (yMax > LCD5110_UpdateYmax) {
 8000f0a:	4b09      	ldr	r3, [pc, #36]	; (8000f30 <LCD5110_UpdateArea+0x74>)
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	793a      	ldrb	r2, [r7, #4]
 8000f10:	429a      	cmp	r2, r3
 8000f12:	d902      	bls.n	8000f1a <LCD5110_UpdateArea+0x5e>
		LCD5110_UpdateYmax = yMax;
 8000f14:	4a06      	ldr	r2, [pc, #24]	; (8000f30 <LCD5110_UpdateArea+0x74>)
 8000f16:	793b      	ldrb	r3, [r7, #4]
 8000f18:	7013      	strb	r3, [r2, #0]
	}
}
 8000f1a:	bf00      	nop
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bc90      	pop	{r4, r7}
 8000f22:	4770      	bx	lr
 8000f24:	2000009a 	.word	0x2000009a
 8000f28:	2000009b 	.word	0x2000009b
 8000f2c:	2000009c 	.word	0x2000009c
 8000f30:	2000009d 	.word	0x2000009d

08000f34 <LCD5110_GotoXY>:

void LCD5110_GotoXY(unsigned char x, unsigned char y) {
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	460a      	mov	r2, r1
 8000f3e:	71fb      	strb	r3, [r7, #7]
 8000f40:	4613      	mov	r3, r2
 8000f42:	71bb      	strb	r3, [r7, #6]
	LCD5110_x = x;
 8000f44:	4a05      	ldr	r2, [pc, #20]	; (8000f5c <LCD5110_GotoXY+0x28>)
 8000f46:	79fb      	ldrb	r3, [r7, #7]
 8000f48:	7013      	strb	r3, [r2, #0]
	LCD5110_y = y;
 8000f4a:	4a05      	ldr	r2, [pc, #20]	; (8000f60 <LCD5110_GotoXY+0x2c>)
 8000f4c:	79bb      	ldrb	r3, [r7, #6]
 8000f4e:	7013      	strb	r3, [r2, #0]
}
 8000f50:	bf00      	nop
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bc80      	pop	{r7}
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	200000ec 	.word	0x200000ec
 8000f60:	200000ed 	.word	0x200000ed

08000f64 <LCD5110_Putc>:

void LCD5110_Putc(char c, LCD5110_Pixel_t color, LCD5110_FontSize_t size) {
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	71fb      	strb	r3, [r7, #7]
 8000f6e:	460b      	mov	r3, r1
 8000f70:	71bb      	strb	r3, [r7, #6]
 8000f72:	4613      	mov	r3, r2
 8000f74:	717b      	strb	r3, [r7, #5]
	unsigned char c_height, c_width, i, b, j;
	if (size == LCD5110_FontSize_3x5) {
 8000f76:	797b      	ldrb	r3, [r7, #5]
 8000f78:	2b01      	cmp	r3, #1
 8000f7a:	d104      	bne.n	8000f86 <LCD5110_Putc+0x22>
		c_width = LCD5110_CHAR3x5_WIDTH;
 8000f7c:	2304      	movs	r3, #4
 8000f7e:	73bb      	strb	r3, [r7, #14]
		c_height = LCD5110_CHAR3x5_HEIGHT;
 8000f80:	2306      	movs	r3, #6
 8000f82:	73fb      	strb	r3, [r7, #15]
 8000f84:	e003      	b.n	8000f8e <LCD5110_Putc+0x2a>
	} else {
		c_width = LCD5110_CHAR5x7_WIDTH;
 8000f86:	2306      	movs	r3, #6
 8000f88:	73bb      	strb	r3, [r7, #14]
		c_height = LCD5110_CHAR5x7_HEIGHT;
 8000f8a:	2308      	movs	r3, #8
 8000f8c:	73fb      	strb	r3, [r7, #15]
	}
	if ((LCD5110_x + c_width) > LCD5110_WIDTH) {
 8000f8e:	4b46      	ldr	r3, [pc, #280]	; (80010a8 <LCD5110_Putc+0x144>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	461a      	mov	r2, r3
 8000f94:	7bbb      	ldrb	r3, [r7, #14]
 8000f96:	4413      	add	r3, r2
 8000f98:	2b54      	cmp	r3, #84	; 0x54
 8000f9a:	dd09      	ble.n	8000fb0 <LCD5110_Putc+0x4c>
		//If at the end of a line of display, go to new line and set x to 0 position
		LCD5110_y += c_height;
 8000f9c:	4b43      	ldr	r3, [pc, #268]	; (80010ac <LCD5110_Putc+0x148>)
 8000f9e:	781a      	ldrb	r2, [r3, #0]
 8000fa0:	7bfb      	ldrb	r3, [r7, #15]
 8000fa2:	4413      	add	r3, r2
 8000fa4:	b2da      	uxtb	r2, r3
 8000fa6:	4b41      	ldr	r3, [pc, #260]	; (80010ac <LCD5110_Putc+0x148>)
 8000fa8:	701a      	strb	r2, [r3, #0]
		LCD5110_x = 0;
 8000faa:	4b3f      	ldr	r3, [pc, #252]	; (80010a8 <LCD5110_Putc+0x144>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	701a      	strb	r2, [r3, #0]
	}
	for (i = 0; i < c_width - 1; i++) {
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	737b      	strb	r3, [r7, #13]
 8000fb4:	e068      	b.n	8001088 <LCD5110_Putc+0x124>
		if (c < 32) {
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	2b1f      	cmp	r3, #31
 8000fba:	d91c      	bls.n	8000ff6 <LCD5110_Putc+0x92>
			//b = _custom_chars[_font_size][(uint8_t)chr][i];
		} else if (size == LCD5110_FontSize_3x5) {
 8000fbc:	797b      	ldrb	r3, [r7, #5]
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d10c      	bne.n	8000fdc <LCD5110_Putc+0x78>
			b = LCD5110_Font3x5[c - 32][i];
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	f1a3 0220 	sub.w	r2, r3, #32
 8000fc8:	7b79      	ldrb	r1, [r7, #13]
 8000fca:	4839      	ldr	r0, [pc, #228]	; (80010b0 <LCD5110_Putc+0x14c>)
 8000fcc:	4613      	mov	r3, r2
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	4413      	add	r3, r2
 8000fd2:	4403      	add	r3, r0
 8000fd4:	440b      	add	r3, r1
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	733b      	strb	r3, [r7, #12]
 8000fda:	e00c      	b.n	8000ff6 <LCD5110_Putc+0x92>
		} else {
			b = LCD5110_Font5x7[c - 32][i];
 8000fdc:	79fb      	ldrb	r3, [r7, #7]
 8000fde:	f1a3 0220 	sub.w	r2, r3, #32
 8000fe2:	7b79      	ldrb	r1, [r7, #13]
 8000fe4:	4833      	ldr	r0, [pc, #204]	; (80010b4 <LCD5110_Putc+0x150>)
 8000fe6:	4613      	mov	r3, r2
 8000fe8:	005b      	lsls	r3, r3, #1
 8000fea:	4413      	add	r3, r2
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	4403      	add	r3, r0
 8000ff0:	440b      	add	r3, r1
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	733b      	strb	r3, [r7, #12]
		}
		if (b == 0x00 && (c != 0 && c != 32)) {
 8000ff6:	7b3b      	ldrb	r3, [r7, #12]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d105      	bne.n	8001008 <LCD5110_Putc+0xa4>
 8000ffc:	79fb      	ldrb	r3, [r7, #7]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d002      	beq.n	8001008 <LCD5110_Putc+0xa4>
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	2b20      	cmp	r3, #32
 8001006:	d13b      	bne.n	8001080 <LCD5110_Putc+0x11c>
			continue;
		}
		for (j = 0; j < c_height; j++) {
 8001008:	2300      	movs	r3, #0
 800100a:	72fb      	strb	r3, [r7, #11]
 800100c:	e02d      	b.n	800106a <LCD5110_Putc+0x106>
			if (color == LCD5110_Pixel_Set) {
 800100e:	79bb      	ldrb	r3, [r7, #6]
 8001010:	2b01      	cmp	r3, #1
 8001012:	d112      	bne.n	800103a <LCD5110_Putc+0xd6>
				LCD5110_DrawPixel(LCD5110_x, (LCD5110_y + j), ((b >> j) & 1) ? LCD5110_Pixel_Set : LCD5110_Pixel_Clear);
 8001014:	4b24      	ldr	r3, [pc, #144]	; (80010a8 <LCD5110_Putc+0x144>)
 8001016:	7818      	ldrb	r0, [r3, #0]
 8001018:	4b24      	ldr	r3, [pc, #144]	; (80010ac <LCD5110_Putc+0x148>)
 800101a:	781a      	ldrb	r2, [r3, #0]
 800101c:	7afb      	ldrb	r3, [r7, #11]
 800101e:	4413      	add	r3, r2
 8001020:	b2d9      	uxtb	r1, r3
 8001022:	7b3a      	ldrb	r2, [r7, #12]
 8001024:	7afb      	ldrb	r3, [r7, #11]
 8001026:	fa42 f303 	asr.w	r3, r2, r3
 800102a:	b2db      	uxtb	r3, r3
 800102c:	f003 0301 	and.w	r3, r3, #1
 8001030:	b2db      	uxtb	r3, r3
 8001032:	461a      	mov	r2, r3
 8001034:	f7ff fe50 	bl	8000cd8 <LCD5110_DrawPixel>
 8001038:	e014      	b.n	8001064 <LCD5110_Putc+0x100>
			} else {
				LCD5110_DrawPixel(LCD5110_x, (LCD5110_y + j), ((b >> j) & 1) ? LCD5110_Pixel_Clear : LCD5110_Pixel_Set);
 800103a:	4b1b      	ldr	r3, [pc, #108]	; (80010a8 <LCD5110_Putc+0x144>)
 800103c:	7818      	ldrb	r0, [r3, #0]
 800103e:	4b1b      	ldr	r3, [pc, #108]	; (80010ac <LCD5110_Putc+0x148>)
 8001040:	781a      	ldrb	r2, [r3, #0]
 8001042:	7afb      	ldrb	r3, [r7, #11]
 8001044:	4413      	add	r3, r2
 8001046:	b2d9      	uxtb	r1, r3
 8001048:	7b3a      	ldrb	r2, [r7, #12]
 800104a:	7afb      	ldrb	r3, [r7, #11]
 800104c:	fa42 f303 	asr.w	r3, r2, r3
 8001050:	f003 0301 	and.w	r3, r3, #1
 8001054:	2b00      	cmp	r3, #0
 8001056:	bf0c      	ite	eq
 8001058:	2301      	moveq	r3, #1
 800105a:	2300      	movne	r3, #0
 800105c:	b2db      	uxtb	r3, r3
 800105e:	461a      	mov	r2, r3
 8001060:	f7ff fe3a 	bl	8000cd8 <LCD5110_DrawPixel>
		for (j = 0; j < c_height; j++) {
 8001064:	7afb      	ldrb	r3, [r7, #11]
 8001066:	3301      	adds	r3, #1
 8001068:	72fb      	strb	r3, [r7, #11]
 800106a:	7afa      	ldrb	r2, [r7, #11]
 800106c:	7bfb      	ldrb	r3, [r7, #15]
 800106e:	429a      	cmp	r2, r3
 8001070:	d3cd      	bcc.n	800100e <LCD5110_Putc+0xaa>
			}
		}
		LCD5110_x++;
 8001072:	4b0d      	ldr	r3, [pc, #52]	; (80010a8 <LCD5110_Putc+0x144>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	3301      	adds	r3, #1
 8001078:	b2da      	uxtb	r2, r3
 800107a:	4b0b      	ldr	r3, [pc, #44]	; (80010a8 <LCD5110_Putc+0x144>)
 800107c:	701a      	strb	r2, [r3, #0]
 800107e:	e000      	b.n	8001082 <LCD5110_Putc+0x11e>
			continue;
 8001080:	bf00      	nop
	for (i = 0; i < c_width - 1; i++) {
 8001082:	7b7b      	ldrb	r3, [r7, #13]
 8001084:	3301      	adds	r3, #1
 8001086:	737b      	strb	r3, [r7, #13]
 8001088:	7b7a      	ldrb	r2, [r7, #13]
 800108a:	7bbb      	ldrb	r3, [r7, #14]
 800108c:	3b01      	subs	r3, #1
 800108e:	429a      	cmp	r2, r3
 8001090:	db91      	blt.n	8000fb6 <LCD5110_Putc+0x52>
	}
	LCD5110_x++;
 8001092:	4b05      	ldr	r3, [pc, #20]	; (80010a8 <LCD5110_Putc+0x144>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	3301      	adds	r3, #1
 8001098:	b2da      	uxtb	r2, r3
 800109a:	4b03      	ldr	r3, [pc, #12]	; (80010a8 <LCD5110_Putc+0x144>)
 800109c:	701a      	strb	r2, [r3, #0]
}
 800109e:	bf00      	nop
 80010a0:	3710      	adds	r7, #16
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	200000ec 	.word	0x200000ec
 80010ac:	200000ed 	.word	0x200000ed
 80010b0:	08002b78 	.word	0x08002b78
 80010b4:	08002930 	.word	0x08002930

080010b8 <LCD5110_Puts>:

void LCD5110_Puts(char *c, LCD5110_Pixel_t color, LCD5110_FontSize_t size) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	460b      	mov	r3, r1
 80010c2:	70fb      	strb	r3, [r7, #3]
 80010c4:	4613      	mov	r3, r2
 80010c6:	70bb      	strb	r3, [r7, #2]
	while (*c) {
 80010c8:	e008      	b.n	80010dc <LCD5110_Puts+0x24>
		LCD5110_Putc(*c++, color, size);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	1c5a      	adds	r2, r3, #1
 80010ce:	607a      	str	r2, [r7, #4]
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	78ba      	ldrb	r2, [r7, #2]
 80010d4:	78f9      	ldrb	r1, [r7, #3]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff ff44 	bl	8000f64 <LCD5110_Putc>
	while (*c) {
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d1f2      	bne.n	80010ca <LCD5110_Puts+0x12>
	}
}
 80010e4:	bf00      	nop
 80010e6:	bf00      	nop
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
	...

080010f0 <GPIO_PeriClockControl>:

/*
 * Peripheral Clock setup
 */
void GPIO_PeriClockControl(GPIO_RegDef_t*pGPIOx, uint8_t EnorDi)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	460b      	mov	r3, r1
 80010fa:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80010fc:	78fb      	ldrb	r3, [r7, #3]
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d162      	bne.n	80011c8 <GPIO_PeriClockControl+0xd8>
	{
		if(pGPIOx == GPIOA)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4a64      	ldr	r2, [pc, #400]	; (8001298 <GPIO_PeriClockControl+0x1a8>)
 8001106:	4293      	cmp	r3, r2
 8001108:	d106      	bne.n	8001118 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 800110a:	4b64      	ldr	r3, [pc, #400]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110e:	4a63      	ldr	r2, [pc, #396]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 8001110:	f043 0301 	orr.w	r3, r3, #1
 8001114:	6313      	str	r3, [r2, #48]	; 0x30
		}else if (pGPIOx == GPIOI)
		{
			GPIOI_PCLK_DI();
		}
	}
}
 8001116:	e0b9      	b.n	800128c <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOB)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4a61      	ldr	r2, [pc, #388]	; (80012a0 <GPIO_PeriClockControl+0x1b0>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d106      	bne.n	800112e <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8001120:	4b5e      	ldr	r3, [pc, #376]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 8001122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001124:	4a5d      	ldr	r2, [pc, #372]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 8001126:	f043 0302 	orr.w	r3, r3, #2
 800112a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800112c:	e0ae      	b.n	800128c <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOC)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a5c      	ldr	r2, [pc, #368]	; (80012a4 <GPIO_PeriClockControl+0x1b4>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d106      	bne.n	8001144 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8001136:	4b59      	ldr	r3, [pc, #356]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113a:	4a58      	ldr	r2, [pc, #352]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 800113c:	f043 0304 	orr.w	r3, r3, #4
 8001140:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001142:	e0a3      	b.n	800128c <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOD)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4a58      	ldr	r2, [pc, #352]	; (80012a8 <GPIO_PeriClockControl+0x1b8>)
 8001148:	4293      	cmp	r3, r2
 800114a:	d106      	bne.n	800115a <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 800114c:	4b53      	ldr	r3, [pc, #332]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 800114e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001150:	4a52      	ldr	r2, [pc, #328]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 8001152:	f043 0308 	orr.w	r3, r3, #8
 8001156:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001158:	e098      	b.n	800128c <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOE)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a53      	ldr	r2, [pc, #332]	; (80012ac <GPIO_PeriClockControl+0x1bc>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d106      	bne.n	8001170 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8001162:	4b4e      	ldr	r3, [pc, #312]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001166:	4a4d      	ldr	r2, [pc, #308]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 8001168:	f043 0310 	orr.w	r3, r3, #16
 800116c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800116e:	e08d      	b.n	800128c <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOF)
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	4a4f      	ldr	r2, [pc, #316]	; (80012b0 <GPIO_PeriClockControl+0x1c0>)
 8001174:	4293      	cmp	r3, r2
 8001176:	d106      	bne.n	8001186 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8001178:	4b48      	ldr	r3, [pc, #288]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 800117a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117c:	4a47      	ldr	r2, [pc, #284]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 800117e:	f043 0320 	orr.w	r3, r3, #32
 8001182:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001184:	e082      	b.n	800128c <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOG)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4a4a      	ldr	r2, [pc, #296]	; (80012b4 <GPIO_PeriClockControl+0x1c4>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d106      	bne.n	800119c <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 800118e:	4b43      	ldr	r3, [pc, #268]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001192:	4a42      	ldr	r2, [pc, #264]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 8001194:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001198:	6313      	str	r3, [r2, #48]	; 0x30
}
 800119a:	e077      	b.n	800128c <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOH)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	4a46      	ldr	r2, [pc, #280]	; (80012b8 <GPIO_PeriClockControl+0x1c8>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d106      	bne.n	80011b2 <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 80011a4:	4b3d      	ldr	r3, [pc, #244]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 80011a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a8:	4a3c      	ldr	r2, [pc, #240]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 80011aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011ae:	6313      	str	r3, [r2, #48]	; 0x30
}
 80011b0:	e06c      	b.n	800128c <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOI)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4a41      	ldr	r2, [pc, #260]	; (80012bc <GPIO_PeriClockControl+0x1cc>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d168      	bne.n	800128c <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 80011ba:	4b38      	ldr	r3, [pc, #224]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011be:	4a37      	ldr	r2, [pc, #220]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 80011c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011c4:	6313      	str	r3, [r2, #48]	; 0x30
}
 80011c6:	e061      	b.n	800128c <GPIO_PeriClockControl+0x19c>
		if(pGPIOx == GPIOA)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	4a33      	ldr	r2, [pc, #204]	; (8001298 <GPIO_PeriClockControl+0x1a8>)
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d106      	bne.n	80011de <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 80011d0:	4b32      	ldr	r3, [pc, #200]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 80011d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d4:	4a31      	ldr	r2, [pc, #196]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 80011d6:	f023 0301 	bic.w	r3, r3, #1
 80011da:	6313      	str	r3, [r2, #48]	; 0x30
}
 80011dc:	e056      	b.n	800128c <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOB)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4a2f      	ldr	r2, [pc, #188]	; (80012a0 <GPIO_PeriClockControl+0x1b0>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d106      	bne.n	80011f4 <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 80011e6:	4b2d      	ldr	r3, [pc, #180]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ea:	4a2c      	ldr	r2, [pc, #176]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 80011ec:	f023 0302 	bic.w	r3, r3, #2
 80011f0:	6313      	str	r3, [r2, #48]	; 0x30
}
 80011f2:	e04b      	b.n	800128c <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOC)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	4a2b      	ldr	r2, [pc, #172]	; (80012a4 <GPIO_PeriClockControl+0x1b4>)
 80011f8:	4293      	cmp	r3, r2
 80011fa:	d106      	bne.n	800120a <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 80011fc:	4b27      	ldr	r3, [pc, #156]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 80011fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001200:	4a26      	ldr	r2, [pc, #152]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 8001202:	f023 0304 	bic.w	r3, r3, #4
 8001206:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001208:	e040      	b.n	800128c <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOD)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	4a26      	ldr	r2, [pc, #152]	; (80012a8 <GPIO_PeriClockControl+0x1b8>)
 800120e:	4293      	cmp	r3, r2
 8001210:	d106      	bne.n	8001220 <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 8001212:	4b22      	ldr	r3, [pc, #136]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001216:	4a21      	ldr	r2, [pc, #132]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 8001218:	f023 0308 	bic.w	r3, r3, #8
 800121c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800121e:	e035      	b.n	800128c <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOE)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	4a22      	ldr	r2, [pc, #136]	; (80012ac <GPIO_PeriClockControl+0x1bc>)
 8001224:	4293      	cmp	r3, r2
 8001226:	d106      	bne.n	8001236 <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 8001228:	4b1c      	ldr	r3, [pc, #112]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 800122a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800122c:	4a1b      	ldr	r2, [pc, #108]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 800122e:	f023 0310 	bic.w	r3, r3, #16
 8001232:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001234:	e02a      	b.n	800128c <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOF)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a1d      	ldr	r2, [pc, #116]	; (80012b0 <GPIO_PeriClockControl+0x1c0>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d106      	bne.n	800124c <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 800123e:	4b17      	ldr	r3, [pc, #92]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	4a16      	ldr	r2, [pc, #88]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 8001244:	f023 0320 	bic.w	r3, r3, #32
 8001248:	6313      	str	r3, [r2, #48]	; 0x30
}
 800124a:	e01f      	b.n	800128c <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOG)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	4a19      	ldr	r2, [pc, #100]	; (80012b4 <GPIO_PeriClockControl+0x1c4>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d106      	bne.n	8001262 <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 8001254:	4b11      	ldr	r3, [pc, #68]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 8001256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001258:	4a10      	ldr	r2, [pc, #64]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 800125a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800125e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001260:	e014      	b.n	800128c <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOH)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4a14      	ldr	r2, [pc, #80]	; (80012b8 <GPIO_PeriClockControl+0x1c8>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d106      	bne.n	8001278 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 800126a:	4b0c      	ldr	r3, [pc, #48]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126e:	4a0b      	ldr	r2, [pc, #44]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 8001270:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001274:	6313      	str	r3, [r2, #48]	; 0x30
}
 8001276:	e009      	b.n	800128c <GPIO_PeriClockControl+0x19c>
		}else if (pGPIOx == GPIOI)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	4a10      	ldr	r2, [pc, #64]	; (80012bc <GPIO_PeriClockControl+0x1cc>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d105      	bne.n	800128c <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 8001280:	4b06      	ldr	r3, [pc, #24]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 8001282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001284:	4a05      	ldr	r2, [pc, #20]	; (800129c <GPIO_PeriClockControl+0x1ac>)
 8001286:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800128a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800128c:	bf00      	nop
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	bc80      	pop	{r7}
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	40020000 	.word	0x40020000
 800129c:	40023800 	.word	0x40023800
 80012a0:	40020400 	.word	0x40020400
 80012a4:	40020800 	.word	0x40020800
 80012a8:	40020c00 	.word	0x40020c00
 80012ac:	40021000 	.word	0x40021000
 80012b0:	40021400 	.word	0x40021400
 80012b4:	40021800 	.word	0x40021800
 80012b8:	40021c00 	.word	0x40021c00
 80012bc:	40022000 	.word	0x40022000

080012c0 <GPIO_Init>:

void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
	 uint32_t temp=0; //temp. register
 80012c8:	2300      	movs	r3, #0
 80012ca:	617b      	str	r3, [r7, #20]

	 //enable the peripheral clock

	 GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2101      	movs	r1, #1
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff ff0c 	bl	80010f0 <GPIO_PeriClockControl>

	//1 . configure the mode of gpio pin

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	795b      	ldrb	r3, [r3, #5]
 80012dc:	2b03      	cmp	r3, #3
 80012de:	d820      	bhi.n	8001322 <GPIO_Init+0x62>
	{
		//the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber ) );
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	795b      	ldrb	r3, [r3, #5]
 80012e4:	461a      	mov	r2, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	791b      	ldrb	r3, [r3, #4]
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	791b      	ldrb	r3, [r3, #4]
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	2103      	movs	r1, #3
 8001300:	fa01 f303 	lsl.w	r3, r1, r3
 8001304:	43db      	mvns	r3, r3
 8001306:	4619      	mov	r1, r3
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	400a      	ands	r2, r1
 800130e:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //setting
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	6819      	ldr	r1, [r3, #0]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	697a      	ldr	r2, [r7, #20]
 800131c:	430a      	orrs	r2, r1
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	e0cb      	b.n	80014ba <GPIO_Init+0x1fa>

	}else
	{
		// interrupt mode
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_FT )
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	795b      	ldrb	r3, [r3, #5]
 8001326:	2b04      	cmp	r3, #4
 8001328:	d117      	bne.n	800135a <GPIO_Init+0x9a>
		{
			//1. configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800132a:	4b4b      	ldr	r3, [pc, #300]	; (8001458 <GPIO_Init+0x198>)
 800132c:	68db      	ldr	r3, [r3, #12]
 800132e:	687a      	ldr	r2, [r7, #4]
 8001330:	7912      	ldrb	r2, [r2, #4]
 8001332:	4611      	mov	r1, r2
 8001334:	2201      	movs	r2, #1
 8001336:	408a      	lsls	r2, r1
 8001338:	4611      	mov	r1, r2
 800133a:	4a47      	ldr	r2, [pc, #284]	; (8001458 <GPIO_Init+0x198>)
 800133c:	430b      	orrs	r3, r1
 800133e:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8001340:	4b45      	ldr	r3, [pc, #276]	; (8001458 <GPIO_Init+0x198>)
 8001342:	689b      	ldr	r3, [r3, #8]
 8001344:	687a      	ldr	r2, [r7, #4]
 8001346:	7912      	ldrb	r2, [r2, #4]
 8001348:	4611      	mov	r1, r2
 800134a:	2201      	movs	r2, #1
 800134c:	408a      	lsls	r2, r1
 800134e:	43d2      	mvns	r2, r2
 8001350:	4611      	mov	r1, r2
 8001352:	4a41      	ldr	r2, [pc, #260]	; (8001458 <GPIO_Init+0x198>)
 8001354:	400b      	ands	r3, r1
 8001356:	6093      	str	r3, [r2, #8]
 8001358:	e035      	b.n	80013c6 <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_RT )
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	795b      	ldrb	r3, [r3, #5]
 800135e:	2b05      	cmp	r3, #5
 8001360:	d117      	bne.n	8001392 <GPIO_Init+0xd2>
		{
			//1 . configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8001362:	4b3d      	ldr	r3, [pc, #244]	; (8001458 <GPIO_Init+0x198>)
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	7912      	ldrb	r2, [r2, #4]
 800136a:	4611      	mov	r1, r2
 800136c:	2201      	movs	r2, #1
 800136e:	408a      	lsls	r2, r1
 8001370:	4611      	mov	r1, r2
 8001372:	4a39      	ldr	r2, [pc, #228]	; (8001458 <GPIO_Init+0x198>)
 8001374:	430b      	orrs	r3, r1
 8001376:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8001378:	4b37      	ldr	r3, [pc, #220]	; (8001458 <GPIO_Init+0x198>)
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	7912      	ldrb	r2, [r2, #4]
 8001380:	4611      	mov	r1, r2
 8001382:	2201      	movs	r2, #1
 8001384:	408a      	lsls	r2, r1
 8001386:	43d2      	mvns	r2, r2
 8001388:	4611      	mov	r1, r2
 800138a:	4a33      	ldr	r2, [pc, #204]	; (8001458 <GPIO_Init+0x198>)
 800138c:	400b      	ands	r3, r1
 800138e:	60d3      	str	r3, [r2, #12]
 8001390:	e019      	b.n	80013c6 <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT )
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	795b      	ldrb	r3, [r3, #5]
 8001396:	2b06      	cmp	r3, #6
 8001398:	d115      	bne.n	80013c6 <GPIO_Init+0x106>
		{
			//1. configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800139a:	4b2f      	ldr	r3, [pc, #188]	; (8001458 <GPIO_Init+0x198>)
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	7912      	ldrb	r2, [r2, #4]
 80013a2:	4611      	mov	r1, r2
 80013a4:	2201      	movs	r2, #1
 80013a6:	408a      	lsls	r2, r1
 80013a8:	4611      	mov	r1, r2
 80013aa:	4a2b      	ldr	r2, [pc, #172]	; (8001458 <GPIO_Init+0x198>)
 80013ac:	430b      	orrs	r3, r1
 80013ae:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80013b0:	4b29      	ldr	r3, [pc, #164]	; (8001458 <GPIO_Init+0x198>)
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	7912      	ldrb	r2, [r2, #4]
 80013b8:	4611      	mov	r1, r2
 80013ba:	2201      	movs	r2, #1
 80013bc:	408a      	lsls	r2, r1
 80013be:	4611      	mov	r1, r2
 80013c0:	4a25      	ldr	r2, [pc, #148]	; (8001458 <GPIO_Init+0x198>)
 80013c2:	430b      	orrs	r3, r1
 80013c4:	60d3      	str	r3, [r2, #12]
		}

		//2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4 ;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	791b      	ldrb	r3, [r3, #4]
 80013ca:	089b      	lsrs	r3, r3, #2
 80013cc:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	791b      	ldrb	r3, [r3, #4]
 80013d2:	f003 0303 	and.w	r3, r3, #3
 80013d6:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a1f      	ldr	r2, [pc, #124]	; (800145c <GPIO_Init+0x19c>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d04e      	beq.n	8001480 <GPIO_Init+0x1c0>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4a1e      	ldr	r2, [pc, #120]	; (8001460 <GPIO_Init+0x1a0>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d032      	beq.n	8001452 <GPIO_Init+0x192>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a1c      	ldr	r2, [pc, #112]	; (8001464 <GPIO_Init+0x1a4>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d02b      	beq.n	800144e <GPIO_Init+0x18e>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a1b      	ldr	r2, [pc, #108]	; (8001468 <GPIO_Init+0x1a8>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d024      	beq.n	800144a <GPIO_Init+0x18a>
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a19      	ldr	r2, [pc, #100]	; (800146c <GPIO_Init+0x1ac>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d01d      	beq.n	8001446 <GPIO_Init+0x186>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	4a18      	ldr	r2, [pc, #96]	; (8001470 <GPIO_Init+0x1b0>)
 8001410:	4293      	cmp	r3, r2
 8001412:	d016      	beq.n	8001442 <GPIO_Init+0x182>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a16      	ldr	r2, [pc, #88]	; (8001474 <GPIO_Init+0x1b4>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d00f      	beq.n	800143e <GPIO_Init+0x17e>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a15      	ldr	r2, [pc, #84]	; (8001478 <GPIO_Init+0x1b8>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d008      	beq.n	800143a <GPIO_Init+0x17a>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a13      	ldr	r2, [pc, #76]	; (800147c <GPIO_Init+0x1bc>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d101      	bne.n	8001436 <GPIO_Init+0x176>
 8001432:	2308      	movs	r3, #8
 8001434:	e025      	b.n	8001482 <GPIO_Init+0x1c2>
 8001436:	2300      	movs	r3, #0
 8001438:	e023      	b.n	8001482 <GPIO_Init+0x1c2>
 800143a:	2307      	movs	r3, #7
 800143c:	e021      	b.n	8001482 <GPIO_Init+0x1c2>
 800143e:	2306      	movs	r3, #6
 8001440:	e01f      	b.n	8001482 <GPIO_Init+0x1c2>
 8001442:	2305      	movs	r3, #5
 8001444:	e01d      	b.n	8001482 <GPIO_Init+0x1c2>
 8001446:	2304      	movs	r3, #4
 8001448:	e01b      	b.n	8001482 <GPIO_Init+0x1c2>
 800144a:	2303      	movs	r3, #3
 800144c:	e019      	b.n	8001482 <GPIO_Init+0x1c2>
 800144e:	2302      	movs	r3, #2
 8001450:	e017      	b.n	8001482 <GPIO_Init+0x1c2>
 8001452:	2301      	movs	r3, #1
 8001454:	e015      	b.n	8001482 <GPIO_Init+0x1c2>
 8001456:	bf00      	nop
 8001458:	40013c00 	.word	0x40013c00
 800145c:	40020000 	.word	0x40020000
 8001460:	40020400 	.word	0x40020400
 8001464:	40020800 	.word	0x40020800
 8001468:	40020c00 	.word	0x40020c00
 800146c:	40021000 	.word	0x40021000
 8001470:	40021400 	.word	0x40021400
 8001474:	40021800 	.word	0x40021800
 8001478:	40021c00 	.word	0x40021c00
 800147c:	40022000 	.word	0x40022000
 8001480:	2300      	movs	r3, #0
 8001482:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8001484:	4b59      	ldr	r3, [pc, #356]	; (80015ec <GPIO_Init+0x32c>)
 8001486:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001488:	4a58      	ldr	r2, [pc, #352]	; (80015ec <GPIO_Init+0x32c>)
 800148a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800148e:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] = portcode << ( temp2 * 4);
 8001490:	7c7a      	ldrb	r2, [r7, #17]
 8001492:	7cbb      	ldrb	r3, [r7, #18]
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	fa02 f103 	lsl.w	r1, r2, r3
 800149a:	4a55      	ldr	r2, [pc, #340]	; (80015f0 <GPIO_Init+0x330>)
 800149c:	7cfb      	ldrb	r3, [r7, #19]
 800149e:	3302      	adds	r3, #2
 80014a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3 . enable the exti interrupt delivery using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 80014a4:	4b53      	ldr	r3, [pc, #332]	; (80015f4 <GPIO_Init+0x334>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	7912      	ldrb	r2, [r2, #4]
 80014ac:	4611      	mov	r1, r2
 80014ae:	2201      	movs	r2, #1
 80014b0:	408a      	lsls	r2, r1
 80014b2:	4611      	mov	r1, r2
 80014b4:	4a4f      	ldr	r2, [pc, #316]	; (80015f4 <GPIO_Init+0x334>)
 80014b6:	430b      	orrs	r3, r1
 80014b8:	6013      	str	r3, [r2, #0]
	}

	//2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	799b      	ldrb	r3, [r3, #6]
 80014be:	461a      	mov	r2, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	791b      	ldrb	r3, [r3, #4]
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ca:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	689a      	ldr	r2, [r3, #8]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	791b      	ldrb	r3, [r3, #4]
 80014d6:	005b      	lsls	r3, r3, #1
 80014d8:	2103      	movs	r1, #3
 80014da:	fa01 f303 	lsl.w	r3, r1, r3
 80014de:	43db      	mvns	r3, r3
 80014e0:	4619      	mov	r1, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	400a      	ands	r2, r1
 80014e8:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	6899      	ldr	r1, [r3, #8]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	697a      	ldr	r2, [r7, #20]
 80014f6:	430a      	orrs	r2, r1
 80014f8:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	79db      	ldrb	r3, [r3, #7]
 80014fe:	461a      	mov	r2, r3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	791b      	ldrb	r3, [r3, #4]
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	fa02 f303 	lsl.w	r3, r2, r3
 800150a:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	68da      	ldr	r2, [r3, #12]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	791b      	ldrb	r3, [r3, #4]
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	2103      	movs	r1, #3
 800151a:	fa01 f303 	lsl.w	r3, r1, r3
 800151e:	43db      	mvns	r3, r3
 8001520:	4619      	mov	r1, r3
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	400a      	ands	r2, r1
 8001528:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	68d9      	ldr	r1, [r3, #12]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	697a      	ldr	r2, [r7, #20]
 8001536:	430a      	orrs	r2, r1
 8001538:	60da      	str	r2, [r3, #12]


	//4. configure the optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinoType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	7a1b      	ldrb	r3, [r3, #8]
 800153e:	461a      	mov	r2, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	791b      	ldrb	r3, [r3, #4]
 8001544:	fa02 f303 	lsl.w	r3, r2, r3
 8001548:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	685a      	ldr	r2, [r3, #4]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	791b      	ldrb	r3, [r3, #4]
 8001554:	4619      	mov	r1, r3
 8001556:	2301      	movs	r3, #1
 8001558:	408b      	lsls	r3, r1
 800155a:	43db      	mvns	r3, r3
 800155c:	4619      	mov	r1, r3
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	400a      	ands	r2, r1
 8001564:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	6859      	ldr	r1, [r3, #4]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	697a      	ldr	r2, [r7, #20]
 8001572:	430a      	orrs	r2, r1
 8001574:	605a      	str	r2, [r3, #4]

	//5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALFN)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	795b      	ldrb	r3, [r3, #5]
 800157a:	2b02      	cmp	r3, #2
 800157c:	d131      	bne.n	80015e2 <GPIO_Init+0x322>
	{
		//configure the alt function registers.
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	791b      	ldrb	r3, [r3, #4]
 8001582:	08db      	lsrs	r3, r3, #3
 8001584:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber  % 8;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	791b      	ldrb	r3, [r3, #4]
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 * temp2 ) ); //clearing
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	7c3a      	ldrb	r2, [r7, #16]
 8001596:	3208      	adds	r2, #8
 8001598:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800159c:	7bfb      	ldrb	r3, [r7, #15]
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	220f      	movs	r2, #15
 80015a2:	fa02 f303 	lsl.w	r3, r2, r3
 80015a6:	43db      	mvns	r3, r3
 80015a8:	4618      	mov	r0, r3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	7c3a      	ldrb	r2, [r7, #16]
 80015b0:	4001      	ands	r1, r0
 80015b2:	3208      	adds	r2, #8
 80015b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * temp2 ) );
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	7c3a      	ldrb	r2, [r7, #16]
 80015be:	3208      	adds	r2, #8
 80015c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	7a5b      	ldrb	r3, [r3, #9]
 80015c8:	461a      	mov	r2, r3
 80015ca:	7bfb      	ldrb	r3, [r7, #15]
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	fa02 f303 	lsl.w	r3, r2, r3
 80015d2:	4618      	mov	r0, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	7c3a      	ldrb	r2, [r7, #16]
 80015da:	4301      	orrs	r1, r0
 80015dc:	3208      	adds	r2, #8
 80015de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 80015e2:	bf00      	nop
 80015e4:	3718      	adds	r7, #24
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40023800 	.word	0x40023800
 80015f0:	40013800 	.word	0x40013800
 80015f4:	40013c00 	.word	0x40013c00

080015f8 <GPIO_ReadFromInputPin>:

/*
 * Data read & write
 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b085      	sub	sp, #20
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
 8001600:	460b      	mov	r3, r1
 8001602:	70fb      	strb	r3, [r7, #3]
	uint8_t value;
	value = (pGPIOx->IDR >> PinNumber) & 0x00000001;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	691a      	ldr	r2, [r3, #16]
 8001608:	78fb      	ldrb	r3, [r7, #3]
 800160a:	fa22 f303 	lsr.w	r3, r2, r3
 800160e:	b2db      	uxtb	r3, r3
 8001610:	f003 0301 	and.w	r3, r3, #1
 8001614:	73fb      	strb	r3, [r7, #15]
	return value;
 8001616:	7bfb      	ldrb	r3, [r7, #15]
}
 8001618:	4618      	mov	r0, r3
 800161a:	3714      	adds	r7, #20
 800161c:	46bd      	mov	sp, r7
 800161e:	bc80      	pop	{r7}
 8001620:	4770      	bx	lr

08001622 <GPIO_WriteToOutputPin>:
	uint16_t value;
	value = (uint8_t)pGPIOx->IDR;
	return value;
}
void GPIO_WriteToOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber, uint8_t Value)
{
 8001622:	b480      	push	{r7}
 8001624:	b083      	sub	sp, #12
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
 800162a:	460b      	mov	r3, r1
 800162c:	70fb      	strb	r3, [r7, #3]
 800162e:	4613      	mov	r3, r2
 8001630:	70bb      	strb	r3, [r7, #2]
	if(Value == GPIO_PIN_SET)
 8001632:	78bb      	ldrb	r3, [r7, #2]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d109      	bne.n	800164c <GPIO_WriteToOutputPin+0x2a>
	{
		//write 1 to the output data register at the bit field corresponding to the pin number
		pGPIOx -> ODR |= (1 << PinNumber);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	695b      	ldr	r3, [r3, #20]
 800163c:	78fa      	ldrb	r2, [r7, #3]
 800163e:	2101      	movs	r1, #1
 8001640:	fa01 f202 	lsl.w	r2, r1, r2
 8001644:	431a      	orrs	r2, r3
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	615a      	str	r2, [r3, #20]
	} else
	{
		//write 0
		pGPIOx -> ODR &= ~(1 << PinNumber);
	}
}
 800164a:	e009      	b.n	8001660 <GPIO_WriteToOutputPin+0x3e>
		pGPIOx -> ODR &= ~(1 << PinNumber);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	695b      	ldr	r3, [r3, #20]
 8001650:	78fa      	ldrb	r2, [r7, #3]
 8001652:	2101      	movs	r1, #1
 8001654:	fa01 f202 	lsl.w	r2, r1, r2
 8001658:	43d2      	mvns	r2, r2
 800165a:	401a      	ands	r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	615a      	str	r2, [r3, #20]
}
 8001660:	bf00      	nop
 8001662:	370c      	adds	r7, #12
 8001664:	46bd      	mov	sp, r7
 8001666:	bc80      	pop	{r7}
 8001668:	4770      	bx	lr
	...

0800166c <GPIO_IRQInterruptConfig>:
}
/*
 * IRQ Configuration & ISR handling
 */
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	4603      	mov	r3, r0
 8001674:	460a      	mov	r2, r1
 8001676:	71fb      	strb	r3, [r7, #7]
 8001678:	4613      	mov	r3, r2
 800167a:	71bb      	strb	r3, [r7, #6]
	if(EnorDi == ENABLE)
 800167c:	79bb      	ldrb	r3, [r7, #6]
 800167e:	2b01      	cmp	r3, #1
 8001680:	d133      	bne.n	80016ea <GPIO_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <=31)
 8001682:	79fb      	ldrb	r3, [r7, #7]
 8001684:	2b1f      	cmp	r3, #31
 8001686:	d80a      	bhi.n	800169e <GPIO_IRQInterruptConfig+0x32>
		{
			//program ISER0 register
			*NVIC_ISER0 |= ( 1 << IRQNumber );
 8001688:	4b34      	ldr	r3, [pc, #208]	; (800175c <GPIO_IRQInterruptConfig+0xf0>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	79fa      	ldrb	r2, [r7, #7]
 800168e:	2101      	movs	r1, #1
 8001690:	fa01 f202 	lsl.w	r2, r1, r2
 8001694:	4611      	mov	r1, r2
 8001696:	4a31      	ldr	r2, [pc, #196]	; (800175c <GPIO_IRQInterruptConfig+0xf0>)
 8001698:	430b      	orrs	r3, r1
 800169a:	6013      	str	r3, [r2, #0]
			//program ICER2 register
			*NVIC_ICER2 |= ( 1 << IRQNumber % 64 );
		}
	}

}
 800169c:	e059      	b.n	8001752 <GPIO_IRQInterruptConfig+0xe6>
		}else if (IRQNumber >31 && IRQNumber < 64)
 800169e:	79fb      	ldrb	r3, [r7, #7]
 80016a0:	2b1f      	cmp	r3, #31
 80016a2:	d90f      	bls.n	80016c4 <GPIO_IRQInterruptConfig+0x58>
 80016a4:	79fb      	ldrb	r3, [r7, #7]
 80016a6:	2b3f      	cmp	r3, #63	; 0x3f
 80016a8:	d80c      	bhi.n	80016c4 <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= ( 1 << IRQNumber %32 );
 80016aa:	4b2d      	ldr	r3, [pc, #180]	; (8001760 <GPIO_IRQInterruptConfig+0xf4>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	79fa      	ldrb	r2, [r7, #7]
 80016b0:	f002 021f 	and.w	r2, r2, #31
 80016b4:	2101      	movs	r1, #1
 80016b6:	fa01 f202 	lsl.w	r2, r1, r2
 80016ba:	4611      	mov	r1, r2
 80016bc:	4a28      	ldr	r2, [pc, #160]	; (8001760 <GPIO_IRQInterruptConfig+0xf4>)
 80016be:	430b      	orrs	r3, r1
 80016c0:	6013      	str	r3, [r2, #0]
 80016c2:	e046      	b.n	8001752 <GPIO_IRQInterruptConfig+0xe6>
		else if (IRQNumber >=64 && IRQNumber < 96)
 80016c4:	79fb      	ldrb	r3, [r7, #7]
 80016c6:	2b3f      	cmp	r3, #63	; 0x3f
 80016c8:	d943      	bls.n	8001752 <GPIO_IRQInterruptConfig+0xe6>
 80016ca:	79fb      	ldrb	r3, [r7, #7]
 80016cc:	2b5f      	cmp	r3, #95	; 0x5f
 80016ce:	d840      	bhi.n	8001752 <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= ( 1 << IRQNumber % 64 );
 80016d0:	4b24      	ldr	r3, [pc, #144]	; (8001764 <GPIO_IRQInterruptConfig+0xf8>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	79fa      	ldrb	r2, [r7, #7]
 80016d6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80016da:	2101      	movs	r1, #1
 80016dc:	fa01 f202 	lsl.w	r2, r1, r2
 80016e0:	4611      	mov	r1, r2
 80016e2:	4a20      	ldr	r2, [pc, #128]	; (8001764 <GPIO_IRQInterruptConfig+0xf8>)
 80016e4:	430b      	orrs	r3, r1
 80016e6:	6013      	str	r3, [r2, #0]
}
 80016e8:	e033      	b.n	8001752 <GPIO_IRQInterruptConfig+0xe6>
		if(IRQNumber <=31)
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	2b1f      	cmp	r3, #31
 80016ee:	d80a      	bhi.n	8001706 <GPIO_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= ( 1 << IRQNumber );
 80016f0:	4b1d      	ldr	r3, [pc, #116]	; (8001768 <GPIO_IRQInterruptConfig+0xfc>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	79fa      	ldrb	r2, [r7, #7]
 80016f6:	2101      	movs	r1, #1
 80016f8:	fa01 f202 	lsl.w	r2, r1, r2
 80016fc:	4611      	mov	r1, r2
 80016fe:	4a1a      	ldr	r2, [pc, #104]	; (8001768 <GPIO_IRQInterruptConfig+0xfc>)
 8001700:	430b      	orrs	r3, r1
 8001702:	6013      	str	r3, [r2, #0]
}
 8001704:	e025      	b.n	8001752 <GPIO_IRQInterruptConfig+0xe6>
		}else if (IRQNumber >31 && IRQNumber < 64)
 8001706:	79fb      	ldrb	r3, [r7, #7]
 8001708:	2b1f      	cmp	r3, #31
 800170a:	d90f      	bls.n	800172c <GPIO_IRQInterruptConfig+0xc0>
 800170c:	79fb      	ldrb	r3, [r7, #7]
 800170e:	2b3f      	cmp	r3, #63	; 0x3f
 8001710:	d80c      	bhi.n	800172c <GPIO_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= ( 1 << IRQNumber % 32 );
 8001712:	4b16      	ldr	r3, [pc, #88]	; (800176c <GPIO_IRQInterruptConfig+0x100>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	79fa      	ldrb	r2, [r7, #7]
 8001718:	f002 021f 	and.w	r2, r2, #31
 800171c:	2101      	movs	r1, #1
 800171e:	fa01 f202 	lsl.w	r2, r1, r2
 8001722:	4611      	mov	r1, r2
 8001724:	4a11      	ldr	r2, [pc, #68]	; (800176c <GPIO_IRQInterruptConfig+0x100>)
 8001726:	430b      	orrs	r3, r1
 8001728:	6013      	str	r3, [r2, #0]
 800172a:	e012      	b.n	8001752 <GPIO_IRQInterruptConfig+0xe6>
		else if (IRQNumber >=64 && IRQNumber < 96)
 800172c:	79fb      	ldrb	r3, [r7, #7]
 800172e:	2b3f      	cmp	r3, #63	; 0x3f
 8001730:	d90f      	bls.n	8001752 <GPIO_IRQInterruptConfig+0xe6>
 8001732:	79fb      	ldrb	r3, [r7, #7]
 8001734:	2b5f      	cmp	r3, #95	; 0x5f
 8001736:	d80c      	bhi.n	8001752 <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= ( 1 << IRQNumber % 64 );
 8001738:	4b0d      	ldr	r3, [pc, #52]	; (8001770 <GPIO_IRQInterruptConfig+0x104>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	79fa      	ldrb	r2, [r7, #7]
 800173e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8001742:	2101      	movs	r1, #1
 8001744:	fa01 f202 	lsl.w	r2, r1, r2
 8001748:	4611      	mov	r1, r2
 800174a:	4a09      	ldr	r2, [pc, #36]	; (8001770 <GPIO_IRQInterruptConfig+0x104>)
 800174c:	430b      	orrs	r3, r1
 800174e:	6013      	str	r3, [r2, #0]
}
 8001750:	e7ff      	b.n	8001752 <GPIO_IRQInterruptConfig+0xe6>
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr
 800175c:	e000e100 	.word	0xe000e100
 8001760:	e000e104 	.word	0xe000e104
 8001764:	e000e108 	.word	0xe000e108
 8001768:	e000e180 	.word	0xe000e180
 800176c:	e000e184 	.word	0xe000e184
 8001770:	e000e188 	.word	0xe000e188

08001774 <GPIO_IRQPriorityConfig>:
void GPIO_IRQPriorityConfig(uint8_t IRQNumber,uint32_t IRQPriority)
{
 8001774:	b480      	push	{r7}
 8001776:	b085      	sub	sp, #20
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	6039      	str	r1, [r7, #0]
 800177e:	71fb      	strb	r3, [r7, #7]
	//1. First find out the ipr register
	uint8_t iprx = IRQNumber /4;
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	089b      	lsrs	r3, r3, #2
 8001784:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section = IRQNumber %4;
 8001786:	79fb      	ldrb	r3, [r7, #7]
 8001788:	f003 0303 	and.w	r3, r3, #3
 800178c:	73bb      	strb	r3, [r7, #14]

	uint8_t shift_amount = (8 * iprx_section) + (8- NO_PR_BITS_IMPLEMENTED);
 800178e:	7bbb      	ldrb	r3, [r7, #14]
 8001790:	00db      	lsls	r3, r3, #3
 8001792:	b2db      	uxtb	r3, r3
 8001794:	3304      	adds	r3, #4
 8001796:	737b      	strb	r3, [r7, #13]

	*(NVIC_PR_BASE_ADDR + iprx) |= (IRQPriority << shift_amount );
 8001798:	7bfb      	ldrb	r3, [r7, #15]
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80017a0:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80017a4:	6819      	ldr	r1, [r3, #0]
 80017a6:	7b7b      	ldrb	r3, [r7, #13]
 80017a8:	683a      	ldr	r2, [r7, #0]
 80017aa:	409a      	lsls	r2, r3
 80017ac:	7bfb      	ldrb	r3, [r7, #15]
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80017b4:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80017b8:	430a      	orrs	r2, r1
 80017ba:	601a      	str	r2, [r3, #0]

}
 80017bc:	bf00      	nop
 80017be:	3714      	adds	r7, #20
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bc80      	pop	{r7}
 80017c4:	4770      	bx	lr
	...

080017c8 <SPI_PeriClockControl>:
static void  spi_txe_interrupt_handle(SPI_Handle_t *pSPIHandle);
static void  spi_rxne_interrupt_handle(SPI_Handle_t *pSPIHandle);
static void  spi_ovr_err_interrupt_handle(SPI_Handle_t *pSPIHandle);

void SPI_PeriClockControl(SPI_RegDef_t*pSPIx, uint8_t EnorDi)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b083      	sub	sp, #12
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	460b      	mov	r3, r1
 80017d2:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80017d4:	78fb      	ldrb	r3, [r7, #3]
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d120      	bne.n	800181c <SPI_PeriClockControl+0x54>
	{
		if(pSPIx == SPI1)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4a22      	ldr	r2, [pc, #136]	; (8001868 <SPI_PeriClockControl+0xa0>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d106      	bne.n	80017f0 <SPI_PeriClockControl+0x28>
		{
			SPI1_PCLK_EN();
 80017e2:	4b22      	ldr	r3, [pc, #136]	; (800186c <SPI_PeriClockControl+0xa4>)
 80017e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e6:	4a21      	ldr	r2, [pc, #132]	; (800186c <SPI_PeriClockControl+0xa4>)
 80017e8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80017ec:	6453      	str	r3, [r2, #68]	; 0x44
		{
			SPI3_PCLK_DI();
		}
	}

}
 80017ee:	e035      	b.n	800185c <SPI_PeriClockControl+0x94>
		}else if (pSPIx == SPI2)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4a1f      	ldr	r2, [pc, #124]	; (8001870 <SPI_PeriClockControl+0xa8>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d106      	bne.n	8001806 <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 80017f8:	4b1c      	ldr	r3, [pc, #112]	; (800186c <SPI_PeriClockControl+0xa4>)
 80017fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fc:	4a1b      	ldr	r2, [pc, #108]	; (800186c <SPI_PeriClockControl+0xa4>)
 80017fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001802:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001804:	e02a      	b.n	800185c <SPI_PeriClockControl+0x94>
		}else if (pSPIx == SPI3)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a1a      	ldr	r2, [pc, #104]	; (8001874 <SPI_PeriClockControl+0xac>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d126      	bne.n	800185c <SPI_PeriClockControl+0x94>
			SPI3_PCLK_EN();
 800180e:	4b17      	ldr	r3, [pc, #92]	; (800186c <SPI_PeriClockControl+0xa4>)
 8001810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001812:	4a16      	ldr	r2, [pc, #88]	; (800186c <SPI_PeriClockControl+0xa4>)
 8001814:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001818:	6413      	str	r3, [r2, #64]	; 0x40
}
 800181a:	e01f      	b.n	800185c <SPI_PeriClockControl+0x94>
		if(pSPIx == SPI1)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a12      	ldr	r2, [pc, #72]	; (8001868 <SPI_PeriClockControl+0xa0>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d106      	bne.n	8001832 <SPI_PeriClockControl+0x6a>
			SPI1_PCLK_DI();
 8001824:	4b11      	ldr	r3, [pc, #68]	; (800186c <SPI_PeriClockControl+0xa4>)
 8001826:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001828:	4a10      	ldr	r2, [pc, #64]	; (800186c <SPI_PeriClockControl+0xa4>)
 800182a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800182e:	6453      	str	r3, [r2, #68]	; 0x44
}
 8001830:	e014      	b.n	800185c <SPI_PeriClockControl+0x94>
		}else if (pSPIx == SPI2)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a0e      	ldr	r2, [pc, #56]	; (8001870 <SPI_PeriClockControl+0xa8>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d106      	bne.n	8001848 <SPI_PeriClockControl+0x80>
			SPI2_PCLK_DI();
 800183a:	4b0c      	ldr	r3, [pc, #48]	; (800186c <SPI_PeriClockControl+0xa4>)
 800183c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800183e:	4a0b      	ldr	r2, [pc, #44]	; (800186c <SPI_PeriClockControl+0xa4>)
 8001840:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001844:	6453      	str	r3, [r2, #68]	; 0x44
}
 8001846:	e009      	b.n	800185c <SPI_PeriClockControl+0x94>
		}else if (pSPIx == SPI3)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4a0a      	ldr	r2, [pc, #40]	; (8001874 <SPI_PeriClockControl+0xac>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d105      	bne.n	800185c <SPI_PeriClockControl+0x94>
			SPI3_PCLK_DI();
 8001850:	4b06      	ldr	r3, [pc, #24]	; (800186c <SPI_PeriClockControl+0xa4>)
 8001852:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001854:	4a05      	ldr	r2, [pc, #20]	; (800186c <SPI_PeriClockControl+0xa4>)
 8001856:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800185a:	6453      	str	r3, [r2, #68]	; 0x44
}
 800185c:	bf00      	nop
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	bc80      	pop	{r7}
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	40013000 	.word	0x40013000
 800186c:	40023800 	.word	0x40023800
 8001870:	40003800 	.word	0x40003800
 8001874:	40003c00 	.word	0x40003c00

08001878 <SPI_SSOEConfig>:
 * @return            -
 *
 * @Note              -
 */
void  SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
 8001880:	460b      	mov	r3, r1
 8001882:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8001884:	78fb      	ldrb	r3, [r7, #3]
 8001886:	2b01      	cmp	r3, #1
 8001888:	d106      	bne.n	8001898 <SPI_SSOEConfig+0x20>
	{
		pSPIx->CR2 |=  (1 << SPI_CR2_SSOE);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f043 0204 	orr.w	r2, r3, #4
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	605a      	str	r2, [r3, #4]
	{
		pSPIx->CR2 &=  ~(1 << SPI_CR2_SSOE);
	}


}
 8001896:	e005      	b.n	80018a4 <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &=  ~(1 << SPI_CR2_SSOE);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f023 0204 	bic.w	r2, r3, #4
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	605a      	str	r2, [r3, #4]
}
 80018a4:	bf00      	nop
 80018a6:	370c      	adds	r7, #12
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bc80      	pop	{r7}
 80018ac:	4770      	bx	lr

080018ae <SPI_Init>:
/************************
 *
 */

void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	b084      	sub	sp, #16
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
	//peripheral clock enable
	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2101      	movs	r1, #1
 80018bc:	4618      	mov	r0, r3
 80018be:	f7ff ff83 	bl	80017c8 <SPI_PeriClockControl>

	//first lets configure the SPI_CR1 register

	uint32_t tempreg = 0;
 80018c2:	2300      	movs	r3, #0
 80018c4:	60fb      	str	r3, [r7, #12]

	//1. configure the device mode
	tempreg |= pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	791b      	ldrb	r3, [r3, #4]
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	461a      	mov	r2, r3
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	60fb      	str	r3, [r7, #12]

	//2. configure the bus config
	if(pSPIHandle -> SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	795b      	ldrb	r3, [r3, #5]
 80018d8:	2b01      	cmp	r3, #1
 80018da:	d104      	bne.n	80018e6 <SPI_Init+0x38>
	{
		//bidi mode should be cleared
		tempreg &= ~(1<< SPI_CR1_BIDIMODE);
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	e014      	b.n	8001910 <SPI_Init+0x62>
	}else if (pSPIHandle ->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	795b      	ldrb	r3, [r3, #5]
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d104      	bne.n	80018f8 <SPI_Init+0x4a>
	{
		//BIDI mode should be set
		tempreg |= ~(1<<SPI_CR1_BIDIMODE);
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	f463 4300 	orn	r3, r3, #32768	; 0x8000
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	e00b      	b.n	8001910 <SPI_Init+0x62>
	}else if (pSPIHandle ->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	795b      	ldrb	r3, [r3, #5]
 80018fc:	2b03      	cmp	r3, #3
 80018fe:	d107      	bne.n	8001910 <SPI_Init+0x62>
	{
		//BIDI mode should be cleared
		tempreg &= ~(1<<SPI_CR1_BIDIMODE);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001906:	60fb      	str	r3, [r7, #12]
		//RXONLY bit must be set
		tempreg |= (1<<SPI_CR1_RXONLY);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800190e:	60fb      	str	r3, [r7, #12]
	}
	//3. configure the spi serial clock speed (baud rate)
	tempreg |= pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	799b      	ldrb	r3, [r3, #6]
 8001914:	00db      	lsls	r3, r3, #3
 8001916:	461a      	mov	r2, r3
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	4313      	orrs	r3, r2
 800191c:	60fb      	str	r3, [r7, #12]
	//4.  Configure the DFF
	tempreg |= pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	79db      	ldrb	r3, [r3, #7]
 8001922:	02db      	lsls	r3, r3, #11
 8001924:	461a      	mov	r2, r3
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	4313      	orrs	r3, r2
 800192a:	60fb      	str	r3, [r7, #12]
	//5. configure the CPOL
	tempreg |= pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	7a1b      	ldrb	r3, [r3, #8]
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	461a      	mov	r2, r3
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	4313      	orrs	r3, r2
 8001938:	60fb      	str	r3, [r7, #12]
	//6 . configure the CPHA
	tempreg |= pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	7a5b      	ldrb	r3, [r3, #9]
 800193e:	461a      	mov	r2, r3
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	4313      	orrs	r3, r2
 8001944:	60fb      	str	r3, [r7, #12]

	tempreg |= pSPIHandle->SPIConfig.SPI_SSM << SPI_CR1_SSM;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	7a9b      	ldrb	r3, [r3, #10]
 800194a:	025b      	lsls	r3, r3, #9
 800194c:	461a      	mov	r2, r3
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	4313      	orrs	r3, r2
 8001952:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempreg;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	68fa      	ldr	r2, [r7, #12]
 800195a:	601a      	str	r2, [r3, #0]
}
 800195c:	bf00      	nop
 800195e:	3710      	adds	r7, #16
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}

08001964 <SPI_GetFlagStatus>:
/*************************
 *
 */

uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]
//	printf(" %x \n",pSPIx->SR & FlagName);
	if(pSPIx->SR & FlagName)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	689a      	ldr	r2, [r3, #8]
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	4013      	ands	r3, r2
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 800197a:	2301      	movs	r3, #1
 800197c:	e000      	b.n	8001980 <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 800197e:	2300      	movs	r3, #0

}
 8001980:	4618      	mov	r0, r3
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	bc80      	pop	{r7}
 8001988:	4770      	bx	lr

0800198a <SPI_Transfer>:
		}

}

uint8_t SPI_Transfer(SPI_RegDef_t *pSPIx, uint8_t data)
{
 800198a:	b580      	push	{r7, lr}
 800198c:	b082      	sub	sp, #8
 800198e:	af00      	add	r7, sp, #0
 8001990:	6078      	str	r0, [r7, #4]
 8001992:	460b      	mov	r3, r1
 8001994:	70fb      	strb	r3, [r7, #3]
	pSPIx->DR = data;
 8001996:	78fa      	ldrb	r2, [r7, #3]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	60da      	str	r2, [r3, #12]
	//while( ( (pSPIx->SR & 0x0003) == 0) || (pSPIx->SR & 0x0080) );
	while(SPI_GetFlagStatus(pSPIx,SPI_TXE_FLAG)  == FLAG_RESET );
 800199c:	bf00      	nop
 800199e:	2102      	movs	r1, #2
 80019a0:	6878      	ldr	r0, [r7, #4]
 80019a2:	f7ff ffdf 	bl	8001964 <SPI_GetFlagStatus>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d0f8      	beq.n	800199e <SPI_Transfer+0x14>

	//printf("%x \n", pSPIx->DR);
	return pSPIx->DR;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	b2db      	uxtb	r3, r3
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <SPI_PeripheralControl>:
/**************************
 *
 */

void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 80019ba:	b480      	push	{r7}
 80019bc:	b083      	sub	sp, #12
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
 80019c2:	460b      	mov	r3, r1
 80019c4:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 80019c6:	78fb      	ldrb	r3, [r7, #3]
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d106      	bne.n	80019da <SPI_PeripheralControl+0x20>
	{
		pSPIx->CR1 |= (1<< SPI_CR1_SPE);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	601a      	str	r2, [r3, #0]
	} else
	{
		pSPIx->CR1 &= ~(1<< SPI_CR1_SPE);
	}
}
 80019d8:	e005      	b.n	80019e6 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1<< SPI_CR1_SPE);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	601a      	str	r2, [r3, #0]
}
 80019e6:	bf00      	nop
 80019e8:	370c      	adds	r7, #12
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bc80      	pop	{r7}
 80019ee:	4770      	bx	lr

080019f0 <__errno>:
 80019f0:	4b01      	ldr	r3, [pc, #4]	; (80019f8 <__errno+0x8>)
 80019f2:	6818      	ldr	r0, [r3, #0]
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	20000014 	.word	0x20000014

080019fc <__libc_init_array>:
 80019fc:	b570      	push	{r4, r5, r6, lr}
 80019fe:	4d0d      	ldr	r5, [pc, #52]	; (8001a34 <__libc_init_array+0x38>)
 8001a00:	4c0d      	ldr	r4, [pc, #52]	; (8001a38 <__libc_init_array+0x3c>)
 8001a02:	1b64      	subs	r4, r4, r5
 8001a04:	10a4      	asrs	r4, r4, #2
 8001a06:	2600      	movs	r6, #0
 8001a08:	42a6      	cmp	r6, r4
 8001a0a:	d109      	bne.n	8001a20 <__libc_init_array+0x24>
 8001a0c:	4d0b      	ldr	r5, [pc, #44]	; (8001a3c <__libc_init_array+0x40>)
 8001a0e:	4c0c      	ldr	r4, [pc, #48]	; (8001a40 <__libc_init_array+0x44>)
 8001a10:	f000 ff72 	bl	80028f8 <_init>
 8001a14:	1b64      	subs	r4, r4, r5
 8001a16:	10a4      	asrs	r4, r4, #2
 8001a18:	2600      	movs	r6, #0
 8001a1a:	42a6      	cmp	r6, r4
 8001a1c:	d105      	bne.n	8001a2a <__libc_init_array+0x2e>
 8001a1e:	bd70      	pop	{r4, r5, r6, pc}
 8001a20:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a24:	4798      	blx	r3
 8001a26:	3601      	adds	r6, #1
 8001a28:	e7ee      	b.n	8001a08 <__libc_init_array+0xc>
 8001a2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001a2e:	4798      	blx	r3
 8001a30:	3601      	adds	r6, #1
 8001a32:	e7f2      	b.n	8001a1a <__libc_init_array+0x1e>
 8001a34:	08002d50 	.word	0x08002d50
 8001a38:	08002d50 	.word	0x08002d50
 8001a3c:	08002d50 	.word	0x08002d50
 8001a40:	08002d54 	.word	0x08002d54

08001a44 <memset>:
 8001a44:	4402      	add	r2, r0
 8001a46:	4603      	mov	r3, r0
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d100      	bne.n	8001a4e <memset+0xa>
 8001a4c:	4770      	bx	lr
 8001a4e:	f803 1b01 	strb.w	r1, [r3], #1
 8001a52:	e7f9      	b.n	8001a48 <memset+0x4>

08001a54 <iprintf>:
 8001a54:	b40f      	push	{r0, r1, r2, r3}
 8001a56:	4b0a      	ldr	r3, [pc, #40]	; (8001a80 <iprintf+0x2c>)
 8001a58:	b513      	push	{r0, r1, r4, lr}
 8001a5a:	681c      	ldr	r4, [r3, #0]
 8001a5c:	b124      	cbz	r4, 8001a68 <iprintf+0x14>
 8001a5e:	69a3      	ldr	r3, [r4, #24]
 8001a60:	b913      	cbnz	r3, 8001a68 <iprintf+0x14>
 8001a62:	4620      	mov	r0, r4
 8001a64:	f000 f866 	bl	8001b34 <__sinit>
 8001a68:	ab05      	add	r3, sp, #20
 8001a6a:	9a04      	ldr	r2, [sp, #16]
 8001a6c:	68a1      	ldr	r1, [r4, #8]
 8001a6e:	9301      	str	r3, [sp, #4]
 8001a70:	4620      	mov	r0, r4
 8001a72:	f000 f981 	bl	8001d78 <_vfiprintf_r>
 8001a76:	b002      	add	sp, #8
 8001a78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001a7c:	b004      	add	sp, #16
 8001a7e:	4770      	bx	lr
 8001a80:	20000014 	.word	0x20000014

08001a84 <std>:
 8001a84:	2300      	movs	r3, #0
 8001a86:	b510      	push	{r4, lr}
 8001a88:	4604      	mov	r4, r0
 8001a8a:	e9c0 3300 	strd	r3, r3, [r0]
 8001a8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001a92:	6083      	str	r3, [r0, #8]
 8001a94:	8181      	strh	r1, [r0, #12]
 8001a96:	6643      	str	r3, [r0, #100]	; 0x64
 8001a98:	81c2      	strh	r2, [r0, #14]
 8001a9a:	6183      	str	r3, [r0, #24]
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	2208      	movs	r2, #8
 8001aa0:	305c      	adds	r0, #92	; 0x5c
 8001aa2:	f7ff ffcf 	bl	8001a44 <memset>
 8001aa6:	4b05      	ldr	r3, [pc, #20]	; (8001abc <std+0x38>)
 8001aa8:	6263      	str	r3, [r4, #36]	; 0x24
 8001aaa:	4b05      	ldr	r3, [pc, #20]	; (8001ac0 <std+0x3c>)
 8001aac:	62a3      	str	r3, [r4, #40]	; 0x28
 8001aae:	4b05      	ldr	r3, [pc, #20]	; (8001ac4 <std+0x40>)
 8001ab0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001ab2:	4b05      	ldr	r3, [pc, #20]	; (8001ac8 <std+0x44>)
 8001ab4:	6224      	str	r4, [r4, #32]
 8001ab6:	6323      	str	r3, [r4, #48]	; 0x30
 8001ab8:	bd10      	pop	{r4, pc}
 8001aba:	bf00      	nop
 8001abc:	08002321 	.word	0x08002321
 8001ac0:	08002343 	.word	0x08002343
 8001ac4:	0800237b 	.word	0x0800237b
 8001ac8:	0800239f 	.word	0x0800239f

08001acc <_cleanup_r>:
 8001acc:	4901      	ldr	r1, [pc, #4]	; (8001ad4 <_cleanup_r+0x8>)
 8001ace:	f000 b8af 	b.w	8001c30 <_fwalk_reent>
 8001ad2:	bf00      	nop
 8001ad4:	08002679 	.word	0x08002679

08001ad8 <__sfmoreglue>:
 8001ad8:	b570      	push	{r4, r5, r6, lr}
 8001ada:	1e4a      	subs	r2, r1, #1
 8001adc:	2568      	movs	r5, #104	; 0x68
 8001ade:	4355      	muls	r5, r2
 8001ae0:	460e      	mov	r6, r1
 8001ae2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8001ae6:	f000 f8c5 	bl	8001c74 <_malloc_r>
 8001aea:	4604      	mov	r4, r0
 8001aec:	b140      	cbz	r0, 8001b00 <__sfmoreglue+0x28>
 8001aee:	2100      	movs	r1, #0
 8001af0:	e9c0 1600 	strd	r1, r6, [r0]
 8001af4:	300c      	adds	r0, #12
 8001af6:	60a0      	str	r0, [r4, #8]
 8001af8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001afc:	f7ff ffa2 	bl	8001a44 <memset>
 8001b00:	4620      	mov	r0, r4
 8001b02:	bd70      	pop	{r4, r5, r6, pc}

08001b04 <__sfp_lock_acquire>:
 8001b04:	4801      	ldr	r0, [pc, #4]	; (8001b0c <__sfp_lock_acquire+0x8>)
 8001b06:	f000 b8b3 	b.w	8001c70 <__retarget_lock_acquire_recursive>
 8001b0a:	bf00      	nop
 8001b0c:	200002f0 	.word	0x200002f0

08001b10 <__sfp_lock_release>:
 8001b10:	4801      	ldr	r0, [pc, #4]	; (8001b18 <__sfp_lock_release+0x8>)
 8001b12:	f000 b8ae 	b.w	8001c72 <__retarget_lock_release_recursive>
 8001b16:	bf00      	nop
 8001b18:	200002f0 	.word	0x200002f0

08001b1c <__sinit_lock_acquire>:
 8001b1c:	4801      	ldr	r0, [pc, #4]	; (8001b24 <__sinit_lock_acquire+0x8>)
 8001b1e:	f000 b8a7 	b.w	8001c70 <__retarget_lock_acquire_recursive>
 8001b22:	bf00      	nop
 8001b24:	200002eb 	.word	0x200002eb

08001b28 <__sinit_lock_release>:
 8001b28:	4801      	ldr	r0, [pc, #4]	; (8001b30 <__sinit_lock_release+0x8>)
 8001b2a:	f000 b8a2 	b.w	8001c72 <__retarget_lock_release_recursive>
 8001b2e:	bf00      	nop
 8001b30:	200002eb 	.word	0x200002eb

08001b34 <__sinit>:
 8001b34:	b510      	push	{r4, lr}
 8001b36:	4604      	mov	r4, r0
 8001b38:	f7ff fff0 	bl	8001b1c <__sinit_lock_acquire>
 8001b3c:	69a3      	ldr	r3, [r4, #24]
 8001b3e:	b11b      	cbz	r3, 8001b48 <__sinit+0x14>
 8001b40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001b44:	f7ff bff0 	b.w	8001b28 <__sinit_lock_release>
 8001b48:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8001b4c:	6523      	str	r3, [r4, #80]	; 0x50
 8001b4e:	4b13      	ldr	r3, [pc, #76]	; (8001b9c <__sinit+0x68>)
 8001b50:	4a13      	ldr	r2, [pc, #76]	; (8001ba0 <__sinit+0x6c>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	62a2      	str	r2, [r4, #40]	; 0x28
 8001b56:	42a3      	cmp	r3, r4
 8001b58:	bf04      	itt	eq
 8001b5a:	2301      	moveq	r3, #1
 8001b5c:	61a3      	streq	r3, [r4, #24]
 8001b5e:	4620      	mov	r0, r4
 8001b60:	f000 f820 	bl	8001ba4 <__sfp>
 8001b64:	6060      	str	r0, [r4, #4]
 8001b66:	4620      	mov	r0, r4
 8001b68:	f000 f81c 	bl	8001ba4 <__sfp>
 8001b6c:	60a0      	str	r0, [r4, #8]
 8001b6e:	4620      	mov	r0, r4
 8001b70:	f000 f818 	bl	8001ba4 <__sfp>
 8001b74:	2200      	movs	r2, #0
 8001b76:	60e0      	str	r0, [r4, #12]
 8001b78:	2104      	movs	r1, #4
 8001b7a:	6860      	ldr	r0, [r4, #4]
 8001b7c:	f7ff ff82 	bl	8001a84 <std>
 8001b80:	68a0      	ldr	r0, [r4, #8]
 8001b82:	2201      	movs	r2, #1
 8001b84:	2109      	movs	r1, #9
 8001b86:	f7ff ff7d 	bl	8001a84 <std>
 8001b8a:	68e0      	ldr	r0, [r4, #12]
 8001b8c:	2202      	movs	r2, #2
 8001b8e:	2112      	movs	r1, #18
 8001b90:	f7ff ff78 	bl	8001a84 <std>
 8001b94:	2301      	movs	r3, #1
 8001b96:	61a3      	str	r3, [r4, #24]
 8001b98:	e7d2      	b.n	8001b40 <__sinit+0xc>
 8001b9a:	bf00      	nop
 8001b9c:	08002cb8 	.word	0x08002cb8
 8001ba0:	08001acd 	.word	0x08001acd

08001ba4 <__sfp>:
 8001ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ba6:	4607      	mov	r7, r0
 8001ba8:	f7ff ffac 	bl	8001b04 <__sfp_lock_acquire>
 8001bac:	4b1e      	ldr	r3, [pc, #120]	; (8001c28 <__sfp+0x84>)
 8001bae:	681e      	ldr	r6, [r3, #0]
 8001bb0:	69b3      	ldr	r3, [r6, #24]
 8001bb2:	b913      	cbnz	r3, 8001bba <__sfp+0x16>
 8001bb4:	4630      	mov	r0, r6
 8001bb6:	f7ff ffbd 	bl	8001b34 <__sinit>
 8001bba:	3648      	adds	r6, #72	; 0x48
 8001bbc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001bc0:	3b01      	subs	r3, #1
 8001bc2:	d503      	bpl.n	8001bcc <__sfp+0x28>
 8001bc4:	6833      	ldr	r3, [r6, #0]
 8001bc6:	b30b      	cbz	r3, 8001c0c <__sfp+0x68>
 8001bc8:	6836      	ldr	r6, [r6, #0]
 8001bca:	e7f7      	b.n	8001bbc <__sfp+0x18>
 8001bcc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001bd0:	b9d5      	cbnz	r5, 8001c08 <__sfp+0x64>
 8001bd2:	4b16      	ldr	r3, [pc, #88]	; (8001c2c <__sfp+0x88>)
 8001bd4:	60e3      	str	r3, [r4, #12]
 8001bd6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8001bda:	6665      	str	r5, [r4, #100]	; 0x64
 8001bdc:	f000 f847 	bl	8001c6e <__retarget_lock_init_recursive>
 8001be0:	f7ff ff96 	bl	8001b10 <__sfp_lock_release>
 8001be4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8001be8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8001bec:	6025      	str	r5, [r4, #0]
 8001bee:	61a5      	str	r5, [r4, #24]
 8001bf0:	2208      	movs	r2, #8
 8001bf2:	4629      	mov	r1, r5
 8001bf4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001bf8:	f7ff ff24 	bl	8001a44 <memset>
 8001bfc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8001c00:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8001c04:	4620      	mov	r0, r4
 8001c06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c08:	3468      	adds	r4, #104	; 0x68
 8001c0a:	e7d9      	b.n	8001bc0 <__sfp+0x1c>
 8001c0c:	2104      	movs	r1, #4
 8001c0e:	4638      	mov	r0, r7
 8001c10:	f7ff ff62 	bl	8001ad8 <__sfmoreglue>
 8001c14:	4604      	mov	r4, r0
 8001c16:	6030      	str	r0, [r6, #0]
 8001c18:	2800      	cmp	r0, #0
 8001c1a:	d1d5      	bne.n	8001bc8 <__sfp+0x24>
 8001c1c:	f7ff ff78 	bl	8001b10 <__sfp_lock_release>
 8001c20:	230c      	movs	r3, #12
 8001c22:	603b      	str	r3, [r7, #0]
 8001c24:	e7ee      	b.n	8001c04 <__sfp+0x60>
 8001c26:	bf00      	nop
 8001c28:	08002cb8 	.word	0x08002cb8
 8001c2c:	ffff0001 	.word	0xffff0001

08001c30 <_fwalk_reent>:
 8001c30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001c34:	4606      	mov	r6, r0
 8001c36:	4688      	mov	r8, r1
 8001c38:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8001c3c:	2700      	movs	r7, #0
 8001c3e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001c42:	f1b9 0901 	subs.w	r9, r9, #1
 8001c46:	d505      	bpl.n	8001c54 <_fwalk_reent+0x24>
 8001c48:	6824      	ldr	r4, [r4, #0]
 8001c4a:	2c00      	cmp	r4, #0
 8001c4c:	d1f7      	bne.n	8001c3e <_fwalk_reent+0xe>
 8001c4e:	4638      	mov	r0, r7
 8001c50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001c54:	89ab      	ldrh	r3, [r5, #12]
 8001c56:	2b01      	cmp	r3, #1
 8001c58:	d907      	bls.n	8001c6a <_fwalk_reent+0x3a>
 8001c5a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001c5e:	3301      	adds	r3, #1
 8001c60:	d003      	beq.n	8001c6a <_fwalk_reent+0x3a>
 8001c62:	4629      	mov	r1, r5
 8001c64:	4630      	mov	r0, r6
 8001c66:	47c0      	blx	r8
 8001c68:	4307      	orrs	r7, r0
 8001c6a:	3568      	adds	r5, #104	; 0x68
 8001c6c:	e7e9      	b.n	8001c42 <_fwalk_reent+0x12>

08001c6e <__retarget_lock_init_recursive>:
 8001c6e:	4770      	bx	lr

08001c70 <__retarget_lock_acquire_recursive>:
 8001c70:	4770      	bx	lr

08001c72 <__retarget_lock_release_recursive>:
 8001c72:	4770      	bx	lr

08001c74 <_malloc_r>:
 8001c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c76:	1ccd      	adds	r5, r1, #3
 8001c78:	f025 0503 	bic.w	r5, r5, #3
 8001c7c:	3508      	adds	r5, #8
 8001c7e:	2d0c      	cmp	r5, #12
 8001c80:	bf38      	it	cc
 8001c82:	250c      	movcc	r5, #12
 8001c84:	2d00      	cmp	r5, #0
 8001c86:	4606      	mov	r6, r0
 8001c88:	db01      	blt.n	8001c8e <_malloc_r+0x1a>
 8001c8a:	42a9      	cmp	r1, r5
 8001c8c:	d903      	bls.n	8001c96 <_malloc_r+0x22>
 8001c8e:	230c      	movs	r3, #12
 8001c90:	6033      	str	r3, [r6, #0]
 8001c92:	2000      	movs	r0, #0
 8001c94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c96:	f000 fda1 	bl	80027dc <__malloc_lock>
 8001c9a:	4921      	ldr	r1, [pc, #132]	; (8001d20 <_malloc_r+0xac>)
 8001c9c:	680a      	ldr	r2, [r1, #0]
 8001c9e:	4614      	mov	r4, r2
 8001ca0:	b99c      	cbnz	r4, 8001cca <_malloc_r+0x56>
 8001ca2:	4f20      	ldr	r7, [pc, #128]	; (8001d24 <_malloc_r+0xb0>)
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	b923      	cbnz	r3, 8001cb2 <_malloc_r+0x3e>
 8001ca8:	4621      	mov	r1, r4
 8001caa:	4630      	mov	r0, r6
 8001cac:	f000 fb28 	bl	8002300 <_sbrk_r>
 8001cb0:	6038      	str	r0, [r7, #0]
 8001cb2:	4629      	mov	r1, r5
 8001cb4:	4630      	mov	r0, r6
 8001cb6:	f000 fb23 	bl	8002300 <_sbrk_r>
 8001cba:	1c43      	adds	r3, r0, #1
 8001cbc:	d123      	bne.n	8001d06 <_malloc_r+0x92>
 8001cbe:	230c      	movs	r3, #12
 8001cc0:	6033      	str	r3, [r6, #0]
 8001cc2:	4630      	mov	r0, r6
 8001cc4:	f000 fd90 	bl	80027e8 <__malloc_unlock>
 8001cc8:	e7e3      	b.n	8001c92 <_malloc_r+0x1e>
 8001cca:	6823      	ldr	r3, [r4, #0]
 8001ccc:	1b5b      	subs	r3, r3, r5
 8001cce:	d417      	bmi.n	8001d00 <_malloc_r+0x8c>
 8001cd0:	2b0b      	cmp	r3, #11
 8001cd2:	d903      	bls.n	8001cdc <_malloc_r+0x68>
 8001cd4:	6023      	str	r3, [r4, #0]
 8001cd6:	441c      	add	r4, r3
 8001cd8:	6025      	str	r5, [r4, #0]
 8001cda:	e004      	b.n	8001ce6 <_malloc_r+0x72>
 8001cdc:	6863      	ldr	r3, [r4, #4]
 8001cde:	42a2      	cmp	r2, r4
 8001ce0:	bf0c      	ite	eq
 8001ce2:	600b      	streq	r3, [r1, #0]
 8001ce4:	6053      	strne	r3, [r2, #4]
 8001ce6:	4630      	mov	r0, r6
 8001ce8:	f000 fd7e 	bl	80027e8 <__malloc_unlock>
 8001cec:	f104 000b 	add.w	r0, r4, #11
 8001cf0:	1d23      	adds	r3, r4, #4
 8001cf2:	f020 0007 	bic.w	r0, r0, #7
 8001cf6:	1ac2      	subs	r2, r0, r3
 8001cf8:	d0cc      	beq.n	8001c94 <_malloc_r+0x20>
 8001cfa:	1a1b      	subs	r3, r3, r0
 8001cfc:	50a3      	str	r3, [r4, r2]
 8001cfe:	e7c9      	b.n	8001c94 <_malloc_r+0x20>
 8001d00:	4622      	mov	r2, r4
 8001d02:	6864      	ldr	r4, [r4, #4]
 8001d04:	e7cc      	b.n	8001ca0 <_malloc_r+0x2c>
 8001d06:	1cc4      	adds	r4, r0, #3
 8001d08:	f024 0403 	bic.w	r4, r4, #3
 8001d0c:	42a0      	cmp	r0, r4
 8001d0e:	d0e3      	beq.n	8001cd8 <_malloc_r+0x64>
 8001d10:	1a21      	subs	r1, r4, r0
 8001d12:	4630      	mov	r0, r6
 8001d14:	f000 faf4 	bl	8002300 <_sbrk_r>
 8001d18:	3001      	adds	r0, #1
 8001d1a:	d1dd      	bne.n	8001cd8 <_malloc_r+0x64>
 8001d1c:	e7cf      	b.n	8001cbe <_malloc_r+0x4a>
 8001d1e:	bf00      	nop
 8001d20:	200000a0 	.word	0x200000a0
 8001d24:	200000a4 	.word	0x200000a4

08001d28 <__sfputc_r>:
 8001d28:	6893      	ldr	r3, [r2, #8]
 8001d2a:	3b01      	subs	r3, #1
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	b410      	push	{r4}
 8001d30:	6093      	str	r3, [r2, #8]
 8001d32:	da07      	bge.n	8001d44 <__sfputc_r+0x1c>
 8001d34:	6994      	ldr	r4, [r2, #24]
 8001d36:	42a3      	cmp	r3, r4
 8001d38:	db01      	blt.n	8001d3e <__sfputc_r+0x16>
 8001d3a:	290a      	cmp	r1, #10
 8001d3c:	d102      	bne.n	8001d44 <__sfputc_r+0x1c>
 8001d3e:	bc10      	pop	{r4}
 8001d40:	f000 bb32 	b.w	80023a8 <__swbuf_r>
 8001d44:	6813      	ldr	r3, [r2, #0]
 8001d46:	1c58      	adds	r0, r3, #1
 8001d48:	6010      	str	r0, [r2, #0]
 8001d4a:	7019      	strb	r1, [r3, #0]
 8001d4c:	4608      	mov	r0, r1
 8001d4e:	bc10      	pop	{r4}
 8001d50:	4770      	bx	lr

08001d52 <__sfputs_r>:
 8001d52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d54:	4606      	mov	r6, r0
 8001d56:	460f      	mov	r7, r1
 8001d58:	4614      	mov	r4, r2
 8001d5a:	18d5      	adds	r5, r2, r3
 8001d5c:	42ac      	cmp	r4, r5
 8001d5e:	d101      	bne.n	8001d64 <__sfputs_r+0x12>
 8001d60:	2000      	movs	r0, #0
 8001d62:	e007      	b.n	8001d74 <__sfputs_r+0x22>
 8001d64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001d68:	463a      	mov	r2, r7
 8001d6a:	4630      	mov	r0, r6
 8001d6c:	f7ff ffdc 	bl	8001d28 <__sfputc_r>
 8001d70:	1c43      	adds	r3, r0, #1
 8001d72:	d1f3      	bne.n	8001d5c <__sfputs_r+0xa>
 8001d74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001d78 <_vfiprintf_r>:
 8001d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d7c:	460d      	mov	r5, r1
 8001d7e:	b09d      	sub	sp, #116	; 0x74
 8001d80:	4614      	mov	r4, r2
 8001d82:	4698      	mov	r8, r3
 8001d84:	4606      	mov	r6, r0
 8001d86:	b118      	cbz	r0, 8001d90 <_vfiprintf_r+0x18>
 8001d88:	6983      	ldr	r3, [r0, #24]
 8001d8a:	b90b      	cbnz	r3, 8001d90 <_vfiprintf_r+0x18>
 8001d8c:	f7ff fed2 	bl	8001b34 <__sinit>
 8001d90:	4b89      	ldr	r3, [pc, #548]	; (8001fb8 <_vfiprintf_r+0x240>)
 8001d92:	429d      	cmp	r5, r3
 8001d94:	d11b      	bne.n	8001dce <_vfiprintf_r+0x56>
 8001d96:	6875      	ldr	r5, [r6, #4]
 8001d98:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001d9a:	07d9      	lsls	r1, r3, #31
 8001d9c:	d405      	bmi.n	8001daa <_vfiprintf_r+0x32>
 8001d9e:	89ab      	ldrh	r3, [r5, #12]
 8001da0:	059a      	lsls	r2, r3, #22
 8001da2:	d402      	bmi.n	8001daa <_vfiprintf_r+0x32>
 8001da4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001da6:	f7ff ff63 	bl	8001c70 <__retarget_lock_acquire_recursive>
 8001daa:	89ab      	ldrh	r3, [r5, #12]
 8001dac:	071b      	lsls	r3, r3, #28
 8001dae:	d501      	bpl.n	8001db4 <_vfiprintf_r+0x3c>
 8001db0:	692b      	ldr	r3, [r5, #16]
 8001db2:	b9eb      	cbnz	r3, 8001df0 <_vfiprintf_r+0x78>
 8001db4:	4629      	mov	r1, r5
 8001db6:	4630      	mov	r0, r6
 8001db8:	f000 fb5a 	bl	8002470 <__swsetup_r>
 8001dbc:	b1c0      	cbz	r0, 8001df0 <_vfiprintf_r+0x78>
 8001dbe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001dc0:	07dc      	lsls	r4, r3, #31
 8001dc2:	d50e      	bpl.n	8001de2 <_vfiprintf_r+0x6a>
 8001dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc8:	b01d      	add	sp, #116	; 0x74
 8001dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001dce:	4b7b      	ldr	r3, [pc, #492]	; (8001fbc <_vfiprintf_r+0x244>)
 8001dd0:	429d      	cmp	r5, r3
 8001dd2:	d101      	bne.n	8001dd8 <_vfiprintf_r+0x60>
 8001dd4:	68b5      	ldr	r5, [r6, #8]
 8001dd6:	e7df      	b.n	8001d98 <_vfiprintf_r+0x20>
 8001dd8:	4b79      	ldr	r3, [pc, #484]	; (8001fc0 <_vfiprintf_r+0x248>)
 8001dda:	429d      	cmp	r5, r3
 8001ddc:	bf08      	it	eq
 8001dde:	68f5      	ldreq	r5, [r6, #12]
 8001de0:	e7da      	b.n	8001d98 <_vfiprintf_r+0x20>
 8001de2:	89ab      	ldrh	r3, [r5, #12]
 8001de4:	0598      	lsls	r0, r3, #22
 8001de6:	d4ed      	bmi.n	8001dc4 <_vfiprintf_r+0x4c>
 8001de8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001dea:	f7ff ff42 	bl	8001c72 <__retarget_lock_release_recursive>
 8001dee:	e7e9      	b.n	8001dc4 <_vfiprintf_r+0x4c>
 8001df0:	2300      	movs	r3, #0
 8001df2:	9309      	str	r3, [sp, #36]	; 0x24
 8001df4:	2320      	movs	r3, #32
 8001df6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001dfa:	f8cd 800c 	str.w	r8, [sp, #12]
 8001dfe:	2330      	movs	r3, #48	; 0x30
 8001e00:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8001fc4 <_vfiprintf_r+0x24c>
 8001e04:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001e08:	f04f 0901 	mov.w	r9, #1
 8001e0c:	4623      	mov	r3, r4
 8001e0e:	469a      	mov	sl, r3
 8001e10:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001e14:	b10a      	cbz	r2, 8001e1a <_vfiprintf_r+0xa2>
 8001e16:	2a25      	cmp	r2, #37	; 0x25
 8001e18:	d1f9      	bne.n	8001e0e <_vfiprintf_r+0x96>
 8001e1a:	ebba 0b04 	subs.w	fp, sl, r4
 8001e1e:	d00b      	beq.n	8001e38 <_vfiprintf_r+0xc0>
 8001e20:	465b      	mov	r3, fp
 8001e22:	4622      	mov	r2, r4
 8001e24:	4629      	mov	r1, r5
 8001e26:	4630      	mov	r0, r6
 8001e28:	f7ff ff93 	bl	8001d52 <__sfputs_r>
 8001e2c:	3001      	adds	r0, #1
 8001e2e:	f000 80aa 	beq.w	8001f86 <_vfiprintf_r+0x20e>
 8001e32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001e34:	445a      	add	r2, fp
 8001e36:	9209      	str	r2, [sp, #36]	; 0x24
 8001e38:	f89a 3000 	ldrb.w	r3, [sl]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	f000 80a2 	beq.w	8001f86 <_vfiprintf_r+0x20e>
 8001e42:	2300      	movs	r3, #0
 8001e44:	f04f 32ff 	mov.w	r2, #4294967295
 8001e48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001e4c:	f10a 0a01 	add.w	sl, sl, #1
 8001e50:	9304      	str	r3, [sp, #16]
 8001e52:	9307      	str	r3, [sp, #28]
 8001e54:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001e58:	931a      	str	r3, [sp, #104]	; 0x68
 8001e5a:	4654      	mov	r4, sl
 8001e5c:	2205      	movs	r2, #5
 8001e5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001e62:	4858      	ldr	r0, [pc, #352]	; (8001fc4 <_vfiprintf_r+0x24c>)
 8001e64:	f7fe f9c4 	bl	80001f0 <memchr>
 8001e68:	9a04      	ldr	r2, [sp, #16]
 8001e6a:	b9d8      	cbnz	r0, 8001ea4 <_vfiprintf_r+0x12c>
 8001e6c:	06d1      	lsls	r1, r2, #27
 8001e6e:	bf44      	itt	mi
 8001e70:	2320      	movmi	r3, #32
 8001e72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001e76:	0713      	lsls	r3, r2, #28
 8001e78:	bf44      	itt	mi
 8001e7a:	232b      	movmi	r3, #43	; 0x2b
 8001e7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001e80:	f89a 3000 	ldrb.w	r3, [sl]
 8001e84:	2b2a      	cmp	r3, #42	; 0x2a
 8001e86:	d015      	beq.n	8001eb4 <_vfiprintf_r+0x13c>
 8001e88:	9a07      	ldr	r2, [sp, #28]
 8001e8a:	4654      	mov	r4, sl
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	f04f 0c0a 	mov.w	ip, #10
 8001e92:	4621      	mov	r1, r4
 8001e94:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001e98:	3b30      	subs	r3, #48	; 0x30
 8001e9a:	2b09      	cmp	r3, #9
 8001e9c:	d94e      	bls.n	8001f3c <_vfiprintf_r+0x1c4>
 8001e9e:	b1b0      	cbz	r0, 8001ece <_vfiprintf_r+0x156>
 8001ea0:	9207      	str	r2, [sp, #28]
 8001ea2:	e014      	b.n	8001ece <_vfiprintf_r+0x156>
 8001ea4:	eba0 0308 	sub.w	r3, r0, r8
 8001ea8:	fa09 f303 	lsl.w	r3, r9, r3
 8001eac:	4313      	orrs	r3, r2
 8001eae:	9304      	str	r3, [sp, #16]
 8001eb0:	46a2      	mov	sl, r4
 8001eb2:	e7d2      	b.n	8001e5a <_vfiprintf_r+0xe2>
 8001eb4:	9b03      	ldr	r3, [sp, #12]
 8001eb6:	1d19      	adds	r1, r3, #4
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	9103      	str	r1, [sp, #12]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	bfbb      	ittet	lt
 8001ec0:	425b      	neglt	r3, r3
 8001ec2:	f042 0202 	orrlt.w	r2, r2, #2
 8001ec6:	9307      	strge	r3, [sp, #28]
 8001ec8:	9307      	strlt	r3, [sp, #28]
 8001eca:	bfb8      	it	lt
 8001ecc:	9204      	strlt	r2, [sp, #16]
 8001ece:	7823      	ldrb	r3, [r4, #0]
 8001ed0:	2b2e      	cmp	r3, #46	; 0x2e
 8001ed2:	d10c      	bne.n	8001eee <_vfiprintf_r+0x176>
 8001ed4:	7863      	ldrb	r3, [r4, #1]
 8001ed6:	2b2a      	cmp	r3, #42	; 0x2a
 8001ed8:	d135      	bne.n	8001f46 <_vfiprintf_r+0x1ce>
 8001eda:	9b03      	ldr	r3, [sp, #12]
 8001edc:	1d1a      	adds	r2, r3, #4
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	9203      	str	r2, [sp, #12]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	bfb8      	it	lt
 8001ee6:	f04f 33ff 	movlt.w	r3, #4294967295
 8001eea:	3402      	adds	r4, #2
 8001eec:	9305      	str	r3, [sp, #20]
 8001eee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8001fd4 <_vfiprintf_r+0x25c>
 8001ef2:	7821      	ldrb	r1, [r4, #0]
 8001ef4:	2203      	movs	r2, #3
 8001ef6:	4650      	mov	r0, sl
 8001ef8:	f7fe f97a 	bl	80001f0 <memchr>
 8001efc:	b140      	cbz	r0, 8001f10 <_vfiprintf_r+0x198>
 8001efe:	2340      	movs	r3, #64	; 0x40
 8001f00:	eba0 000a 	sub.w	r0, r0, sl
 8001f04:	fa03 f000 	lsl.w	r0, r3, r0
 8001f08:	9b04      	ldr	r3, [sp, #16]
 8001f0a:	4303      	orrs	r3, r0
 8001f0c:	3401      	adds	r4, #1
 8001f0e:	9304      	str	r3, [sp, #16]
 8001f10:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001f14:	482c      	ldr	r0, [pc, #176]	; (8001fc8 <_vfiprintf_r+0x250>)
 8001f16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001f1a:	2206      	movs	r2, #6
 8001f1c:	f7fe f968 	bl	80001f0 <memchr>
 8001f20:	2800      	cmp	r0, #0
 8001f22:	d03f      	beq.n	8001fa4 <_vfiprintf_r+0x22c>
 8001f24:	4b29      	ldr	r3, [pc, #164]	; (8001fcc <_vfiprintf_r+0x254>)
 8001f26:	bb1b      	cbnz	r3, 8001f70 <_vfiprintf_r+0x1f8>
 8001f28:	9b03      	ldr	r3, [sp, #12]
 8001f2a:	3307      	adds	r3, #7
 8001f2c:	f023 0307 	bic.w	r3, r3, #7
 8001f30:	3308      	adds	r3, #8
 8001f32:	9303      	str	r3, [sp, #12]
 8001f34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001f36:	443b      	add	r3, r7
 8001f38:	9309      	str	r3, [sp, #36]	; 0x24
 8001f3a:	e767      	b.n	8001e0c <_vfiprintf_r+0x94>
 8001f3c:	fb0c 3202 	mla	r2, ip, r2, r3
 8001f40:	460c      	mov	r4, r1
 8001f42:	2001      	movs	r0, #1
 8001f44:	e7a5      	b.n	8001e92 <_vfiprintf_r+0x11a>
 8001f46:	2300      	movs	r3, #0
 8001f48:	3401      	adds	r4, #1
 8001f4a:	9305      	str	r3, [sp, #20]
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	f04f 0c0a 	mov.w	ip, #10
 8001f52:	4620      	mov	r0, r4
 8001f54:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001f58:	3a30      	subs	r2, #48	; 0x30
 8001f5a:	2a09      	cmp	r2, #9
 8001f5c:	d903      	bls.n	8001f66 <_vfiprintf_r+0x1ee>
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d0c5      	beq.n	8001eee <_vfiprintf_r+0x176>
 8001f62:	9105      	str	r1, [sp, #20]
 8001f64:	e7c3      	b.n	8001eee <_vfiprintf_r+0x176>
 8001f66:	fb0c 2101 	mla	r1, ip, r1, r2
 8001f6a:	4604      	mov	r4, r0
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e7f0      	b.n	8001f52 <_vfiprintf_r+0x1da>
 8001f70:	ab03      	add	r3, sp, #12
 8001f72:	9300      	str	r3, [sp, #0]
 8001f74:	462a      	mov	r2, r5
 8001f76:	4b16      	ldr	r3, [pc, #88]	; (8001fd0 <_vfiprintf_r+0x258>)
 8001f78:	a904      	add	r1, sp, #16
 8001f7a:	4630      	mov	r0, r6
 8001f7c:	f3af 8000 	nop.w
 8001f80:	4607      	mov	r7, r0
 8001f82:	1c78      	adds	r0, r7, #1
 8001f84:	d1d6      	bne.n	8001f34 <_vfiprintf_r+0x1bc>
 8001f86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001f88:	07d9      	lsls	r1, r3, #31
 8001f8a:	d405      	bmi.n	8001f98 <_vfiprintf_r+0x220>
 8001f8c:	89ab      	ldrh	r3, [r5, #12]
 8001f8e:	059a      	lsls	r2, r3, #22
 8001f90:	d402      	bmi.n	8001f98 <_vfiprintf_r+0x220>
 8001f92:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001f94:	f7ff fe6d 	bl	8001c72 <__retarget_lock_release_recursive>
 8001f98:	89ab      	ldrh	r3, [r5, #12]
 8001f9a:	065b      	lsls	r3, r3, #25
 8001f9c:	f53f af12 	bmi.w	8001dc4 <_vfiprintf_r+0x4c>
 8001fa0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001fa2:	e711      	b.n	8001dc8 <_vfiprintf_r+0x50>
 8001fa4:	ab03      	add	r3, sp, #12
 8001fa6:	9300      	str	r3, [sp, #0]
 8001fa8:	462a      	mov	r2, r5
 8001faa:	4b09      	ldr	r3, [pc, #36]	; (8001fd0 <_vfiprintf_r+0x258>)
 8001fac:	a904      	add	r1, sp, #16
 8001fae:	4630      	mov	r0, r6
 8001fb0:	f000 f880 	bl	80020b4 <_printf_i>
 8001fb4:	e7e4      	b.n	8001f80 <_vfiprintf_r+0x208>
 8001fb6:	bf00      	nop
 8001fb8:	08002cdc 	.word	0x08002cdc
 8001fbc:	08002cfc 	.word	0x08002cfc
 8001fc0:	08002cbc 	.word	0x08002cbc
 8001fc4:	08002d1c 	.word	0x08002d1c
 8001fc8:	08002d26 	.word	0x08002d26
 8001fcc:	00000000 	.word	0x00000000
 8001fd0:	08001d53 	.word	0x08001d53
 8001fd4:	08002d22 	.word	0x08002d22

08001fd8 <_printf_common>:
 8001fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001fdc:	4616      	mov	r6, r2
 8001fde:	4699      	mov	r9, r3
 8001fe0:	688a      	ldr	r2, [r1, #8]
 8001fe2:	690b      	ldr	r3, [r1, #16]
 8001fe4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	bfb8      	it	lt
 8001fec:	4613      	movlt	r3, r2
 8001fee:	6033      	str	r3, [r6, #0]
 8001ff0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001ff4:	4607      	mov	r7, r0
 8001ff6:	460c      	mov	r4, r1
 8001ff8:	b10a      	cbz	r2, 8001ffe <_printf_common+0x26>
 8001ffa:	3301      	adds	r3, #1
 8001ffc:	6033      	str	r3, [r6, #0]
 8001ffe:	6823      	ldr	r3, [r4, #0]
 8002000:	0699      	lsls	r1, r3, #26
 8002002:	bf42      	ittt	mi
 8002004:	6833      	ldrmi	r3, [r6, #0]
 8002006:	3302      	addmi	r3, #2
 8002008:	6033      	strmi	r3, [r6, #0]
 800200a:	6825      	ldr	r5, [r4, #0]
 800200c:	f015 0506 	ands.w	r5, r5, #6
 8002010:	d106      	bne.n	8002020 <_printf_common+0x48>
 8002012:	f104 0a19 	add.w	sl, r4, #25
 8002016:	68e3      	ldr	r3, [r4, #12]
 8002018:	6832      	ldr	r2, [r6, #0]
 800201a:	1a9b      	subs	r3, r3, r2
 800201c:	42ab      	cmp	r3, r5
 800201e:	dc26      	bgt.n	800206e <_printf_common+0x96>
 8002020:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002024:	1e13      	subs	r3, r2, #0
 8002026:	6822      	ldr	r2, [r4, #0]
 8002028:	bf18      	it	ne
 800202a:	2301      	movne	r3, #1
 800202c:	0692      	lsls	r2, r2, #26
 800202e:	d42b      	bmi.n	8002088 <_printf_common+0xb0>
 8002030:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002034:	4649      	mov	r1, r9
 8002036:	4638      	mov	r0, r7
 8002038:	47c0      	blx	r8
 800203a:	3001      	adds	r0, #1
 800203c:	d01e      	beq.n	800207c <_printf_common+0xa4>
 800203e:	6823      	ldr	r3, [r4, #0]
 8002040:	68e5      	ldr	r5, [r4, #12]
 8002042:	6832      	ldr	r2, [r6, #0]
 8002044:	f003 0306 	and.w	r3, r3, #6
 8002048:	2b04      	cmp	r3, #4
 800204a:	bf08      	it	eq
 800204c:	1aad      	subeq	r5, r5, r2
 800204e:	68a3      	ldr	r3, [r4, #8]
 8002050:	6922      	ldr	r2, [r4, #16]
 8002052:	bf0c      	ite	eq
 8002054:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002058:	2500      	movne	r5, #0
 800205a:	4293      	cmp	r3, r2
 800205c:	bfc4      	itt	gt
 800205e:	1a9b      	subgt	r3, r3, r2
 8002060:	18ed      	addgt	r5, r5, r3
 8002062:	2600      	movs	r6, #0
 8002064:	341a      	adds	r4, #26
 8002066:	42b5      	cmp	r5, r6
 8002068:	d11a      	bne.n	80020a0 <_printf_common+0xc8>
 800206a:	2000      	movs	r0, #0
 800206c:	e008      	b.n	8002080 <_printf_common+0xa8>
 800206e:	2301      	movs	r3, #1
 8002070:	4652      	mov	r2, sl
 8002072:	4649      	mov	r1, r9
 8002074:	4638      	mov	r0, r7
 8002076:	47c0      	blx	r8
 8002078:	3001      	adds	r0, #1
 800207a:	d103      	bne.n	8002084 <_printf_common+0xac>
 800207c:	f04f 30ff 	mov.w	r0, #4294967295
 8002080:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002084:	3501      	adds	r5, #1
 8002086:	e7c6      	b.n	8002016 <_printf_common+0x3e>
 8002088:	18e1      	adds	r1, r4, r3
 800208a:	1c5a      	adds	r2, r3, #1
 800208c:	2030      	movs	r0, #48	; 0x30
 800208e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002092:	4422      	add	r2, r4
 8002094:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002098:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800209c:	3302      	adds	r3, #2
 800209e:	e7c7      	b.n	8002030 <_printf_common+0x58>
 80020a0:	2301      	movs	r3, #1
 80020a2:	4622      	mov	r2, r4
 80020a4:	4649      	mov	r1, r9
 80020a6:	4638      	mov	r0, r7
 80020a8:	47c0      	blx	r8
 80020aa:	3001      	adds	r0, #1
 80020ac:	d0e6      	beq.n	800207c <_printf_common+0xa4>
 80020ae:	3601      	adds	r6, #1
 80020b0:	e7d9      	b.n	8002066 <_printf_common+0x8e>
	...

080020b4 <_printf_i>:
 80020b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80020b8:	460c      	mov	r4, r1
 80020ba:	4691      	mov	r9, r2
 80020bc:	7e27      	ldrb	r7, [r4, #24]
 80020be:	990c      	ldr	r1, [sp, #48]	; 0x30
 80020c0:	2f78      	cmp	r7, #120	; 0x78
 80020c2:	4680      	mov	r8, r0
 80020c4:	469a      	mov	sl, r3
 80020c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80020ca:	d807      	bhi.n	80020dc <_printf_i+0x28>
 80020cc:	2f62      	cmp	r7, #98	; 0x62
 80020ce:	d80a      	bhi.n	80020e6 <_printf_i+0x32>
 80020d0:	2f00      	cmp	r7, #0
 80020d2:	f000 80d8 	beq.w	8002286 <_printf_i+0x1d2>
 80020d6:	2f58      	cmp	r7, #88	; 0x58
 80020d8:	f000 80a3 	beq.w	8002222 <_printf_i+0x16e>
 80020dc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80020e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80020e4:	e03a      	b.n	800215c <_printf_i+0xa8>
 80020e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80020ea:	2b15      	cmp	r3, #21
 80020ec:	d8f6      	bhi.n	80020dc <_printf_i+0x28>
 80020ee:	a001      	add	r0, pc, #4	; (adr r0, 80020f4 <_printf_i+0x40>)
 80020f0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80020f4:	0800214d 	.word	0x0800214d
 80020f8:	08002161 	.word	0x08002161
 80020fc:	080020dd 	.word	0x080020dd
 8002100:	080020dd 	.word	0x080020dd
 8002104:	080020dd 	.word	0x080020dd
 8002108:	080020dd 	.word	0x080020dd
 800210c:	08002161 	.word	0x08002161
 8002110:	080020dd 	.word	0x080020dd
 8002114:	080020dd 	.word	0x080020dd
 8002118:	080020dd 	.word	0x080020dd
 800211c:	080020dd 	.word	0x080020dd
 8002120:	0800226d 	.word	0x0800226d
 8002124:	08002191 	.word	0x08002191
 8002128:	0800224f 	.word	0x0800224f
 800212c:	080020dd 	.word	0x080020dd
 8002130:	080020dd 	.word	0x080020dd
 8002134:	0800228f 	.word	0x0800228f
 8002138:	080020dd 	.word	0x080020dd
 800213c:	08002191 	.word	0x08002191
 8002140:	080020dd 	.word	0x080020dd
 8002144:	080020dd 	.word	0x080020dd
 8002148:	08002257 	.word	0x08002257
 800214c:	680b      	ldr	r3, [r1, #0]
 800214e:	1d1a      	adds	r2, r3, #4
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	600a      	str	r2, [r1, #0]
 8002154:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002158:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800215c:	2301      	movs	r3, #1
 800215e:	e0a3      	b.n	80022a8 <_printf_i+0x1f4>
 8002160:	6825      	ldr	r5, [r4, #0]
 8002162:	6808      	ldr	r0, [r1, #0]
 8002164:	062e      	lsls	r6, r5, #24
 8002166:	f100 0304 	add.w	r3, r0, #4
 800216a:	d50a      	bpl.n	8002182 <_printf_i+0xce>
 800216c:	6805      	ldr	r5, [r0, #0]
 800216e:	600b      	str	r3, [r1, #0]
 8002170:	2d00      	cmp	r5, #0
 8002172:	da03      	bge.n	800217c <_printf_i+0xc8>
 8002174:	232d      	movs	r3, #45	; 0x2d
 8002176:	426d      	negs	r5, r5
 8002178:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800217c:	485e      	ldr	r0, [pc, #376]	; (80022f8 <_printf_i+0x244>)
 800217e:	230a      	movs	r3, #10
 8002180:	e019      	b.n	80021b6 <_printf_i+0x102>
 8002182:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002186:	6805      	ldr	r5, [r0, #0]
 8002188:	600b      	str	r3, [r1, #0]
 800218a:	bf18      	it	ne
 800218c:	b22d      	sxthne	r5, r5
 800218e:	e7ef      	b.n	8002170 <_printf_i+0xbc>
 8002190:	680b      	ldr	r3, [r1, #0]
 8002192:	6825      	ldr	r5, [r4, #0]
 8002194:	1d18      	adds	r0, r3, #4
 8002196:	6008      	str	r0, [r1, #0]
 8002198:	0628      	lsls	r0, r5, #24
 800219a:	d501      	bpl.n	80021a0 <_printf_i+0xec>
 800219c:	681d      	ldr	r5, [r3, #0]
 800219e:	e002      	b.n	80021a6 <_printf_i+0xf2>
 80021a0:	0669      	lsls	r1, r5, #25
 80021a2:	d5fb      	bpl.n	800219c <_printf_i+0xe8>
 80021a4:	881d      	ldrh	r5, [r3, #0]
 80021a6:	4854      	ldr	r0, [pc, #336]	; (80022f8 <_printf_i+0x244>)
 80021a8:	2f6f      	cmp	r7, #111	; 0x6f
 80021aa:	bf0c      	ite	eq
 80021ac:	2308      	moveq	r3, #8
 80021ae:	230a      	movne	r3, #10
 80021b0:	2100      	movs	r1, #0
 80021b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80021b6:	6866      	ldr	r6, [r4, #4]
 80021b8:	60a6      	str	r6, [r4, #8]
 80021ba:	2e00      	cmp	r6, #0
 80021bc:	bfa2      	ittt	ge
 80021be:	6821      	ldrge	r1, [r4, #0]
 80021c0:	f021 0104 	bicge.w	r1, r1, #4
 80021c4:	6021      	strge	r1, [r4, #0]
 80021c6:	b90d      	cbnz	r5, 80021cc <_printf_i+0x118>
 80021c8:	2e00      	cmp	r6, #0
 80021ca:	d04d      	beq.n	8002268 <_printf_i+0x1b4>
 80021cc:	4616      	mov	r6, r2
 80021ce:	fbb5 f1f3 	udiv	r1, r5, r3
 80021d2:	fb03 5711 	mls	r7, r3, r1, r5
 80021d6:	5dc7      	ldrb	r7, [r0, r7]
 80021d8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80021dc:	462f      	mov	r7, r5
 80021de:	42bb      	cmp	r3, r7
 80021e0:	460d      	mov	r5, r1
 80021e2:	d9f4      	bls.n	80021ce <_printf_i+0x11a>
 80021e4:	2b08      	cmp	r3, #8
 80021e6:	d10b      	bne.n	8002200 <_printf_i+0x14c>
 80021e8:	6823      	ldr	r3, [r4, #0]
 80021ea:	07df      	lsls	r7, r3, #31
 80021ec:	d508      	bpl.n	8002200 <_printf_i+0x14c>
 80021ee:	6923      	ldr	r3, [r4, #16]
 80021f0:	6861      	ldr	r1, [r4, #4]
 80021f2:	4299      	cmp	r1, r3
 80021f4:	bfde      	ittt	le
 80021f6:	2330      	movle	r3, #48	; 0x30
 80021f8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80021fc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002200:	1b92      	subs	r2, r2, r6
 8002202:	6122      	str	r2, [r4, #16]
 8002204:	f8cd a000 	str.w	sl, [sp]
 8002208:	464b      	mov	r3, r9
 800220a:	aa03      	add	r2, sp, #12
 800220c:	4621      	mov	r1, r4
 800220e:	4640      	mov	r0, r8
 8002210:	f7ff fee2 	bl	8001fd8 <_printf_common>
 8002214:	3001      	adds	r0, #1
 8002216:	d14c      	bne.n	80022b2 <_printf_i+0x1fe>
 8002218:	f04f 30ff 	mov.w	r0, #4294967295
 800221c:	b004      	add	sp, #16
 800221e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002222:	4835      	ldr	r0, [pc, #212]	; (80022f8 <_printf_i+0x244>)
 8002224:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002228:	6823      	ldr	r3, [r4, #0]
 800222a:	680e      	ldr	r6, [r1, #0]
 800222c:	061f      	lsls	r7, r3, #24
 800222e:	f856 5b04 	ldr.w	r5, [r6], #4
 8002232:	600e      	str	r6, [r1, #0]
 8002234:	d514      	bpl.n	8002260 <_printf_i+0x1ac>
 8002236:	07d9      	lsls	r1, r3, #31
 8002238:	bf44      	itt	mi
 800223a:	f043 0320 	orrmi.w	r3, r3, #32
 800223e:	6023      	strmi	r3, [r4, #0]
 8002240:	b91d      	cbnz	r5, 800224a <_printf_i+0x196>
 8002242:	6823      	ldr	r3, [r4, #0]
 8002244:	f023 0320 	bic.w	r3, r3, #32
 8002248:	6023      	str	r3, [r4, #0]
 800224a:	2310      	movs	r3, #16
 800224c:	e7b0      	b.n	80021b0 <_printf_i+0xfc>
 800224e:	6823      	ldr	r3, [r4, #0]
 8002250:	f043 0320 	orr.w	r3, r3, #32
 8002254:	6023      	str	r3, [r4, #0]
 8002256:	2378      	movs	r3, #120	; 0x78
 8002258:	4828      	ldr	r0, [pc, #160]	; (80022fc <_printf_i+0x248>)
 800225a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800225e:	e7e3      	b.n	8002228 <_printf_i+0x174>
 8002260:	065e      	lsls	r6, r3, #25
 8002262:	bf48      	it	mi
 8002264:	b2ad      	uxthmi	r5, r5
 8002266:	e7e6      	b.n	8002236 <_printf_i+0x182>
 8002268:	4616      	mov	r6, r2
 800226a:	e7bb      	b.n	80021e4 <_printf_i+0x130>
 800226c:	680b      	ldr	r3, [r1, #0]
 800226e:	6826      	ldr	r6, [r4, #0]
 8002270:	6960      	ldr	r0, [r4, #20]
 8002272:	1d1d      	adds	r5, r3, #4
 8002274:	600d      	str	r5, [r1, #0]
 8002276:	0635      	lsls	r5, r6, #24
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	d501      	bpl.n	8002280 <_printf_i+0x1cc>
 800227c:	6018      	str	r0, [r3, #0]
 800227e:	e002      	b.n	8002286 <_printf_i+0x1d2>
 8002280:	0671      	lsls	r1, r6, #25
 8002282:	d5fb      	bpl.n	800227c <_printf_i+0x1c8>
 8002284:	8018      	strh	r0, [r3, #0]
 8002286:	2300      	movs	r3, #0
 8002288:	6123      	str	r3, [r4, #16]
 800228a:	4616      	mov	r6, r2
 800228c:	e7ba      	b.n	8002204 <_printf_i+0x150>
 800228e:	680b      	ldr	r3, [r1, #0]
 8002290:	1d1a      	adds	r2, r3, #4
 8002292:	600a      	str	r2, [r1, #0]
 8002294:	681e      	ldr	r6, [r3, #0]
 8002296:	6862      	ldr	r2, [r4, #4]
 8002298:	2100      	movs	r1, #0
 800229a:	4630      	mov	r0, r6
 800229c:	f7fd ffa8 	bl	80001f0 <memchr>
 80022a0:	b108      	cbz	r0, 80022a6 <_printf_i+0x1f2>
 80022a2:	1b80      	subs	r0, r0, r6
 80022a4:	6060      	str	r0, [r4, #4]
 80022a6:	6863      	ldr	r3, [r4, #4]
 80022a8:	6123      	str	r3, [r4, #16]
 80022aa:	2300      	movs	r3, #0
 80022ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80022b0:	e7a8      	b.n	8002204 <_printf_i+0x150>
 80022b2:	6923      	ldr	r3, [r4, #16]
 80022b4:	4632      	mov	r2, r6
 80022b6:	4649      	mov	r1, r9
 80022b8:	4640      	mov	r0, r8
 80022ba:	47d0      	blx	sl
 80022bc:	3001      	adds	r0, #1
 80022be:	d0ab      	beq.n	8002218 <_printf_i+0x164>
 80022c0:	6823      	ldr	r3, [r4, #0]
 80022c2:	079b      	lsls	r3, r3, #30
 80022c4:	d413      	bmi.n	80022ee <_printf_i+0x23a>
 80022c6:	68e0      	ldr	r0, [r4, #12]
 80022c8:	9b03      	ldr	r3, [sp, #12]
 80022ca:	4298      	cmp	r0, r3
 80022cc:	bfb8      	it	lt
 80022ce:	4618      	movlt	r0, r3
 80022d0:	e7a4      	b.n	800221c <_printf_i+0x168>
 80022d2:	2301      	movs	r3, #1
 80022d4:	4632      	mov	r2, r6
 80022d6:	4649      	mov	r1, r9
 80022d8:	4640      	mov	r0, r8
 80022da:	47d0      	blx	sl
 80022dc:	3001      	adds	r0, #1
 80022de:	d09b      	beq.n	8002218 <_printf_i+0x164>
 80022e0:	3501      	adds	r5, #1
 80022e2:	68e3      	ldr	r3, [r4, #12]
 80022e4:	9903      	ldr	r1, [sp, #12]
 80022e6:	1a5b      	subs	r3, r3, r1
 80022e8:	42ab      	cmp	r3, r5
 80022ea:	dcf2      	bgt.n	80022d2 <_printf_i+0x21e>
 80022ec:	e7eb      	b.n	80022c6 <_printf_i+0x212>
 80022ee:	2500      	movs	r5, #0
 80022f0:	f104 0619 	add.w	r6, r4, #25
 80022f4:	e7f5      	b.n	80022e2 <_printf_i+0x22e>
 80022f6:	bf00      	nop
 80022f8:	08002d2d 	.word	0x08002d2d
 80022fc:	08002d3e 	.word	0x08002d3e

08002300 <_sbrk_r>:
 8002300:	b538      	push	{r3, r4, r5, lr}
 8002302:	4d06      	ldr	r5, [pc, #24]	; (800231c <_sbrk_r+0x1c>)
 8002304:	2300      	movs	r3, #0
 8002306:	4604      	mov	r4, r0
 8002308:	4608      	mov	r0, r1
 800230a:	602b      	str	r3, [r5, #0]
 800230c:	f7fe f914 	bl	8000538 <_sbrk>
 8002310:	1c43      	adds	r3, r0, #1
 8002312:	d102      	bne.n	800231a <_sbrk_r+0x1a>
 8002314:	682b      	ldr	r3, [r5, #0]
 8002316:	b103      	cbz	r3, 800231a <_sbrk_r+0x1a>
 8002318:	6023      	str	r3, [r4, #0]
 800231a:	bd38      	pop	{r3, r4, r5, pc}
 800231c:	200002f4 	.word	0x200002f4

08002320 <__sread>:
 8002320:	b510      	push	{r4, lr}
 8002322:	460c      	mov	r4, r1
 8002324:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002328:	f000 fab2 	bl	8002890 <_read_r>
 800232c:	2800      	cmp	r0, #0
 800232e:	bfab      	itete	ge
 8002330:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002332:	89a3      	ldrhlt	r3, [r4, #12]
 8002334:	181b      	addge	r3, r3, r0
 8002336:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800233a:	bfac      	ite	ge
 800233c:	6563      	strge	r3, [r4, #84]	; 0x54
 800233e:	81a3      	strhlt	r3, [r4, #12]
 8002340:	bd10      	pop	{r4, pc}

08002342 <__swrite>:
 8002342:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002346:	461f      	mov	r7, r3
 8002348:	898b      	ldrh	r3, [r1, #12]
 800234a:	05db      	lsls	r3, r3, #23
 800234c:	4605      	mov	r5, r0
 800234e:	460c      	mov	r4, r1
 8002350:	4616      	mov	r6, r2
 8002352:	d505      	bpl.n	8002360 <__swrite+0x1e>
 8002354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002358:	2302      	movs	r3, #2
 800235a:	2200      	movs	r2, #0
 800235c:	f000 f9c8 	bl	80026f0 <_lseek_r>
 8002360:	89a3      	ldrh	r3, [r4, #12]
 8002362:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002366:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800236a:	81a3      	strh	r3, [r4, #12]
 800236c:	4632      	mov	r2, r6
 800236e:	463b      	mov	r3, r7
 8002370:	4628      	mov	r0, r5
 8002372:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002376:	f000 b869 	b.w	800244c <_write_r>

0800237a <__sseek>:
 800237a:	b510      	push	{r4, lr}
 800237c:	460c      	mov	r4, r1
 800237e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002382:	f000 f9b5 	bl	80026f0 <_lseek_r>
 8002386:	1c43      	adds	r3, r0, #1
 8002388:	89a3      	ldrh	r3, [r4, #12]
 800238a:	bf15      	itete	ne
 800238c:	6560      	strne	r0, [r4, #84]	; 0x54
 800238e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002392:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002396:	81a3      	strheq	r3, [r4, #12]
 8002398:	bf18      	it	ne
 800239a:	81a3      	strhne	r3, [r4, #12]
 800239c:	bd10      	pop	{r4, pc}

0800239e <__sclose>:
 800239e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023a2:	f000 b8d3 	b.w	800254c <_close_r>
	...

080023a8 <__swbuf_r>:
 80023a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023aa:	460e      	mov	r6, r1
 80023ac:	4614      	mov	r4, r2
 80023ae:	4605      	mov	r5, r0
 80023b0:	b118      	cbz	r0, 80023ba <__swbuf_r+0x12>
 80023b2:	6983      	ldr	r3, [r0, #24]
 80023b4:	b90b      	cbnz	r3, 80023ba <__swbuf_r+0x12>
 80023b6:	f7ff fbbd 	bl	8001b34 <__sinit>
 80023ba:	4b21      	ldr	r3, [pc, #132]	; (8002440 <__swbuf_r+0x98>)
 80023bc:	429c      	cmp	r4, r3
 80023be:	d12b      	bne.n	8002418 <__swbuf_r+0x70>
 80023c0:	686c      	ldr	r4, [r5, #4]
 80023c2:	69a3      	ldr	r3, [r4, #24]
 80023c4:	60a3      	str	r3, [r4, #8]
 80023c6:	89a3      	ldrh	r3, [r4, #12]
 80023c8:	071a      	lsls	r2, r3, #28
 80023ca:	d52f      	bpl.n	800242c <__swbuf_r+0x84>
 80023cc:	6923      	ldr	r3, [r4, #16]
 80023ce:	b36b      	cbz	r3, 800242c <__swbuf_r+0x84>
 80023d0:	6923      	ldr	r3, [r4, #16]
 80023d2:	6820      	ldr	r0, [r4, #0]
 80023d4:	1ac0      	subs	r0, r0, r3
 80023d6:	6963      	ldr	r3, [r4, #20]
 80023d8:	b2f6      	uxtb	r6, r6
 80023da:	4283      	cmp	r3, r0
 80023dc:	4637      	mov	r7, r6
 80023de:	dc04      	bgt.n	80023ea <__swbuf_r+0x42>
 80023e0:	4621      	mov	r1, r4
 80023e2:	4628      	mov	r0, r5
 80023e4:	f000 f948 	bl	8002678 <_fflush_r>
 80023e8:	bb30      	cbnz	r0, 8002438 <__swbuf_r+0x90>
 80023ea:	68a3      	ldr	r3, [r4, #8]
 80023ec:	3b01      	subs	r3, #1
 80023ee:	60a3      	str	r3, [r4, #8]
 80023f0:	6823      	ldr	r3, [r4, #0]
 80023f2:	1c5a      	adds	r2, r3, #1
 80023f4:	6022      	str	r2, [r4, #0]
 80023f6:	701e      	strb	r6, [r3, #0]
 80023f8:	6963      	ldr	r3, [r4, #20]
 80023fa:	3001      	adds	r0, #1
 80023fc:	4283      	cmp	r3, r0
 80023fe:	d004      	beq.n	800240a <__swbuf_r+0x62>
 8002400:	89a3      	ldrh	r3, [r4, #12]
 8002402:	07db      	lsls	r3, r3, #31
 8002404:	d506      	bpl.n	8002414 <__swbuf_r+0x6c>
 8002406:	2e0a      	cmp	r6, #10
 8002408:	d104      	bne.n	8002414 <__swbuf_r+0x6c>
 800240a:	4621      	mov	r1, r4
 800240c:	4628      	mov	r0, r5
 800240e:	f000 f933 	bl	8002678 <_fflush_r>
 8002412:	b988      	cbnz	r0, 8002438 <__swbuf_r+0x90>
 8002414:	4638      	mov	r0, r7
 8002416:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002418:	4b0a      	ldr	r3, [pc, #40]	; (8002444 <__swbuf_r+0x9c>)
 800241a:	429c      	cmp	r4, r3
 800241c:	d101      	bne.n	8002422 <__swbuf_r+0x7a>
 800241e:	68ac      	ldr	r4, [r5, #8]
 8002420:	e7cf      	b.n	80023c2 <__swbuf_r+0x1a>
 8002422:	4b09      	ldr	r3, [pc, #36]	; (8002448 <__swbuf_r+0xa0>)
 8002424:	429c      	cmp	r4, r3
 8002426:	bf08      	it	eq
 8002428:	68ec      	ldreq	r4, [r5, #12]
 800242a:	e7ca      	b.n	80023c2 <__swbuf_r+0x1a>
 800242c:	4621      	mov	r1, r4
 800242e:	4628      	mov	r0, r5
 8002430:	f000 f81e 	bl	8002470 <__swsetup_r>
 8002434:	2800      	cmp	r0, #0
 8002436:	d0cb      	beq.n	80023d0 <__swbuf_r+0x28>
 8002438:	f04f 37ff 	mov.w	r7, #4294967295
 800243c:	e7ea      	b.n	8002414 <__swbuf_r+0x6c>
 800243e:	bf00      	nop
 8002440:	08002cdc 	.word	0x08002cdc
 8002444:	08002cfc 	.word	0x08002cfc
 8002448:	08002cbc 	.word	0x08002cbc

0800244c <_write_r>:
 800244c:	b538      	push	{r3, r4, r5, lr}
 800244e:	4d07      	ldr	r5, [pc, #28]	; (800246c <_write_r+0x20>)
 8002450:	4604      	mov	r4, r0
 8002452:	4608      	mov	r0, r1
 8002454:	4611      	mov	r1, r2
 8002456:	2200      	movs	r2, #0
 8002458:	602a      	str	r2, [r5, #0]
 800245a:	461a      	mov	r2, r3
 800245c:	f7fe f81f 	bl	800049e <_write>
 8002460:	1c43      	adds	r3, r0, #1
 8002462:	d102      	bne.n	800246a <_write_r+0x1e>
 8002464:	682b      	ldr	r3, [r5, #0]
 8002466:	b103      	cbz	r3, 800246a <_write_r+0x1e>
 8002468:	6023      	str	r3, [r4, #0]
 800246a:	bd38      	pop	{r3, r4, r5, pc}
 800246c:	200002f4 	.word	0x200002f4

08002470 <__swsetup_r>:
 8002470:	4b32      	ldr	r3, [pc, #200]	; (800253c <__swsetup_r+0xcc>)
 8002472:	b570      	push	{r4, r5, r6, lr}
 8002474:	681d      	ldr	r5, [r3, #0]
 8002476:	4606      	mov	r6, r0
 8002478:	460c      	mov	r4, r1
 800247a:	b125      	cbz	r5, 8002486 <__swsetup_r+0x16>
 800247c:	69ab      	ldr	r3, [r5, #24]
 800247e:	b913      	cbnz	r3, 8002486 <__swsetup_r+0x16>
 8002480:	4628      	mov	r0, r5
 8002482:	f7ff fb57 	bl	8001b34 <__sinit>
 8002486:	4b2e      	ldr	r3, [pc, #184]	; (8002540 <__swsetup_r+0xd0>)
 8002488:	429c      	cmp	r4, r3
 800248a:	d10f      	bne.n	80024ac <__swsetup_r+0x3c>
 800248c:	686c      	ldr	r4, [r5, #4]
 800248e:	89a3      	ldrh	r3, [r4, #12]
 8002490:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002494:	0719      	lsls	r1, r3, #28
 8002496:	d42c      	bmi.n	80024f2 <__swsetup_r+0x82>
 8002498:	06dd      	lsls	r5, r3, #27
 800249a:	d411      	bmi.n	80024c0 <__swsetup_r+0x50>
 800249c:	2309      	movs	r3, #9
 800249e:	6033      	str	r3, [r6, #0]
 80024a0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80024a4:	81a3      	strh	r3, [r4, #12]
 80024a6:	f04f 30ff 	mov.w	r0, #4294967295
 80024aa:	e03e      	b.n	800252a <__swsetup_r+0xba>
 80024ac:	4b25      	ldr	r3, [pc, #148]	; (8002544 <__swsetup_r+0xd4>)
 80024ae:	429c      	cmp	r4, r3
 80024b0:	d101      	bne.n	80024b6 <__swsetup_r+0x46>
 80024b2:	68ac      	ldr	r4, [r5, #8]
 80024b4:	e7eb      	b.n	800248e <__swsetup_r+0x1e>
 80024b6:	4b24      	ldr	r3, [pc, #144]	; (8002548 <__swsetup_r+0xd8>)
 80024b8:	429c      	cmp	r4, r3
 80024ba:	bf08      	it	eq
 80024bc:	68ec      	ldreq	r4, [r5, #12]
 80024be:	e7e6      	b.n	800248e <__swsetup_r+0x1e>
 80024c0:	0758      	lsls	r0, r3, #29
 80024c2:	d512      	bpl.n	80024ea <__swsetup_r+0x7a>
 80024c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80024c6:	b141      	cbz	r1, 80024da <__swsetup_r+0x6a>
 80024c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80024cc:	4299      	cmp	r1, r3
 80024ce:	d002      	beq.n	80024d6 <__swsetup_r+0x66>
 80024d0:	4630      	mov	r0, r6
 80024d2:	f000 f98f 	bl	80027f4 <_free_r>
 80024d6:	2300      	movs	r3, #0
 80024d8:	6363      	str	r3, [r4, #52]	; 0x34
 80024da:	89a3      	ldrh	r3, [r4, #12]
 80024dc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80024e0:	81a3      	strh	r3, [r4, #12]
 80024e2:	2300      	movs	r3, #0
 80024e4:	6063      	str	r3, [r4, #4]
 80024e6:	6923      	ldr	r3, [r4, #16]
 80024e8:	6023      	str	r3, [r4, #0]
 80024ea:	89a3      	ldrh	r3, [r4, #12]
 80024ec:	f043 0308 	orr.w	r3, r3, #8
 80024f0:	81a3      	strh	r3, [r4, #12]
 80024f2:	6923      	ldr	r3, [r4, #16]
 80024f4:	b94b      	cbnz	r3, 800250a <__swsetup_r+0x9a>
 80024f6:	89a3      	ldrh	r3, [r4, #12]
 80024f8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80024fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002500:	d003      	beq.n	800250a <__swsetup_r+0x9a>
 8002502:	4621      	mov	r1, r4
 8002504:	4630      	mov	r0, r6
 8002506:	f000 f929 	bl	800275c <__smakebuf_r>
 800250a:	89a0      	ldrh	r0, [r4, #12]
 800250c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002510:	f010 0301 	ands.w	r3, r0, #1
 8002514:	d00a      	beq.n	800252c <__swsetup_r+0xbc>
 8002516:	2300      	movs	r3, #0
 8002518:	60a3      	str	r3, [r4, #8]
 800251a:	6963      	ldr	r3, [r4, #20]
 800251c:	425b      	negs	r3, r3
 800251e:	61a3      	str	r3, [r4, #24]
 8002520:	6923      	ldr	r3, [r4, #16]
 8002522:	b943      	cbnz	r3, 8002536 <__swsetup_r+0xc6>
 8002524:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002528:	d1ba      	bne.n	80024a0 <__swsetup_r+0x30>
 800252a:	bd70      	pop	{r4, r5, r6, pc}
 800252c:	0781      	lsls	r1, r0, #30
 800252e:	bf58      	it	pl
 8002530:	6963      	ldrpl	r3, [r4, #20]
 8002532:	60a3      	str	r3, [r4, #8]
 8002534:	e7f4      	b.n	8002520 <__swsetup_r+0xb0>
 8002536:	2000      	movs	r0, #0
 8002538:	e7f7      	b.n	800252a <__swsetup_r+0xba>
 800253a:	bf00      	nop
 800253c:	20000014 	.word	0x20000014
 8002540:	08002cdc 	.word	0x08002cdc
 8002544:	08002cfc 	.word	0x08002cfc
 8002548:	08002cbc 	.word	0x08002cbc

0800254c <_close_r>:
 800254c:	b538      	push	{r3, r4, r5, lr}
 800254e:	4d06      	ldr	r5, [pc, #24]	; (8002568 <_close_r+0x1c>)
 8002550:	2300      	movs	r3, #0
 8002552:	4604      	mov	r4, r0
 8002554:	4608      	mov	r0, r1
 8002556:	602b      	str	r3, [r5, #0]
 8002558:	f7fd ffbd 	bl	80004d6 <_close>
 800255c:	1c43      	adds	r3, r0, #1
 800255e:	d102      	bne.n	8002566 <_close_r+0x1a>
 8002560:	682b      	ldr	r3, [r5, #0]
 8002562:	b103      	cbz	r3, 8002566 <_close_r+0x1a>
 8002564:	6023      	str	r3, [r4, #0]
 8002566:	bd38      	pop	{r3, r4, r5, pc}
 8002568:	200002f4 	.word	0x200002f4

0800256c <__sflush_r>:
 800256c:	898a      	ldrh	r2, [r1, #12]
 800256e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002572:	4605      	mov	r5, r0
 8002574:	0710      	lsls	r0, r2, #28
 8002576:	460c      	mov	r4, r1
 8002578:	d458      	bmi.n	800262c <__sflush_r+0xc0>
 800257a:	684b      	ldr	r3, [r1, #4]
 800257c:	2b00      	cmp	r3, #0
 800257e:	dc05      	bgt.n	800258c <__sflush_r+0x20>
 8002580:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002582:	2b00      	cmp	r3, #0
 8002584:	dc02      	bgt.n	800258c <__sflush_r+0x20>
 8002586:	2000      	movs	r0, #0
 8002588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800258c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800258e:	2e00      	cmp	r6, #0
 8002590:	d0f9      	beq.n	8002586 <__sflush_r+0x1a>
 8002592:	2300      	movs	r3, #0
 8002594:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002598:	682f      	ldr	r7, [r5, #0]
 800259a:	602b      	str	r3, [r5, #0]
 800259c:	d032      	beq.n	8002604 <__sflush_r+0x98>
 800259e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80025a0:	89a3      	ldrh	r3, [r4, #12]
 80025a2:	075a      	lsls	r2, r3, #29
 80025a4:	d505      	bpl.n	80025b2 <__sflush_r+0x46>
 80025a6:	6863      	ldr	r3, [r4, #4]
 80025a8:	1ac0      	subs	r0, r0, r3
 80025aa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80025ac:	b10b      	cbz	r3, 80025b2 <__sflush_r+0x46>
 80025ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80025b0:	1ac0      	subs	r0, r0, r3
 80025b2:	2300      	movs	r3, #0
 80025b4:	4602      	mov	r2, r0
 80025b6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80025b8:	6a21      	ldr	r1, [r4, #32]
 80025ba:	4628      	mov	r0, r5
 80025bc:	47b0      	blx	r6
 80025be:	1c43      	adds	r3, r0, #1
 80025c0:	89a3      	ldrh	r3, [r4, #12]
 80025c2:	d106      	bne.n	80025d2 <__sflush_r+0x66>
 80025c4:	6829      	ldr	r1, [r5, #0]
 80025c6:	291d      	cmp	r1, #29
 80025c8:	d82c      	bhi.n	8002624 <__sflush_r+0xb8>
 80025ca:	4a2a      	ldr	r2, [pc, #168]	; (8002674 <__sflush_r+0x108>)
 80025cc:	40ca      	lsrs	r2, r1
 80025ce:	07d6      	lsls	r6, r2, #31
 80025d0:	d528      	bpl.n	8002624 <__sflush_r+0xb8>
 80025d2:	2200      	movs	r2, #0
 80025d4:	6062      	str	r2, [r4, #4]
 80025d6:	04d9      	lsls	r1, r3, #19
 80025d8:	6922      	ldr	r2, [r4, #16]
 80025da:	6022      	str	r2, [r4, #0]
 80025dc:	d504      	bpl.n	80025e8 <__sflush_r+0x7c>
 80025de:	1c42      	adds	r2, r0, #1
 80025e0:	d101      	bne.n	80025e6 <__sflush_r+0x7a>
 80025e2:	682b      	ldr	r3, [r5, #0]
 80025e4:	b903      	cbnz	r3, 80025e8 <__sflush_r+0x7c>
 80025e6:	6560      	str	r0, [r4, #84]	; 0x54
 80025e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80025ea:	602f      	str	r7, [r5, #0]
 80025ec:	2900      	cmp	r1, #0
 80025ee:	d0ca      	beq.n	8002586 <__sflush_r+0x1a>
 80025f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80025f4:	4299      	cmp	r1, r3
 80025f6:	d002      	beq.n	80025fe <__sflush_r+0x92>
 80025f8:	4628      	mov	r0, r5
 80025fa:	f000 f8fb 	bl	80027f4 <_free_r>
 80025fe:	2000      	movs	r0, #0
 8002600:	6360      	str	r0, [r4, #52]	; 0x34
 8002602:	e7c1      	b.n	8002588 <__sflush_r+0x1c>
 8002604:	6a21      	ldr	r1, [r4, #32]
 8002606:	2301      	movs	r3, #1
 8002608:	4628      	mov	r0, r5
 800260a:	47b0      	blx	r6
 800260c:	1c41      	adds	r1, r0, #1
 800260e:	d1c7      	bne.n	80025a0 <__sflush_r+0x34>
 8002610:	682b      	ldr	r3, [r5, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d0c4      	beq.n	80025a0 <__sflush_r+0x34>
 8002616:	2b1d      	cmp	r3, #29
 8002618:	d001      	beq.n	800261e <__sflush_r+0xb2>
 800261a:	2b16      	cmp	r3, #22
 800261c:	d101      	bne.n	8002622 <__sflush_r+0xb6>
 800261e:	602f      	str	r7, [r5, #0]
 8002620:	e7b1      	b.n	8002586 <__sflush_r+0x1a>
 8002622:	89a3      	ldrh	r3, [r4, #12]
 8002624:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002628:	81a3      	strh	r3, [r4, #12]
 800262a:	e7ad      	b.n	8002588 <__sflush_r+0x1c>
 800262c:	690f      	ldr	r7, [r1, #16]
 800262e:	2f00      	cmp	r7, #0
 8002630:	d0a9      	beq.n	8002586 <__sflush_r+0x1a>
 8002632:	0793      	lsls	r3, r2, #30
 8002634:	680e      	ldr	r6, [r1, #0]
 8002636:	bf08      	it	eq
 8002638:	694b      	ldreq	r3, [r1, #20]
 800263a:	600f      	str	r7, [r1, #0]
 800263c:	bf18      	it	ne
 800263e:	2300      	movne	r3, #0
 8002640:	eba6 0807 	sub.w	r8, r6, r7
 8002644:	608b      	str	r3, [r1, #8]
 8002646:	f1b8 0f00 	cmp.w	r8, #0
 800264a:	dd9c      	ble.n	8002586 <__sflush_r+0x1a>
 800264c:	6a21      	ldr	r1, [r4, #32]
 800264e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002650:	4643      	mov	r3, r8
 8002652:	463a      	mov	r2, r7
 8002654:	4628      	mov	r0, r5
 8002656:	47b0      	blx	r6
 8002658:	2800      	cmp	r0, #0
 800265a:	dc06      	bgt.n	800266a <__sflush_r+0xfe>
 800265c:	89a3      	ldrh	r3, [r4, #12]
 800265e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002662:	81a3      	strh	r3, [r4, #12]
 8002664:	f04f 30ff 	mov.w	r0, #4294967295
 8002668:	e78e      	b.n	8002588 <__sflush_r+0x1c>
 800266a:	4407      	add	r7, r0
 800266c:	eba8 0800 	sub.w	r8, r8, r0
 8002670:	e7e9      	b.n	8002646 <__sflush_r+0xda>
 8002672:	bf00      	nop
 8002674:	20400001 	.word	0x20400001

08002678 <_fflush_r>:
 8002678:	b538      	push	{r3, r4, r5, lr}
 800267a:	690b      	ldr	r3, [r1, #16]
 800267c:	4605      	mov	r5, r0
 800267e:	460c      	mov	r4, r1
 8002680:	b913      	cbnz	r3, 8002688 <_fflush_r+0x10>
 8002682:	2500      	movs	r5, #0
 8002684:	4628      	mov	r0, r5
 8002686:	bd38      	pop	{r3, r4, r5, pc}
 8002688:	b118      	cbz	r0, 8002692 <_fflush_r+0x1a>
 800268a:	6983      	ldr	r3, [r0, #24]
 800268c:	b90b      	cbnz	r3, 8002692 <_fflush_r+0x1a>
 800268e:	f7ff fa51 	bl	8001b34 <__sinit>
 8002692:	4b14      	ldr	r3, [pc, #80]	; (80026e4 <_fflush_r+0x6c>)
 8002694:	429c      	cmp	r4, r3
 8002696:	d11b      	bne.n	80026d0 <_fflush_r+0x58>
 8002698:	686c      	ldr	r4, [r5, #4]
 800269a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d0ef      	beq.n	8002682 <_fflush_r+0xa>
 80026a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80026a4:	07d0      	lsls	r0, r2, #31
 80026a6:	d404      	bmi.n	80026b2 <_fflush_r+0x3a>
 80026a8:	0599      	lsls	r1, r3, #22
 80026aa:	d402      	bmi.n	80026b2 <_fflush_r+0x3a>
 80026ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80026ae:	f7ff fadf 	bl	8001c70 <__retarget_lock_acquire_recursive>
 80026b2:	4628      	mov	r0, r5
 80026b4:	4621      	mov	r1, r4
 80026b6:	f7ff ff59 	bl	800256c <__sflush_r>
 80026ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80026bc:	07da      	lsls	r2, r3, #31
 80026be:	4605      	mov	r5, r0
 80026c0:	d4e0      	bmi.n	8002684 <_fflush_r+0xc>
 80026c2:	89a3      	ldrh	r3, [r4, #12]
 80026c4:	059b      	lsls	r3, r3, #22
 80026c6:	d4dd      	bmi.n	8002684 <_fflush_r+0xc>
 80026c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80026ca:	f7ff fad2 	bl	8001c72 <__retarget_lock_release_recursive>
 80026ce:	e7d9      	b.n	8002684 <_fflush_r+0xc>
 80026d0:	4b05      	ldr	r3, [pc, #20]	; (80026e8 <_fflush_r+0x70>)
 80026d2:	429c      	cmp	r4, r3
 80026d4:	d101      	bne.n	80026da <_fflush_r+0x62>
 80026d6:	68ac      	ldr	r4, [r5, #8]
 80026d8:	e7df      	b.n	800269a <_fflush_r+0x22>
 80026da:	4b04      	ldr	r3, [pc, #16]	; (80026ec <_fflush_r+0x74>)
 80026dc:	429c      	cmp	r4, r3
 80026de:	bf08      	it	eq
 80026e0:	68ec      	ldreq	r4, [r5, #12]
 80026e2:	e7da      	b.n	800269a <_fflush_r+0x22>
 80026e4:	08002cdc 	.word	0x08002cdc
 80026e8:	08002cfc 	.word	0x08002cfc
 80026ec:	08002cbc 	.word	0x08002cbc

080026f0 <_lseek_r>:
 80026f0:	b538      	push	{r3, r4, r5, lr}
 80026f2:	4d07      	ldr	r5, [pc, #28]	; (8002710 <_lseek_r+0x20>)
 80026f4:	4604      	mov	r4, r0
 80026f6:	4608      	mov	r0, r1
 80026f8:	4611      	mov	r1, r2
 80026fa:	2200      	movs	r2, #0
 80026fc:	602a      	str	r2, [r5, #0]
 80026fe:	461a      	mov	r2, r3
 8002700:	f7fd ff0d 	bl	800051e <_lseek>
 8002704:	1c43      	adds	r3, r0, #1
 8002706:	d102      	bne.n	800270e <_lseek_r+0x1e>
 8002708:	682b      	ldr	r3, [r5, #0]
 800270a:	b103      	cbz	r3, 800270e <_lseek_r+0x1e>
 800270c:	6023      	str	r3, [r4, #0]
 800270e:	bd38      	pop	{r3, r4, r5, pc}
 8002710:	200002f4 	.word	0x200002f4

08002714 <__swhatbuf_r>:
 8002714:	b570      	push	{r4, r5, r6, lr}
 8002716:	460e      	mov	r6, r1
 8002718:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800271c:	2900      	cmp	r1, #0
 800271e:	b096      	sub	sp, #88	; 0x58
 8002720:	4614      	mov	r4, r2
 8002722:	461d      	mov	r5, r3
 8002724:	da07      	bge.n	8002736 <__swhatbuf_r+0x22>
 8002726:	2300      	movs	r3, #0
 8002728:	602b      	str	r3, [r5, #0]
 800272a:	89b3      	ldrh	r3, [r6, #12]
 800272c:	061a      	lsls	r2, r3, #24
 800272e:	d410      	bmi.n	8002752 <__swhatbuf_r+0x3e>
 8002730:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002734:	e00e      	b.n	8002754 <__swhatbuf_r+0x40>
 8002736:	466a      	mov	r2, sp
 8002738:	f000 f8bc 	bl	80028b4 <_fstat_r>
 800273c:	2800      	cmp	r0, #0
 800273e:	dbf2      	blt.n	8002726 <__swhatbuf_r+0x12>
 8002740:	9a01      	ldr	r2, [sp, #4]
 8002742:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002746:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800274a:	425a      	negs	r2, r3
 800274c:	415a      	adcs	r2, r3
 800274e:	602a      	str	r2, [r5, #0]
 8002750:	e7ee      	b.n	8002730 <__swhatbuf_r+0x1c>
 8002752:	2340      	movs	r3, #64	; 0x40
 8002754:	2000      	movs	r0, #0
 8002756:	6023      	str	r3, [r4, #0]
 8002758:	b016      	add	sp, #88	; 0x58
 800275a:	bd70      	pop	{r4, r5, r6, pc}

0800275c <__smakebuf_r>:
 800275c:	898b      	ldrh	r3, [r1, #12]
 800275e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002760:	079d      	lsls	r5, r3, #30
 8002762:	4606      	mov	r6, r0
 8002764:	460c      	mov	r4, r1
 8002766:	d507      	bpl.n	8002778 <__smakebuf_r+0x1c>
 8002768:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800276c:	6023      	str	r3, [r4, #0]
 800276e:	6123      	str	r3, [r4, #16]
 8002770:	2301      	movs	r3, #1
 8002772:	6163      	str	r3, [r4, #20]
 8002774:	b002      	add	sp, #8
 8002776:	bd70      	pop	{r4, r5, r6, pc}
 8002778:	ab01      	add	r3, sp, #4
 800277a:	466a      	mov	r2, sp
 800277c:	f7ff ffca 	bl	8002714 <__swhatbuf_r>
 8002780:	9900      	ldr	r1, [sp, #0]
 8002782:	4605      	mov	r5, r0
 8002784:	4630      	mov	r0, r6
 8002786:	f7ff fa75 	bl	8001c74 <_malloc_r>
 800278a:	b948      	cbnz	r0, 80027a0 <__smakebuf_r+0x44>
 800278c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002790:	059a      	lsls	r2, r3, #22
 8002792:	d4ef      	bmi.n	8002774 <__smakebuf_r+0x18>
 8002794:	f023 0303 	bic.w	r3, r3, #3
 8002798:	f043 0302 	orr.w	r3, r3, #2
 800279c:	81a3      	strh	r3, [r4, #12]
 800279e:	e7e3      	b.n	8002768 <__smakebuf_r+0xc>
 80027a0:	4b0d      	ldr	r3, [pc, #52]	; (80027d8 <__smakebuf_r+0x7c>)
 80027a2:	62b3      	str	r3, [r6, #40]	; 0x28
 80027a4:	89a3      	ldrh	r3, [r4, #12]
 80027a6:	6020      	str	r0, [r4, #0]
 80027a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027ac:	81a3      	strh	r3, [r4, #12]
 80027ae:	9b00      	ldr	r3, [sp, #0]
 80027b0:	6163      	str	r3, [r4, #20]
 80027b2:	9b01      	ldr	r3, [sp, #4]
 80027b4:	6120      	str	r0, [r4, #16]
 80027b6:	b15b      	cbz	r3, 80027d0 <__smakebuf_r+0x74>
 80027b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80027bc:	4630      	mov	r0, r6
 80027be:	f000 f88b 	bl	80028d8 <_isatty_r>
 80027c2:	b128      	cbz	r0, 80027d0 <__smakebuf_r+0x74>
 80027c4:	89a3      	ldrh	r3, [r4, #12]
 80027c6:	f023 0303 	bic.w	r3, r3, #3
 80027ca:	f043 0301 	orr.w	r3, r3, #1
 80027ce:	81a3      	strh	r3, [r4, #12]
 80027d0:	89a0      	ldrh	r0, [r4, #12]
 80027d2:	4305      	orrs	r5, r0
 80027d4:	81a5      	strh	r5, [r4, #12]
 80027d6:	e7cd      	b.n	8002774 <__smakebuf_r+0x18>
 80027d8:	08001acd 	.word	0x08001acd

080027dc <__malloc_lock>:
 80027dc:	4801      	ldr	r0, [pc, #4]	; (80027e4 <__malloc_lock+0x8>)
 80027de:	f7ff ba47 	b.w	8001c70 <__retarget_lock_acquire_recursive>
 80027e2:	bf00      	nop
 80027e4:	200002ec 	.word	0x200002ec

080027e8 <__malloc_unlock>:
 80027e8:	4801      	ldr	r0, [pc, #4]	; (80027f0 <__malloc_unlock+0x8>)
 80027ea:	f7ff ba42 	b.w	8001c72 <__retarget_lock_release_recursive>
 80027ee:	bf00      	nop
 80027f0:	200002ec 	.word	0x200002ec

080027f4 <_free_r>:
 80027f4:	b538      	push	{r3, r4, r5, lr}
 80027f6:	4605      	mov	r5, r0
 80027f8:	2900      	cmp	r1, #0
 80027fa:	d045      	beq.n	8002888 <_free_r+0x94>
 80027fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002800:	1f0c      	subs	r4, r1, #4
 8002802:	2b00      	cmp	r3, #0
 8002804:	bfb8      	it	lt
 8002806:	18e4      	addlt	r4, r4, r3
 8002808:	f7ff ffe8 	bl	80027dc <__malloc_lock>
 800280c:	4a1f      	ldr	r2, [pc, #124]	; (800288c <_free_r+0x98>)
 800280e:	6813      	ldr	r3, [r2, #0]
 8002810:	4610      	mov	r0, r2
 8002812:	b933      	cbnz	r3, 8002822 <_free_r+0x2e>
 8002814:	6063      	str	r3, [r4, #4]
 8002816:	6014      	str	r4, [r2, #0]
 8002818:	4628      	mov	r0, r5
 800281a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800281e:	f7ff bfe3 	b.w	80027e8 <__malloc_unlock>
 8002822:	42a3      	cmp	r3, r4
 8002824:	d90b      	bls.n	800283e <_free_r+0x4a>
 8002826:	6821      	ldr	r1, [r4, #0]
 8002828:	1862      	adds	r2, r4, r1
 800282a:	4293      	cmp	r3, r2
 800282c:	bf04      	itt	eq
 800282e:	681a      	ldreq	r2, [r3, #0]
 8002830:	685b      	ldreq	r3, [r3, #4]
 8002832:	6063      	str	r3, [r4, #4]
 8002834:	bf04      	itt	eq
 8002836:	1852      	addeq	r2, r2, r1
 8002838:	6022      	streq	r2, [r4, #0]
 800283a:	6004      	str	r4, [r0, #0]
 800283c:	e7ec      	b.n	8002818 <_free_r+0x24>
 800283e:	461a      	mov	r2, r3
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	b10b      	cbz	r3, 8002848 <_free_r+0x54>
 8002844:	42a3      	cmp	r3, r4
 8002846:	d9fa      	bls.n	800283e <_free_r+0x4a>
 8002848:	6811      	ldr	r1, [r2, #0]
 800284a:	1850      	adds	r0, r2, r1
 800284c:	42a0      	cmp	r0, r4
 800284e:	d10b      	bne.n	8002868 <_free_r+0x74>
 8002850:	6820      	ldr	r0, [r4, #0]
 8002852:	4401      	add	r1, r0
 8002854:	1850      	adds	r0, r2, r1
 8002856:	4283      	cmp	r3, r0
 8002858:	6011      	str	r1, [r2, #0]
 800285a:	d1dd      	bne.n	8002818 <_free_r+0x24>
 800285c:	6818      	ldr	r0, [r3, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	6053      	str	r3, [r2, #4]
 8002862:	4401      	add	r1, r0
 8002864:	6011      	str	r1, [r2, #0]
 8002866:	e7d7      	b.n	8002818 <_free_r+0x24>
 8002868:	d902      	bls.n	8002870 <_free_r+0x7c>
 800286a:	230c      	movs	r3, #12
 800286c:	602b      	str	r3, [r5, #0]
 800286e:	e7d3      	b.n	8002818 <_free_r+0x24>
 8002870:	6820      	ldr	r0, [r4, #0]
 8002872:	1821      	adds	r1, r4, r0
 8002874:	428b      	cmp	r3, r1
 8002876:	bf04      	itt	eq
 8002878:	6819      	ldreq	r1, [r3, #0]
 800287a:	685b      	ldreq	r3, [r3, #4]
 800287c:	6063      	str	r3, [r4, #4]
 800287e:	bf04      	itt	eq
 8002880:	1809      	addeq	r1, r1, r0
 8002882:	6021      	streq	r1, [r4, #0]
 8002884:	6054      	str	r4, [r2, #4]
 8002886:	e7c7      	b.n	8002818 <_free_r+0x24>
 8002888:	bd38      	pop	{r3, r4, r5, pc}
 800288a:	bf00      	nop
 800288c:	200000a0 	.word	0x200000a0

08002890 <_read_r>:
 8002890:	b538      	push	{r3, r4, r5, lr}
 8002892:	4d07      	ldr	r5, [pc, #28]	; (80028b0 <_read_r+0x20>)
 8002894:	4604      	mov	r4, r0
 8002896:	4608      	mov	r0, r1
 8002898:	4611      	mov	r1, r2
 800289a:	2200      	movs	r2, #0
 800289c:	602a      	str	r2, [r5, #0]
 800289e:	461a      	mov	r2, r3
 80028a0:	f7fd fde0 	bl	8000464 <_read>
 80028a4:	1c43      	adds	r3, r0, #1
 80028a6:	d102      	bne.n	80028ae <_read_r+0x1e>
 80028a8:	682b      	ldr	r3, [r5, #0]
 80028aa:	b103      	cbz	r3, 80028ae <_read_r+0x1e>
 80028ac:	6023      	str	r3, [r4, #0]
 80028ae:	bd38      	pop	{r3, r4, r5, pc}
 80028b0:	200002f4 	.word	0x200002f4

080028b4 <_fstat_r>:
 80028b4:	b538      	push	{r3, r4, r5, lr}
 80028b6:	4d07      	ldr	r5, [pc, #28]	; (80028d4 <_fstat_r+0x20>)
 80028b8:	2300      	movs	r3, #0
 80028ba:	4604      	mov	r4, r0
 80028bc:	4608      	mov	r0, r1
 80028be:	4611      	mov	r1, r2
 80028c0:	602b      	str	r3, [r5, #0]
 80028c2:	f7fd fe13 	bl	80004ec <_fstat>
 80028c6:	1c43      	adds	r3, r0, #1
 80028c8:	d102      	bne.n	80028d0 <_fstat_r+0x1c>
 80028ca:	682b      	ldr	r3, [r5, #0]
 80028cc:	b103      	cbz	r3, 80028d0 <_fstat_r+0x1c>
 80028ce:	6023      	str	r3, [r4, #0]
 80028d0:	bd38      	pop	{r3, r4, r5, pc}
 80028d2:	bf00      	nop
 80028d4:	200002f4 	.word	0x200002f4

080028d8 <_isatty_r>:
 80028d8:	b538      	push	{r3, r4, r5, lr}
 80028da:	4d06      	ldr	r5, [pc, #24]	; (80028f4 <_isatty_r+0x1c>)
 80028dc:	2300      	movs	r3, #0
 80028de:	4604      	mov	r4, r0
 80028e0:	4608      	mov	r0, r1
 80028e2:	602b      	str	r3, [r5, #0]
 80028e4:	f7fd fe11 	bl	800050a <_isatty>
 80028e8:	1c43      	adds	r3, r0, #1
 80028ea:	d102      	bne.n	80028f2 <_isatty_r+0x1a>
 80028ec:	682b      	ldr	r3, [r5, #0]
 80028ee:	b103      	cbz	r3, 80028f2 <_isatty_r+0x1a>
 80028f0:	6023      	str	r3, [r4, #0]
 80028f2:	bd38      	pop	{r3, r4, r5, pc}
 80028f4:	200002f4 	.word	0x200002f4

080028f8 <_init>:
 80028f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028fa:	bf00      	nop
 80028fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028fe:	bc08      	pop	{r3}
 8002900:	469e      	mov	lr, r3
 8002902:	4770      	bx	lr

08002904 <_fini>:
 8002904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002906:	bf00      	nop
 8002908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800290a:	bc08      	pop	{r3}
 800290c:	469e      	mov	lr, r3
 800290e:	4770      	bx	lr
