<stg><name>run_classification</name>


<trans_list>

<trans id="277" from="1" to="2">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="2" to="3">
<condition id="126">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="2" to="4">
<condition id="131">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="3" to="2">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="4" to="10">
<condition id="203">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="4" to="5">
<condition id="209">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="5" to="6">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="6" to="7">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="7" to="8">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="8" to="9">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="9" to="4">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="10" to="11">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="11" to="12">
<condition id="144">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="11" to="13">
<condition id="149">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="12" to="11">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="13" to="14">
<condition id="150">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="13" to="16">
<condition id="156">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="14" to="15">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="15" to="13">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="16" to="23">
<condition id="210">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="16" to="17">
<condition id="217">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="17" to="18">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="18" to="19">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="19" to="20">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="20" to="21">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="21" to="22">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="22" to="16">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="23" to="24">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="24" to="25">
<condition id="170">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="24" to="26">
<condition id="175">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="25" to="24">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="26" to="27">
<condition id="176">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="26" to="30">
<condition id="183">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="27" to="28">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="28" to="29">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="29" to="26">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="30" to="37">
<condition id="218">
<or_exp><and_exp><literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="30" to="31">
<condition id="225">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="31" to="32">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="32" to="33">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="33" to="34">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="34" to="35">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="35" to="36">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="36" to="30">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="37" to="38">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="38" to="39">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="39" to="40">
<condition id="198">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="40" to="41">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="41" to="39">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([80 x i32]* %input_r, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %outNeurons_0_i2 = phi i7 [ 0, %0 ], [ %outNeurons, %2 ]

]]></Node>
<StgValue><ssdm name="outNeurons_0_i2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="7">
<![CDATA[
:1  %tmp = zext i7 %outNeurons_0_i2 to i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %exitcond1 = icmp eq i7 %outNeurons_0_i2, -58

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 70, i64 70, i64 70)

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %outNeurons = add i7 %outNeurons_0_i2, 1

]]></Node>
<StgValue><ssdm name="outNeurons"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %.preheader.i14.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %bias_addr = getelementptr inbounds [150 x i8]* @bias_s, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8">
<![CDATA[
:1  %bias_load = load i8* %bias_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i14.preheader.preheader:0  br label %.preheader.i14.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8">
<![CDATA[
:1  %bias_load = load i8* %bias_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="8">
<![CDATA[
:2  %tmp_4 = sext i8 %bias_load to i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %resArray1_addr = getelementptr inbounds [70 x i32]* @resArray1, i32 0, i32 %tmp

]]></Node>
<StgValue><ssdm name="resArray1_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store i32 %tmp_4, i32* %resArray1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader.i14.preheader:0  %indvar_flatten = phi i13 [ %indvar_flatten_next, %.preheader.i14 ], [ 0, %.preheader.i14.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader.i14.preheader:1  %outNeurons_1_i1 = phi i7 [ %tmp_6_mid2_v, %.preheader.i14 ], [ 0, %.preheader.i14.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="outNeurons_1_i1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader.i14.preheader:2  %inNeurons_0_i1 = phi i7 [ %inNeurons, %.preheader.i14 ], [ 0, %.preheader.i14.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="inNeurons_0_i1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.i14.preheader:3  %exitcond_flatten = icmp eq i13 %indvar_flatten, -2592

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.i14.preheader:4  %indvar_flatten_next = add i13 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i14.preheader:5  br i1 %exitcond_flatten, label %runLayer.exit20.preheader, label %.preheader.i14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i14:2  %exitcond2 = icmp eq i7 %inNeurons_0_i1, -48

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader.i14:3  %inNeurons_0_i1_mid2 = select i1 %exitcond2, i7 0, i7 %inNeurons_0_i1

]]></Node>
<StgValue><ssdm name="inNeurons_0_i1_mid2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i14:4  %outNeurons_s = add i7 %outNeurons_1_i1, 1

]]></Node>
<StgValue><ssdm name="outNeurons_s"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader.i14:5  %tmp_6_mid2_v = select i1 %exitcond2, i7 %outNeurons_s, i7 %outNeurons_1_i1

]]></Node>
<StgValue><ssdm name="tmp_6_mid2_v"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="7">
<![CDATA[
.preheader.i14:7  %tmp_47_i_cast_mid2 = zext i7 %tmp_6_mid2_v to i13

]]></Node>
<StgValue><ssdm name="tmp_47_i_cast_mid2"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="7">
<![CDATA[
.preheader.i14:8  %tmp_9 = zext i7 %inNeurons_0_i1_mid2 to i32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="7">
<![CDATA[
.preheader.i14:12  %tmp_i_cast = zext i7 %inNeurons_0_i1_mid2 to i13

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.i14:13  %neuronIndex_i = mul i13 %tmp_i_cast, 70

]]></Node>
<StgValue><ssdm name="neuronIndex_i"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.i14:14  %tmp_49_i = add i13 %neuronIndex_i, %tmp_47_i_cast_mid2

]]></Node>
<StgValue><ssdm name="tmp_49_i"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="13">
<![CDATA[
.preheader.i14:15  %tmp_49_i_cast = zext i13 %tmp_49_i to i32

]]></Node>
<StgValue><ssdm name="tmp_49_i_cast"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i14:16  %weights_addr = getelementptr inbounds [11200 x i8]* @weights_s, i32 0, i32 %tmp_49_i_cast

]]></Node>
<StgValue><ssdm name="weights_addr"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="14">
<![CDATA[
.preheader.i14:17  %weights_load = load i8* %weights_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_load"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i14:19  %input_r_addr = getelementptr [80 x i32]* %input_r, i32 0, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="7">
<![CDATA[
.preheader.i14:20  %input_r_load = load i32* %input_r_addr, align 4

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i14:27  %inNeurons = add i7 %inNeurons_0_i1_mid2, 1

]]></Node>
<StgValue><ssdm name="inNeurons"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="14">
<![CDATA[
.preheader.i14:17  %weights_load = load i8* %weights_addr, align 1

]]></Node>
<StgValue><ssdm name="weights_load"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="7">
<![CDATA[
.preheader.i14:20  %input_r_load = load i32* %input_r_addr, align 4

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="8">
<![CDATA[
.preheader.i14:18  %tmp_5 = sext i8 %weights_load to i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i14:21  %tmp_8 = mul nsw i32 %input_r_load, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="7">
<![CDATA[
.preheader.i14:6  %tmp_6_mid2 = zext i7 %tmp_6_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_6_mid2"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i14:21  %tmp_8 = mul nsw i32 %input_r_load, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i14:22  %resArray1_addr_1 = getelementptr inbounds [70 x i32]* @resArray1, i32 0, i32 %tmp_6_mid2

]]></Node>
<StgValue><ssdm name="resArray1_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="7">
<![CDATA[
.preheader.i14:23  %resArray1_load = load i32* %resArray1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="resArray1_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.i14:0  call void (...)* @_ssdm_op_SpecLoopName([38 x i8]* @runLayer_outerloop_r)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i14:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5600, i64 5600, i64 5600)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.i14:9  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i14:10  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.i14:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="7">
<![CDATA[
.preheader.i14:23  %resArray1_load = load i32* %resArray1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="resArray1_load"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i14:24  %tmp_1 = add nsw i32 %resArray1_load, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader.i14:25  store i32 %tmp_1, i32* %resArray1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.i14:26  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str2, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i14:28  br label %.preheader.i14.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
runLayer.exit20.preheader:0  br label %runLayer.exit20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
runLayer.exit20:0  %i_0_i1 = phi i7 [ %i, %._crit_edge.i27 ], [ 0, %runLayer.exit20.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i1"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
runLayer.exit20:1  %exitcond_i1 = icmp eq i7 %i_0_i1, -58

]]></Node>
<StgValue><ssdm name="exitcond_i1"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
runLayer.exit20:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 70, i64 70, i64 70)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
runLayer.exit20:3  %i = add i7 %i_0_i1, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
runLayer.exit20:4  br i1 %exitcond_i1, label %relu.exit28.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="7">
<![CDATA[
:1  %tmp_7 = zext i7 %i_0_i1 to i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %resArray1_addr_2 = getelementptr inbounds [70 x i32]* @resArray1, i32 0, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="resArray1_addr_2"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="7">
<![CDATA[
:3  %resArray1_load_1 = load i32* %resArray1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="resArray1_load_1"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
relu.exit28.preheader:0  br label %relu.exit28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="7">
<![CDATA[
:3  %resArray1_load_1 = load i32* %resArray1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="resArray1_load_1"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %resArray1_load_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_2, label %4, label %._crit_edge.i27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:0  store i32 0, i32* %resArray1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i27:0  br label %runLayer.exit20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
relu.exit28:0  %outNeurons_0_i1 = phi i7 [ %outNeurons_1, %5 ], [ 0, %relu.exit28.preheader ]

]]></Node>
<StgValue><ssdm name="outNeurons_0_i1"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="7">
<![CDATA[
relu.exit28:1  %tmp_s = zext i7 %outNeurons_0_i1 to i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
relu.exit28:2  %exitcond7 = icmp eq i7 %outNeurons_0_i1, -58

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
relu.exit28:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 70, i64 70, i64 70)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
relu.exit28:4  %outNeurons_1 = add i7 %outNeurons_0_i1, 1

]]></Node>
<StgValue><ssdm name="outNeurons_1"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
relu.exit28:5  br i1 %exitcond7, label %.preheader.i4.preheader.preheader, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="7">
<![CDATA[
:0  %neuron_assign = zext i7 %outNeurons_0_i1 to i8

]]></Node>
<StgValue><ssdm name="neuron_assign"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_57_i = add i8 %neuron_assign, 70

]]></Node>
<StgValue><ssdm name="tmp_57_i"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="8">
<![CDATA[
:2  %tmp_57_i_cast = zext i8 %tmp_57_i to i32

]]></Node>
<StgValue><ssdm name="tmp_57_i_cast"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %bias_addr_1 = getelementptr inbounds [150 x i8]* @bias_s, i32 0, i32 %tmp_57_i_cast

]]></Node>
<StgValue><ssdm name="bias_addr_1"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8">
<![CDATA[
:4  %bias_load_1 = load i8* %bias_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bias_load_1"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i4.preheader.preheader:0  br label %.preheader.i4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="126" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8">
<![CDATA[
:4  %bias_load_1 = load i8* %bias_addr_1, align 1

]]></Node>
<StgValue><ssdm name="bias_load_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="127" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:5  %p_shl = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %bias_load_1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="11">
<![CDATA[
:6  %p_shl_cast = sext i11 %p_shl to i12

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:7  %p_shl1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %bias_load_1, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="9">
<![CDATA[
:8  %p_shl1_cast = sext i9 %p_shl1 to i12

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:9  %tmp_60_i = add i12 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_60_i"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="12">
<![CDATA[
:10  %tmp_6 = sext i12 %tmp_60_i to i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %resArray2_addr = getelementptr inbounds [70 x i32]* @resArray2, i32 0, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="resArray2_addr"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:12  store i32 %tmp_6, i32* %resArray2_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %relu.exit28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader.i4.preheader:0  %indvar_flatten1 = phi i13 [ %indvar_flatten_next1, %.preheader.i4 ], [ 0, %.preheader.i4.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader.i4.preheader:1  %outNeurons_1_i3 = phi i7 [ %tmp_12_mid2_v, %.preheader.i4 ], [ 0, %.preheader.i4.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="outNeurons_1_i3"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader.i4.preheader:2  %inNeurons_0_i6 = phi i7 [ %inNeurons_1, %.preheader.i4 ], [ 0, %.preheader.i4.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="inNeurons_0_i6"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.i4.preheader:3  %exitcond_flatten1 = icmp eq i13 %indvar_flatten1, -3292

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.i4.preheader:4  %indvar_flatten_next1 = add i13 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i4.preheader:5  br i1 %exitcond_flatten1, label %runLayer.exit10.preheader, label %.preheader.i4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i4:2  %exitcond3 = icmp eq i7 %inNeurons_0_i6, -58

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader.i4:3  %inNeurons_0_i6_mid2 = select i1 %exitcond3, i7 0, i7 %inNeurons_0_i6

]]></Node>
<StgValue><ssdm name="inNeurons_0_i6_mid2"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i4:4  %outNeurons_2 = add i7 %outNeurons_1_i3, 1

]]></Node>
<StgValue><ssdm name="outNeurons_2"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader.i4:5  %tmp_12_mid2_v = select i1 %exitcond3, i7 %outNeurons_2, i7 %outNeurons_1_i3

]]></Node>
<StgValue><ssdm name="tmp_12_mid2_v"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="7">
<![CDATA[
.preheader.i4:7  %tmp23_cast_mid2_v_v = zext i7 %tmp_12_mid2_v to i13

]]></Node>
<StgValue><ssdm name="tmp23_cast_mid2_v_v"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.i4:8  %tmp23_cast_mid2_v = add i13 %tmp23_cast_mid2_v_v, -2592

]]></Node>
<StgValue><ssdm name="tmp23_cast_mid2_v"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i4:29  %inNeurons_1 = add i7 %inNeurons_0_i6_mid2, 1

]]></Node>
<StgValue><ssdm name="inNeurons_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="13">
<![CDATA[
.preheader.i4:9  %tmp23_cast_mid2 = zext i13 %tmp23_cast_mid2_v to i14

]]></Node>
<StgValue><ssdm name="tmp23_cast_mid2"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="7">
<![CDATA[
.preheader.i4:10  %tmp_10 = zext i7 %inNeurons_0_i6_mid2 to i32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="7">
<![CDATA[
.preheader.i4:14  %tmp_i2_cast = zext i7 %inNeurons_0_i6_mid2 to i14

]]></Node>
<StgValue><ssdm name="tmp_i2_cast"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.i4:15  %neuronIndex_i3 = mul i14 %tmp_i2_cast, 70

]]></Node>
<StgValue><ssdm name="neuronIndex_i3"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.i4:16  %tmp_49_i9 = add i14 %tmp23_cast_mid2, %neuronIndex_i3

]]></Node>
<StgValue><ssdm name="tmp_49_i9"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="14">
<![CDATA[
.preheader.i4:17  %tmp_49_i9_cast = zext i14 %tmp_49_i9 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_i9_cast"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i4:18  %weights_addr_1 = getelementptr inbounds [11200 x i8]* @weights_s, i32 0, i32 %tmp_49_i9_cast

]]></Node>
<StgValue><ssdm name="weights_addr_1"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="14">
<![CDATA[
.preheader.i4:19  %weights_load_1 = load i8* %weights_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_load_1"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i4:21  %resArray1_addr_3 = getelementptr inbounds [70 x i32]* @resArray1, i32 0, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="resArray1_addr_3"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="7">
<![CDATA[
.preheader.i4:22  %resArray1_load_2 = load i32* %resArray1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="resArray1_load_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="159" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="14">
<![CDATA[
.preheader.i4:19  %weights_load_1 = load i8* %weights_addr_1, align 1

]]></Node>
<StgValue><ssdm name="weights_load_1"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="7">
<![CDATA[
.preheader.i4:22  %resArray1_load_2 = load i32* %resArray1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="resArray1_load_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="161" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="8">
<![CDATA[
.preheader.i4:20  %tmp_12 = sext i8 %weights_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="162" st_id="20" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i4:23  %tmp_13 = mul nsw i32 %resArray1_load_2, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="163" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="7">
<![CDATA[
.preheader.i4:6  %tmp_12_mid2 = zext i7 %tmp_12_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_12_mid2"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i4:23  %tmp_13 = mul nsw i32 %resArray1_load_2, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i4:24  %resArray2_addr_1 = getelementptr inbounds [70 x i32]* @resArray2, i32 0, i32 %tmp_12_mid2

]]></Node>
<StgValue><ssdm name="resArray2_addr_1"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="7">
<![CDATA[
.preheader.i4:25  %resArray2_load = load i32* %resArray2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="resArray2_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="167" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.i4:0  call void (...)* @_ssdm_op_SpecLoopName([38 x i8]* @runLayer_outerloop_r)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i4:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4900, i64 4900, i64 4900)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="169" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.i4:11  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i4:12  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="171" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.i4:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="7">
<![CDATA[
.preheader.i4:25  %resArray2_load = load i32* %resArray2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="resArray2_load"/></StgValue>
</operation>

<operation id="173" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i4:26  %tmp_14 = add nsw i32 %resArray2_load, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="174" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader.i4:27  store i32 %tmp_14, i32* %resArray2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.i4:28  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str2, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="176" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i4:30  br label %.preheader.i4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="177" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
runLayer.exit10.preheader:0  br label %runLayer.exit10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="178" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
runLayer.exit10:0  %i_0_i = phi i7 [ %i_1, %._crit_edge.i ], [ 0, %runLayer.exit10.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
runLayer.exit10:1  %exitcond_i = icmp eq i7 %i_0_i, -58

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="180" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
runLayer.exit10:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 70, i64 70, i64 70)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="181" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
runLayer.exit10:3  %i_1 = add i7 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="182" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
runLayer.exit10:4  br i1 %exitcond_i, label %relu.exit.preheader, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="7">
<![CDATA[
:1  %tmp_15 = zext i7 %i_0_i to i32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="184" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %resArray2_addr_2 = getelementptr inbounds [70 x i32]* @resArray2, i32 0, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="resArray2_addr_2"/></StgValue>
</operation>

<operation id="185" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="7">
<![CDATA[
:3  %resArray2_load_1 = load i32* %resArray2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="resArray2_load_1"/></StgValue>
</operation>

<operation id="186" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
relu.exit.preheader:0  br label %relu.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="187" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="7">
<![CDATA[
:3  %resArray2_load_1 = load i32* %resArray2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="resArray2_load_1"/></StgValue>
</operation>

<operation id="189" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %resArray2_load_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="190" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_16, label %7, label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:0  store i32 0, i32* %resArray2_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:0  br label %runLayer.exit10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="194" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
relu.exit:0  %outNeurons_0_i = phi i4 [ %outNeurons_3, %8 ], [ 0, %relu.exit.preheader ]

]]></Node>
<StgValue><ssdm name="outNeurons_0_i"/></StgValue>
</operation>

<operation id="195" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="4">
<![CDATA[
relu.exit:1  %tmp_17 = zext i4 %outNeurons_0_i to i32

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="196" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
relu.exit:2  %exitcond4 = icmp eq i4 %outNeurons_0_i, -6

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="197" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
relu.exit:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="198" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
relu.exit:4  %outNeurons_3 = add i4 %outNeurons_0_i, 1

]]></Node>
<StgValue><ssdm name="outNeurons_3"/></StgValue>
</operation>

<operation id="199" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
relu.exit:5  br i1 %exitcond4, label %.preheader.i.preheader.preheader, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="4">
<![CDATA[
:0  %neuron_assign_1 = zext i4 %outNeurons_0_i to i8

]]></Node>
<StgValue><ssdm name="neuron_assign_1"/></StgValue>
</operation>

<operation id="201" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_57_i1 = add i8 %neuron_assign_1, -116

]]></Node>
<StgValue><ssdm name="tmp_57_i1"/></StgValue>
</operation>

<operation id="202" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="8">
<![CDATA[
:2  %tmp_57_i1_cast = zext i8 %tmp_57_i1 to i32

]]></Node>
<StgValue><ssdm name="tmp_57_i1_cast"/></StgValue>
</operation>

<operation id="203" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %bias_addr_2 = getelementptr inbounds [150 x i8]* @bias_s, i32 0, i32 %tmp_57_i1_cast

]]></Node>
<StgValue><ssdm name="bias_addr_2"/></StgValue>
</operation>

<operation id="204" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8">
<![CDATA[
:4  %bias_load_2 = load i8* %bias_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bias_load_2"/></StgValue>
</operation>

<operation id="205" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader.preheader:0  br label %.preheader.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="206" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8">
<![CDATA[
:4  %bias_load_2 = load i8* %bias_addr_2, align 1

]]></Node>
<StgValue><ssdm name="bias_load_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="207" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="8">
<![CDATA[
:5  %tmp_58_i1 = sext i8 %bias_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_58_i1"/></StgValue>
</operation>

<operation id="208" st_id="28" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp_60_i1 = mul i16 %tmp_58_i1, 100

]]></Node>
<StgValue><ssdm name="tmp_60_i1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="209" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="16">
<![CDATA[
:7  %tmp_18 = sext i16 %tmp_60_i1 to i32

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="210" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %resArray1_addr_4 = getelementptr inbounds [70 x i32]* @resArray1, i32 0, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="resArray1_addr_4"/></StgValue>
</operation>

<operation id="211" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:9  store i32 %tmp_18, i32* %resArray1_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %relu.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="213" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.i.preheader:0  %indvar_flatten2 = phi i10 [ %indvar_flatten_next2, %.preheader.i ], [ 0, %.preheader.i.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="214" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader.i.preheader:1  %outNeurons_1_i = phi i4 [ %tmp_23_mid2_v, %.preheader.i ], [ 0, %.preheader.i.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="outNeurons_1_i"/></StgValue>
</operation>

<operation id="215" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader.i.preheader:2  %inNeurons_0_i = phi i7 [ %inNeurons_2, %.preheader.i ], [ 0, %.preheader.i.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="inNeurons_0_i"/></StgValue>
</operation>

<operation id="216" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i.preheader:3  %exitcond_flatten2 = icmp eq i10 %indvar_flatten2, -324

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="217" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i.preheader:4  %indvar_flatten_next2 = add i10 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="218" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.preheader:5  br i1 %exitcond_flatten2, label %runLayer.exit, label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i:2  %exitcond5 = icmp eq i7 %inNeurons_0_i, -58

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="220" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader.i:3  %inNeurons_0_i_mid2 = select i1 %exitcond5, i7 0, i7 %inNeurons_0_i

]]></Node>
<StgValue><ssdm name="inNeurons_0_i_mid2"/></StgValue>
</operation>

<operation id="221" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:4  %outNeurons_4 = add i4 %outNeurons_1_i, 1

]]></Node>
<StgValue><ssdm name="outNeurons_4"/></StgValue>
</operation>

<operation id="222" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.i:5  %tmp_23_mid2_v = select i1 %exitcond5, i4 %outNeurons_4, i4 %outNeurons_1_i

]]></Node>
<StgValue><ssdm name="tmp_23_mid2_v"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="223" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="4">
<![CDATA[
.preheader.i:7  %tmp2_mid2_v = zext i4 %tmp_23_mid2_v to i14

]]></Node>
<StgValue><ssdm name="tmp2_mid2_v"/></StgValue>
</operation>

<operation id="224" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.i:8  %tmp2_mid2 = add i14 %tmp2_mid2_v, -5884

]]></Node>
<StgValue><ssdm name="tmp2_mid2"/></StgValue>
</operation>

<operation id="225" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
.preheader.i:13  %p_shl_i = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %inNeurons_0_i_mid2, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_i"/></StgValue>
</operation>

<operation id="226" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader.i:14  %p_shl1_i = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %inNeurons_0_i_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl1_i"/></StgValue>
</operation>

<operation id="227" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="8">
<![CDATA[
.preheader.i:15  %p_shl1_i15_cast = zext i8 %p_shl1_i to i10

]]></Node>
<StgValue><ssdm name="p_shl1_i15_cast"/></StgValue>
</operation>

<operation id="228" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:16  %neuronIndex = add i10 %p_shl1_i15_cast, %p_shl_i

]]></Node>
<StgValue><ssdm name="neuronIndex"/></StgValue>
</operation>

<operation id="229" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="14" op_0_bw="10">
<![CDATA[
.preheader.i:17  %tmp_46_i17_cast = zext i10 %neuronIndex to i14

]]></Node>
<StgValue><ssdm name="tmp_46_i17_cast"/></StgValue>
</operation>

<operation id="230" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.i:18  %tmp_49_i1 = add i14 %tmp_46_i17_cast, %tmp2_mid2

]]></Node>
<StgValue><ssdm name="tmp_49_i1"/></StgValue>
</operation>

<operation id="231" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.i:31  %inNeurons_2 = add i7 %inNeurons_0_i_mid2, 1

]]></Node>
<StgValue><ssdm name="inNeurons_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="232" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="7">
<![CDATA[
.preheader.i:9  %tmp_19 = zext i7 %inNeurons_0_i_mid2 to i32

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="233" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="14">
<![CDATA[
.preheader.i:19  %tmp_49_i20_cast = zext i14 %tmp_49_i1 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_i20_cast"/></StgValue>
</operation>

<operation id="234" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i:20  %weights_addr_2 = getelementptr inbounds [11200 x i8]* @weights_s, i32 0, i32 %tmp_49_i20_cast

]]></Node>
<StgValue><ssdm name="weights_addr_2"/></StgValue>
</operation>

<operation id="235" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="14">
<![CDATA[
.preheader.i:21  %weights_load_2 = load i8* %weights_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_load_2"/></StgValue>
</operation>

<operation id="236" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i:23  %resArray2_addr_3 = getelementptr inbounds [70 x i32]* @resArray2, i32 0, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="resArray2_addr_3"/></StgValue>
</operation>

<operation id="237" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="7">
<![CDATA[
.preheader.i:24  %resArray2_load_2 = load i32* %resArray2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="resArray2_load_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="238" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="14">
<![CDATA[
.preheader.i:21  %weights_load_2 = load i8* %weights_addr_2, align 1

]]></Node>
<StgValue><ssdm name="weights_load_2"/></StgValue>
</operation>

<operation id="239" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="7">
<![CDATA[
.preheader.i:24  %resArray2_load_2 = load i32* %resArray2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="resArray2_load_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="240" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="8">
<![CDATA[
.preheader.i:22  %tmp_21 = sext i8 %weights_load_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="241" st_id="34" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:25  %tmp_22 = mul nsw i32 %tmp_21, %resArray2_load_2

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="242" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="4">
<![CDATA[
.preheader.i:6  %tmp_23_mid2 = zext i4 %tmp_23_mid2_v to i32

]]></Node>
<StgValue><ssdm name="tmp_23_mid2"/></StgValue>
</operation>

<operation id="243" st_id="35" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:25  %tmp_22 = mul nsw i32 %tmp_21, %resArray2_load_2

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="244" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i:26  %resArray1_addr_5 = getelementptr inbounds [70 x i32]* @resArray1, i32 0, i32 %tmp_23_mid2

]]></Node>
<StgValue><ssdm name="resArray1_addr_5"/></StgValue>
</operation>

<operation id="245" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="7">
<![CDATA[
.preheader.i:27  %resArray1_load_4 = load i32* %resArray1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="resArray1_load_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="246" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.i:0  call void (...)* @_ssdm_op_SpecLoopName([38 x i8]* @runLayer_outerloop_r)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 700, i64 700, i64 700)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="248" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.i:10  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.i:11  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="250" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.i:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="7">
<![CDATA[
.preheader.i:27  %resArray1_load_4 = load i32* %resArray1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="resArray1_load_4"/></StgValue>
</operation>

<operation id="252" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:28  %tmp_23 = add nsw i32 %tmp_22, %resArray1_load_4

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="253" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.preheader.i:29  store i32 %tmp_23, i32* %resArray1_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.i:30  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str2, i32 %tmp_20)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="255" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i:32  br label %.preheader.i.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="256" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
runLayer.exit:0  %max = load i32* getelementptr inbounds ([70 x i32]* @resArray1, i32 0, i32 0), align 4

]]></Node>
<StgValue><ssdm name="max"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="257" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
runLayer.exit:0  %max = load i32* getelementptr inbounds ([70 x i32]* @resArray1, i32 0, i32 0), align 4

]]></Node>
<StgValue><ssdm name="max"/></StgValue>
</operation>

<operation id="258" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
runLayer.exit:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="259" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %max_0_i = phi i32 [ %max, %runLayer.exit ], [ %max_1_max_0_i, %._crit_edge.i32 ]

]]></Node>
<StgValue><ssdm name="max_0_i"/></StgValue>
</operation>

<operation id="260" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %max_index_0_i = phi i8 [ 0, %runLayer.exit ], [ %max_index_max_index_s, %._crit_edge.i32 ]

]]></Node>
<StgValue><ssdm name="max_index_0_i"/></StgValue>
</operation>

<operation id="261" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2  %max_index = phi i4 [ 1, %runLayer.exit ], [ %i_2, %._crit_edge.i32 ]

]]></Node>
<StgValue><ssdm name="max_index"/></StgValue>
</operation>

<operation id="262" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="4">
<![CDATA[
:3  %max_index_cast = zext i4 %max_index to i8

]]></Node>
<StgValue><ssdm name="max_index_cast"/></StgValue>
</operation>

<operation id="263" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %exitcond = icmp eq i4 %max_index, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="264" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="265" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %softmax_lite.exit, label %._crit_edge.i32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.i32:1  %tmp_24 = zext i4 %max_index to i32

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="267" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i32:2  %resArray1_addr_6 = getelementptr inbounds [70 x i32]* @resArray1, i32 0, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="resArray1_addr_6"/></StgValue>
</operation>

<operation id="268" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.i32:3  %max_1 = load i32* %resArray1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>

<operation id="269" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.i32:7  %i_2 = add i4 %max_index, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="270" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="8">
<![CDATA[
softmax_lite.exit:0  ret i8 %max_index_0_i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="271" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="7">
<![CDATA[
._crit_edge.i32:3  %max_1 = load i32* %resArray1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="272" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.i32:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i32:4  %tmp_25 = icmp sgt i32 %max_1, %max_0_i

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="274" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i32:5  %max_1_max_0_i = select i1 %tmp_25, i32 %max_1, i32 %max_0_i

]]></Node>
<StgValue><ssdm name="max_1_max_0_i"/></StgValue>
</operation>

<operation id="275" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i32:6  %max_index_max_index_s = select i1 %tmp_25, i8 %max_index_cast, i8 %max_index_0_i

]]></Node>
<StgValue><ssdm name="max_index_max_index_s"/></StgValue>
</operation>

<operation id="276" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i32:8  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
