<profile>

<section name = "Vivado HLS Report for 'network'" level="0">
<item name = "Date">Sun Dec  1 11:47:03 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">HLS</item>
<item name = "Solution">network</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.585</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">706018, 1907035, 706018, 1907035, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_padding2d_fix16_fu_307">padding2d_fix16, 157, 28354, 157, 28354, none</column>
<column name="grp_max_pooling2d_fix16_fu_325">max_pooling2d_fix16, 4441, 34977, 4441, 34977, none</column>
<column name="grp_depthwise_conv2d_fix_2_fu_346">depthwise_conv2d_fix_2, 141601, 565409, 141601, 565409, none</column>
<column name="grp_depthwise_conv2d_fix_1_fu_370">depthwise_conv2d_fix_1, 17769, 70801, 17769, 70801, none</column>
<column name="grp_pointwise_conv2d_fix_3_fu_394">pointwise_conv2d_fix_3, 110257, 110257, 110257, 110257, none</column>
<column name="grp_pointwise_conv2d_fix_1_fu_404">pointwise_conv2d_fix_1, 105305, 105305, 105305, 105305, none</column>
<column name="grp_pointwise_conv2d_fix_2_fu_414">pointwise_conv2d_fix_2, 13857, 13857, 13857, 13857, none</column>
<column name="grp_pointwise_conv2d_fix_4_fu_424">pointwise_conv2d_fix_4, 52585, 52585, 52585, 52585, none</column>
<column name="grp_up_sampling2d_fix16_fu_432">up_sampling2d_fix16, 3377, 26017, 3377, 26017, none</column>
<column name="grp_pointwise_conv2d_fix_fu_453">pointwise_conv2d_fix, 51121, 51121, 51121, 51121, none</column>
<column name="grp_depthwise_conv2d_fix_fu_463">depthwise_conv2d_fix, 34553, 34553, 34553, 34553, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">784, 784, 1, -, -, 784, no</column>
<column name="- Loop 2">1568, 1568, 2, -, -, 784, no</column>
<column name="- Loop 3">785, 785, 3, 1, 1, 784, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 169</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, 8, 2612, 5423</column>
<column name="Memory">37, -, 128, 12</column>
<column name="Multiplexer">-, -, -, 1287</column>
<column name="Register">-, -, 210, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">13, 3, 2, 12</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_depthwise_conv2d_fix_fu_463">depthwise_conv2d_fix, 0, 1, 136, 336</column>
<column name="grp_depthwise_conv2d_fix_1_fu_370">depthwise_conv2d_fix_1, 0, 1, 187, 539</column>
<column name="grp_depthwise_conv2d_fix_2_fu_346">depthwise_conv2d_fix_2, 0, 1, 217, 599</column>
<column name="grp_max_pooling2d_fix16_fu_325">max_pooling2d_fix16, 0, 0, 199, 632</column>
<column name="network_AXILiteS_s_axi_U">network_AXILiteS_s_axi, 0, 0, 68, 104</column>
<column name="grp_padding2d_fix16_fu_307">padding2d_fix16, 0, 0, 452, 958</column>
<column name="grp_pointwise_conv2d_fix_fu_453">pointwise_conv2d_fix, 0, 1, 240, 291</column>
<column name="grp_pointwise_conv2d_fix_1_fu_404">pointwise_conv2d_fix_1, 1, 1, 267, 417</column>
<column name="grp_pointwise_conv2d_fix_2_fu_414">pointwise_conv2d_fix_2, 0, 1, 260, 435</column>
<column name="grp_pointwise_conv2d_fix_3_fu_394">pointwise_conv2d_fix_3, 1, 1, 270, 420</column>
<column name="grp_pointwise_conv2d_fix_4_fu_424">pointwise_conv2d_fix_4, 0, 1, 185, 353</column>
<column name="grp_up_sampling2d_fix16_fu_432">up_sampling2d_fix16, 0, 0, 131, 339</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="MemBank_A_U">network_MemBank_A, 16, 0, 0, 14400, 16, 1, 230400</column>
<column name="MemBank_B_U">network_MemBank_A, 16, 0, 0, 14400, 16, 1, 230400</column>
<column name="MemBank_Out_U">network_MemBank_Out, 1, 0, 0, 784, 16, 1, 12544</column>
<column name="SeparableConv2D_1_b_1_U">network_SeparableConv2D_1_b_1, 0, 32, 4, 16, 16, 1, 256</column>
<column name="SeparableConv2D_4_b_s_U">network_SeparableConv2D_1_b_1, 0, 32, 4, 16, 16, 1, 256</column>
<column name="SeparableConv2D_1_w_1_U">network_SeparableConv2D_1_w_1, 1, 0, 0, 144, 16, 1, 2304</column>
<column name="SeparableConv2D_2_b_1_U">network_SeparableConv2D_2_b_1, 0, 32, 2, 8, 16, 1, 128</column>
<column name="SeparableConv2D_3_b_1_U">network_SeparableConv2D_2_b_1, 0, 32, 2, 8, 16, 1, 128</column>
<column name="SeparableConv2D_2_w_1_U">network_SeparableConv2D_2_w_1, 1, 0, 0, 72, 16, 1, 1152</column>
<column name="SeparableConv2D_3_w_1_U">network_SeparableConv2D_3_w_1, 1, 0, 0, 72, 16, 1, 1152</column>
<column name="SeparableConv2D_4_w_1_U">network_SeparableConv2D_4_w_1, 1, 0, 0, 144, 16, 1, 2304</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_477_p2">+, 0, 0, 14, 10, 1</column>
<column name="i_2_fu_499_p2">+, 0, 0, 14, 10, 1</column>
<column name="i_3_fu_516_p2">+, 0, 0, 14, 10, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state43_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state44_io">and, 0, 0, 2, 1, 1</column>
<column name="input_data_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="input_data_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_user_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="output_data_V_user_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_fu_471_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="input_data_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_data_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_data_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="output_data_V_user_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_51_fu_493_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="tmp_53_fu_510_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="tmp_last_V_fu_533_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="tmp_user_V_fu_527_p2">icmp, 0, 0, 13, 10, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state46">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="MemBank_A_address0">56, 13, 14, 182</column>
<column name="MemBank_A_ce0">56, 13, 1, 13</column>
<column name="MemBank_A_d0">38, 7, 16, 112</column>
<column name="MemBank_A_we0">38, 7, 1, 7</column>
<column name="MemBank_B_address0">56, 13, 14, 182</column>
<column name="MemBank_B_ce0">56, 13, 1, 13</column>
<column name="MemBank_B_d0">38, 7, 16, 112</column>
<column name="MemBank_B_we0">38, 7, 1, 7</column>
<column name="MemBank_Out_address0">15, 3, 10, 30</column>
<column name="SeparableConv2D_1_b_1_ce0">9, 2, 1, 2</column>
<column name="SeparableConv2D_1_w_1_ce0">9, 2, 1, 2</column>
<column name="SeparableConv2D_2_b_1_ce0">9, 2, 1, 2</column>
<column name="SeparableConv2D_2_w_1_ce0">9, 2, 1, 2</column>
<column name="SeparableConv2D_3_b_1_ce0">9, 2, 1, 2</column>
<column name="SeparableConv2D_3_w_1_ce0">9, 2, 1, 2</column>
<column name="SeparableConv2D_4_b_s_ce0">9, 2, 1, 2</column>
<column name="SeparableConv2D_4_w_1_ce0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">197, 45, 1, 45</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="grp_depthwise_conv2d_fix_1_fu_370_bias_q0">15, 3, 16, 48</column>
<column name="grp_depthwise_conv2d_fix_1_fu_370_input_height">15, 3, 6, 18</column>
<column name="grp_depthwise_conv2d_fix_1_fu_370_input_width">15, 3, 6, 18</column>
<column name="grp_depthwise_conv2d_fix_1_fu_370_kernel_0_q0">15, 3, 16, 48</column>
<column name="grp_depthwise_conv2d_fix_1_fu_370_output_height">15, 3, 5, 15</column>
<column name="grp_depthwise_conv2d_fix_1_fu_370_output_width">15, 3, 5, 15</column>
<column name="grp_depthwise_conv2d_fix_2_fu_346_bias_q0">15, 3, 16, 48</column>
<column name="grp_depthwise_conv2d_fix_2_fu_346_input_height">15, 3, 7, 21</column>
<column name="grp_depthwise_conv2d_fix_2_fu_346_input_width">15, 3, 6, 18</column>
<column name="grp_depthwise_conv2d_fix_2_fu_346_kernel_0_q0">15, 3, 16, 48</column>
<column name="grp_depthwise_conv2d_fix_2_fu_346_output_height">15, 3, 6, 18</column>
<column name="grp_depthwise_conv2d_fix_2_fu_346_output_width">15, 3, 6, 18</column>
<column name="grp_max_pooling2d_fix16_fu_325_input_height">15, 3, 7, 21</column>
<column name="grp_max_pooling2d_fix16_fu_325_input_width">15, 3, 6, 18</column>
<column name="grp_max_pooling2d_fix16_fu_325_output_depth">15, 3, 6, 18</column>
<column name="grp_max_pooling2d_fix16_fu_325_output_height">15, 3, 5, 15</column>
<column name="grp_max_pooling2d_fix16_fu_325_output_width">15, 3, 5, 15</column>
<column name="grp_padding2d_fix16_fu_307_input_depth">21, 4, 7, 28</column>
<column name="grp_padding2d_fix16_fu_307_input_height">21, 4, 6, 24</column>
<column name="grp_padding2d_fix16_fu_307_input_width">21, 4, 6, 24</column>
<column name="grp_up_sampling2d_fix16_fu_432_input_height">15, 3, 5, 15</column>
<column name="grp_up_sampling2d_fix16_fu_432_input_width">15, 3, 5, 15</column>
<column name="grp_up_sampling2d_fix16_fu_432_output_depth">15, 3, 6, 18</column>
<column name="grp_up_sampling2d_fix16_fu_432_output_height">15, 3, 6, 18</column>
<column name="grp_up_sampling2d_fix16_fu_432_output_width">15, 3, 6, 18</column>
<column name="i1_reg_285">9, 2, 10, 20</column>
<column name="i2_reg_296">9, 2, 10, 20</column>
<column name="i_reg_274">9, 2, 10, 20</column>
<column name="input_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="input_data_V_data_V_0_data_out">9, 2, 16, 32</column>
<column name="input_data_V_data_V_0_state">15, 3, 2, 6</column>
<column name="input_data_V_dest_V_0_state">15, 3, 2, 6</column>
<column name="output_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="output_data_V_data_V_1_data_out">9, 2, 16, 32</column>
<column name="output_data_V_data_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_dest_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_id_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="output_data_V_last_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_strb_V_1_state">15, 3, 2, 6</column>
<column name="output_data_V_user_V_1_data_out">9, 2, 1, 2</column>
<column name="output_data_V_user_V_1_state">15, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">44, 0, 44, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="grp_depthwise_conv2d_fix_1_fu_370_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_depthwise_conv2d_fix_2_fu_346_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_depthwise_conv2d_fix_fu_463_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_max_pooling2d_fix16_fu_325_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_padding2d_fix16_fu_307_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pointwise_conv2d_fix_1_fu_404_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pointwise_conv2d_fix_2_fu_414_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pointwise_conv2d_fix_3_fu_394_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pointwise_conv2d_fix_4_fu_424_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pointwise_conv2d_fix_fu_453_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_up_sampling2d_fix16_fu_432_ap_start_reg">1, 0, 1, 0</column>
<column name="i1_reg_285">10, 0, 10, 0</column>
<column name="i2_reg_296">10, 0, 10, 0</column>
<column name="i_2_reg_551">10, 0, 10, 0</column>
<column name="i_reg_274">10, 0, 10, 0</column>
<column name="input_data_V_data_V_0_payload_A">16, 0, 16, 0</column>
<column name="input_data_V_data_V_0_payload_B">16, 0, 16, 0</column>
<column name="input_data_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="input_data_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="input_data_V_data_V_0_state">2, 0, 2, 0</column>
<column name="input_data_V_dest_V_0_state">2, 0, 2, 0</column>
<column name="output_data_V_data_V_1_payload_A">16, 0, 16, 0</column>
<column name="output_data_V_data_V_1_payload_B">16, 0, 16, 0</column>
<column name="output_data_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_data_V_data_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_dest_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_id_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_data_V_last_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_strb_V_1_state">2, 0, 2, 0</column>
<column name="output_data_V_user_V_1_payload_A">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_payload_B">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_sel_wr">1, 0, 1, 0</column>
<column name="output_data_V_user_V_1_state">2, 0, 2, 0</column>
<column name="tmp_52_reg_556">10, 0, 64, 54</column>
<column name="tmp_53_reg_566">1, 0, 1, 0</column>
<column name="tmp_53_reg_566_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_580">1, 0, 1, 0</column>
<column name="tmp_user_V_reg_575">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_AWADDR">in, 5, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_ARADDR">in, 5, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, return value</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, network, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, network, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, network, return value</column>
<column name="input_data_TDATA">in, 16, axis, input_data_V_data_V, pointer</column>
<column name="input_data_TVALID">in, 1, axis, input_data_V_dest_V, pointer</column>
<column name="input_data_TREADY">out, 1, axis, input_data_V_dest_V, pointer</column>
<column name="input_data_TDEST">in, 1, axis, input_data_V_dest_V, pointer</column>
<column name="input_data_TKEEP">in, 2, axis, input_data_V_keep_V, pointer</column>
<column name="input_data_TSTRB">in, 2, axis, input_data_V_strb_V, pointer</column>
<column name="input_data_TUSER">in, 1, axis, input_data_V_user_V, pointer</column>
<column name="input_data_TLAST">in, 1, axis, input_data_V_last_V, pointer</column>
<column name="input_data_TID">in, 1, axis, input_data_V_id_V, pointer</column>
<column name="output_data_TDATA">out, 16, axis, output_data_V_data_V, pointer</column>
<column name="output_data_TREADY">in, 1, axis, output_data_V_data_V, pointer</column>
<column name="output_data_TVALID">out, 1, axis, output_data_V_dest_V, pointer</column>
<column name="output_data_TDEST">out, 1, axis, output_data_V_dest_V, pointer</column>
<column name="output_data_TKEEP">out, 2, axis, output_data_V_keep_V, pointer</column>
<column name="output_data_TSTRB">out, 2, axis, output_data_V_strb_V, pointer</column>
<column name="output_data_TUSER">out, 1, axis, output_data_V_user_V, pointer</column>
<column name="output_data_TLAST">out, 1, axis, output_data_V_last_V, pointer</column>
<column name="output_data_TID">out, 1, axis, output_data_V_id_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.57</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="mnist_AXI_Stream.cpp:46">call, 8.57, 8.57, -, -, -, -, -, -, -, -, -, padding2d_fix16, -</column>
</table>
</item>
</section>
</profile>
