.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000101100000100110010000000000
000000000000000000000000001101001110010110100000000000
000000000000000000000000001111001101101010110000000000
000000000000000000000010111101011010010110110000000000
000000000000001001100110001101011110000000010000000000
000000000000000001000010110111011010010100100000000000
000000000000000000000000000001101100010110100000000000
000000000000001101000010111101110000101010100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000001000000001000000000
000000000000000000000010010000001101000000000000001000
001000000000000000000000000000011100001100111100000000
100000000000000000000000000000011100110011000000000000
010000000000000000000110000000001000001100111100000000
010000000000000000000000000000001101110011000000000000
000000000000000111000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000010111101000001100110100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000010111111101011000010100000000000
000000000000000000000110000111111101000000010000000000
000000000000100000000000001000000000010110100100000000
000000000000000000000000001011000000101001010000000000
010000000000001000000110000011011100000010000000000000
110000000000000001000000000000111100000010000000000000

.logic_tile 3 1
000000000000000000000000000011111000100100100000000000
000000000000000000000010110111011010010100100000000000
001000000000000000000010100101001000010110100000000000
100000000000000000000100000111110000101010100000000000
110000000000000101000110000000000000000000000000000000
110000000000010000100000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000010001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000001001100111100000000000000000000000000000
000000000000010011000000000000000000000000000000000000
000000000000000011100000001001001100111100000000000000
000000000000001001100000001001101101011101000000000100

.logic_tile 4 1
000000000100000000000000001000011011001011010000000000
000000000000001101000010110001001001000111100000000000
001000000000001000000000010000000000000000000000000000
100000000000000001000010000000000000000000000000000000
110000000000000111000110000000001110011010010100000000
110000000000000000100000000101011000100101100000000000
000000000000000000000010100001001011011010010100000000
000000000000001101000100000000111100011010010010000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000001101010110000110000000000
000000000000000001100000000111111010010010110000000000
000000000000000101000000000000111110010010110000000000
000000000000001000000111111000011011011010010100000001
000000000000000001000010001001001000100101100000000000
110000000000000000000110000111111010000011110100000000
010000000000000000000000000111110000111100000010000000

.logic_tile 5 1
100000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
001000000000000000000000000000011100000100000100100010
100000000000000000000000000000010000000000000000000000
110000000000000111000000000000001110000100000100000000
110000000000000000000010000000010000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000001100000000000010001101000000000010000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000100000000000000101000000000000000100000000
000000000111000000000000000000000000000001000000000000

.logic_tile 6 1
000000000001000000000000010011101010111101010110000000
000000000000100000000011111001010000010100000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110010101011101110001010100000000
100000000000000000000010100000101101110001010000000100
000000000000000111000000000011000001101001010100000000
000000000000000000100000001101101100100110010000000101
000000000000001000000000010000011101101000110100000100
000000000000000001000010000011001010010100110000000000
000000000000000001000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000100000000000000111111101101000110100000100
000000000000000000000000000000001010101000110000000000
000000000000001000000000001101011010111101010100000000
000000000000000001000000000011100000101000000000000110

.logic_tile 7 1
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000001000000100000100000001
010000100000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000010000000000000000000000000000
000000000000010000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 1
100000000000100000000111100001011010111101010010000000
000000000000000000000000000000100000111101010000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000001000000000000000011000000100000100000001
000000000000001011000000000000010000000000000000000000
000000000000100000000000000101000000000000000101000000
000000000000000000000000000000000000000001000001000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000100000000000000000011000000100000100000000
000000000000010000000000000000010000000000000000000000
001000000000000000000111000000000000000000000000000000
100000000000000000000111100000000000000000000000000000
010000000000000111000011100000000000000000100100000000
110000000000000000000000000000001010000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111000000010110100000000000
000000000000000000000010000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000001000000110100111001010101000010000000000
000000000000000101000010000001001001110100000000000000
001000000000000000000000000001000000010110100000000000
100000000000000000000000000000000000010110100000000000
010000000000000000000000000000001000000011110000000000
100000000000001001000000000000010000000011110000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000001000000000000000000111000000010110100000000000
000000000000000000000010110000000000010110100000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000100000000000000000011010000100000110000000
000000000000011101000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 12 1
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000001111000010000000000000000000000000000000
110000000000000000000110000111001101110001010100000000
110000000000000000000000000000111000110001010000000001
000000000000000000000000000011000000111001110100000000
000000000000000000000000001011101111100000010000000001
000000000000000000000111010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000001100000101001010100000000
000000000000000000000010101111101101100110010000000100
000000000000000000000011110011001110110100010100000000
000000000000000000000010100000111011110100010000000001
000000000000000000000000000011100000101001010100000000
000000000000000000000000001111101101100110010000000100

.logic_tile 14 1
100000000000000000000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
001000000000000000000111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
010000000000000000000000000000001011000000000000000001
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010001100000000000000100000000
000010000000000000000011110000100000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101111100110001010110000010
000000000000000000000000000000001001110001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
100000000000000000000000010000000000000000000000000000
000000001100000000000011110000000000000000000000000000
001000000000000000000000000101100000000000000100000000
100000000000000000000000000000100000000001000000000000
010000000100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 1
000000000000000000000011100101000000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000000000000000111011010001100111100000000
100000000000000000000000000000001001110011000000000000
110000000000000000000011110101001000001100111100000000
010000000000001101000010000000101011110011000000000000
000000000000001011100000000101001000001100111100000000
000000000000000001100000000000101101110011000000000000
000000000000000000000110010101101000001100110100000000
000000000000000000000011101101000000110011001000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000001100000000101000000010110100000000000
000000000000000000000000000000100000010110100000000000
110000000000000111000000000000000000010110100000000000
110000000000000000100000001011000000101001010000000000

.logic_tile 20 1
000000000000000000000011100000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000101100000010000000001000000001000000000
000000000000000000000010100000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000001001000110100101100000000000001000000000
000000000000000101100000000000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000000000000000110000000001000111100001000000100
000000000000000000000000000000001001111100000000000000
000000000000000000000000001000001000000010100010000000
000000000000000000000000000101000000000001010000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001010001111000000000000

.logic_tile 21 1
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
001000000000000000000000000111000000000000001000000000
100000000000000000000000000000100000000000000000000000
110000000000000000000000000111001000001100110100000000
010000000000000000000000000000100000110011000000000000
000000000000100001100000000011101110001100110100000000
000000000001010000000000000000110000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010011101110100000000000000000
000000000000000000000010000000111111100000000000000000
000000000000000000000110011000000000010110100100000000
000000000000000000000010001011000000101001010000000000
010000001110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000011010000100000100000000
010000000000000000000010110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000011110000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000

.logic_tile 2 2
000000000000000000000010111101001001101000000000000000
000000000000000000000010111101111000101000010000000000
001000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010010100000000001000111011001011010000000000000000001
110000000000000000000010101101101010010000000010000100
000000000000000000000010100000001100000100000100000000
000000000000000101000010000000000000000000000000000000
000000000001001000000000010111000000000000000100000000
000000000000001011000010010000100000000001000000000000
000000000000001000000000010001001101111001010000000000
000000000000000011000011000111111011111001100010000000
000000000000001000000000010000000001000000100100000000
000000000000000001000011010000001101000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 3 2
000000000000000000000110000001100000000000001000000000
000000001000000000000000000000100000000000000000001000
001000000000111000000110000101011010001100111100000000
100000000001110001000000000000010000110011000000000000
110000000000000001100000000000001000001100111100000000
110000000000000000000000000000001101110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000100000000000000000010000001001001100110100000000
000010000000000000000010000000001000110011000000000000
000010100000000000000000001101001100000010100000000000
000001000000000000000000001001010000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000001000000000010110100100000000
110000000000000000000000001001000000101001010000000000

.logic_tile 4 2
000000000000001000000111110111101000111101010100000000
000000000000001001000110001011010000010100000000000000
001000000000010101000000001101001000000011110000000000
100000000000100000000000000001110000010110100010000000
110000000000000000000010101111111100101000000100000000
000000000000000000000000001101010000111110100000000000
000000000000000000000110001001000001100000010100000001
000000000000000000000100000111001111111001110000000001
000000000000001000000000010001011110110001010100000000
000000000000000001000011000000101100110001010000000000
000000000000001000000110000111100000010110100011000001
000000000000000001000000000000000000010110100000000001
000000000100000000000000000001011110110001010100000100
000000000000010000000000000000101001110001010000000000
000000000000000101100000010101111101111001000100000000
000000000000001001000010000000101110111001000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101100000000000001100000100000000000000
100000000000000000000000000000010000000000000000000000
010000000000000011000010100000000000000000000000000000
110000001010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000010000011110000011110010000000
000000000000000000000010010000000000000011110000100101
000000000000000001100000000000000001000000100110000010
000000000000000000000000000000001000000000000000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000001001001000000000100
000000000000000111000000000000001100001001000000000010

.logic_tile 6 2
000000000000100000000110000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000100100000000000000001111001010000011110100000000
010001000000000000000010101111110000111100000000000001
000000100000000000000000000000011101011010010100000000
000000100000000000000000001001001001100101100000000001
000000000000000000000000000000000000000000000000000000
000010100000000000000010010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000001010000000000000010000000000000000000000000000
000000000000010000000010000000000000000000000000000000
110000000000000000000111000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000110100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000001100010000000000000000000000000000000000000000
100000000000100000000011110000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000001000000000000000000000000001000000100000100000001
000000000000000000000000000000010000000000000000000000
000000000000000000000000000001100000010110100010000010
000000000110000000000000000000100000010110100010000001

.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001000000000000000000000000000000
000001000000100000000000000000000000000000

.logic_tile 9 2
000000000000000001100000010001100000000000001000000000
000000000010000000000010000000000000000000000000001000
001000000000000001100000000000011110001100111100000000
100000000000000000000000000000001000110011000000100000
110010000000000000000110000000001000001100111110000001
010000000000000000000000000000001001110011000000000000
000000000000001111100000010101001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000000000000000010101101000001100110100000000
000000000000000000000011110000000000110011000000000000
000000000000000000000000001000000000010110100110000000
000001000000000000000000000001000000101001010000000000
000000000000000000000000000001011010000100000000000000
000000000000000000000000000000001011000100000000000000
010000000000000001100000001000001001000000100000000000
110000000000000000000000000001011011000000010000000001

.logic_tile 10 2
000000000000011000000010100000011100000100000100000001
000000000000101001000010100000000000000000000000000000
001010100000001000000111000000011000000011110000000000
100001000000000001000111100000000000000011110000000000
010001000000000000000011100111000000000000000100000000
110010001100000000000100000000100000000001000000000001
000000000000000000000000000001100001100000010000000000
000000000000000000000000000000001111100000010000000000
000010100000000000000110010000000001000000100100000000
000011100000010000000010000000001100000000000000000000
001000000111001001000000000001001001000110100000000000
000001000000001111000000001011011001000001000000000000
000000000000010000000000001111101001101000010000000000
000000000000100000000010010001111001111100110000100000
000000000001000000000000000001101101000110100000000001
000000000100001111000010001001111110001111110000000000

.logic_tile 11 2
000000000000000101100000000000000001000000001000000000
000000000000000000000010100000001000000000000000001000
000000000000000101000000000101011000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000101000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000100000000000000000001000110011000000000000
000000000000000000000010100000001000001100111000000000
000000000000000000000100000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010011001000001100111000000000
000000000000000000000011000000100000110011000000000000
000000000000000000000000010000001000001100111000000010
000000000000000000000010010000001111110011000000000000

.logic_tile 12 2
000000000000000000000110111111101101001001000000000000
000000000000000000000010100101001011101001000000000000
001001000000000101100011101011011100111001010000000000
100010000000000000000010110101101001111000100000000000
010000000000000000000011100000011000000100000100000000
110010100000000000000100000000010000000000000000000000
000000101110001001100110011111101100000010100000000000
000000000000000101000010101101100000000011110000100000
000000000000001001100110111001111011111001010000000000
000000000000000001000010001111011110111000100000000000
000000000000001000000000000001101001000110000000000000
000000000000000101000000001011111111000011000000000000
000000000000000000000000000000001000101000000000000000
000000000000000000000000001011010000010100000000000000
001000000000001101100110111111111101000110100000000000
000000000000000001000010000001001010001111110000000000

.logic_tile 13 2
000000000000001000000010100000001100011110000000000000
000000000000000001000010101101001001101101000000000000
001000000000000101000000000011011001001011010000000000
100000000000000000100010100000111000001011010000000000
110000000000000101000010100000001000010010110000000000
110000000000001101100100000101011000100001110000000000
000000000001010101000000000011100000000000000100000000
000000000000100000000000000000100000000001000000000000
000000000000000101100000010000000000000000100100000000
000000000000000101000010000000001100000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010100111000000000010000000000000
000100000000000001100011100000001011001011010000000000
000000000000000111000000000111001010000111100000000000
000000000000000000000000000000000001000000100100000000
000000000000000101000000000000001110000000000000000000

.logic_tile 14 2
000000000001011001000000000101000000001111000000000000
000000000000110001100000000101101100101001010000000000
001000000000000000000000000011001111001011010000000000
100000000000000000000000000000111011001011010000000000
010000000000000101000011101101101100010110100000000000
110000000000001101100010110011010000111100000000000001
000000001000000000000000010000000000000000000110000000
000000000000001101000010010001000000000010000000000101
000000000000000000000110110000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010000000000001000000100000000000
000000000000000000000100000000001110000000000000000000
001000000000000101000000000001000001001111000000000000
000000001110000000000010100101001111101001010000000001

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011110000100000100000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010110000000000000000000000000000
000000100001010111000110101101100000001111000000000000
000000000000100000000000000011101011101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010001100000000000000000000000000000000000
110000000000100000100000000000000000000000000000000000

.logic_tile 16 2
000000000000001000000110010111101101111000100110000000
000000000000000001000010000000101000111000100000000000
001000000000000000000000011000001100111000100110000000
100000000000000101000010111111011101110100010000000000
010000000000000101000010000111100001111001110100000000
110000000000000000000000000001101000010000100000000100
000000000000000000000000000000001001111001000110000000
000000000000000000000000001011011111110110000000000000
000000000000000001100111000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000001101000000100000010100000100
000000000000000000000000001111001001111001110010000000
000000000000000000000000000111100001111001110010000000
000000000000000000000000000000101001111001110001100100
000001000000000000000000010000000000000000000000000000
000010101100000000000011110000000000000000000000000000

.logic_tile 17 2
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 2
000000000000001000000000000000001010000100000100100000
000000000000000001000000000000010000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000001111000000000000
010000000000000000000010000000001000001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000000000000000000000000000000000
100000000000000000100010100000000000000000000000000000
000000000000000000000110000001100000000000000100000000
000000000000000000000100000000000000000001000000000100
000000000000000101000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010100000000000000000000111011011101001010000000000
000000000000000000000000001101011010101101010000000011
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000000000000000000000000001001000001100000010000000000
000000000000000000000000001011101001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000010000001010000011110100000000
010000000000000000000010000000010000000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
100000000000001000000000000111011011111000100000000000
000000000000000001000000000000101001111000100000000000
001000000000000001100011110000000000000000000100000000
100000000000000000000010010111000000000010000000000000
110000000000000000000110000101000000000000000100000000
110000000000001001000100000000000000000001000010000000
000000000000001000000110011111111011111000100000000000
000000000000001001000110010001011111110110100000000000
000000000000000101100000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000101001111100010110000000000
000000000000000000000010001111101011111001110000000000
000000000000001101100010010011011110011100000000000000
000000000000001011000110101101011000001000000000000000
000000000000000101100000011000000000000000000100000000
000000000000000000000010101001000000000010000000000000

.logic_tile 2 3
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000000000101011100001100111100000000
100000000000000000000000000000010000110011000000000000
110000000010000001100110000000001000001100111100000000
110000000000000000000000000000001101110011000000000000
000000000000000001100000000101001000001100111100000000
000000000000000101000000000000100000110011000000000000
000001000000000000000000010111101000001100110100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000010101001101000010000000000000
000000000000000000000010000000011111000010000000000000
000000000000000000000111000000011110000011110100000000
000000000000000000000000000000010000000011110000000000
110000000000001011100000011101011011101111010000000000
110000000000000001100010000101101110000110100000000000

.logic_tile 3 3
000000000000100000000010110101100000000000000100100000
000000000001010000000011110000100000000001000000000000
001000000000000101000000010011111001000010000000000000
100000000000000101100011001001111010000000000000000000
010000000000000000000111110000011000000100000100000000
010010000000000000000110000000000000000000000000000000
000000000000000101000000001101011100101000010010000001
000000000000000101000010111011101100111101110010000000
000000000010001001100000000001011011101001010000000000
000000000000000001000000000011101010000100000000000000
000000000000011000000111010000000000000000000000000000
000000000000100001000110000000000000000000000000000000
000110000100000000000000000000001011000000110000000000
000000000000000000000000000000011010000000110000000000
000000000000000000000000000001111011000000000000000011
000000000000000000000000001001001101100000000010000001

.logic_tile 4 3
000000000010000000000000000001100000000000001000000000
000010000000000000000000000000100000000000000000001000
001000000000000000000110000101011010001100111100000000
100000000000000000000000000000010000110011000000000100
010000000000100001100011100111001000001100111100000000
110010000000000000000000000000100000110011000000000100
000010100000001000000110000111001000001100111100000000
000001000000000001000000000000100000110011000000000000
000000100000000000000000000101101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000001101001110000010000000000000
000000000000000000000000001001011111000000000000000000
000000000000100000000110010000000000000000000000000000
000010000000000000000010000000000000000000000000000000
110000000000000000000000001000000000010110100100000000
000000000000000000000000001001000000101001010000000001

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001001111000000100000
100000001010000000000000000000001011001111000010100000
110000001000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010111101100000101001010000000000
000000000000000000100011101111100000111111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000001
000000000000000000000000000000100000000001000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
110000000000000000000011100000000000000000000000000000

.logic_tile 6 3
000000000000100000000000000000000000000000000000000000
000000000000010000000010100000000000000000000000000000
001000000000001000000000000000000001001111000000000010
100000000000001011000000000000001011001111000001000011
110000001000000000000000000111100000000000000100000001
110000100000000000000000000000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000001001010000000000010100011000001001111000000000000
000000100000000000000100001001101000101001010000000000
000000000010000111000000000000000001000000100100000000
000000000000000000100000000000001100000000000000000000
000000000000000001100111101000000000000000000100000000
000000000000000000100000000111000000000010000000000000
000000000000000011100000000000001110000100000100000000
000000000000000111000000000000000000000000000000000000

.logic_tile 7 3
000001000000000011100111101001111010010110000010000000
000000001110001001000000000101101101001000000000000000
001000000000001111100110101111011010101110000000000000
100000000000000111100000001011011001011111100010000000
010000000000000111000011100000000000000000100100000000
110000100000000000000100000000001000000000000000000001
000000000000000001100110000000000000000000100110000000
000000000000001101000011100000001000000000000000000000
000000000000000000000000010000000000000000000110000000
000000100000000000000011101111000000000010000000000000
000000000000000000000011100000011001110000000000000000
000000000000010000000100000000001110110000000000000000
000000001010100111000111100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000001000000111001111101011000000010000000000
000000000000000001000100001101101000001001010000000000

.ramb_tile 8 3
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000011110011100000000000001000000000
000000000001000000000111100000100000000000000000001000
001000000000000000000000000111011110001100111100000001
100000000000000101000000000000010000110011000000000000
010000000000000000000010110101001000001100111100000001
010010000000000000000010000000100000110011000000000000
000000000001100000000000000111001000001100111100000000
000000000001010000000000000000100000110011000000000000
000000000110000000000000001000001000001100110100000000
000000000000000000000000000011000000110011000000000000
000000000100001000000110000101011000110010110000000001
000000000000000001000000001111101001110000010000000000
000000000000000001100110000101011100000010000000000000
000000000000000000000011110111111111000000000000000000
010000001110000000000110001000000000010110100100000000
000000000000000000000000001011000000101001010000000010

.logic_tile 10 3
000000000100000111000010100001101110111100000000000000
000010100000100000000100000101010000101000000000000000
001000001110000101000010110011001110000011110100000000
100000000000100000000110101001000000111100000000000010
110000000000001011100110101000011011100000000000000000
110000100000000111000000001111001001010000000010100101
000000000000001000000110001000000000010110100000000000
000000000010100101000010111101000000101001010000000000
000000001000100000000000001001011100000011110100000000
000000000000000011000000000011010000111100000000000001
000000000000101000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000001000001100111100101100000000110000000000000
000000000000000000000110000000001011000110000000000001
110000000001000011100110101000011010011010010100000000
110000000000000000100000001001011010100101100000000000

.logic_tile 11 3
000010000100000000000011100000001000001100111000000000
000001000000010000000111110000001011110011000000010100
001000000000000000000011100000001000001100111000000010
100000000000000000000000000000001011110011000000000000
010000000000000111000010100000001001001100111000000110
010000000000000000100110110000001010110011000000000000
000110000000000101000000000000001001001100111000000010
000100000000000000100000000000001001110011000000000000
000000000000000000000000000000001000001100111000000001
000000100000000000000010100000001010110011000000000000
000000000000000000000000000011001000001100111000000010
000000000000001001000000000000100000110011000000000000
000000001110000000000000001000001000101010100000000010
000000000000100000000000000011000000010101010000000000
000000000000000000000000000000000000000000100110000100
000000001000000000000000000000001001000000000000000000

.logic_tile 12 3
000000001000000000000000000000000001000000100100100000
000000000000000000000000000000001110000000000000000000
001000000000000000000111100000011110000100000100100000
100000000000000000000100000000010000000000000000000000
010000000110000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000010000111000000000010000000000000
000001000000000001100000000011111010010101010000000000
000010000000000000100000000000110000010101010000000000
001000000000000000000110100011100000000000000110000000
000000000000000101000010000000100000000001000000000000
000000000000000001000010100011011001101001010000000000
000000001001010001000000001111011100110000000000000000
000000000000010001000010000111000000000000000110000000
000000000000000000000000000000000000000001000000000000

.logic_tile 13 3
000000000000001001100000000000001110011010010100000000
000000000001010111100010100101001000100101100000000000
001000000000001001100000010111000001001111000100000000
100000000000000111000011100101001101110000110000000000
010000100000100101000111110000001011011010010100000010
110010100000010101000111111011011100100101100000000000
000000000000001000000000000111000001001111000100000001
000000000000000101000010100001101100110000110000000000
000000000000100000000000010111111011011110000000000000
000000100001010000000010000000111001011110000000000000
000000000000001001000010001001011110000011110100000000
000000000000000001000000000001100000111100000000000000
000001000000001001100110000111111011011010010101000000
000010000000000001000000000000111001011010010000000000
010000001110000001000000010011101101001100110100000100
010000000000000000000010001101011010100110010000000000

.logic_tile 14 3
000000000000000001100110000111101010011010010100000000
000000000000000101100100000000101000011010010000000000
001000000000001000000000000111001100011010010100000000
100000000000000001000000000000011110011010010001000000
110001000000001000000110001011111100000011110000000000
110010000000000001000000001011010000101001010000000000
000000000000000000000000000000001010001100110100000000
000001001000000000000000000000011000001100110000000000
000000000000000101100000010111101001011010010100000000
000011000000000000000010000000011000011010010000000000
000000000000000001100110110101011110000111100000000000
000000000000001111000010000001111100001111110000000000
000000000110001001100111101011111100000011110100000000
000010100000000101000000001011010000111100000000000000
111000000000001000000110010111101010110001100100000000
010000000000000101000010100001111100001101100000000000

.logic_tile 15 3
000000000000000001100110001011011100101000000100000000
000010000000000000000000000111110000111101010000000000
001000000000000000000000000101011110101000110100000000
100000000000000000000000000000001101101000110000000000
010000000000000101000111001000011111101100010100000000
110000000000000000000100001011001110011100100000000001
000000000000000011100000000111111010111101010100000000
000000100000000000100000000111000000010100000001000000
000000000000011000000011100011001111111001000100000000
000100100000100001000100000000111110111001000000000010
000000000000000000000110010111111010111101010100000000
000000000000000000000010001001000000010100000001000000
000000000001001000000000010000011111101100010100000000
000000000000100111000010000011001110011100100000000000
000000000001010001000000000111100000100000010100000000
000000000000101101000000001011001000110110110000000000

.logic_tile 16 3
100000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000100110000000
110000000000000000000000000000001110000000000000000100
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000001
000000001110001000000011100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000010000000001101100000000011000000000000000100000000
000001000000001111100000000000000000000001000000000001
000000000000001111100010000011100000000000000100000000
000000000000000011000000000000000000000001000000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000000000010110100010000010

.logic_tile 17 3
000000000000000001100000011101000000101001010100000000
000000000000000000000011111101001110011001100000000000
001000000000000000000000010000001110101000110100000000
100000000000000000000010000111001010010100110000000000
010000000000001000000000000001001010111101010100000000
010000000000000101000000000111000000101000000000000000
000000000000000000000110000111101110101000110100000001
000000000000100000000000000000001010101000110000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000111011000101000000100000000
000000000010000000000000000101010000111110100000000000
000000000000001111000000000101001100101000000100000000
000000000000000001000000000111010000111101010000000010
000000000001000001100000000111000001100000010100000000
000000000000000000100000000101001100110110110000000010

.logic_tile 18 3
000000000000000101100000001000001010010101010000000000
000000000000000000000010110011010000101010100000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011110000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001111001100110100000000
000000000000000000000000001001001111010101010001000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000111100110000001011110000011110110000000
110000001000000000000000000001110000111100000000000000

.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000000000000010111101011000001000000000000100
000000000000000000000010000001001011000000000010100001
001010100000001001100000000000000000000000000000000000
100001000000001001100000000000000000000000000000000000
010000000000001000000110000000011110000100000000000000
010000000000001111000100000000010000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001001011010000110000000000000
000000000000000000000000000001111011001000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000010000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 2 4
100000000100000000000000001101111100000000110010000001
000000000000001101000011111101001111010100110010000000
001000000000000000000000000001101011000000100000000001
100000000000001101000000000000011101000000100010000000
010000000000000000000010100000000000000000000100100000
010001000000000000000100000011000000000010000000000000
000000000000001000000010100111000000000000000100100000
000000000000000101000000000000000000000001000000000000
000000000000000000000000000000000000000000100100000001
000000000000000101000000000000001000000000000010100000
000000000000000111000011100000011110000100000100000000
000000000000000000100000000000010000000000000000100000
000000000000000101100011100000011101100000000000000000
000000000000000000000000001101011000010000000011000010
000000000000000000000110100101011001010000000000000000
000000000000000000000000000000101101010000000010000110

.logic_tile 3 4
100000000000000000000000000000000000000000100100100000
000000000000000000000000000000001110000000000000000000
001000000000000000000000000000011110000011110000000000
100000000000000000000000000000010000000011110001100000
010010100000000000000111000000000000000000000000000000
110001000000001101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000100000000000000000000000000000000000101000000
000010000000001101000000000011000000000010000000000110
000000000000000000000110000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000010000001100000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000001010000000111001111100000101001010000000000
000000000000100000000000000101100000000000000010100001

.logic_tile 4 4
000000000000000000000010101000011111110001010100000000
000000000000000111000000001111001110110010100000000001
001000000000000101000110000101100001101001010100100000
100000000000000000000000000111001110100110010000000000
110000000000001001100000000001111010101000000000000011
000010000000000001000000000001000000000000000010000001
000000000000100001100000000000011111101100010100000000
000000000001010101100000000101011110011100100000000001
000000000000000000000010100001011010000010100000000000
000011000000000000000100000000100000000010100000000000
000000000000000000000010001000011111110100010100000001
000000000000000000000000000111011001111000100000000000
000000001100001000000000000011011111010111100000000000
000000000000000111000000000101111010001011110000100000
000000000000000001100010001000011111110100010100000001
000000000000000001000010110111011101111000100000000000

.logic_tile 5 4
000000001110000000000000000000001010010101010100000000
000000000000000111000000000011010000101010100000000000
001000000000001001100110011101001010000011110100000000
100000000000000001000010000101100000111100000010000000
110001000110000001100010001000011001001011010000000000
010010000001000000000011100001011010000111100000000000
000000000001001001000000000000011000001011010000000000
000000000000101001000000001111011100000111100000000010
000001000000001001000000010101011000010111100000000000
000010100000000001000011100001101100001011110000000000
000000000001010000000000001001001100110000000100000000
000000100000000000000000000001001011001111110000000000
000001000000000000000000011111001100000011110100000000
000010100001010000000010001001100000111100000000000000
110000000000000000000000000101111001011010010100000000
100000000010000000000000000000001001011010010000000000

.logic_tile 6 4
000000000000001101100000000011101100000010100000000000
000000100000000101000010111001001011000000110000000000
001000000000000101000110010000000000100000010000000000
100000000000000101100010101111001010010000100000000000
110000000000000101000110000000000001000000100100000000
010000000000001101100010000000001001000000000000000000
000000000001010101100110101011101011010110100000000000
000000000000100000000000000001001001001111110000000000
000000000000000001100000011000000000000000000100000000
000000000000000000000011110101000000000010000000000000
000010100000001001100000000000011010000100000100000000
000001000000000001000000000000010000000000000000000000
000000000000000000000000010001001011010010110000000000
000000000000000000000010000000011000010010110000100000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 7 4
000010100000100000000000010000000000000000000100000000
000001000001010000000011101011000000000010000000000000
001000000000000011100000000000011100000011000000000000
100000000000000000100000000000001110000011000000000000
010000000000001000000111111111101111000110100000000000
010000001010000101000110100111101100001111110000000000
000000000000000001000000011111011011010011110000000000
000000000001010000000010001011001011101001110000000000
000000000000000101000000001011011100000111100000000000
000000100000001101100011111011001011001111110000000000
000000000000000001100010111000000000000000000100000000
000000000000001101100110010001000000000010000000000000
000000000111011001100000010101001111101100000000000000
000000001100000001000010000000011111101100000000000000
000000000000000001100110001111101100101000010000000000
000000000000000000000010111111001011111100110000000000

.ramt_tile 8 4
000000000110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 4
000000001000000000000000000111111100011010010100000000
000010100000000000000010000000111100011010010000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111111000011010011110000000000000
110000000001010000000110000111011111101101000000000000
000000000000001111000000000000000000000000000000000000
000001000000000001100010110000000000000000000000000000
000000001010001000000000000101011010000011110100000000
000000000000000001000000001001100000111100000000000000
000000000000000000000010000111101111011010010100000000
000001000000000000000000000000011011011010010000000001
000000000000000000000010000101101010010110100000000000
000000000000000000000000001001010000111100000000000000
010000000000000001100000011000001101010010110000000000
110000000010000000000010001011001111100001110000000000

.logic_tile 10 4
000001000000000101000000001011100001001111000000000000
000000000000000000000011101101101110101001010000000000
001000000000010000000110100000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010001000000000000000000000000001100000100000100000000
010010101010000000000010110000000000000000000000000000
000000000001010000000010101001100001010110100000000000
000000000110000101000000000101101001110000110000000000
000000000000000001000110000000000000000000000100000001
000010000000000000100000000111000000000010000000000000
000001000000000000000110000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000001000000000000001010000100000100000000
000000000000000000100000000000010000000000000000000000
000000100000100111000110100111100000001111000000000000
000001000001000000000100001011101000010110100000000000

.logic_tile 11 4
000010100000000000000000011111011110010110100000000000
000001000000000000000010101001001100111100110000000000
001000000000001011100000010001000000010110100000100000
100000000000000101100010100000100000010110100000000000
010000000000000000000010000000000001001111000000000000
110000000000000000000100000000001110001111000000000000
000100000000000000000000000000011000000011110000000000
000100001100000000000000000000000000000011110000000000
000000000000001000000111000000011000000011000000000000
000000000000001001000000000000001110000011000000000000
000000000001010000000110000000011110000011110000000000
000000000010100000000100000000010000000011110000000000
000000000000001101100000010111001100111101010000000100
000000000110000101000010010000110000111101010000000000
000000000000001111000111000000000001000000100100000001
000000100000000001000100000000001101000000000000000010

.logic_tile 12 4
000000001000100000000000000000011000000100000100000000
000000000000010000000000000000010000000000000000000000
001000000000000000000111110000011000000100000100000000
100000000000000000000111110000010000000000000000000100
010001000000000000000011100111100000010110100000000000
110010000000000000010100000000100000010110100000000000
000000000000000000000011100000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 13 4
000000000000000000000110000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
001010100000000101000110000000000000000000000000000000
100001000000000000000100000000000000000000000000000000
010010000111010101000011100101000000000000000100000001
110000001011000101000000000000000000000001000000000001
000000000000000000000000000000000001000000100100000000
000000001110000000000000000000001001000000000000000000
000000101001000000000000000000001000000100000100000000
000000000000100000000000000000010000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001111000000000010000000000000
001000000000000000000000000001100000000000000111000000
000000001010000000000000000000000000000001000000000000
000000000000000000000000000000001010000100000100000001
000000000000000000000010000000000000000000000000000010

.logic_tile 14 4
100000000000000111100010010011101001010100000001000000
000000000000000000100011110101111000110100010010000001
001000000000000000000000000000000000000000000000000000
100000001010000111000000000000000000000000000000000000
010000000000000111000000001000000000000000000100000000
010000000000000000000000001011000000000010000000000001
000000000001000000000000001000000000000000000100000000
000001000000000000000000000111000000000010000000000001
000000000000000000000000000111000000000000000100000000
000000000000000000000011110000100000000001000000000000
000010100000000000000010000000000000000000100100000000
000001001110000000000010000000001000000000000000000001
000000000000000000000000000001000000111001110000000000
000000000000000000000010000000101101111001110011100001
000010000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000

.logic_tile 15 4
000000000000001000000110011101101100000011110000000000
000000000000001111000010001101100000010110100000000000
001000000000000000000111001101100000001111000100000000
100000000000000000000100001101101100110000110001000000
010010100000001101000011010101000000001111000110000000
110001000000000001100011110001001001110000110000000000
000000000000000001100010110001001000010010110000000000
000000000000000000000111100000011010010010110000000000
000000000000000001100000001111100000001111000100000100
000000000000000000000000000011001010110000110000000000
000000000000000000000000001000000000010110100001000101
000000000000000001000000001001000000101001010000100000
000000000000000101100110100101011110011010010100000000
000000000000000000000000000000111111011010010010000000
010000001100101000000110010111011110000011110110000000
110000000001000001000010001001010000111100000000000000

.logic_tile 16 4
000000000000000000000000011000000000000000000100000001
000000000000000000000011101001000000000010000000000100
001000000000000001100000001000000000000000000000000000
100000000000001001100010100001000000000010000000000000
010000000000000000000110100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110101101011010000011110000000000
000000000000000000000000000001110000101001010000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000110100000000001000000001000000000
000000000000001001000000000000001001000000000000001000
001000000000000000000000000001000001000000001000000000
100000000000000000000011110000001101000000000000000000
110000000000000000000000000000001000001100110100000001
110000000000000000000000001011001000110011001000000101
000000000000000000000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000010010000000000000000000000000000
000001000000000000000110000000000000000000000000000000
000000000000001000000110000101111100010010110000000000
000000000000000111000000000000101001010010110000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000111000000000001100001001100110100000000
110000000000000000100000001011101101110011001000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101100000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010001000000000000000011100001101111001011010000000000
110010000000000000000100000000001011001011010000000000
000000000000000000000110000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000000001000011010011010010100000100
010000000000000000000000000001011110100101100000000000

.logic_tile 19 4
000000000000000000000010100000000001111001110000000000
000000000000000000000110010101001100110110110010000001
001000000000000000000000000011000000101001010000000000
110000000000000000000000001001100000111111110010000000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000100000000110000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000011010000011000110000000
110000000000000000000000000000011001000011001000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000010000001
000000000000000001000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
100001000000000000000000000000000000000000000100000100
000010100000000000000000000011000000000010000000000000
001000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000101000000011100000001010000100000100000100
110000000001010111000000000000000000000000000000000000
000100000000000000000000000000000001001111000000100000
000000000000000000000000000000001000001111000000000010
000000000000001000000000000111000000000000000100100000
000000000000100111000000000000000000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000001000000000000000000100000000
000000000001010101000000001111000000000010000000100000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000011000000000100110010000100000
000000000000001101000011110011001011011001100000000000
001000000000001000000000000000000001001001000000000000
100000000100000001000000000101001010000110000000100000
110010100000001011100010110101000000001001000000000001
110000000000001111000110000000001001001001000000000000
000000000000000111100000000001000000000000000100000000
000000000000001001000000000000000000000001000000000000
000000001110001001100110001000001100010101010100000000
000000000000001001000000000001010000101010100000000000
000000000000000000000000000000001010111101010000000000
000000000000001101000000001101000000111110100010000000
000000000001000000000011001111101101101001000000000000
000000000000100000000000000001111110011001000000000000
010000000000000001100000000011000000101001010010000000
110000000010000000100011100011000000111111110000000000

.logic_tile 3 5
000000000000000101000000000000001010000011110000000000
000000000000000000100010110000010000000011110001000000
001000000000001111100000010111111100101000000000000011
100000000000001111100010000000100000101000000011000000
110000000000000001100010110101100000000000000000000000
010000000000000000100111101101001001001001000000000000
000000000000000101000010101000000000011001100110000000
000000000100001101100100000001001101100110010000000000
000000000000000001000110000001001111000100000000000000
000000000000000000000010110000011011000100000000000000
000000000100001111000010001111100000001111000100000000
000000000000010001100000001011001100110000110000000100
000000000000000000000000011001101100110001100100000001
000000000000000000000010001001011010001110010000000000
010000000000001001100010001101111111010100110000000001
010000000000000001000100000111011100000000110010000000

.logic_tile 4 5
000000000000000011100000011101111010100000010000000000
000000000000001101100011011111011000010100000000000000
001000000000000101000010111111101010010000100000000000
100000000000000101100111110101101011010100000000000000
110100000001001101000010101011011000101011110000000000
110000000000000001100110111111111100001001000000000000
000010100000001101100111001111101011001001000000000000
000001000000001011000110110101111000010111110000000000
000000000000000001100110011001111101100000000000000000
000000000000001001000010001001011000010110000010000000
000000000000000000000110000101111010010110100000000000
000000000100001111000000000001010000111100000000000000
000000000000001000000111000111001110010101010100000000
000000000000000011000011100000010000010101010000000010
110000000001000000000010000001001100101110000000000000
010000000000000000000000000011111010101000000000000000

.logic_tile 5 5
000001000000000001000011100101101011010010110000000000
000010100000000000000100000000011010010010110000000000
001000000000001111000000011000000001001001000000000100
100000000000001111000010100011001000000110000011000000
010000000000000000000110111001001001110000000100000000
110110000001000001000111001111011000111111000000000000
000000000000000101100000000000000000000000000000000000
000000001100001101000000000000000000000000000000000000
000000001010100101000000000101001111111111000100000000
000010100001000000000000001111011000110000000000000001
000000000110000001000000001000000000010110100001000000
000000000000000000000010100001000000101001010000000010
000000000000000000000111010001111100000010100010000000
000001000000000000000110000000000000000010100010100000
000000000000000000000010000011111000010111100000000000
000000000000000000000000001001111100001111010000000000

.logic_tile 6 5
000010000000000000000000011000000000000000000100000000
000000000000000000000011111011000000000010000000000000
001000000001010000000000000000001100000100000100000001
100000000000000000000000000000010000000000000000000000
010000000001010001000000000000000000000000000100000000
010000100000100000100000000101000000000010000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000010000011100000100000100000000
000010100000000000000011000000000000000000000000000100
000000000000000001000010001000000000000000000100000000
000000000000010000100111101011000000000010000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000100000001000000010000111100000000000000100000000
000011000000000011000100000000100000000001000000000000

.logic_tile 7 5
000000000000001000000010101111101010000011110010000001
000000000000000111000000001101110000101001010000000000
001000000000000101000110111000011000010010110000000000
100000000000100000100011010001011001100001110000000001
010000001000100000000111110000011100001100000010000001
110000000001010000010111000000001000001100000000000000
000000000000000000000011110000000001001111000010000000
000000000000000000000010100000001011001111000000000000
000000000100000000000000000001100000010110100000000001
000000000000000000000010000000100000010110100000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000110000101
000010000000000000000000001011000000000010000011100101
000000000000100000000000011001100000001111000000000000
000000000000010000000010010001101001110000110000000001

.ramb_tile 8 5
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000010001000110001000001110011010010100000000
000000100000100000100010001111001111100101100000000001
001000000000000000000000001111000000001111000100000000
100000000000000000000011100011001001110000110010000000
010000000001101000000000000111100000000000000100000000
010000000000011001000000001011000000111111110010000001
000000000000000011100000000111011110000011110000000000
000000000000000000000000000111110000101001010000000000
000000000000000000000000010000000001001111000010000001
000000100000000000000010000000001001001111000010100000
000000000000000111000000000111100000001111000110000000
000000000000000000000010000001001010110000110010000000
000000000001111001100010100011101000011110000000000000
000000000000010001000000000000011110011110000000000000
010001000000000001100011100001111100000001010010000000
110010100000000111000100000000110000000001010010100000

.logic_tile 10 5
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000101001110001011010000000000
100000000000000000000000000000011010001011010000000000
010001000000000111000011101111000000001111000100000000
110000100001010111000000000011101110110000110000000000
000000000000000111000000000101001110000011110100000000
000000000010100000000000000101010000111100000000000010
000010100000000000000000001000001110010010110000000000
000000001100000000000000000011011110100001110000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000001100001001100110010000001110000100000000000000
000000000001011001000010000000000000000000000000000000
010000000000001000000000000000000001000000100000000000
110001000000001001000000000000001110000000000000000000

.logic_tile 11 5
000000001010000000000000000101101110000000110000000000
000000000000000101000000000001111100110000000010000000
001010000000000000000011110000000001000000100100000001
100001000000100000000010010000001001000000000000100000
010001000000001000000000000101001100111101010000000000
100010000000001111000000000000010000111101010000000000
000100000000000001000000010001011000000011110000000000
000000000110000000000010011111010000101001010000000000
000000000110000000000111110111000000001111000000000000
000000000000000111000011101011001111101001010010000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000001000000111011111011010001000010000000000
000010000000001001000110010101111000010010000000000001
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000010000000000000000000110000010
000000000000000000000010100111000000000010000010000001
001000000000010000000000000000000000000000000000000000
100000100100000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 13 5
000000000000001000000000000000011100110000000000000001
000000000000000001000010010000011011110000000000000101
001000000000000000000000000000000000000000000000000000
100000000000100000000010110000000000000000000000000000
010000000001000000000010000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000010000110000101100000000000000001111001110000000001
000001000001000000000000000001001001110110110000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001011000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000

.logic_tile 14 5
000000000000000000000110010001101110000011110100000000
000000000000000000000010000011010000111100000000000000
001000000000011001100000001011100000001111000100000000
100000000000000001000000001101001100110000110000000000
110000000000000000000000000000011010010101010100000000
110000001110000000000000001001000000101010100000000000
000000000000001001100000010000001101010010110000000000
000000000000001111100010001111001000100001110000000000
000000001010001001100000000101101111100101100100000000
000000000000000001000000001001001000001100110000000000
000000000000010000000000000011100001010110100000000000
000000000000001101000000000011001011110000110000000000
000010100000000000000011100101101111000111100000000000
000001000000101101000010001001001000001111110000000000
010000000000000000000110000111100001001111000100000000
110000000000000000000010001001101111110000110000000000

.logic_tile 15 5
000000000000000000000010110000000000000000000000000000
000000000000001101000111110000000000000000000000000000
001000000000000000000110101000001011011110000000000000
100000000000001111000000001001011011101101000000000000
010010000110001001000110110000000000000000000000000000
010001000000000011000011010000000000000000000000000000
000000000000000000000010001111000000001111000110100000
000000000000000101000011100111101010110000110000000000
000000000000000000000000000011101011011010010110000000
000000001101000000000000000000011100011010010000100000
000000000000001001000000000111001011001011010000000000
000000000000000001000000000000001010001011010000000000
000010000000000001100110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000001000000000000001011010001011010000000000
010000000000001101000000000000011001001011010000000000

.logic_tile 16 5
100010100000000000000000000011000000000000000100000000
000001000000000000000000000000000000000001000000000001
001000000000000001000000000011000000000000000100000000
100000000000001111100000000000000000000001000001000000
110000001000001000000000000000001110000100000100000000
110000001100000011000000000000010000000000000001000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000000001100000000000000100000000
000100000000001111100000000000000000000001000000000010
000000000000000000000000000111100000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000110000001000000000010000000000010
000000000000000111100000000000000000000000100100000000
000000000000000000100000000000001010000000000001000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000111000000001111000100000001
100000000000001011000000001111001110110000110000000100
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001011001100000010000000000000000000000000000
000000000000100111000011000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010010000000100000000000000000000000000000000000000000

.logic_tile 18 5
000001000000001000000000000111101010111001000000000000
000000000000001011000000000000101000111001000000000000
001000000000000000000110010000000000000000000000000000
100000000000000000000110000000000000000000000000000000
110000000000000000000000001001111011000110000000000000
010000000000001111000000001111111010000001010000000000
000000100000000111100000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000000000000001000000000000101001111101011010100000000
000000000000000001000010011111011001000001000010000000
000000000000000000000110000000000000000000000000000000
000000000010000000010100000000000000000000000000000000
000000000000000011100110110011111000000001000000000000
000000000000000000000010000011111110101001000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000110000000000000000000000000000000

.logic_tile 19 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000101000000010000100000000000
100000000000000000000000001101001101101001010000000100
000000000000000001000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000001000000100000000000000
010000000000000000000000000000010000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001011000000000000000000000000100100000001
000000000000000101000011110000001100000000000010000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000001000000000000
010010100000000000000000000000000001111001110000000000
110000000000000000000000000011001101110110110001000000

.logic_tile 2 6
000010000000100000000111000000000000001111000000000000
000000000001010000000011110000001011001111000000000000
001000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010001000001010000000010100101000000000000000000000000
010010100000101101000000000000000000000001000000000000
000000000000000001000000011101000001010000100110000000
000000000000000101000010100101101011011111100010100010
000000000000000000000000000101101001010100110000000010
000000000000000000000000001101011101111100110000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000111000000000101111000000000000000100000
000000000000000000000000001101000000010100000010000000
010000000000000000000000000000001110111111000000000000
110000000000000000000000000000001001111111000001000000

.logic_tile 3 6
000000000000000001100000000000000001000000001000000000
000000000000000000000010110000001011000000000000001000
001000000000000000000000010000011010001100111100000000
100000000000010000000010000000011000110011000000000000
110000000001010000000000000000001000001100111100000000
110000000000101101000000000000001101110011000000000000
000000000000000111000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000001000000000000000110010000001001001100110100000000
000010100000000000000010000000001100110011000000000000
000000000000001000000000000001101000101111010000000000
000000000000000001000000000101111110101110000000000000
000000000000001000000111001000001100000010100000000000
000000000000001011000100000011010000000001010000000000
010000100000000000000000000101100000010110100100000000
110001000000000000000000000000100000010110100000000000

.logic_tile 4 6
000000000000000000000000000011100000010110100100000000
000000000000000000000011110000000000010110100000000000
001000000000001000000000000000000000000000000100000000
100000000000001011000000000101000000000010000000000000
010000000000000000000000000000000001000000100100000000
010100000000001001000000000000001111000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001101001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000011100000001110000011110100000000
000000000000000000000000000000000000000011110000000000
000000001100000111000000001000000000010110100100000000
000000000000000000000000000111000000101001010000000000
000000000000000011100111000001100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 5 6
000000000000001011100111000001001101011110000000000000
000000000000000001100000000000011010011110000000000000
001000000000001000000111010000011010011010010100000000
100000000000000011000110000101011100100101100010000000
110000000000000000000000000011101000000011110100000000
110000000000000101000000001011110000111100000010000000
000000100000001001100111000011000001010110100000000000
000001000000001011000000001001101101110000110000000000
000001001010010001100110011000011011011010010100000000
000010100000100000000010000111001100100101100000000010
000000000000001000000110000000011010011010010100000000
000000000000000001000000000001001101100101100000000001
000000000000100000000010000000011001011010010100000100
000000000000010000000000000001011001100101100000000000
010000000000000001100000000000011010010010110000000000
010000000000000000100000000011011010100001110000000000

.logic_tile 6 6
000010100000000001100111111000001110001011010000000000
000011000000000000000110001111011001000111100000000000
001000000000000000000000010001111100110101000100100000
100000000000000000000010000001111001001010110000000000
010000000010000000000111001111000000001111000100100000
110000000000000000000000001111101001110000110000000000
000000000000011001000110000111011010000011110100100000
000000000000100001000000000111110000111100000000000000
000001000000001000000000001000011010011010010100000000
000010000000010001000000000011001100100101100000000010
000000000000001000000000000101101110001011010000000000
000000000000001001000011100000111110001011010010000000
000001000000001000000110011000001000010101010100000000
000010000110011011000010011001010000101010100000000010
010000000000000000000110000011101101011110000000000000
110000000000000000000100000000001010011110000000000000

.logic_tile 7 6
000000000000001000000010100000001110000011110000000001
000000000001011011000110110000000000000011110000000000
001000000000000000000000000001001000100000010000000000
100000000000001101000000000011011001111110100000000000
010010000000000101000111111011001010111101110000100000
110000000000001101100111000001011010111100100000000000
000000000000000101000000000111011010111001110000000000
000000000000000000100000001101001010101000000000100000
000001000000000001000000010000000000010110100010000000
000000100000000000000010011011000000101001010000000000
000010100000000001100000000011100000000000000100000000
000001000000000000000010000000100000000001000000000000
000000000000001001100000000000000001001111000000000000
000010000000001001000000000000001110001111000000000010
000000000000000001100000000000000001001111000000000000
000000001010000000100000000000001100001111000000000010

.ramt_tile 8 6
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001100100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 6
000001000000000111100010111101011001000110100000000000
000010100000000111100110000001001010001111110000000000
001000000000000101000000011000000000010110100000000000
100001000000001101100011110011000000101001010000000000
110000000000001000000110000001001011101000010000000000
110000000000001111000000000001101000111100110000000000
000000000000000111100000000101011000000011110100000000
000000001000000000000000000011110000111100000000000011
000000000000001111000000001001011110000011110100000100
000000000000000001000000001111000000111100000001000000
000000000000000001000000000000000001001111000000000000
000000000010000000000000000000001111001111000000000000
000000000110010000000111000001100001000110000000000000
000000000000100001000100000000001010000110000000000000
110000000000001000000011100001001100111100000000000000
100000000000000001000111110111100000010100000000000000

.logic_tile 10 6
000000001101011000000000000111100001001111000100000001
000010100000100001000000000001101110110000110000000000
001000000000000000000110010000000001010000100000000000
100000000000000000000011101011001011100000010001000011
010010100001010101000111000000001110000100000000000000
110001001110100000100100000000010000000000000000000000
000000000000000111100000010001100001001111000000000000
000000000000000101000011010111101110010110100000000000
000000000000000000000010001101111100000011110100000000
000000000001010001000000000011000000111100000000000010
000010100000011001000011101111001100010000100000000000
000000000110000001000100001011101101100000100010000000
000000000000000000000010010101111101001011010000000000
000000000000000101000010010000001100001011010000000000
010000000000001001000010011111101010000011110100000100
110000001010001111100110001001100000111100000000000000

.logic_tile 11 6
000001000000000111100000000000011100000100000110000000
000000100000000000000000000000010000000000000000000000
001000000000001000000000010000000000000000100110000000
100010100000000011000011010000001000000000000000000001
110000000000100000000111101000000000000000000100000001
110000000000010000000100001001000000000010000000000000
000010100000010000000000000111100000000000000100000011
000000000000000000000010110000100000000001000000000000
000000001110000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000001
000000001100000000000110000000011000000100000100000000
000000000000000000000100000000000000000000000000000001
000000000000000000000111100101100000010110100000000000
000000001010000000000100000000100000010110100000100000
000000000000000000000111011000000000000000000100000000
000000000000000000000110011111000000000010000000000001

.logic_tile 12 6
000000000000000111100011110000000000000000000000000000
000000000100000000000111110000000000000000000000000000
001000000000000111100000000111000001000000000000000001
100000000000000000000000001111001000001001000000000010
010000000000000000000010000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000000011100000010001001110010110100000000010
000000000000000000100010001001110000111100000000000000
000000000000000000000000000000001000011010010000000000
000000000000000000000000001001011111100101100000000001
000000000000001000000000000011111100000011110001000000
000000000100001001000010000111010000101001010010000000
000000000000000001000110010001011011011010010100000000
000000000000000001000111100000011010011010010010000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 13 6
000000000110001000000010101011111010101000000100000000
000000000000000001000000000101000000111101010000000000
001000000000000000000010100000000000010110100001000000
100000000000001101000000000111000000101001010000000000
110000000000000000000010100000011100000011110000000000
010000000000000000000010110000010000000011110000000000
000001000000001011100000001000000000010110100000000000
000010000000000111000011111101000000101001010000000000
000000000000000011000110100011100001101001010100000000
000010000000000000100010000001001010011001100000000010
000000000000000111000010100101001110100101100000000000
000000000000000000100000001011111011000000000000000000
000000000000001000000110000000001101001100000010000000
000000000000001001000000000000001010001100000000000000
000000000000010001100000000001111111110001010000000000
000000000000000000000000001001001001101000110000000000

.logic_tile 14 6
000000000000000000000000010101000000000000000100000000
000000000000000000000011100000100000000001000000000000
001000100000000000000000001000000000000000000100000000
100000000000000000000000000111000000000010000000000100
010001001010001000000010100000000000001111000000000000
010010000000000001000110100000001011001111000000000000
000010100000000000000010100011101010010110100000000000
000000000000000101000000000011011010001111110000000000
000000000000000101000000000000011010000100000100000000
000000000000000000100000000000000000000000000000000000
000000100000001000000000000000011010000100000100000000
000000100000000001000000000000010000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000011000000000000000000000000000100100000000
000000000010100101000000000000001110000000000000000000

.logic_tile 15 6
000001000000000000000000000101111001010010110000000000
000000000000000000000000000000001010010010110000000000
001000000000000011100000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
010001000110001000000011100000000000000000000000000000
110010100000000001000100000000000000000000000000000000
000000000000001101000000000111001100000011110100000001
000000000000000001000000000101110000111100000000000000
000000000000000000000000000001111011011010010100000000
000000000000000000000010000000001010011010010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110010100000000000100000000000000000000000000000000000

.logic_tile 16 6
000000000000000111100000000000000000000000000110000000
000100000000000000100000000011000000000010000000000000
001000000010000111100000000111011100001011010000000000
100000000000000000000000000000011000001011010000000000
110000000000000000000000010111100000000000000100000000
110000000000000000000010000000000000000001000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000010001000010100001000000000010000000000000
000000001000000101000010001101000001100000010000000000
000000000000000000000000000011101010111001110000000001
000000000000001000000000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000011000001110111000100100000000
000000000000000000000011111001011001110100010000000000
001011000000000000000000000111011001101000110100000000
100010100000000000000011100000111011101000110000000000
110000000000000000000000010011011011101100010100000000
010000000000000000000011000000011001101100010000000000
000000000000000000000000011001011000101001010100000000
000000000000000000000011001111110000010101010000000000
000000000000001001100000011101100001101001010100000000
000000001110000001000011000111101001011001100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000110011111100000111001110100000000
000010100000000000000010001001001001100000010010000000
000000000000001101000000010001101100111000100100000000
000000000000000001000010000000101011111000100000000100

.logic_tile 18 6
000000000000000000000000010000000000000000000000000000
000010100000001111000010000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001111000011000000000000000000000000000000
110000100000000000000000000111011010011010010100000000
110001000000000000000000000000111001011010010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000000000000000011111011000100010100000000
000010000000000000000000001001111001110111010010000000
000001000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000101000000000001001000000000000000000000000
010000000000010001000000000111000000111111110000000000

.logic_tile 19 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000011110000000000000000001000000000
000000000000000000000111100000001001000000000000001000
001000000000001000000000000000001000001100111100000000
100000000000000001000000000000011100110011000000000000
110000000000000000000110010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000110100000000011100000000101001000001100111100000000
000001000000000000100000000000100000110011000000000000
000000000000000001100000001000001000001100110100000000
000000000000000000000000000001000000110011000000000000
000000000000000000000000000001101010000010100000000000
000000000000000000000000000000010000000010100000000000
000000000000000000000000000000001011000000100000000000
000000000000000000000000001101011000000000010000000000
010010100000000000000000000000000001111001110000000101
110001000000000000000011001001001111110110110010100001

.logic_tile 2 7
000000000100000101100111100011101001010100000000100000
000000000000001101000000000101111000011101000010000100
001000000000001101000110000111000001010000100000000000
100000000000000001100010110001001011000000000000000010
110000000000000001100110010000001000001100000010000000
010000000000000000000010100000011000001100000000000100
000000000000000101100000010111001110101000000000000000
000000000000001101000010100011101011100100000000000000
000011000000000011100111011001101101100011010000000000
000010100000000000100010011011111010110011110000000000
000000000000000000000010010000011110000100000100000000
000000000000000000010010000000000000000000000000100000
000000000000000101100111000001011000000000000000000000
000000000000010000000000001101000000000001010000000000
000000000000000011000000001001100000000110000000000000
000000000000000000100000000101101000000000000000000000

.logic_tile 3 7
000000000000000101000010100101101100000010100000000000
000000000000001101100110110101010000000000000000000000
001000000000000000000010110000001110000011110100000000
100000000000001101000110000000000000000011110001000000
110000000000000101000111000011100001000000000000000000
000000000010000000000010100101101001000110000000000000
000000000000001101000010101101111010101001000000000000
000000000000000001100010111001101011100000000000000000
000000000000000000000110001001001010000000100000000000
000000000000000000000000001101111001101000010000000000
000000000000000000000110000111001010101000000010000100
000000000000000111000000000000110000101000000010100010
000000000000000001100010001101101010010000000000000000
000001000000000000000000001101111000100001010000000000
110000000000000000000000000001111010111000000000000000
010000000000000000000000001101011000100000000000000000

.logic_tile 4 7
000000100000000000000010100001011101101101000000000001
000001000100000000000111100000111101101101000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000111100000000011000000101001010010100010
110000000000000000100000000101100000111111110001100001
000000000000000000000000000111100000000000000110000000
000001000000000000000000000000100000000001000001100101
000001000000000000000111100000001110111100110001000001
000000000000000000000010000000001110111100110010100000
000000000000000000000111000000000001011001100000000000
000000000000000000000110101001001101100110010000000010
000000000100000111000111000000000000111001110000000000
000010000000000001100100000111001101110110110010100001
000000000000000000000010000000001000000011110000000000
000000000000000000000100000000010000000011110000000000

.logic_tile 5 7
000001000000000001100010110001101110010101010000000000
000000000001000101000111000000010000010101010000000010
001000000000011001000000000101011000011010010100000000
100000000000001111100011100000111000011010010000100000
110000000000000000000110000011101101010111100000000000
110000000000001111000000000111101101000111110000000000
000010100000000111000010000001001001001011010000000000
000001000000000000000010100000011011001011010000000000
000001000000000111000110101101011101001000100100000010
000010100000100000000000001111001011111011100000000001
000000000000000001100110100001101010010110100000000000
000000000000000000000010000001110000111100000000000000
000100000000000101100111100001001101001011010000000000
000110100010000000000110110000111000001011010000000000
010000000000000000000110001111111010000011110100000000
110000000000000000000000000011110000111100000000100000

.logic_tile 6 7
000001000000100000000000010111100000001111000100000000
000000100000000000000010100011001001110000110000000010
001000000000001001100000010101000001011001100100100000
100000000000001011000010100000001011011001100000000000
010000000000001001100011111101000000001111000100100000
110000000000010111000010001001101101110000110000000000
000000000000000000000110010111000000001111000100000000
000000000000000000000011011011101100110000110000100000
000010100000101111100010110001111111001011010000000000
000001000110000001000111100000011101001011010000000000
000000000000000000000000000011011000011110000000000000
000000000000000000000011110000111011011110000000000000
000000000000000000000110000111111001011010010100000000
000010100000000000000000000000101101011010010000000010
010000000000001000000000011101011010100101100100000000
010000000000000011000010001101011010001100110000000010

.logic_tile 7 7
000001001000100000000010000000000000000000000100000000
000000000000000000000011111001000000000010000000000000
001000000000000111000111100000001100000100000100000000
100000000000000000000000000000010000000000000000000000
110000000110001000000000001000000000000000000100000000
110000000000001111000000000011000000000010000000000000
000000000100000000000000000000000000000000000100000000
000000000010000000000011110101000000000010000000000000
000000000000000000000000000001100000000000000100000000
000010000000000000000011100000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000111000000000000001001000000000000000000
000000001000000000000011100101100000000000000110000000
000000000000000000000000000000100000000001000000100000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000100000

.ramb_tile 8 7
000001000100100000000000000000000000000000
000000100001000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000010001100100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001010000000000000001000
000000000000000111100111100000011011001100111000000001
000000000000100000000000000000001000110011000000000000
000000000000000101000000010011101000001100111000100000
000000000000000000000011110000000000110011000000000000
000000000000000101000000000000001000001100111000000000
000000000001011001000000000000001000110011000000000010
000000000000000000000000000101101000001100111000000000
000000100000000000000000000000000000110011000000000000
000000000000100011100000000101001000001100111000000000
000000000011000000100000000000000000110011000000000000
000000000000010000000000000101001000001100111000000000
000000001110000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 10 7
000010000000001000000000001011001010101001010100000100
000001000000000001000010111011010000111101010000000000
001000000001001000000000011001000000001111000000000000
100000000000100011000010101101101010010110100000000000
110011100000000000000000000000011010000100000000000000
110011100000000101000011000000000000000000000000000000
000000000000000001100000000000011010111000110110000000
000000000000000011000010101101001100110100110000100000
000001000000001111000000000101001100111100010100000000
000000100000001011100000000000101000111100010000100000
000000000000001000000110010011100000101001010100000000
000000000000000001000110000011001011110110110000100010
000000000000000000000111100101001100111101010100000000
000000000000000000000000000011100000111100000000100000
000000000000000000000000011001111001010011110000000000
000000000000000000000010011011011111010110110000000000

.logic_tile 11 7
000010000000000000000000011101101110010111100000000000
000001000000000001000011011101101101001011110001000000
001000000000000111000000000000000001000000100100100010
100000000000000000000000000000001100000000000000000000
010000000110000000000000000011011001001000010000000000
010000000000000111000000000001101110010010000000000000
000000100000000111000011101000011110010010110000000000
000000000000000000000010110001001101100001110000000000
000010100110000000000010011000000000000000000100000000
000000000000000000000010011111000000000010000000100001
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000011100000000000000000000000100110000000
000010100000000001000000000000001110000000000000000001
000000000000000101100110000111111010001000010000000000
000000000000000000100100000101001101010010000000000100

.logic_tile 12 7
000000100000001000000000010000001110000011110000000000
000000000000001111000011110000010000000011110000000000
001000000000000000000000000111001011000100000000000001
100000000000000000000000000000101010000100000010100000
010000000000000111100000000000001100000011110000000000
010000000000000000100000000000010000000011110000000000
000000000000000000000000000000011110000011110000000000
000000000000100111000000000000000000000011110000000000
000000000000000000000110000000001110000011110000000000
000000000000000000000100000000000000000011110000000000
000000000000000000000000000111100000010110100000000000
000000000000000011000000000000100000010110100000000000
000000000000001000000111010000000000000000000100000000
000000000000001001000110010001000000000010000010000000
110000000001001001100110000000000001001111000000000000
010000000100101001100100000000001110001111000000000000

.logic_tile 13 7
000000000000100000000000010000000000000000001000000000
000010000000010000000010010000001001000000000000001000
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000011011110011000000000000
000000000001010000000010100011101000111100001000000000
000001000010101111000010100000000000111100000000000000
000000000000000000000000000101000000000000001000000000
000000001000000000000000000000100000000000000000000000
000001000000000000000000000111001000001100111000000000
000000100001000000000000000000100000110011000000000000
000000000000000001000000010011101000001100111000000000
000001000000000000000011010000100000110011000000000000
000001000010000000000000000101001000001100111000000000
000000100000000000000010010000000000110011000000000000
000001000001000000000000000001101000001100111000000000
000000000000100000000000000000000000110011000000000000

.logic_tile 14 7
000000000000000001100000001000011000000010100000000000
000000000000001101000010111001010000000001010000000000
001000100000001101100010111001001010010111100000000000
100001001100000001000010100111001100001111100000000000
010000000000000101000111011000011000101000000000000000
110000000000000111100010001001010000010100000000000000
000000100001010101000010100000000000000000000100000000
000001000100100000000100000101000000000010000000000001
000000000000000101100110101001011100000011110000000000
000000000000000000000000001101000000101001010000000000
000000000001000101100010001101111110000110000000000000
000000001010000000000000000001011011000011000000000000
000000000000000000000000001011000000001111000000000000
000000000000000000000000000001101001010110100000000000
000010100001001000000110000000000001000000100100000000
000001001110000111000100000000001101000000000000000001

.logic_tile 15 7
000000000000001000000110011000001101110001010100000000
000000000000000001000011011001001111110010100000000000
001000000001000000000000010001111000111101010100000000
100000000000001111000011000011010000101000000000000000
010000000110001001100000010000000000000000000000000000
010000000000000011000011000000000000000000000000000000
000000000001010001100000000101100000101001010100000000
000000000000110000000000000101001100100110010000000000
000000000000000111100000001011001010111101010100000000
000000000000000000000000001011010000010100000000000001
000000100000000000000000010101000000101001010100000000
000000000110000000000010000101001100100110010000000000
000000000000000000000000000011001010111101010100000000
000000001110000000000000000001000000010100000000000000
000010000000000000000110000001100000100000010100000000
000001000000000000000000000011101001111001110000000000

.logic_tile 16 7
000000000000000001100110000001011010010010110000000000
000000000000000000100100000000111010010010110000000000
001000000000000000000000000000000000000000000000000000
100000001010100000000000000000000000000000000000000000
110000000000001101000000010001001010011010010110000000
110000000000000001000010010000001101011010010000000000
000000000000000001100010010000011010011010010110000000
000000000000000000000010001011001011100101100000000000
000000000000000000000110011011001010000011110000000000
000000000000000000000010000101110000010110100000000000
000000001000000000000111100000001100010010110000000000
000000000000000000000100000001011010100001110000000000
000000000000000000000111100001011010000011110100000000
000000000000000000000100000101110000111100000000000001
010000100000000000000000001101100000101001010001000000
000001000000000000000000001011100000111111110001000110

.logic_tile 17 7
000000001110011000000110000000000001011001100100000000
000000000001110001000011110001001110100110010000000001
001000100000001001100000011001011110010111100010000000
100001000010000101000010000101001001001111010000000000
010000000000000000000000011101001010000011110100000000
010000000000000101000010000001010000111100000001000000
000000000000000000000010100111101101110001100100000000
000010000000000101000000001001001010001110010001000000
000000000000001000000000000011111001011110000000000000
000001000000000001000000000000101011011110000000000000
000000000000000000000110000001100000001111000000000000
000000000000000000000000001101001010101001010000000000
000000000000000000000000001111100001001111000100000000
000000000000000000000000001111001001110000110000000100
010000000001001101100010101000011011011010010100000000
000000000000000001000100000001011101100101100001000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000100000000000011000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 19 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000001100110000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000001000000000000000011010001100111100000000
100000000000000001000010110000011000110011000000000100
010000000000000000000000000000001000001100111100000000
100000000000000000000000000000001101110011000000000100
000010000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000010000000000000010010000001001001100110100000000
000000010000000000000110000000001000110011000000000000
000000010000000000000000000001111000101101010000000000
000000010000000000000000001011011001010100100000000000
000000010000000000000000001001001000000010000000000000
000000010000000000000000001101011101000000000000000000
110000010001010000000000000101100000010110100100000000
100000010000000000000000000000100000010110100000000000

.logic_tile 2 8
000000000000001001100000010000001010000100000100100000
000000000000000001100011110000000000000000000000000110
001000000000000101100000000001000001111001110000000001
100000000000000000000000000000001110111001110000000000
010000000000001001100110000001101110001001000010000000
010000000000000111100010100111001011000010000000000010
000000000000001000000000011001000001100000010001000000
000000000000000101000010100101001011000000000010100010
000000010000000101000000010011101100000100000000000000
000000010000011101000010010101001101101000010000000000
000000010001010101000010100011001100010000100000000000
000000010000000000100000000001101111101000000000000000
000000010000001001100000000001011101100000010000000000
000000010000000001000010111011011111101000000000000000
000000010000001000000010100000001010111100110000000000
000000010000001011000100000000011011111100110010000000

.logic_tile 3 8
000000000000000000000010000001000000000000000100000000
000000000000100000000100000000100000000001000000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001011000000000000000000
010000000100100111100011100000011110000100000100000000
110010000001000000000110010000000000000000000000000000
000000000000000011100000000101000000000000000100000000
000000000000000000100000000000000000000001000000000000
000000010000000000000000000111000000000000000100000000
000000010000000000000000000000100000000001000000100000
000000010000000000000000000111100000000000000100000000
000000010000000000000000000000100000000001000000000000
000000010000000000000000000000000001000000100100000000
000010010000000001000010010000001010000000000000000000
000000010000000000000111000000000000000000000100000000
000000010000001001000100000111000000000010000000000000

.logic_tile 4 8
000000000010100000000010100000000001000000001000000000
000000000000000000000110110000001011000000000000001000
000000000000000101000010100000011010001100111000000000
000000000000000000100100000000011011110011000000000000
000001000001100000000000000011001000001100111000000000
000010100000100000000011110000100000110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000001101000000000000001000110011000000000000
000000010000000000000010100001001000001100111000000000
000001011010000000000100000000100000110011000010000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001010110011000000000000
000000010000000000000000000001101000001100111000000000
000000011010010000000000000000100000110011000000000000
000000010000000000000000000001001000001100111000000000
000000010000000000000000000000100000110011000000000000

.logic_tile 5 8
000010001110001000000000010111100001010110100000000000
000000000000001001000010100011001000001111000000000000
001000000001001101100111101101100001111001110100000000
100000000000000101000100001011001001110000110000000001
010000001100000001100011100011101011111000100110000000
110000000001010011000010100111101100101110000000000000
000000000000001001000010110001000000010110100000000000
000000000000000111000111110011001011110000110000000000
000000010000001101000000001011111110100010110100000000
000000010000001001100000001011111111110100010010000000
000000011010001000000010011000000001011001100000000000
000000010000001101000010101101001000100110010000000000
000001011101010101100010101101100000010110100000000000
000010110001010000000000001101001001001111000000000010
000000010000000000000000001000001011111001010100000001
000000010000001111000010101001001101110110100000000000

.logic_tile 6 8
000000000000001000000010000011000001100000010100000001
000000000010000001000110000111001011110110110000000000
001000000000000000000000000001000000000000000000000000
100000000000000101000000000111100000111111110000000000
110010100000101111100110000111101100101010100100000000
110000000000000101100000000001000000010110100010000001
000000000000001101100110010011000001011001100000000000
000000000000000011000011010000001100011001100000000000
000000010000001001000010000101101100101001100100000000
000000110000010111000100000101001011101010010000100000
000000010000001111000000000001111110001011010000000100
000001010000000001100000000000001101001011010000000001
000000010000001101000011100101101000010101010000000000
000000010000000011100100000000110000010101010000000000
000000010001000101100000000101111100111111000100000000
000000010000001101000000000101001100110000000000000100

.logic_tile 7 8
000000000000000101000010111001001001000010000000000000
000000000000000000100111111101011000000111000000000000
001000000000001101000010100101111000110000010000000000
100000000001011111100110111101111111110110010000000000
110000000000000000000000001001111011101001000000000000
010000000001000000000010110001101011110110010000000000
000000000000000111100111100000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000010001011001100111011011111001000001000000000000
000100010000000001000111100001001011010010100000000000
000000010000001001000000000111111100000011110100000000
000000010000001001100000001011000000111100000000100000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
010000010000001001100000000011001001000101010000000001
110000010000000001000000000011011110000110100000000000

.ramt_tile 8 8
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001000000000000000000000000000000
000001010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000010000
001000000000000000000010100001101000001100111000000000
100000001000000111000110110000100000110011000001000001
010000000000000111100011100000001000001100111000000000
110000000000000000000000000000001010110011000000000101
000000000000000000000000010000001001001100111000000000
000000000000000000000011000000001001110011000011000100
000000010000010000000111010000001000001100111000000010
000000010000100000000111010000001111110011000010000000
000010010000010000000000000001101000001100111000000000
000001010000100000000000000000000000110011000000000100
000000110001010000000111000011001000101010100000000000
000010010000100000000000000000100000101010100000000010
000000010001010000000000001000000000000000000110000100
000001010100000000000000001101000000000010000010100000

.logic_tile 10 8
000000000000000101000110001001001000000011110000000000
000000000000000000000000001001010000101001010000000000
001000000000000000000010100011000000101001010100000000
100000000000010000000011101111001001110110110000000000
110000001000000000000000010111011010111001010100000001
110000000001000000000010000000101100111001010000000000
000000000000010000000010000011000000111001110100000001
000000000000001111000000001101001111110000110000000000
000000010000001001100000001001111100000011110000000000
000000010000000111000000001101110000101001010000000000
000000010011000000000110000000001100111000110100000000
000001010000000000000100000011001111110100110000000000
000000010000000000000111100000001111111100010100000000
000000010000000000000010000011011110111100100000000001
000000010001000001100000001101100001001111000000000000
000010010000000000000000001011101001110000110000000000

.logic_tile 11 8
000000000000100000000010100000000000000000000000000000
000000000000000111000011110000000000000000000000000000
001010100000000000000000000000000001001111000000100000
100000000000001111000011100000001100001111000000000000
110000000101001111000000000001011010000011110000000000
010000000000101111000010100101100000101001010000000100
000100100000000000000110111001001101000000000000000000
000100000000001111000011011011001011000001000000000000
000000010000000000000110011101001101010100000000000000
000000010000000001000010011101111001000100000000000000
000000010000000101000110100101001001110000000000000000
000000010110000000000000001001011010001100000000000001
000000010000000000000000000101001110010101010110100000
000000011000000000000011100000010000010101010010000000
110100010000000011100000000001101011000000110000000000
110000010010000001000000001001001110110000000000000000

.logic_tile 12 8
100000000001000000000111000101011111011110000000000000
000000001010000000000100000000101011011110000000000000
001000000001001111000111011000000000010110100000000000
100000000000100101000111011001000000101001010000000000
000000000000010011100011100000001111011110000000000000
000000000000100111000011101101001111101101000000000001
000000000001010000000011101001101010111111100100000000
000000001000100000000000000001101111101111010010000000
000100011100000000000000000001000000010110100000000000
000000010001010000000000000000100000010110100000000000
000000010000000000000000000001100001110110110100000000
000000011010000000000000000101001111010110100010000000
000000010000001000000000000000001111011010010000000000
000000010000000001000011101101001111100101100000000000
000000110000000001000010011101111110001100000000000000
000000010000000101000011010111101011110000000000000000

.logic_tile 13 8
000000000000000000000000000011101000001100111000000000
000000001000001101000000000000000000110011000000010000
000010100000000000000000000111001000001100111000000000
000000000000000000000000000000100000110011000000000100
000000000000000101100000000000001000001100111000000000
000001000000100000000000000000001100110011000000000100
000000100000001000000000000101001000001100111010000000
000001000000000101000000000000000000110011000000000000
000001010000001000010000010000001000001100111000000000
000000111000001001000010010000001101110011000010000100
000000010000010001100110000000001001001100111000000000
000000010000100000100100000000001101110011000000000100
000000010000000000000110000101101000001100111001000000
000001010000000000000100000000000000110011000000000100
000000010000000000000000000001001000101010100000000000
000000010000000000000000000000000000101010100000000100

.logic_tile 14 8
000000100000000101000110010111001100110001100110000000
000000000000000101000111011111001010001101100000000000
001000100000000101000000000000001110001100110110000000
100001000100000000000000000000011100001100110000000000
010000000000001001100111100101101000011010010110000000
110000000000001001100100000000011101011010010000000000
000010000000000001100110000101111101010010110000000000
000000000000000101100110100000111011010010110000000000
000000010000000001100110010011111000010110100000000000
000000010000000000000010001001101000111100110000000000
000000010000000000000110010000011110011010010100000000
000000010100000000000110001011001010100101100000000010
000000010000001000000010001000011011011010010100000000
000010110000000001000100001011011011100101100010000000
110000010000000001100110000111111010011010010100000000
000000010000000000000000000000101000011010010010000000

.logic_tile 15 8
000000000000000101000000010001100000001111000000000000
000000000000100101100010001101001000010110100000000000
001000000000000101100110001001000001001111000000000000
100000000000000000000000000101101111101001010000000000
110000000000001000000110100101011011001011010000000000
010000000000000001000010110000011110001011010000000000
000000000000000000000000001000001110011010010100000000
000000000000000101000010101001011011100101100000000100
000000010000000001100000010001001101011010010100000001
000000010000000000000011110000001100011010010000000000
000000010000001000000000001111100000001111000100000000
000000010000000001000000001101001010110000110000100000
000000010000000000000110000111111010011010010100000000
000000010000000000000000000000101001011010010001000000
110000011010000001100000010000011100001011010000000000
000000010000000000000010000011001000000111100000000000

.logic_tile 16 8
000010100000000000000000000000000001000000100100000000
000001000000000000000000000000001000000000000000000000
001000000000001000000110001000000000000000000100000000
100000000000000001000000000011000000000010000000000000
010000001010000000000011110000000000000000100100000000
110000001110000000000010000000001111000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000010000000001001000000000000000000
000001010000001000000000000101000000000000000100000000
000000110000000001000000000000100000000001000000000000
000000010000000001100000000000001100000100000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000001000000000000000000100000000
000000010000000000000000001101000000000010000000000000

.logic_tile 17 8
000000000000000000000000001000011001001011010000000000
000000000000000000000000000001011001000111100000000000
001010000000000000000110100000000000000000000000000000
100000000000000101000010100000000000000000000000000000
010000000000000111100111100000000000000000000000000000
110000000000000000100111100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000010000101011111110101000110000000
000000010000001011000000001101001110000101110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000001001100110001011111110000011110100000000
110000010000001111000000001011010000111100000000100100

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000100000000110001000000000000000000100000000
000000000000000000000010110011000000000010000000000000
001000000000000101000010100011000000000000000100000000
100000000000001101100000000000000000000001000000000010
110000000000000101000010000000000001000000100100000000
110000000000000000000110100000001111000000000000000000
000000000000000000000010101101101010010000100000000000
000000000000000000000100000001101011100000100000000000
000000010000000000000010000000001100000100000100000000
000000010000001001000110010000010000000000000000000010
000000010000000000000000000101000000000000000100000000
000000010000001001000000000000100000000001000000000000
000000010000000000000111100001101001010000100000000000
000000010000000000000000001001111000010001110000000000
000000010000000000000010000000001100000100000100000000
000000010000000000000100000000010000000000000000000000

.logic_tile 2 9
000000000100000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000101000000000101011000001100111000000001
000000000000001101100010110000010000110011000000000000
000000000000000111000000000001101000001100111000000000
000000000100000000100000000000000000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000011110000101000010100000001001001100111000000000
000000010000000000100100000000001000110011000000000100
000010110000000000000000000111101000001100111000000000
000000010000000000000000000000100000110011000000000000
000000010000100000000000000011001000001100111000000000
000000010001000000000000000000000000110011000000000000
000000010000000011100111000000001000001100111000000000
000000010000000000100100000000001101110011000000000000

.logic_tile 3 9
000010100000000000000110110000000000011001100000000000
000000000000000000000010101001001111100110010000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001101000000000000000000
010000000000000000000111100011001000010101010000000000
110000000000000000000011100000010000010101010000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000010110000001111001111000000000000
000000010000000011100111000000000001001001000000000000
000000010000000000100111111011001101000110000010000000
000001010000000000000000000111001001000111100000000000
000000010000000000000011110000111011000111100000000000
000000011110000000000011100101011110111101010010000000
000000010000000111000000000000100000111101010000000000
000000010000101000000000000000000000000000100100000000
000000010000010001000010100000001110000000000000000000

.logic_tile 4 9
000000000000001001000000000111001000001100000010000000
000000000000001101100010110011101011000011000000010000
001000000000000101100000011011011100101101110100000000
100000000000001001000011011101111010001000010001000000
110100000011011000000111010000011110000111100000100000
110000000000000101000010101001011000001011010000000000
000000000000000000000010110000011100000011110000000000
000000000000000000000111010000000000000011110000000000
000000011100001000000010100111101101011010010000000000
000000010000000101000010100000011000011010010000100000
000000010000000000000000000101100000001111000000000000
000000010000000101000010110111101000110000110000100000
000001010000001001100111011001101010100010110100000000
000000010000001011000010001001011110111000100000000100
000000010000001000000000010001001001100101100000000001
000000010000001011000011010000011111100101100000000000

.logic_tile 5 9
000000001100000000000111110011101100010001000000000000
000010100000000000000010000000101001010001000000000000
001000000000001000000000010011101011100101100000000000
100000000000000011000011010000111110100101100000000000
110000000000000111100110001000011110000111100000000000
110000000000000101100000001011001011001011010000000000
000000000000001000000000010101011110101101000000000000
000000000000001111000010000000001010101101000000000000
000000111110000101000000000011101100100101100000000000
000000010000000000100000000000101001100101100000000000
000001010000000000000110010001111001111000100100000000
000010010000000000000110011001011011101110000000100010
000001010000100001100111000101100000000000000000000000
000000110000000000100000000111000000111111110000000000
000000010000000001100000001111000000101001010000000000
000000010000001101100000000101001001110000110000000010

.logic_tile 6 9
000000000000001001100010110111011000100101010100000001
000000000000000001000111110011101010101010010010000000
001000000000000101000011101000000000011001100000000000
100000000000001101100000000011001101100110010000000000
010010000001010011100000011111101010101010010100000000
010010101110000000100011000001011110101001100010000010
000000000000000001000110000001011110111011010100000000
000000000000000000000010111101001000100001000000000010
000001011010001000000010100101001001110100010100000000
000000110000000101000010100000111011110100010010100000
000000010000000011100000001000001101000111100000000000
000000010000000000000000000001011001001011010000000000
000000010000000101000000011011011100000011110000000000
000000010000000000100010010111100000010110100000000000
000000010000001001100000001000011010110110000100000000
000000010000001001000000001101001011111001000000100000

.logic_tile 7 9
000000001010100000000000000000001010001100110000000000
000000000001000000000010110000011001001100110000000000
001000000000000000000000000000000000001111000100000000
100000000000000000000000000000001101001111000000000000
110000000000100000000000001000000000000000000100000000
110000000000000000000011100111000000000010000000000000
000000000000000000000010001000000000010110100100000000
000000000000000000000100001111000000101001010000000000
000000010000100011100111000000000001001111000100000000
000000010000010000100100000000001011001111000000000000
000000010000000000000000000000000000001111000100000000
000000010000000000000000000000001100001111000000000000
000000010000100111000010000000001110000100000100000000
000000010000010000000011100000010000000000000000000000
000000010000000011000000000111000000000000000100000000
000000011001000000000010010000000000000001000000000000

.ramb_tile 8 9
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 9
000000000000000111100000000101000000000000000100000000
000000000000000101000000000000100000000001000000000000
001000000000011011100000000000000000000000100100000000
100000000000101001000000000000001000000000000010000001
110000000000000111000000000001100001010110100000100000
010000000000001101000011101111001010110000110000000000
000001000000000001000000000001011000000001010000000000
000000000000000000000000000111000000000011110000000000
000010110000000000000011010000000000000000000100000000
000001010000000000000011000101000000000010000000000001
000000010000000000000000000001000000100000010000000000
000000010000000000000000000000001110100000010000000000
000000110000001000000010100000001010000011110000000000
000001110000000001000000000000000000000011110000000000
000000010000000000000000000000000000001111000000000000
000000010000000000000000000000001101001111000000000000

.logic_tile 10 9
000000000000000101000000000000011010011010010100000001
000000100000000101000011100111011010100101100000000010
001000000000010101000000000111101011011110000000000000
100000000000000101000000000000011000011110000000000000
010000000000001001100110000000001110011010010100000000
010000000000000101000000001011011100100101100010000000
000000000000000111000000000001000001001111000000000000
000000000000000000000010100001001111101001010000000000
000000010000011000000000000011101110000100010100000000
000000010000100101000010101011011100110111010010000000
000000010001010101100000001101011110000011110100000000
000000011000000000000000000001100000111100000010000000
000100010000001001000000010001011110000011110100000000
000000011111011001000010000001010000111100000000000010
010010010001000001100000010001100000001111000000000000
110000010000000000000010000111001010110000110000000000

.logic_tile 11 9
000000000000000000000011111101000000010110100000000000
000000000000000000000011111011001010110000110000000000
001010000000001101000110010000000000000000000000000000
100000000000000101100011010000000000000000000000000000
010000100000011101100000001111101010010110100000000010
100000000000100101000010101101110000111100000000100100
000100000000000111000111111001011100010100000000000000
000000000000000000000011001101100000000000000000100000
000000010000000000000000001011101001110111110000000000
000000011110000000000000000101111111110010110000000000
000000010000001000000110010000011001001100110000000000
000000010010100001000110010000001000001100110000000000
000000010001010000000000000001100000000000000100000100
000000010000000000000000000000100000000001000000100000
110010110000000000000111110000011000000100000100000100
100001010000000000000010110000010000000000000000000100

.logic_tile 12 9
000000100000001000000000010011011010101000000000000000
000001000000000001000011010000100000101000000000000000
001000000000000000000000000011100000000000000100000010
100000000100000111000011100000000000000001000000000010
110000100001000000000000000101100000101001010000000000
110000000000100000000011110011100000000000000000000000
000000000001000101100111000001011011001100000000000000
000000000100100001100110101101101110110000000000000100
000000010000010000000010011011101110000010000000000000
000010110010000001000011101101111000000000000010000000
000000010000000000000110000000001100000100000100000010
000000010000001111000100000000010000000000000000000100
000010010000001000000111110111000000000000000100000000
000000010000000111000010000000000000000001000000100000
000000010001011000000000001001111001011111110000000000
000000010110100101000000000101011011001011110010000000

.logic_tile 13 9
000000000000000111100011110111100000000000000100000000
000000000000000101100110000000100000000001000000000000
001000000001010000000000001001001100000000110000000000
100000000000100000000000000101011000110000000001000000
010000000000000000000111110101000000000000000100000000
110000000000000000000111000000100000000001000000000000
000000000000001000000010111001001100000011110000000000
000000000000001001000110110101010000010110100000000000
000000010000000000000000001111001111010110100000000000
000000010000000000000011101111101011111100110000000000
000000010000000000000000001001001101000000110000000000
000000011100000000000000000101011011110000000001000000
000000010000010000000000010000001000000100000100000000
000000010010000101000010100000010000000000000000100000
000000010000000000000010000000001000000011110000000000
000000010000000000000010000000010000000011110000100000

.logic_tile 14 9
000000000000000000000000000101100000000000000110000000
000000000000000000000000000000000000000001000000000000
001000000000100000000000000000000000000000100100000000
100000000000000000000010110000001011000000000000000000
010000000000000001100011100000000000000000100100000000
110000000000000000000011110000001110000000000000000000
000010100000001000000000011101011111111000010000000000
000001000110001111000010101011011111110000000000000000
000000010000000011100000000000000001000000100100000000
000000010001010000100000000000001100000000000000000000
000000010000000000000010000000011110000100000110000000
000000010000000001000000000000000000000000000000000000
000000010000000011100110000011000000000000000100000000
000000010000000000000000000000000000000001000000000000
000010110000001011100010011111011001000010100000000000
000001010000000001000010000111111011000011000000000000

.logic_tile 15 9
000000000000000001100000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
001000000000000000000000000000001110000100000100000000
100000000000000000000000000000000000000000000000000000
110000000000000000000010110001000000000000000100000000
010000000000000000000010000000000000000001000000000000
000000000000000001100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000000000000010000011100000100000100000000
000000010000000000000010000000010000000000000000000000
000000010000000001000000000000001010000100000100000000
000000010000000000000000000000010000000000000000000000
110000010000000000000000000101011010011110000000000000
000000010000000000000000000000111011011110000000000000

.logic_tile 16 9
000000000000001000000010110101100001010110100000000000
000000000000000101000010001001101011110000110000000000
001000000000000000000000000000011110010010110000000000
100000000010000000000000001001001010100001110000000000
110000000000001101000000000101100001001111000100000000
010000000000001001000010101001101011110000110000100000
000000001100000101100110110001001111011010010100000000
000000000001010000000010100000011101011010010000100000
000000010000000001100000011000000000011001100000000000
000000010000000000000011001111001010100110010000000000
000000010000000001100110010000011011011010010100000000
000000010000000000000010100111001100100101100001000000
000000010000001000000110001101001100010110100000000000
000000010000000001000000001011100000111100000000000000
110000011110000101100110100000011011001011010000000000
000000010000000000000000000111001100000111100000000000

.logic_tile 17 9
000000000000000001100110000001001111011010010100000000
000000000000000000000000000000001110011010010010000000
001000000001011000000000000000001101010010110000000000
100000000000000101000000001001001110100001110000000000
110000000000000101100000001101101110000011110110000000
110000000000000101000000000011110000111100000000000000
000001000000010001100000011011000000001111000100000000
000000000000000000000010100111001001110000110001000000
000000010000001000000110011101101110000011110000000000
000000010000001001000110010011110000101001010000000000
000000010000001000000000000000011010011010010100000000
000000010111011001000000000101001101100101100000000100
000000010000001000000111010000011110011010010100000000
000000010000000001000110000101011101100101100001000000
010000010000001001100000010111111000010101010100000000
000010010000000001100010000111001000110011000000100000

.logic_tile 18 9
000010100001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000101000010110000000000001111000100000000
000000000000001101100111010000001110001111000000000000
001000100001001101000010100000011111100101100000000000
100001000000101011100100000101001011011010010000000000
110000000000101000000000000001101011000111000000000000
110000000001010111000010111001011000000010000000000000
000000000000000000000000000000011111000111100000000000
000000000000000000000010110101001011001011010000000000
000100000000000000000110000001011110101000100000000000
000000000000010000000000001001011000111100010000000000
000000000000000000000000000000000000001111000100000000
000000000000000000000000000000001101001111000000000010
000000000000101001100111101111001000111001010000000000
000000000001000001000100000001011001100110000000000000
000000000000000001000000011000000000010110100100000000
000000000000000000100010001001000000101001010000000000

.logic_tile 2 10
000000100000000001100000010001001000001100000000000000
000000000000000000000011111101001001000011000010010001
000000000000000101000011110101100001000000000000000000
000000000000000101100011010111101010011001100000000000
000000000000000000000110101001100000000000000000000000
000000000000000000000000000101100000111111110000000000
000000000000000101000010101111111010111100000000000001
000000000000001101000000001001100000010110100000000000
000000000000100000000000001000000000010110100000000000
000000000001000000000000000011000000101001010000000000
000000000000000101100000001000000000010110100000000000
000010000000001101000000000001000000101001010000000000
000000001100001000000000000000011110000011110000000000
000000000000000101000000000000010000000011110000000000
000000000000000000000110011001111000010110100000000000
000000000000000000000011010011010000000011110000000000

.logic_tile 3 10
000000000000001000000110011111100001010110100000000000
000000000000000101000010101101101101001111000000000000
001000000000000101000110100001001011101010010100000001
100000000000000111000000001001111001010110010000000000
110000000000000000000010000000011100111001010100000000
110000000000001101000011100001001011110110100010000000
000000000000000001100011111101101010101001100100000001
000000000000000000000010011101011011010101100000000000
000001000000000000000110001111000001001111000000000000
000000100000000000000100001111001100110000110000000000
000000000000000101100000000001100001101001010000000000
000000000000001101000010111011001000001111000000000000
000101000000001001100111101101000000101001010000000000
000100000000000001100000000111001110110000110000000000
000000000000000011100110011011111010111100000000000000
000000000000000000000110011111110000000011110000000000

.logic_tile 4 10
000000000000010000000010100101100000000000000000000000
000000000000000111000100001101000000111111110000000000
001000000000001000000000001001000000110000110000000000
100000000000000101000000001111001111101001010000100000
110000000000000101100111100101100000010110100000000000
010000000000000000000110000111101111001111000000000000
000000000000001000000110100101011010101100010110000000
000000000000001111000010110000011011101100010000000000
000000000000000000000110010111101110100101100000000000
000000000000000000000011100000111000100101100000100000
000000000000000101000000000001100000101001010110000000
000000000000000000100000001011001011011001100010000000
000000000000000001000110111011101000000011110000000000
000000000000000000000010110111010000111100000000100000
000000000000000111000000001000011110110100100000000000
000000000000000000000010110011001001111000010000000000

.logic_tile 5 10
000001000000001000000011111000000001100000010000000100
000000100000000101010011111001001101010000100000000000
001000000000000111000110110000001000010101010000000000
100000000000000000000011000011010000101010100000000000
010000000000000000000111110001101011110000000100100001
110000000000000111000011000001011111110011110000000000
000000000001000000000110001101100000110000110000000000
000000000000100000000000000011101001010110100000000000
000000100000100001000000001001011100000011110000000000
000001000001000000100000001101100000111100000000000100
000000000010000101000000010000000000001111000010000001
000000000000001101100011000000001011001111000011100001
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010000000011101000111100000000000
000000000010000000000100000101001001001011010000000000

.logic_tile 6 10
000000100000001111100000001000001011010001000000000000
000001000000000101000000001111001011100010000000000000
001000000000001011100000001000000000000000000100000000
100000000000000001000010110001000000000010000000000010
110000001100000000000000011011100000001111000000000000
110000000000001101000010000001001110010110100000000000
000000000001000000000110000101111110000011110000000000
000000000000000000000010100101110000111100000000000000
000000000000000101100000000101111111001011010000000000
000000000001000000000000000000101101001011010000000000
000000000000000101100000010001000000101001010000000000
000000000010000000000011010001001100110000110000000000
000001000000000011100111001111101010111100000000000000
000000000100000000100100001001110000000011110000000000
000000000000001000000110110000011001001011010000000000
000000000000000101000010101101011111000111100000000000

.logic_tile 7 10
000000000000000000000000000000000000000000001000000000
000000000001001001000010110000001001000000000000001000
000000000000000000000000000001001000001100111000100000
000000001010000000000000000000010000110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000100000000001011110011000000000000
000000000001010101000010100000001001001100111000000000
000000000000100000100110110000001100110011000000000000
000000000000000000000000000101101000001100111000000000
000000000100000000000000000000100000110011000000100000
000000000001010101000000000000001001001100111000000000
000000000000100000100000000000001110110011000001000000
000000100000010000000000000000001000001100111000000000
000001000000100000000000000000001011110011000000000000
000000100000000000000000000101101000001100111000000000
000000000000001101000000000000000000110011000000000000

.ramt_tile 8 10
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
001000000000000111100110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110011000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000001000011100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001001000000101001010000100000
000000000001100000000111000000000000000000000000000000
000000000000110000000100000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000001000000000000000000000000000000001000000000000

.logic_tile 10 10
000000000000000000000111000001011111000110100000000000
000000000000000000000100001111101110000011100010000000
001000000000000000000111010000000000000000000000000000
100000000000001111000111000000000000000000000000000000
010000001010000000000010010000011100000011000000000000
100000000000000000000011010000001111000011000000000000
000000000000000000000000001001111000111101010100000000
000000000000000000000000001001010000010100000000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010100000000001100000000101001100011110000000000000
000001000000000000100000000000111011011110000000000001
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000100000001001100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000010101101101000010100000000000
100000000000000000000011101111101101000010000010000000
110000000000000000000000000011101111111001010100000000
110000000000000000000000000000001010111001010000000000
000000000000001111000110011001111111001000010000000000
000000001010001011000011100111101010010010000000000000
000001100000010000000000011101111010000000110000000000
000000000000001101000011000111011101110000000000000000
000000000000001111000110110001000001111001110100000000
000000000000001111000011010111101100110000110000000000
000000000000000000000011101111111101111000100000000000
000000000000000001000110010011111111111111110000000000
000010000000100101100110010011111110101000000000000000
000000000000001001100111110000110000101000000000000000

.logic_tile 12 10
000000000001010000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001010100001010000000000001000001100101000000000000000
100000000000000000000010100011010000010100000000000000
110000000000000111000000000101100001011001100000000010
110010100000000000100011110000101001011001100000000000
000000000000000000000000010000000000000000000100100000
000000000100000000000010001101000000000010000000000100
000000000000000000000000000001011100010100000000000000
000000000000000000000010001011100000010110100000000000
000000000000010101000000000000001010000100000100000000
000000000000000000000000000000000000000000000000100000
000010000000110000000010000000011110000100000100000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000001101011010010000000000
000000001010000001000000001001011100100101100000000000

.logic_tile 13 10
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001010000000000000000000000000000001001111000000000000
100000000000000000000000000000001110001111000000100000
010000000000000000000000000101001100010101010000000010
010000000000000101010000000000000000010101010000000000
000000000000000000000000010000000001001111000000000000
000000000000000000000010000000001011001111000000000010
000000001010000101100000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000100000011001000000000111000001000110000000000000
000001000110000001000010000000101110000110000000000000

.logic_tile 14 10
000000000000000000000000001001100001101001010000000000
000000000000000000000011100001101010000110000000000000
001000000000001111100010110000011000000100000100000000
100000000000000001100011100000010000000000000000000000
010000000000000000000000000000011110000100000100000000
010000000000000000000000000000000000000000000000000000
000001000000001001100110010000000000000000100100000000
000000000000000101000010100000001110000000000000000000
000000000000000000000000010111011010000110100000000000
000000000000000000000010011011101111001111110000000000
000000000001010000000000000011011011101000010000000000
000000000000000000000000001111111011111100110000000000
000000000000000000000110011000011010101000000000000000
000000000000000001000010001101010000010100000000000000
001000000000000000000000001000000000000000000100000000
000000000000000001000000000001000000000010000000000000

.logic_tile 15 10
100010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000001100000011100000000000000000000000000000000000
100000000000000000100011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001111100111111110110000000
000000000000001001000011101011101011101111110000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000011101011111110100000000
000000000000000000000011110001011111101111110010000000

.logic_tile 16 10
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
001000000100000000000010100111100001011001100000000000
100000000000010000000000000000101011011001100000000000
110000000000001000000010100000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000001101001100000011110000000000
000000000000000000000010111001100000010110100000000000
000000000000001000000000010000000000000000000000000000
000000000000001001000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000010000000110000000000000000000100100000000
000000000000000000000000000000001010000000000000000000

.logic_tile 17 10
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
001010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000001000000000011101100000111001110000100000
000000000000000101000010001001101001010000100000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
010000000000000000000011100000000001000000100100000000
110000000000000000000000000000001011000000000000000000
000000000000000000000111110011100000000000000100000000
000000000000000000000111010000100000000001000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000101101100101000000000000000
000000000000000000000000000001110000111110100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000000101000000000010000000000000
010000000000000000000111000000000000001111000100000000
110000000000001101000000000000001100001111000000000000
000000000001011000000010100000011110000100000100000000
000000000000000001000100000000000000000000000000000000
000000000000000001000000011000011100011010010000000000
000000000000000101100011011101001101100101100000000000
000000000000001001000010100000011100000011110100000000
000000000000001011100010100000010000000011110000000000
000000000000000000000000001101001100010110100000000000
000000000000000000000000000011000000000011110000000000
000000000000000101100000000000011100011010010000000000
000000000000000000000000000011001010100101100000000010

.logic_tile 2 11
100000000000000111000010100000011100000100000100000000
000000001010000000100100000000000000000000000010000000
001000000000000111000000000000000000000000000000000000
100000000000001111000011110000000000000000000000000000
010000100100001000000010000000000000000000000000000000
110001000000010011000000000000000000000000000000000000
000000000000000111000000000000011010010101010000000000
000000000000000000100000000101000000101010100000000010
000011100000000000000000001001000001101001010000000000
000000000000000000000000000111001001001111000000100000
000000000000000001000000000111111000011010010000000000
000000000000000000000000000000101001011010010000000000
000000000001000000000000001001000001110000110000000000
000000000110100000000000001001001110001111000000100000
000000000000000011100111001000000000010110100000000001
000000000000000000000000000001000000101001010000100000

.logic_tile 3 11
100000000000000000000000000101111100101000000000000000
000000000000001101000000000000010000101000000001000000
001000000000000011100011100001000001110000110000100001
100000000000000000100100001101001011001111000000000001
110010000010001111100000000000011000000100000100000000
110000000000000101000010000000010000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000001111000011110000001000000000000000000100
000000000000000000000000010000000000000000000100000000
000010000000000000000010100101000000000010000000000000
000000000000000000000010101011000000010110100000000000
000000000000000000000100000111101010001111000000000000
000010000000010000000010000101011010111000010000000000
000000000000000000000100000000111000111000010000000000
000000000000000000000000000011000001001111000000000000
000000000000000101000000000101101110110000110000000010

.logic_tile 4 11
000000000001010000000010100000000001000000001000000000
000000000000000000000100000000001100000000000000001000
000000000000000000000010100000011100001100111000000000
000000000000000000000100000000001100110011000000000000
000000000001000000000000000000001000001100111000000000
000000000000100000000000000000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000100000000000101100000000000001000001100111000000000
000000000000000000000000000000001110110011000000100000
000000000000001000000000010000001001001100111000000000
000000000000000101000011010000001001110011000000000000
000011100000000101000110100000001001001100111000000000
000000000000000000000000000000001101110011000000100000
000000000000001000000000001000001000101010100000000000
000000000000001011000000000111000000010101010000100000

.logic_tile 5 11
000000001110000000000000010000001010001100110000100000
000000000000001101000011000000011100001100110000000000
001000000000000001100000000000000000010110100000000000
100000000000000000000000000111000000101001010000000000
110000000001000011100000010101111000101000000100000000
000000000110100000000010000101000000111110100000000000
000000000000000000000110000000011110000011110000000000
000000000000001111000000000000000000000011110000000000
000010000000011000000000000000000000010110100000000000
000010000000101101000000000111000000101001010000000000
000000000000000111100000001101011010101000000100000000
000000000000000000000000000101010000111101010000000010
000000000000000101000000001000011100010010110000000000
000000000110001101100000000111001000100001110000000000
000000000000000101000000000001001011101100010100000000
000000000000000000100000000000101010101100010000100000

.logic_tile 6 11
000011100000010000000111101101000001101001010000000000
000000000000000000000110111111001101001111000000000010
001000001100000000000111010111011000000011110100000001
100000000000001001000010101001010000111100000000000010
110000000001000101000010000011011000010110100000000000
100000000000101111100110011011010000111100000000000000
000000000000000111000011110101101011110001100100000001
000000000000000000000011001011111111001110010000000000
000010100000000101100010000000001011011010010000000000
000001000000001101000111101001011100100101100000000010
000000000000001000000000000101011000000011110000000000
000000000000001011000010110111000000111100000000000010
000000000000001111100000001101000001110000110000000000
000000000000001011000000001011001111001111000000000010
000000000000000000000011000011011011011010010100000010
000000000000000000000110000000001011011010010000000000

.logic_tile 7 11
000000000001010000000000011111001001001100000000000001
000010000000001111000010100101001100000011000000010010
001000000000000000000000001101011100000011110100000000
100000000000000000000000001101010000111100000000000010
110000000000000001100000000000000000001111000000000000
010000000000000000000010110000001000001111000000000000
000000000000001001100000011011011110111100000000000000
000000000100000001000011001011010000000011110000000010
000000000100000000000000010111111010000011110110000000
000000000000001011000011011001000000111100000000000000
000000001110001000000010101111101100010110100000000000
000000000000001011000110011011100000000011110010000000
000000000000001000000010100000000000001111000000000000
000000000000001001000100000000001111001111000000000000
110001000001010111000111000000000000010110100000000000
110010100000000111000100001101000000101001010000000000

.ramb_tile 8 11
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 9 11
000010001000001011100000000001011001000000110000000000
000001000000001001000010010001001011000001010000000100
001000000000000001100010100111101100100100110000000000
100000000000000000000000001111111010011011000010000000
010000000000000111000111000001111100101000000000000000
010000000000000101100000000000110000101000000000000000
000000000010000111100010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000010010000000000001111000100000000
000000000000000000000010000000001010001111000000100000
000000000000000000000110100000001010000011000000000000
000000000100000000000000000000011101000011000000000000
000000000000000000000000011101001110000110100000000001
000000000000000000000010101111011101000011100000000010
000000000000000000000110001000011011000001110000000000
000000000000000000000000001011001001000010110000000000

.logic_tile 10 11
000000000000000111000010001111011101001000010000000000
000000000000000101000010111111101011100001000000000000
001000000000000101000000000001111100001000010000000000
100000000000000111000000000001011011100001000000000000
010000000000001111000011100000000000000000000100000000
110000000000000011000010101001000000000010000000000000
000000000000000000000110001101111111000000110000000000
000000000000000111000010000011111010110000000000000000
000000000000000000000000010101011100010010110000000000
000000000000000000000011000000011000010010110000000000
000000000001010111000010100101011100000000110000000000
000000000110000000100110001101011001110000000000000000
000000000000000000000000000101111000011110000000000000
000000000000000000000010010000101001011110000000000000
000000000000000000000110000000001100000100000100000000
000000000000000000000100000000010000000000000000000000

.logic_tile 11 11
000000000000001000000000001111011101000000010000000000
000000000000001111000011100011111000010000100010000000
001000000000000000000000000000000000000000000000000000
100000000000001101000010100000000000000000000000000000
010000000000000101100010110101111110000100000000000000
010000000000000000000011101011011010000000000000000000
000000000000000000000000001011101111010000100000000000
000000000000000101000010000111101111000000100000000000
000000000000000101100000010011001110000110000000000000
000000001100001111000010100001001011000010000000000000
000000100000001000000111000000000000001111000100000000
000001000000000001000110000000001011001111000001100000
000000001000001011100000000000000000000000000000000000
000000000000000101000011110000000000000000000000000000
000000000000000000000000011001101101101000010000000000
000000000000000001000011011111101011010110100001000000

.logic_tile 12 11
000000000000000101000000000101000001001111000000000000
000000000000000000000011101101001001110000110000000000
001000000000010000000000011101001111000000110000000000
100000000000000101000011101111011101110000000000000000
010010000000000001000111000111011110001000010000000000
010000000000000001000100001111011010100001000000000000
000000000000000111100010000001101010010010110000000000
000000000000000000100100000000111010010010110000100001
000000000000000000000110100001001101000110100000000000
000000000110000000000000000101011000000011010000000000
000000000000000000000111000000011010000100000100000100
000000000000000000000000000000010000000000000000000000
000000000000000000000110100001000001000110000000000000
000000000000001001000000000000001000000110000000000000
000000000000000000000000010101100000000000000100000000
000000000100000000000010000000000000000001000000000100

.logic_tile 13 11
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000100
001001000000001011100000010000011000000100000100000000
100000101110000111100011010000000000000000000000100000
010000000000000000000111000000001110000100000100000000
110000000000000000000100000000010000000000000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000001000000100100000000
000000001010000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 14 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000111100000011010000100000100000000
000000000001000000000000000000010000000000000001000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000010000000000000011000000000010000000000100
000000000000010000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101000010100000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001101000000001111000100000000
000000000000000000000000000011101010110000110001000000
000000000000000000000000000101011100000100010100000000
000000000000000000000000000101001011111011100001000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000000000000000001101011101101000000000000
000000000000000000000000000000001011101101000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001010000000000000000011001000111100000000000
000000000000000000000000000011001010001011010000000000

.logic_tile 2 12
000000000000000101000110010000011111011010010000100000
000000000000000000100110010101001011100101100000000000
001000000000000000000000000101001110110100100000000000
100000000000001101000000000000101101110100100000000000
110000000000000001100110001001011010110101000110000000
100000000000000000000000000001001001000101110000000100
000000000000001000000111100000011100000111100000000000
000000000000001001000100001001001111001011010000000000
000000000000000101000010100011011011101000010000000000
000000000000000000100100001001001000111000000000000000
000000000000001000000000001001101000010111100000000000
000000000000000001000000000101011000001111010000000000
000000000000000111000000000111001001011010010000000000
000000000110010000000010110000111100011010010000100000
000000000000000000000000001001101000110001100000000000
000000000000001101000000000101011100001110010010100000

.logic_tile 3 12
000000000000100000000000000001100001101001010000000000
000001000001011001000011110001001110110000110000000000
001000000000000101000000010000000000000000000000000000
100000000000000000100011110000000000000000000000000000
010100000001010000000000001000011000100101100000100000
010000000000000000000011010111001000011010010000000010
000000000000000001100000000000000000000000100100000100
000000000000000000000000000000001011000000000000000010
000000100000000000000000000011100001111001110000000000
000001000000000000000000000000001010111001110000100000
000000000000000101100000000001101110000001010000000000
000000000000000000100000000000110000000001010000100000
000001000000000000000110000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 4 12
100000000000000000000010110000000000000000000110000000
000000000000001001000111101101000000000010000000000000
001000000000000000000111100000000001000000100100000000
100000000000000000000111110000001001000000000001000000
010000000000000101000111100001001010110000000000100000
010000000000000000000110110101111110001111110000000000
000000000000000111100000011000000000010110100000000000
000000000000000000000010001101000000101001010000000000
000000000001010000000000000101001000101000010000000000
000010000000000000000000000101111110110100000000000000
000000000000000000000000000000011010000100000110000000
000000000000000000000000000000000000000000000000000000
000000000010000001100000000000000000000000100100000100
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000100000010110100000000000

.logic_tile 5 12
000000000000101000000011100011001110010110100000000000
000000000001000101000100000001111010001111110000000000
001000000001000111000000000000011010000011110000000000
100000000000000000100010100000000000000011110000000000
110000000000000101100010100000000000000000000000000000
010000100000010000000100000000000000000000000000000000
000000001110000101000000010111100000000000000100000001
000000000000000000100010101001100000111111110000000010
000000100000000000000010110000011000100101100000000000
000001000000001001000111010011001011011010010000000011
000000000000000000000000001001100001110000110000000010
000000000000000000000000000111101011010110100000000000
000000000000000000000000000000011000111000010000000000
000000000001000000000010111101001100110100100000000000
110000001100000011100010000000000000000000000000000000
110000000000001101000100000000000000000000000000000000

.logic_tile 6 12
100000000000000001100010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000001000000000000011111000110100100000000000
100000000000000001000010110000001001110100100000000000
110000000001000000000010001011111100111100000000000000
110000000000100000000100000101010000010110100000000000
000000000000000101000000001000011011011010010000000000
000000000000001101100000000011001101100101100000000010
000001000001010001000000010000000000000000000110000010
000000100000100000000010001101000000000010000000000000
000010000000001001100010000000001111000111100000000000
000100000000000101000100000001001010001011010000000000
000000000000000001000111000011000000000000000100000000
000000001100000000000000000000000000000001000000000010
000000000000000000000000000011011001000111100000000000
000000000000000001000000000000111110000111100000000000

.logic_tile 7 12
000001000000000000000000000000001100111001010100000000
000010000000001111000010110001001110110110100000000000
001001000001011000000000001111001100010110100000000000
100010001010000101000000000101010000111100000000000000
110000000000000000000000001011000001001111000000100000
110000000000000000000000000001101100110000110000000000
000000000000000000000000010001001100111001010110000000
000000000000000101000010100000001100111001010000000001
000000000000001111000010110111011010000111100000000000
000000000000000001000110010000111001000111100000000000
000001000000001000000000001000001000011010010000000000
000000100000000001000000001101011111100101100000000010
000000000001010011100111100000000000000000000000000000
000001000000100000100010110000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000111010000000000000000000000000000
100000000000100000000111000000000000000000000000000000
110000000000000011100000000000001110000011110000100000
010000000000000101100000000000010000000011110000000000
000000000000001000000000000000001010000100000100000000
000000000000000001000000000000000000000000000000100000
000000000000001000000000001000011000101000000000000010
000000000000011101000011101001010000010100000000000000
000010100000000000000000011011011100101100100000000000
000000000010000000000010000101011010100011100010000000
000000000000000000000000010001000000000000000100000010
000000000000000000000011000000000000000001000000000000
000000000001000000000000001000000000000000000100000000
000000000000100000000010001111000000000010000000000000

.logic_tile 10 12
000001000000001000000110011111000000001111000000000000
000000000000001011000010010001101000110000110000000000
001000000000000111100011100000011111010010110000000000
100000000000000101100111110011011011100001110000000000
110000000000000000000010110011001010000011110100000000
010000000000001111000010001111110000111100000000000000
000000100000001000000011000011101110110010110000000000
000001000010000111000010100111101010111011110000000000
000000000000000001000010000111111011000000000000000001
000000000000000000000010001101001011000000010000000000
000000000000000000000011000000011011100000000000000000
000000000110000000000011111001011001010000000000000100
000000100000100001100010000001111101001000000000000101
000001000001011001100011101001011001101001010001100000
110000000001000000000110000111100001001111000100000000
100000000000000001000000000011101011110000110000000001

.logic_tile 11 12
000000000001001000000010101000000000000000000100000000
000000000000100011000011101111000000000010000000000010
001000000000001011100111000011111010011111110010000000
100000001110000111100100000011101010001011110000000000
010000000000001011100011101000000000000000000100100000
010000000000001001000100000001000000000010000000000000
000000000000000111100000001001001010001000010000000000
000000000000000001000000000011001101010010000000000000
000000000000000101100110100111011001000100000000000000
000000000000000111000100000011111110001100000000000000
000000000000000001000000010011101011000001000000000001
000000000000000111000011111001011000000110000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000001100110101101001111111001000000000000
000000000000001001100100000101111110111010000000000010

.logic_tile 12 12
000000000000000000000010101000000000000000000100000000
000000000000000111000000001001000000000010000010000000
001000000001001011100010100011100001001111000010000000
100000000000100001000011101111001001110000110000000000
110000000000000000000110111101111001001100000000000000
110000000000000000000010011101001000000110000000000000
000000000001000000000110011101100001010110100000000000
000000000000100101000110000001101010110000110000000000
000000000000000000000000000101000000000110000000000000
000000000000000001000011100000101100000110000000000000
000010100000001000000000001000011011011010010000000001
000001000000000011000000000001011010100101100000100000
000000000000001001000111100111101000000000110000000000
000000000000000111000011000001111110110000000000000000
000010100000000000000000011101001100000110100000000100
000000000000000000000010101101111110000000000000000000

.logic_tile 13 12
000000000000000000010000001000000000000000000100000000
000000000000000000000000001101000000000010000000000100
001000001100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000010010000000011110000100000100000001
110000000000000000000000000000000000000000000000100000
000000100000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000001011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000001000000001000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000001000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000100000000000000000000000000001111000000000000
000000000000000000000000000000001111001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011100001001111000000000000
000000000000000000000000001111001101110000110001000000
000000000000000000000000000000000000010110100000000000
000000000000000101000000000111000000101001010000000000
000001000000101000000110101011100001001111000000000101
000000100001010101000010101011001111010110100000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000001100000011110000000000
000000000000000000000011000000000000000011110000000000

.logic_tile 15 12
000000000000000000000110011101000000010110100000000000
000000000000001111000011110011100000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001101000010110000000000000000000000000000
110000000000000101000000000000000000000000100100000000
110000000000001101100010110000001001000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000001101000000000000000000000001000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000011000000100000100000000
000000000000000101000010100000000000000000000000000000
000000000000001000000011100101001001101000010000000000
000000000000000001000100000101011110110000010000000000
000000000000000001100000000011111001010011110000000000
000000000000000101000000000111111010010110110000000000

.logic_tile 16 12
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000010111000000000000000100000000
000000000000000000000010100000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000010110101011110110001100101000000
000000000000000000000111101111001100001101100000000000
001010000000000000000010100000001101001011010000000000
100000000000000000000100000111011001000111100000000000
010010000000000000000000000111011000011010010100000000
010000000000001101000000000000011101011010010000000000
000001000000000000000000010000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000001000000000010111100000000000000110000000
000000000000000001000010001111000000111111110000000000
000000000000000000000000001111100000001111000100000000
000000000000000000000000001101001001110000110001000000
000000000010000000000110100101011110010111100000000000
000000000000001101000000001111001100001111100000000000
010000000000001001100000001000011110001011010000000000
100000000000000001000000001101001001000111100000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000001101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 19 12
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000001000000000010100000000000000000001000000000
000000000000100000000100000000001101000000000000001000
000000000000000000000000000011001100001100111000000000
000000000000000000000000000000010000110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000011100000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000001101000010110000001001110011000000000010
000000000000001000000000010101101000001100111000000000
000000000000000101000010100000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000101000000000000001010110011000000100000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001100110011000000100000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001011110011000000100000

.logic_tile 2 13
100000000000000001100000000001000000010110100000000000
000000000000000000000011100000000000010110100000000000
001000000000000101000000000101100000000000000100000000
100000000000000000000011110000000000000001000000000000
010000000001000111000000000101100000010110100000000000
010000001010100000000000000000000000010110100000000000
000000000000001111000000001000000000010110100000000000
000000000000000001000000001111000000101001010000000000
000000000001010000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000010000000000000000000001000011101001011010000000000
000000000000000000000010000001011111000111100000000000
000010000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 3 13
000000000000001000000010101011101000111100000000000000
000000000000000111000110111011010000101001010000000000
001000000000001000000000010001011000111100000100000000
100010000000000111000011011101000000000011110010000000
110000000000000000000000010001011101011010010010100000
100000000000010000000011110000101101011010010000000001
000000000000000111000000010111111001011010010110000000
000000000000001101100010100000011011011010010010000000
000000000000001000000000000000011111011010010000000000
000000000000000001000000001001001010100101100000000010
000000000000000001000000011000001101111000010000000000
000000000000000000000010000101001111110100100000000000
000000000000000000000000000111100001001111000000000000
000000000000000000000000001001001010101001010000000000
000000000000000001100000001011000001110000110000000000
000000000000000101100010010101001111001111000000000010

.logic_tile 4 13
100000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000111000010110000000000000000000000000000
110000000000000000000000000000000001000000100110000000
010000000000000000000000000000001000000000000000000000
000000000000000000000000000111000000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000010000011110000100000100000001
000000000000010000000011010000010000000000000000100000
000000000000000000000000000001011000101000000000000000
000000000000000000000000000000110000101000000000000010
000000000000000000000010010000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000010001111000000101001010000100000

.logic_tile 5 13
100000000000000000000000000101111101111000010000000000
000000000000000000000010110000011101111000010001000000
001000000000000101000000000000001001100101100010000000
100000000000000000000000001011011100011010010000000010
110000000000100000000000010000011110000100000100000000
010000000000000000000010000000010000000000000001000000
000000000000001000000000000001000001101001010000000000
000000000000001111000000001011101100110000110000000000
000000000000001000000111000111001010111000010000000000
000000000000001011000110110000011100111000010000000001
000000000000000001000110010111100000000000000100000100
000000000000000000100011000000100000000001000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000001000000001100010101000011110111000010000000100
000000000000000000000010000001001111110100100000000000

.logic_tile 6 13
000001000000000001000000000000000000000000001000000000
000010100000001101100000000000001011000000000000001000
000000000000000000000111000000001010001100111000000000
000000000000000000000100000000011101110011000000000000
000000000000000101000010100000001000001100111000000000
000000000000000000100100000000001000110011000000000000
000000000000000101000000000101101000001100111000000000
000000000010001101100000000000000000110011000000000000
000000000000000000000010100000001000001100111000000000
000000000000000000000100000000001010110011000000100000
000000001110000000000000000000001001001100111000000000
000000100000000000000000000000001010110011000000000000
000010000000000000000000000001001000001100111000000000
000001000000000000000000000000000000110011000000100000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001110011000000000010

.logic_tile 7 13
000000000001010101000010110000000000000000000000000000
000000000000000101000011010000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010010100001000101100000000111101111101000010000000000
010001000100100000000000000101111110110100000000000000
000000100000000111100000001000001110011010010100000001
000001000000000000000000000011011001100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000001011000000011110010000000
000000000010000000000000000001010000010110100000000000
000000100010010000000110000001000001001111000100000000
000001000000100000000010110001001001110000110000000010
010000000001000011100000000000000000000000000000000000
110000000000000000000010110000000000000000000000000000

.ramb_tile 8 13
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 9 13
000000000000000001100110000101101010010101010110000000
000000000000000000100000000111011010110011000000000000
001000000000000000000000001011111110010110100000000000
100000000000100000000000001111100000111100000000000000
110000000000001001100000011000001010010101010000000000
010000000000000001000010000011000000101010100000000000
000000000000001101000000000000001110011010010100000000
000000000000000001100000000001011001100101100000000001
000000100000100000000000000101100000001111000100000000
000001000000010000000011100111001010110000110001000000
000000000000011000000000010111000000010110100000000000
000000000110000101000010101001101000110000110000000000
000000000000000101100110101000011111011010010100000000
000000000000000000000000000111011101100101100000000001
110000001100000001100000010101100000010110100000000000
100000000000000000000010000000000000010110100000100000

.logic_tile 10 13
000000000000001000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000011100000100000100000000
100000000000000000000000000000010000000000000000000000
010000000000000001100000000011101000000011110000000000
100000000000000000000000000011110000111100000000000000
000000000000001000000000000000001110000100000100000000
000000000110101111000010110000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000001011000000000101000000000010000000000000
000000000001000000000110011001011111010000110010000000
000010000000100000000110000101011011110000010000000000
000000000000000001000110000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
110000000000000000000110100000000000000000000000000000
100000001010000000000000000000000000000000000000000000

.logic_tile 11 13
000000000001011000000111010101001111001000010000000000
000000001010001001000010000101011010100001000000000000
000000000000000111000111110001001101000110000000000000
000000000000000111000110001001101100000010000000000000
000010100000000111100010010101001100001000010000000000
000000000000000001100011110001101101100001000000000000
000010100000001001100000011011011111111110100000000000
000001000000001111000011011001001000111110010000000000
000000001100001011000000000111111011000000000000000000
000010100000001001000010101111011001000100000000000100
000000000000000101110000000111111000010110100000000000
000000000000000000000011100111100000111100000000000000
000000000000001000000110011111011011001000010000000000
000000000000001101000010111011101010010010000000000000
000000000000001111100110111000001010010101010000000000
000000000000000101100110111111010000101010100000000000

.logic_tile 12 13
000000100000000000000000010011011001001011010000000001
000001000000000000000011110000001001001011010001000000
001000000000010011100011110111101101000110100000000000
100000000000100000100111001101101101000011100010000000
010000000000000000000010100101000000000000000110000000
010000000000000001000010100000000000000001000000100000
000000000000000000000000000111101101101100100000000000
000000001010000000000000001101101101100011100000000101
000000000001010011000000000111011101001000010000000000
000000001000100001000000001101001100100001000000000000
000010100000000001000110001101011101001000010000000000
000000001010000001000000001001101100010010000000000000
000010000000000000000000000111100000000000000100000000
000000000000000001000000000000100000000001000000100000
000000000000000000000010001011100000101001010000000000
000000000000000000000010000011000000000000000000000000

.logic_tile 13 13
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000100000001000000000000101111000001100111000000000
000001000000001001000000000000100000110011000000000000
000000000000001001100000000011001000001100111000000000
000000000000001001100000000000000000110011000000000000
000000000000001000000110000111001000001100111000000000
000000000000001001000100000000000000110011000000000000
000000000000000101100000000111101000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000001110101000000000101001000001100111000000000
000000000000010000000000000000000000110011000000000000
000011100000000000000000000011001000001100111000000000
000010100000000101000000000000100000110011000000000000

.logic_tile 14 13
000000000000000000000110111011111111010000100000000000
000000000000000000000010100001111110110000010000000000
000000000000001101100010100000000001001111000000000000
000000000000000001000100000000001001001111000000000000
000000000000001000000000010111001000101000000000000000
000000000000000001000010000000010000101000000000000000
000000000100001101000000010111000001010110100000000000
000000000000000101100010100101101011001001000000000000
000000000000000000000000001001111011010111100000000000
000000000000000101000000001111001100001011100000000000
000000001110000101000110001011101111111001010000000000
000000000000000101000000001101011000111000100000000000
000000000000000000000010100001011011101000010000000000
000000000000000101000000000011101111111100110000000000
000000001101000001100010110101101001000010000000000000
000010000000100000000010001101011100001001010000000000

.logic_tile 15 13
000000000000000000000000000000011110000100000100000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000010100000001110000000000000000000
110000000000000000000000000000000001000000100100000000
110000000000000000000000000000001100000000000000000000
000000000000001000000000001001011001000110000000000000
000000000000001001000010111011111111000011000000000000
000010000000001000000110010011011011100000110000000000
000001000000000011000010000000111110100000110000000000
000000000000000000000010100011001101010111100000000000
000000000000000111000100001111101010001011100000000000
000000000000000000000111100000000001000000100100000000
000000000000000111000010100000001111000000000000000000
000000000000000001100111000000000000000000000000000000
000000000110001001000010100000000000000000000000000000

.logic_tile 16 13
000000000000000000000000010011011110011110000000000000
000000000000000000000010000000011111011110000000000000
001000000000000000000000000000001111011010010100000000
100000000000000000000000001111001101100101100000000000
010000000000000001100011101011100000001111000100000000
110000001010000000100000001101001001110000110000000000
000000000000001000000110000111000001001111000100000000
000000000000000001000100000011101111110000110000000000
000000000000000101100000000000011011011010010100000000
000000000000000000000000000101001101100101100000000000
000000001110000101100110011011101010010110100000000101
000000000000000000000010100101100000111100000000000000
000000000000000001100110010111011100010110100000000000
000000000000000000000010100111110000111100000000000000
010000000000000000000000010101101001001011010000000000
100000000000000000000010000000111100001011010000000000

.logic_tile 17 13
000000000000000000000000000001101010110001010100000000
000000000000000000000011100000001011110001010000000000
001000000000000011100111000000001101111000100100000000
100000000000000000000000000101011000110100010000000000
010000000000000000000110001101011000111101010100000000
010000000000000001000100000101000000010100000000000000
000000000001000001100010000101101100101000000100000000
000000000000100000000000000101100000111101010000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000111011010111101010100000000
000000000000000000000000000101110000101000000000000000
000000000000000001100110000001101011110001010100000010
000000000000000000000000000000101111110001010000000000
000000000000000000000110000101101110101000000100000000
000000000000000000000000000101100000111101010000000000

.logic_tile 18 13
000010100000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000001000000000000000100100000
110000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001010001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000100000000000001000001110110100100000000000
000000000001000000000011000101011101111000010000000000
001010000000000000000000000111100000101001010000000000
100000000000000000000000000101101011110000110000000000
110000000000001000000000010000001111011010010100000000
100000000000000001000010111011011010100101100010000000
000000000000000001100000000000000000001111000000000000
000000000000000000100000000000001111001111000000000000
000100000000000001100000000000011110000011110000000000
000000000000000000000010100000010000000011110000000000
000000000000000000000110101001000000110000110100000000
000000000000000000000000001111101100001111000010000100
000100000000000000000000010011100000010110100000000000
000000000000000000000010100000100000010110100000000000
000000000000000000000110110000011110100101100100000001
000000000000000000000010101101011010011010010000100000

.logic_tile 2 14
100000100000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000111110101000000000000000100000000
010000001000000000000111110000100000000001000000000000
000000000000000000000011100011111010101001010000000000
000000000000000000000100000001110000111100000010000000
000000000001000000000000000000011100000011110000000000
000000000100000001000010000000010000000011110000000000
000000000000000000000010010000001100000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 3 14
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001111000000000000001000
000000000000000000000010100000001111001100111000000000
000000000000000000000100000000011001110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000010110000100000110011000000000000
000000000001000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000011010000001000110011000000000010
000010100000000000000110100111101000001100111000000000
000010000110000000000000000000000000110011000000100000
000000000000000001000111000111101000101010100000000000
000000000000000011100100000000000000101010100000000010

.logic_tile 4 14
100010000000000101100010100001011000101001010000000000
000000001010010000000111110101110000000011110000000000
001000000000000001100110010000001011011010010010000000
100000000000000000000011101001001001100101100001000000
010100000000000001000000000011100000000000000000000000
010100000000000000100010110000000000000001000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001000001111000000000000
000011000000000000000000001001011110010110100000000000
000000000000000101000000000111010000000011110000000000
000000000000000011100000010000011000000100000100000000
000000000000000000000011000000010000000000000000000000
000000000000000000000000000001011111100101100000000000
000001000000000000000000000000011110100101100000100000
000000000000000101000000010011101100011110000000000000
000000000000000000000010100000101011011110000000000000

.logic_tile 5 14
100000000000001000000011100000000000000000000000000000
000000000001000101000100000000000000000000000000000000
001000000000000101100000000000000000000000000101000000
100000000000000000000000001001000000000010000000000100
010000101000000000000111101111100000101001010000000000
110000000000001101000110110011101000110000110000000000
000000100000000000000000000000000000001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000000000000000001000001010011010010010000000
000001000000000000000010111111001101100101100000000010
000001001010000000000010101000000000000000000100100000
000010000000001101000000001011000000000010000001000000
000000000000000000000000000001101010101000000000000000
000000000000100101000000000000010000101000000000000100
000000000000000000000011111001011100111100000000000000
000000000000000000000011001111000000000011110000000010

.logic_tile 6 14
100000000001000000000010101000000000010110100000000000
000000000000000000000100000101000000101001010000000000
001000000000000000000000000000000001001111000000000000
100000000000001101000011110000001011001111000000000000
010000100000100000000111100000011100000100000100000000
110001000001000000000010110000010000000000000000000001
000000000110000101000000000000000000001111000000000000
000000100000000000100010110000001011001111000000000000
000000000001000000000000000000000001001111000000000000
000010000000100000000000000000001000001111000000000000
000000000000001001000110110000000000001111000000000000
000000000000001111000010100000001001001111000000000000
000000000001001000000000000000000001000000100100000000
000000001100111011000000000000001101000000000000000001
000000000001000000000000000001111101001000000000000100
000000000000000000000000000111101100001001000010000000

.logic_tile 7 14
000000000000101111100110010000011100111000110100000001
000000000000001111000010100101011000110100110000000000
001000000000000011100000010001101000110101000000000100
100000000000000000000010100011111111001010110001100000
110000000000000111000111110111000000111001110100000001
010001000001011101000110000101001000110000110000000000
000001000000000111000000000001001010111001010100000001
000000100000000000100000000000001011111001010000000000
000010100000000001100000000001000000111001110100000000
000001001100000000100011110101101000110000110010000000
000010000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000001101000000000101011001001001010000000000
000000000000000001100010111101001010000000100011100101
000000000000000000000000000111001011001100000010000000
000000000000000000000010000001011111000100000010100100

.ramt_tile 8 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000111100000000000011000000100000100000100
000000000000000000100000000000000000000000000000000000
001000000000000101000000000000000000000000100100100000
100000001010001001100000000000001000000000000000000100
110000000000000000000000000001011101011110000000000000
010000000000001101000000000000011000011110000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000000010101000000000000000100000000
000000000000000111000011000000000000000001000000100000
000000000000010000000111000000000001000000100100000000
000000000000000000000100000000001011000000000000000001
000000000000000000000000000101000000011001100000000000
000000000000000000000000000000001100011001100000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000011100111101111011101111101000000000000
000000000000000000100010101101011000111100010000000000
001000000000001000000000010101101110000110100000000000
100000000000001111000011100111001001011101010000000000
111000000000001111100010110011011110100100110000000000
110000000000001111100110001001001110101100110000000000
000000000000001111100110000011001100101000010010000000
000000000000000111100100001111101011001000010001100001
000000000000001001100000000101011010000001010000000000
000000000000001111000010000101001011000000100000000000
000000100001001001100111100001011000100011010000000000
000000000000000001000000001001111010010011010000000000
000000000000001001000010011000011101001001010000000000
000000000000000011000010100111001100000110100000000000
000001000000001001000000000000000000000000000100000100
000010100110001111100000000001000000000010000000000000

.logic_tile 11 14
100000000001001011100000000011101010000011110000000000
000000000000101001110011100001010000010110100000000000
001000000000010001100011101101100000010110100000000000
100000000110100000000110011011100000000000000000000000
000010100000000101000000000001011111001000010000000000
000001000000000101000010001111001111010010000000000000
000000000000000101000010000101011011011111110100100000
000000000000000000100000000000001000011111110000000000
000000000101010000000010001111011001001100000000000000
000000000110100111000100001001111101110000000000000000
000000000000000101100010010011001000010100000000000000
000010000000000000100010110101011101001000000000000000
000000000000001001100111010011101111011010010000000000
000000000000000001000110100000101011011010010000000000
000000000000001000000110100001001111000000110000000000
000000000000001101000100001101001100000010100000000000

.logic_tile 12 14
000000000000001000000000010000011010000100000100000000
000000000000000111000011010000000000000000000000000101
001000100000000111000000010111011010101000000000000000
100001001100000111000011100000010000101000000000000000
110000000000000111000000000111101010011110000000000000
010000000000000111000010000000011001011110000000000000
000001000000000000000111001001101010001100000000100000
000000000110001111000010001111101100110000000000000000
000000000000000011100000011011011000001100000000000001
000000000000000000000011111001001111110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001000101100010001000000000000000000100000000
000000000000100000100000000011000000000010000000000000
000010100001000000000000001001011000000000100000000000
000000000000100001000010001101001010100000010000100000

.logic_tile 13 14
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000010000
000000101100000000000000000000001000001100111000000000
000001000000000000000000000000001100110011000000000001
000000000000010101000000000000001000001100111000000100
000000000000000000100000000000001010110011000000000001
000001000110100000000000000000001001001100111000000000
000010100001011101000010110000001011110011000000000001
000010000000000101000000000011101000001100111000000100
000100000000000000000000000000000000110011000000000000
000000000000010111000110000000001001001100111010000000
000000000100010000000010000000001010110011000000000000
000000000000000000000000001000001000101010100000000000
000100000000000000000000001011000000010101010000000010
000000000000000001000000000111100000010110100000000000
000010000000000000000000000000000000010110100000000000

.logic_tile 14 14
000000000000000000000010101001001110000011110000000000
000000000000000000000000001111100000111100000001000010
001000000000000000000111100000000000010110100000000000
100000000000001001000100000011000000101001010000000000
110000000000000001100000000101100000010110100000000000
110000000000000000100011100000100000010110100000000000
000000000000000000000000000001100001010000100000000000
000000000110000000000011111101001101101001010000000000
000011000000000101000000000000000000010110100000000000
000000000000000101000000000011000000101001010000000000
000000000000001000000010101101001110000111100000000000
000000000000001101000000001001001111001111110000000000
000000000000001001100010011001001110000011110000000000
000000000000001011100010101111100000101001010000000000
000000000000100000000110000011100000000000000100000000
000000000001010000000100000000000000000001000000000000

.logic_tile 15 14
000000000000001000000010000011100000000000000100000000
000000000000000111000110000000000000000001000000000000
001000000000000000000000000000001000000100000100000000
100000000000000000000000000000010000000000000001000000
110000000000000101000000010000001000000100000100000000
110000000000001101100011100000010000000000000000000000
000001000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000000101000000000000000100000000
000000000000000101000000000000100000000001000000000000
000000000000000101000010100000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000010010101001110111001010000000000
000000000110001001000010100101011100110100010000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 16 14
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
001000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001101000010000000000000000000000100000000
110000000000000001000110100101000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000001010101000000000000000
000000000000000000100000000111000000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 14
000001000000000000000000000111101110000011110100000000
000000100000000000000000001011000000111100000001000000
001000001110000000000000000101011110000011110100000000
100000000000000000000000001111000000111100000001000000
110000000000000001100000000111011110011110000000000000
110000000000000000000000000000001101011110000000000000
000000000000000000000000000101011110010010110000000000
000000000000000000000000000000001111010010110000000000
000000000000000000000000010000000000000000000000000000
000000000110000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000111010000000000000000000000000000
000000000000000001000110000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000011100000000000000000000010000000000101
100000000000000000100000000000000000000000000011000110
110000000000000000000000011001100000100000010100000000
110000000110000000000010000101001110110110110000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011010110100010100000000
000000000000000000000000000001001011111000100000000100
000000000000000011100111000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 14
100000000000000000000000010011100000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000000000001100000000001100000000000001000000000
100000000000000000000010110000101111000000000000000000
010000000000000000000011110101001000001100111100000000
110000000000000000000010000000101101110011000000000000
000000000000001000000000000011001000001100111100000000
000000000000000001000000000000101101110011001000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000011110000001101110011000000000000
000000000000000101000000000000001001001100110100000000
000000000000000101000000001111001000110011000000000000
000000000000000000000000000000000000010110100000000000
000000001100000000000011111001000000101001010000000000
110000000000000000000000001000000000010110100000000000
010000000000000000000000000101000000101001010000000000

.logic_tile 21 14
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000110000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000110100101100000000000001000000000
000000000000000000000010110000100000000000000000000000
000000000000000000000110110000000001000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000010010000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000

.logic_tile 22 14
100000000000000000000000000000000000001111000000000000
000000000000000000000011100000001101001111000010000000
001000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000001000000000000001000000000000000000100000000
010000000000000000000000001111000000000010001000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000001101100010100000000000000
110000000000000000000000000000010000010100000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000011100110000000000000000000000000000000
100000000000000000000011100000000000000000000000000000
010001000000000000000000000001100000000000000000000000
010000100000000000000000000000100000000001000000000000
000000000000000001100000000000000001000000100100000000
000000000000000000100000000000001000000000000000000100
000000000000000000000110100000000001001111000000000000
000000000000000000000100000000001010001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000110110110000000000
000000000000000000000000000000101101110110110000000000

.logic_tile 2 15
100000001100000000000111101011100001110000110000100000
000000000000000000000000000111001101001111000000000000
001000000000000000000010101000011111100101100000100000
100000000000000000000100000101011111011010010000000000
110000000000000000000000000001000000000000000100100000
110000000000001101000000000000100000000001000000000000
000000000000000000000010001111100001101001010000100000
000000000000001001000000001111101010110000110000000000
000000000000000000000110101000001011100101100000000000
000000000000000000000000001101001100011010010000100010
000000000000000001000000011111000000110000110000000000
000000000000001101100010001001001101001111000010000010
000000000000000101000111101000001011111000010000000000
000000001010000000100000000011001011110100100000000000
000000000000000101000110000111111101111000010000000000
000000000000000000100010110000011100111000010000000000

.logic_tile 3 15
100000000001000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000000101000000000000000000010110100000000000
100000000000000000100000000011000000101001010000000000
110010000000000000000010100000000000000000000000000000
110000000010000000000100000000000000000000000000000000
000000000000001000000000001000000001100000010000000000
000000000000000001000000000101001100010000100000000110
000000000000000001000000000000000000000000000100000000
000000000110000000100000000001000000000010000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010000000011000000011110000000000
000000000000000000000100000000000000000011110000000000
000000000000000000000000000101000000010110100000000000
000000000000000000000000000000100000010110100000000000

.logic_tile 4 15
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001100000000000000001000
000000000000000000000011100011101100001100111000000000
000000000000000000000000000000100000110011000000000000
000001000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000110110000001011110011000000000000
000010000010010000000000000000001000001100111000000000
000000000000000101000000000000001001110011000000000000
000000000000000000000000010101101000001100111000000000
000000000000000000000010100000100000110011000000000010
000000000000000000000010000001101000001100111000000000
000000000110000000000100000000100000110011000000000010
000000000000100000000010100111001000101010100010000000
000000001011000000000000000000100000101010100000000000

.logic_tile 5 15
100000000000000000000000010101111110000111100000000000
000000000000000000000011110000001010000111100000000000
001000000000000000000110000000000001000000100100100000
100000000000000111000100000000001001000000000000000000
010000000000000101100000000000011110000100000100000000
010000000000000000000000000000010000000000000000000000
000000000000000000000000000000000001000000100100100000
000000000000001101000000000000001101000000000000000000
000001000010000000000000001000000000000000000100000001
000010000000000000000000000111000000000010000000100000
000000000000000000000110100000011000000100000100000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000000001000000011000001011100101100010000000
000000000000001101100011000101001110011010010000100010

.logic_tile 6 15
100010101000000101100111110000000000000000000100000000
000001000110001001100011111101000000000010000000000000
001000000000000000000010101001011100100110110000000000
100000000000000000000000001011011011010000110000000000
010000000000000111100010000000011010000100000100000000
010000000000000000000010110000010000000000000000000010
000000000000000000000010110000000000000000100100000000
000000000000000000000110010000001001000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000100
000000000000001000000010010000001010000100000100000000
000000000000001011000110110000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000001100000000000000000000100000000001000000000000
000000000000000000000110001011111010001001000000000000
000000000001001001000000000111011000101000000011100001

.logic_tile 7 15
100000000000001101000110011101111110110001010000000000
000001000000010101100010100001001100110001100000000000
001000000000001111100110100000000001000000100100100000
100000000000001011000000000000001001000000000000000100
010000000000000111100010000111101110000111100000000000
110000000000000000000000001001111000001111110000000000
000000000000001101000111001111011100001101000000000000
000000000000000111100100000001111100000100000000000000
000010000100000011100000001001001100010111110000000000
000001000000000111000000001101001111011011110010000000
000000000000000000000000001101011010111011110000000000
000000000000000000000011110111001001010010100010000000
000001000000000000000010011000000000000000000100000000
000000000110000000000010011111000000000010000000000100
000001000000011000000110010000000000000000000000000000
000010100000001011000110010000000000000000000000000000

.ramb_tile 8 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000101000010111111111010001100110100000000
000000000000000000000110001101011001101010100000000000
001000000000000000000000010101000001001111000000000000
100000000000000000000010001101001100010110100000000000
010000000000000111100011101000011110011010010100000000
110000000000000000100010101101001001100101100000000000
000000000000000111100111100011101110000011110000000000
000001000000000000100110100001100000101001010000000000
000000000000001001100111001000001101011110000000000000
000000000000000111000111110101001001101101000000000000
000000000000001001100000001101000000001111000100000000
000000000000001011000010000011001011110000110000000000
000000000000000101100000001000001101011010010100000000
000000000000000000000000001001001010100101100000000000
110000000000001000000000000011001100101001010000000000
010000000000000001000000001011101001000110100000100000

.logic_tile 10 15
000001000000000000000110100000000000000000000000000000
000000000000000101000011100000000000000000000000000000
001001000000000011100111000011000000000000000100000000
100010100000000000100100000000100000000001000000000000
010000000000000001100111100001101100101011110000000000
010000000000000000000000000001011011000110000000000000
000000000000000000000000010101001111011010010000000000
000000000000000000000011010000001011011010010000000000
000000000000001000000110001000000000000110000000000000
000000000000001001000010000111001100001001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000001100000000000000001100000010000000000
000000000000000000100000000011001110010000100000000001
000011000000100001100000000011011110011010010000000000
000000000000000000000000000000001001011010010000000000

.logic_tile 11 15
000000000000000011100111101011001111001001000000000000
000010000001000000000111110011101000000011000000000000
000001000000001001000000011011011100000001000001000000
000000000000000001100011010111111011000110000000000000
000000000000000101000000000011111010101000000000000000
000000001110100000100010110000010000101000000000000000
000000000000000000000110101111101001000100000000000000
000000000000000101000010101101011010001100000000000000
000000000000000000000110100001001000000010100000000000
000000001100000000000111100000010000000010100000000000
000000000000001101100000001101101110000010000000000000
000000000000001101000010001111111111000011000000000000
000010100000000000000010110000011001100001010000000000
000000000000000011000010000101001001010010100000000001
000000000000000101000000000000000000100000010000000000
000000000000000101100011100001001001010000100000000000

.logic_tile 12 15
000000000000000101000011100101001000000010100000000000
000000000000000000000000000000110000000010100000000000
000000000000000111000000011011101010010111100000000001
000000000000000000100010001011101101001011100000000000
000000000000000001000011111001000000010110100000000000
000000000100100101100111011111000000000000000000000000
000000000000000000000010001000011001011010010000000000
000000000000000000000010101111011011100101100000000001
000000101010010000000010100101001000101000000000000100
000000001010000000000100000000110000101000000000000000
000000000000000000000010001011101011000001000000000011
000000000000001001000010000001011110000000000000000000
000000000000000000000011001001001011000110100000000000
000001000000000000000000001101001111000011010000000000
000000000000000000000110011001101111110011000000000010
000000000000001001000110111101111111010101010000000001

.logic_tile 13 15
000000000000000000000000001011111110100001000000100000
000000000000000101000000001001011000001000010000000000
000000000000000000000111110000000000001111000000000000
000000000000000000000010010000001100001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010001100000010110100000000000
000001000000000000000010100000100000010110100000000000
000000000000000111100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000001000000000000001000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000000001000000000011011100000011110000000000
000000000000000000100010100011100000111100000001000010

.logic_tile 14 15
000000000000001000000010111000001110011010010100000000
000000000000000001000011110101011000100101100000000000
001010000000000000000000001000000000010110100000000000
100000000000000000000010101011000000101001010000000000
010010000001010000000110000001011100000110100000000000
010000000000000000000000001111111011000011010000000000
000000000000000111100000000011011110101000000000000000
000000000000000000100010110000110000101000000000000000
000000000001001000000000000011101000100100110000000000
000000000000001011000010101101111111100111000001000000
000001000000000000000111000001101101001100000000000000
000000000000000000000100000111101011110000000000000010
000010100000001000000010101101101110010100000000000000
000000000000001001000010011001100000101001010000000000
010000000000000000000110100000000001100000010000000000
100000000000000000000000000111001011010000100000000000

.logic_tile 15 15
000000000000000000000000000000011100000100000100100000
000000000000000000000000000000010000000000000000000000
001000000000000000000000000111000000000000000100000000
100000000000000000000000000000100000000001000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000001000110000000000011110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000001000000100110000000
000000000000000000000011010000001111000000000010000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100100101000000000101011010001011010000000000
100000000001000000100000000000111101001011010000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000001000000100000000110000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000010000000000000000010101001111110000011110000000000
000000000000000000000000000111000000101001010000000000
000000000000000000000000001111100001001111000100000000
000000000000001111000000000001001110110000110000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000001100000000101011010011010010100000000
010010100000000101000000000000111101011010010000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000001010000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000001100000000000000000000000000000000000100000000
000000000000010000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 18 15
000010100000000000000011101001001011111100000000000000
000000001010000000000110011111101100111000000000000001
001000000000000000000000000111100001000110000000000000
100000000000000000000000000000101010000110000000000010
010000000000000000000010100000000000000000000000000000
010001000000001101000100000000000000000000000000000000
000000001110001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000001000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100110000011111110010101010100000000
110000000000000000100000000000010000010101010000000000

.logic_tile 19 15
000001000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000010000000000000000001010000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 15
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111100000000000011100000011110000000000
100000000000000000000000000000010000000011110000000000
010000000000000000000110100000000000000000000000000000
110000000010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000000001001100001001100110100000000
000000000000000000000000001011001110110011001000000000
110000000000000101100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 21 15
100000000000001000000000010000000000000000000000000000
000000000000001011000010010000000000000000000000000000
001000000000001000000000001001001001011101010000000000
100000000000001001000000000101011011000110100000000000
010000000000001000000010001000000000010110100000000000
110000000000001011000000000101000000101001010000000000
000000000000001001100000000001011000000011000010100101
000000000000001001000010100101101111000010000001100000
000000000000000000000000010000011010010111110000000000
000000000000000000000010001001000000101011110000000000
000000000000001000000000000011000000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000000000000010101111010010000010001000000
000000000000000000000011100001101001010000100011000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 22 15
100000000000000000000000000000001110000100000100000000
000000000000000000000010100000010000000000000010000000
001000000000000000000000000111101010000010110000000000
100000000000000000000000000000101111000010110010000000
010010100000000101100110000111011100010100000000000000
110001000000000000000000000000010000010100000000000000
000000000000000000000000000000011110000100000000000000
000000000000000101000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000110001001000000010110100000000000
000000000000000000000000000101100000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001101000000101001010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.logic_tile 1 16
000000000000100000000000000000000001000000001000000000
000000000001000000000000000000001000000000000000001000
000000000000000000000010100111011000001100111000000000
000000000000000101000100000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000111100000001001001100111000000000
000000000000001101000100000000001001110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000010000000000000000110011000000000000
000000000000000101000010100111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101000000000101101000101010100000000000
000000000000000101000000000000100000101010100000000010

.logic_tile 2 16
100000001110000000000110110011001001110100100000000000
000000000000000000000010100000111001110100100000000000
001000000000010111000000010001100000001111000000100000
100000000000100000000010001001101101110000110000000010
110000000000000101100110010011100000010110100000000000
110000000000000000000110000101101011001111000000000000
000000000000000001100000000001011010010010110000000000
000000000000000000000000000000101011010010110000000000
000010000000000000000110001000001010011010010000000001
000000000000000000000000000101011001100101100000000010
000000000000000000000110000000000001000000100100000000
000000000000000101000000000000001110000000000000000001
000000000000000000000010100000011000000100000100000000
000000000000000000000000000000000000000000000000000001
000000000000001000000000000011100000000000000100000000
000000000000000011000000000000000000000001000000000001

.logic_tile 3 16
100000000000000000000000000000000001000000100100000001
000000000000000000000000000000001001000000000010000010
001000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000000000000001000000000000011100000000000000100000001
000000000000001101000000000000000000000001000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000100000

.logic_tile 4 16
100000000001010001000000010101000000000000000100000000
000000000000000000000011000000100000000001000000000011
001000000000000101100000001000000000000000000000000000
100000000000000000000000000001000000000010000000000000
010000000001010000000000000000001110000011110000000000
010000000000000000000011100000010000000011110000000000
000000000000000000000000000011100000000000000100100001
000000000000000000000000000000000000000001000000000000
000000000000001000000000000000000000000000100110000000
000010000000001011000000000000001100000000000000000000
000000000000000000000000000000001110000100000100000000
000000001100000001000010000000010000000000000000000000
000000000001010000000010000001000000010110100000000000
000000000110000000000010000000000000010110100000000000
000000001100000000000000000011100000010110100000000000
000000000000000000000000000000100000010110100000000000

.logic_tile 5 16
000000000000000000000111000000000000010110100000000000
000000000000011001000100001111000000101001010000000000
001000000000000101100111001101100001101001010000000000
100000000000000000000010111111001010110000110000000100
110000000000100101000010100001000000110000110100000000
100000000000010000000000001101101100001111000000000100
000000000000001101000000001101100001110000110110000000
000000000000000011010000001111001010001111000000000000
000000100100100000000111010000011000101000000000000000
000011000001011111000110111111000000010100000000000000
000000000000000000000000000001011000100101100100000000
000000000000000000000000000000011101100101100000000000
000010100000000000000110100000011000100101100100000000
000000000000000000000011100101011101011010010010000000
000000000000000000000000000000000000010110100000000000
000000000000000000000011111111000000101001010000000000

.logic_tile 6 16
100010000000001000000111111000011100111000010000000000
000010000000001111000111111001001110110100100000000000
001000000000000000000000000101111010000110100000000000
100000000001010000000010101111101101001111110000100000
010000000000000001000010111101011111011101010000000000
010000000000001111100010100011011111001001010000000000
000001000001000101100010000000000001000000100100000000
000000000100000000000010110000001101000000000000000000
000000000000000000000111000101011010111110000000000000
000000000000000000000011100101111000010101000000100000
000010000000000001100010110101011100100001110000000000
000000000000001001000010100000111110100001110010000000
000000000000001001000000000000001000000100000100000000
000010100000001101000010000000010000000000000000000000
000000000000000000000110101101101100111000000000000000
000000000000000000000011111111011111110101010000000000

.logic_tile 7 16
000000000000000011100000010001001100010111100000000000
000000000000000000000010000011011010001011100000000000
001000000000001111000000000011101110011010010100000010
100000000000001111000010100000111010011010010000000000
110000000010000111100000001111100001110000110100000000
100000000000000001000010101001101011001111000000000000
000000000000000011100111110101011001010111100000000000
000000000000000000100111011011001110001011100000000000
000000000000001000000010011111011000110000000100000000
000000001010000111000110010101001101001111110000000000
000000000000000001000000011001001111011111100000000000
000000000000000000000010000111101100011111010000000000
000000000000001011100110001101011010000011110000000000
000010000000001001000100000111110000101001010000000000
000000000000001001100000010000011111011010010100000000
000000000000000111100010011101001011100101100000000000

.ramt_tile 8 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 9 16
000000000000000000000000010111101111010110100000000000
000000000000000000000011001101001010000011000000000000
001000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
000000000000000111000000001001101110101111010000000000
000000000000000000000000000011001100010111110000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000010000000000010000000000000000000000000000000
000000001100001111000000000101000000000000000100000001
000000000000001101100000000000100000000001000000000000
000000000000001000000000000000011100000011110000000000
000000000000001101000000000000010000000011110000100000

.logic_tile 10 16
000010100000000101000011110001011100001000010010000000
000000000000001001000011110001111101010010000000000000
001000000000000000000111101101111000000000110000000000
100000000000000101000110011001001000000010100000000000
010000000000001111100111000000001010000100000100000000
110000000000001011000110100000000000000000000000000000
000000000000001111000000000111001010000010100000100001
000000000000001011000010100000000000000010100000000000
000000000000000001100000010101101011100110110000000000
000000000001010000000010001001011001010110110000000000
000001000000000000000110000000001111000000110000000100
000010000000000000000000000000001110000000110000000010
000000000000000111100110000001011100000000110000000000
000010000000000000000000001011111111110000000000000000
000000000000000000000000000000000001000110000000000000
000000000000000001000000000011001011001001000000000000

.logic_tile 11 16
000000000000001000000010100101011000000010100000000000
000000000000000001000000000000010000000010100000000000
000000001100000001100010101101011111000110100000000000
000000000000000000100000000001001011001111110000000000
000000001000000011100110110111001101000000110000000000
000001000000000101000010010111001010110000000000000000
000000000000000101100010100111000000000000000000000000
000000000000001101000011110000100000000001000000000000
000000000000000001000010000101001101000110100000000000
000010000000000001000100000111001011000011010000000000
000000000000000000000000000101011111000001000000000000
000000000000000000000000001001111111000110000001000000
000000000000001001000010100011011010001100000000000000
000010000000000001000100000111001000110000000000000000
000000000000010001000110010011011010001100000000000000
000000000000000000000110101101001101110000000000000000

.logic_tile 12 16
000000000000000000000000000011011001001100000000000000
000000001000000101000010101001001100110000000000000000
000000000000001101000011101111011001000010100000000000
000000000110000111000010111101011111000001000010000000
000000000000000111100011110111101010000000100000000000
000010000000000111100011000001011011100001010000000000
000000000000001001000011111001101110001100000000000000
000000000000001111100010101001001111110000000000000000
000000000000001001000000000011101110111110100000000000
000000000000000001000010001011001111111101100000000000
000000000000001101000000001101101010001000010000000000
000000000000000011000000000111011011100001000001000000
000000000000001111000111011101101111001000010000000000
000000000000100111000010100001011011100001000000000000
000000000000000000000000001011001010010100000010000000
000000000000000001000010100011001010000100000000000000

.logic_tile 13 16
000001000000000000000010000000011100000010100000000000
000010100000000000000100001101010000000001010000000000
000000000000000000000000001111100000010110100000000000
000000000000000000000000000011001111001111000000000000
000000000000000000000010110101011111001011010000000000
000000000000000000000110010000111100001011010000000000
000000000000000000000000001111001010000011110010000001
000000000000000000000000001011010000111100000000000000
000000000000101101000000001101011111001100000000000000
000000000000011101000000000011111111000110000000000000
000000000000000001000010000111101100001001000000000000
000000000000001001000000001111001110001100000000000000
000000000000001001100000011111011100111100000000000001
000000000000000001000010100111100000000011110000000000
000000000000000101100110000000000000000110000000000000
000000000000000000000010100011001001001001000000000000

.logic_tile 14 16
000100000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
001000000000001000000010100000000000000000000000000000
100000000000000111000010100000000000000000000000000000
110000000000000000000111000111011001101001010000000000
110000000000000000000100001101011001111100110000000000
000000000000000000000111100001101011010011010000100000
000000100000000000000100000111111001101100100001000000
000000000000000000000000000000000001000000100100000000
000000100000000000000000000000001000000000000000100000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001000000010101000000000000000000100000000
000000000000000001000000000111000000000010000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001010000000111100111000000000000000100100000
110000000000000000000000000000000000000001000001000000
000000000000000000000010000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111001111010010110000000100
000000000000000000000000000000101011010010110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000101000000000000000000000000000000000000000
000001000000001001000010100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000111011100011010010100000000
000000000000010000000011110000011011011010010000100000
001000000000000000000000000101101110010101010100100000
100000000000000000000000000000000000010101010000000000
010000000000000101000110010101000000001111000100000000
010000000000000000000010000101101101110000110001000000
000000000000001001100000001111011011010111100000000000
000000000000000001100000001111001010001111010000000000
000000000000000000000000010101111111110101000100000000
000000000000000000000010100111011010000101110000100000
000000000000001000000110100000001011011110000000000000
000000000000000011000000000111011101101101000000000000
000010101010001001100000000000001010001011010000000000
000001000110000001000000000101011101000111100000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000

.logic_tile 17 16
000000000010000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010010101011010000000110000011111110101001010100000000
010000000000000000000010001101100000010101010000000000
000000100000000101000000001000001110110100010100000000
000001000000000000000000000111011011111000100000000000
000000100000000000000110100111101101110100010100000000
000010000000000000000100000000011111110100010000000010
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000110100111101101110100010100000000
000000000000100000000100000000011010110100010000000000
000000001100001000000110000001100001101001010100000000
000000000000001011000000001011101110100110010000000000

.logic_tile 18 16
100000000000000111100110001001111010111101110000000000
000000000000000111000000000011101000010101110000000000
001000000000000000000010111000000001011111100000000000
100000000000000101000011111001001010101111010010000100
000010100000001111100111100000000000000000000000000000
000000000000000001100100000000000000000000000000000000
000000000000000111100010101101101011101001000000000000
000010000000000101000000000101111100101001010000000000
000000000000000000000000001001001010111100000000000001
000000000000000000000000000001100000000000000000000000
000000000001011001000000000101101010111111100100000000
000000000000101011000000000001001111111111110000000010
000001000000000000000000011101111001010000000000000100
000010000000000000000011100011011001111000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 16
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001111101001000010100000000000
000000000000000000000000000111111011011111100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000001001000100000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000011100000001000000000000000000100000000
100000000000000000100000001101000000000010000000000000
110000000000000000000000000000000000000000000100000000
010000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000011000000000010110100000000000
000000000000001101000011011111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000011000000100000100000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110100000000000001111000000000000
000000000000000000000000000000001110001111000000000000

.logic_tile 2 17
100000100010001111000000000000000000000000100100000000
000000000100001111000011100000001010000000000000000001
001000000000000011100000011000000000010110100000000000
100000000000000000100011111101000000101001010000000000
010000000000000101100000000000011000000100000100000000
010000000000000000100000000000000000000000000000000010
000000000000000000000000010000001100000011110000000000
000000000000000000000010000000010000000011110000000000
000100000001000000000000010000000000010110100000000000
000000000000000000000010000001000000101001010000000000
000000000000000000000000000000011000000011110000000000
000000000000000101000000000000010000000011110000000000
000000000000000000000000000001000000000000000100000001
000001000000000000000000000000000000000001000000000000
000000000000000000000000000011100000000000000100000001
000000000000000000000000000000000000000001000000000000

.logic_tile 3 17
100000000100000000000000000000000000000000100100100000
000000000000010000000010000000001111000000000010100000
001000000000000000000000000011000000010110100000100000
100000000000000000000000000000100000010110100000000000
010000000000000000000000010000000000000000000000000000
010000000010000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011000000000010000000000000
000000000000000000000010100000011110000100000000000000
000000000000000000000010100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000110100101000000000000000101000000
000000000000000000000100000000100000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 4 17
100001000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000101100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000100000000000000010100001100000000000000100000000
010001000000000000000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
100000000000000000000000010000000000000000000000000000
000000001000000000000010100000000000000000000000000000
001000000000000000000000010101111101111000010000000000
100000000000000101000010010000111111111000010000000001
110000100001010101000000000111000000101001010000000000
110001000000000011000000000111001010110000110010000000
000000000000100000000111111000011110111000010000000000
000000000001010000000111101101011101110100100000000000
000000000100000000000110000101001110111000010000000000
000001000000000000000100000000011001111000010000000100
000000000000000000000010011000000000000000000100000001
000000000000000101000010001011000000000010000001000000
000000000100000001100010111000000000000000000100000000
000000000000001111100110000011000000000010000001000000
000000000000101000000110000001111001111000010000000000
000000000001011001000010000000101110111000010000000000

.logic_tile 6 17
000000000100001000000000001111001100101001010000000000
000000000000000011000010110001110000111100000000000000
001000000000001000000000001111011011010111100000000000
100000000000000001000010101101111010000111010000000000
110000000010000001100000010111100000100000010000000000
100000000000000101000011100101101001000000000000000010
000000000000001000000110010011111000100101100100000000
000000100000000011000111010000011110100101100000000000
000000000000000000000110100000001010111000010000000000
000000000000001111000010001011001000110100100000000000
000000000000011001100000000001001100111100000100000000
000000001100101001000000000101010000000011110000000100
000000000000100000000010000011101011001001100000000000
000010100001000111000110010011011110010110110000000000
000010100000000001000000000000011000100101100100000000
000001001010000000000010111011001111011010010000000101

.logic_tile 7 17
100000000000000111000010101111011001101000110000000000
000000001100000101000010100001011111011000110000100000
001000000000000101000111001001011011100000000000100000
100000000000000101100100001101001010000000000000000000
110000000000000111100110100001000000000000000100000100
010000000000001101100000000000000000000001000000000000
000000000000000001000010011000000000000000000100100000
000000000000001101100110000111000000000010000000000000
000000000000000000000011111001011111100000000000000000
000000000000000000000011100111111011000000000010000000
000000000000000000000011100011101000010111100000000000
000000000000000001000110001011011010001011100000000000
000000001010001000000000001101001100010111100000000000
000010100000000111000000000001011011001011100000000000
000000000000100001100010011011101011111100100010000000
000000000001011101000011010001101101111100000001100010

.ramb_tile 8 17
000010000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000110100000000000000000000000000000
000000000001000000000000000000000000000000
000000001010000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 17
100000000000000000000110000101000001001111000000000000
000000000000000101000111100001001011010110100000000000
001000001100001000000111000001001111001100000000000000
100000000000001001000010110101011001110000000010000000
010000000000000101100010100000000000000000000000000000
010000000000000111100100000000000000000000000000000000
000000000000000000000111010001101111111100010011000000
000000000000000111000011000000001011111100010001000110
000000100110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000011100001100000000000000100000000
000000000001000000000000000000100000000001000001100000
000000000001010111100110100001001011100001000000000000
000000000000000000100000000001101011001000010000000000
000000000001010000000000001101001011010111100010000000
000000000000100000000000001011101010001011100000000000

.logic_tile 10 17
000001000000000101000010110001001011001000010000000000
000010101100001111000011011101101000100001000000000000
001000000000001011100111010001101010001000010000000000
100000000000000011000110101011011010010010000000000000
010000000000001111100111001011111011000110100000000000
010000000001010101000110101101101010000000000000000000
000010100000000101000111101111011111000000000000000000
000000000000001101100010101001011100000000100000000010
000000000000000000000110000101101110010000100000000000
000000000000000000000010100101101111000000100010000000
000000000000000111000110101000000000000000000100000000
000000000001000000100000000001000000000010000000000000
000000000000001001000110110000001111000010000000000000
000000000000000011000010101011011001000001000000000000
000000001110000001000010000001011110000110100000000000
000000000000100000000000000001001011000111000000000000

.logic_tile 11 17
000000000110101000000011111101101100001100000000000000
000000000000001101000111101101111110110000000000000000
000000000000000000000010110111101000110000000000000000
000000000000000101000011011101111101000000110000000000
000000000000000111000111001111111101100001000000000000
000000000000100111000010000111101000000100100000000000
000000000001001011100010010000011011000100000000000000
000000000000100001100011110111001001001000000000000000
000010000000010000000010100011101011000000000000000000
000001000000100000000100000101101001100000000000000010
000000000000000001000010000101011001011110000000000000
000000000000000000000000000000101111011110000000000000
000010000000001101100000000101111111001000010000000000
000001000000000001000000001101011000100001000000000000
000000000001010001100110110001011110001000010000000000
000000000000100000100110111101011001100001000000000000

.logic_tile 12 17
000000000000000000000110111001011101001000010000000000
000000000000000111000111000111101000100001000000000000
000000000000001001100111110001000000000110000000000000
000000000000001011100011100000001011000110000000000000
000000000001000101000010000011101110000110100000000000
000000000000000001100010101101101010001111110000000000
000000000000000001000111001111111011000110100000000000
000000000001010001000000000101101000000011010000000000
000000001001011001100000001011111001001100000000000000
000000000000100101000000000111011000110000000001000000
000000000000000001000010000001101000011110000000000000
000000000000100000000000000000111111011110000000000000
000000000000001000000000000101001101001000010000000000
000000001000000101000010000011001011010010000000000000
000000000000000001100110100001011010000111100000000000
000000000000000000000000001101011010000011000000000000

.logic_tile 13 17
000000000000000000000011101101101001000000000000000100
000000000010000000000000000001111001010000000000000011
001000000000000101000110010000000001100000010000000000
100000000000000111000011010011001110010000100000000000
110000000000000000000110000111011010010110100000000000
110100000100000000000010000011001110000011000000000000
000000000000000011100111100101100000000000000100000000
000000000000000101000011100000100000000001000000000000
000000000000001101100000000000001110000011110000000000
000000000000000101000000000000000000000011110000100000
000000000000001000000000001101111101101100100000000000
000000000000001011000000001001001000100011100000000000
000000000110000001100111000101101110101100100000000000
000000000000000101000000000011001110010011010001000000
000000000000000000000000000101000000100000010000000000
000000000000000101000000000000101011100000010000000000

.logic_tile 14 17
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
001000000000000000000000000000001100000100000100000000
100000000000000000000000000000000000000000000001000000
110000000000000001000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000101111111000000010010000000
000000000000001001000010010111101100000000000001100000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000111100000000000000000100100000000
000000000000000000000000000000001101000000000000100000
000000000000100000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 15 17
000000001000000001000000011111001101100000000001000000
000000000100000000100010111111111101000000000011000010
001000000000000001100010111001100001001111000000000000
100000000000000101000110010001101011101001010000000000
110000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000010000000000000000100000000000
000010000000000000100011100000001000000000000000000000
000000000000000000000010111111011000000011110000000000
000000000000000000000011000001010000010110100000000001
000000000000000000000000001000011001011010010100000000
000000000000000000000010100001011011100101100000000000
000000000000001000000000000000011110011010010100000000
000000000000000011000010100101011001100101100000000000
010000000100000000000010110000000000000000000000000000
110000000000000000000010000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
110000000000000000000011101000000000000000000000000000
100010100000000000000100000111000000000010000000000000
000000000000000000000110101101011010111100000101000000
000000000000000000000100001011110000000011110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100101000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000

.logic_tile 17 17
000000000001000001100000000000000000000000000000000000
000000000000100000100010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011100000000101101000101000000100000000
000000000000000000000000000011010000111101010001000000
000000000000000011100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101101010111001000101000100
000000000000000000000000000000011100111001000000000010

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000010000000000010001100000000000000100100001
110000000000100000000010000000000000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000010110100001000000
000000000001010000000000001101000000101001010000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 17
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000101110
000000000000111100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000010000000000000
000011010000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000101000000000011011011000000010000000000
000000000000000000000011100101011101001001010000000000
001000000000000000000000000011001010101110000000000000
100000000000000000000010100000111110101110000000000000
010000000000000101000110001001011110010110000000000000
010000000000000000000010101101011101010101000000000000
000000000000001001100110000011111000110100010000000000
000000000000000001000010100011111011111101010000000000
000000000000000101100110110111101101001001100000000000
000000000000000101000010100011011110000110100000000000
000000000000000000000000010111011110101011110000000000
000000000000000000000010100011001111001011110000000000
000000000000001001100110111101101011100000010000000000
000000000000000001000110000111011010110100010010000110
000000000001011101000000010111000000000000000100000000
000000000000000101000010100000100000000001000000000000

.logic_tile 2 18
000000000000000000000000000111100000000000001000000000
000001000000000000000000000000100000000000000000001000
001000000000001000000000010111011000001100111100000000
100000000000000001000010000000010000110011000000000000
110000000000000000000000010101001000001100111100000000
010000001000000000000010000000100000110011000000000000
000000000000000111100000000000001000001100111100000000
000000000000000000100000000000001101110011000000000000
000000000000000000000110001000001000001100110100000000
000000001000000000000011000001000000110011000000000000
000000000000000000000000001000001110000010100000000000
000000000000000000000000001111000000000001010000000000
000000000000000001100000000000011110000011110100000000
000000000000000000000000000000010000000011110000000000
010000000000000001100000010001111110000000000000000000
110000000000000000000010001101001101001000000000100000

.logic_tile 3 18
100100000010000000000011100111100000000000000100100000
000100000000000000000000000000100000000001000000000000
001000000000000001100011100111111010000000100010100000
100000000000000000000000000000111101000000100011000101
110000000000100000000111001101101110101001010000000000
110000000101000000000000000101100000111100000000000000
000000000000000111000011110000000001000000100100000000
000000000000000000000110000000001100000000000000100000
000000000100000000000111000000011100000100000000000000
000000000000010000000100000000000000000000000000000000
000000000000000101000000011000001010111000010000000000
000000000000000000000010011001011111110100100000000000
000000000000001000000110110001011001111000010000000000
000010000000001001000010010000101101111000010000000000
000000000000000000000010100101111110000000000000000000
000000000000000000000110101011110000000001010000100011

.logic_tile 4 18
100000000000000111100010100000000000000000000000000000
000000000000010000100111100000000000000000000000000000
001000000000000101000000000011100001000110000000000000
100000000000000000100000001111101010001111000000000000
010001000110100111100111110000011000000100000100000001
010000100000000000000111110000000000000000000000000000
000000000000001111100000001000011010000010000000100000
000000000000001111100000000111001011000001000000100100
000000000000000001100000000001001101101001110010000001
000000001100000000000000001101101100101001010000100001
000000001110000101000000010000000000000000100110000000
000000000000001001100010000000001000000000000000100000
000011100010001000000000010011101111111001100000000000
000000000000010101000010100101001110111111010000000000
000000000000000011100000000000011011000000010010000000
000000000000000001100000001101001110000000100010100101

.logic_tile 5 18
000000000110001011100111111111101010111100000100000000
000000000100001111000011011101010000000011110000000000
001000000000000101000010101000011101100101100110000000
100000000000000000100110111011001001011010010000000000
110000000000001011100010100001011010111011010000000000
100000000000000111100011101111101000111011100000000000
000000000000001000000010111001000001110000110100000000
000000000000001111000011100011101011001111000000000000
000000100100001000000000000001000000101001010000000000
000001000000000001000000000101001011110000110000000000
000000000000101111000111000101001010111100000100000000
000000000000010001100100000001010000000011110010000000
000001000001000000000110010111001010010111100000000000
000010100000000000000011010011101111001011100000000000
000000000000001011100000000001111111100101100100000000
000000000000001001100000000000101000100101100000000100

.logic_tile 6 18
000010100001000000000000001111011000010111100000000000
000001000110000001000000000001011010000111010000000000
001000000000001001000110100101001101111100010000000000
100000000000001111100000001111111100101000100000100000
110000000001000011000011110111101101010000100000000000
100001000000100101000010010001111011000000100000000000
000000000110000101100010100000011010110100100100000000
000000000000000000100100000101001011111000010010000001
000010000000001101000111110001111111101001000000000001
000001000000000111000011100011001111010110100010100000
000000000000000001000000010101100000110000110100000010
000000000010000000000010101101001010001111000000000100
000000000000001101100000001000000000100000010000000000
000000000000000101100011111011001110010000100000000000
000010100001011000000010010000000000001111000000000000
000001000000101111000110000000001100001111000000000010

.logic_tile 7 18
100001000000011000000110101001011111000000000010100000
000010001101000111000111111101101010001000000001000000
001010000000000111000000000011001101000110100000000000
100000000000000000000010110111101000001111110000000000
010000000000000011100011110011011100100011110000000000
010000001000001101100010000001111111111011110000000000
000000001000001101100011100011111001001000000000000000
000001000000000101100111100011111011010100000000000010
000000000000111001100010010111001100010111100000000000
000000000000000011000111101101111100000111010000000000
000001000000000000000111110000001010000011100000000000
000000000000000000000110000101001011000011010000000000
000010001100001000000110011001011111010000000000000100
000011100000010001000111001101101010000000000000000101
000000000000000000000000000000000001000000100110000000
000000000000001111000000000000001010000000000000100001

.ramt_tile 8 18
000000000110000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010001000000000000000000000000000000000
000001101100100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 9 18
100000000000001111000011100000000000000000000000000000
000000000000001011100011100000000000000000000000000000
001000000000001111100000001000000000000000000101000000
100000000000000111000000001101000000000010000000000010
010000000000000101100111100111111101010000100001000001
010000001110001101100111111011011111010001110001000100
000000001000001001100110110101011010000000100011000000
000000000001000011000110000001011011000000000001000000
000000001000000000000000000000000000011001100000000000
000000001110000000000010000001001011100110010000000000
000000000000000000000110001001101111010111100000000000
000000000000000111000011100101001000111111100000000000
000000000000000111100000001101011111000000000010000000
000000000000001111000000000011011101010010100001100000
000000000000100000000010010000011010001000000000000000
000000000001000111000010101001001110000100000000000000

.logic_tile 10 18
100000000001000001100000011001011100000000110000000000
000000000000000101100011111001001011010000110001000000
001000000000011011100111101000000000000000000100000000
100000000000101111000010101011000000000010000010000000
010000000000000111100111110000011010000100000100000001
010000000000000000100010110000010000000000000000000100
000000000000001101000010111000001110101000000010000100
000000000110000101000010100111000000010100000000000011
000000000000000101000000001000011001011010010000000000
000000000000000000000000000101001011100101100000000000
000000000000001111100111101101011000000000100000000000
000001000000100101000100001001001011000000000000000010
000000000000100111000000001011011100000100000000000000
000000000000000000100000000011001000000000000000000000
000000100000001000000000001101111011110111010000000000
000001000000001111000000000101011000001000100000000000

.logic_tile 11 18
100010000000000000000010111011011101000000110000000000
000001000000000000000110010101011000110000000000000000
001000000000000101100011101111101100110111110100000000
100000000000000101000110101001111101111111110010000000
000000000000000000000110010101101010100001000000000000
000001001000100000000111000011111011000100100000000000
000000000000000101000110100101011101000000110000000000
000000000000001101000011101101111111110000000000000000
000010101010000001000110010011011101001000010000000000
000001000000001101000010011111011010010010000000000000
000000001010000000000110101101101111000011000000000000
000000000000000000000110000001101010000001000000000000
000000000000000001100111000101101010010010110000000000
000000000010000000100100000000111011010010110000000000
000010100000000000000110000001011000000000000000000000
000000000000000000000011101001110000000001010000000000

.logic_tile 12 18
100000001011000111100011111101011110000000000000000000
000000000000000101100110010001001111000110100000000000
001000000000000111100010110011000001001111000000000000
100010100000000111000011110011001001110000110000000000
000010100000001111000111100101011010011111110000000000
000001000000000101100110000101111110000111110000000000
000000000000000101100011101001101011000000010000000000
000000000000000001000111110011111000000001010000000000
000000000000000011100110101001001100000001010000000000
000010100000000001000010001101011101101111010000000000
000000000000000001100000011001011100110011000000000000
000000000000000000000010100101111001010101010000000000
000000000110001001100110000101101000011010010000000000
000000000000000001000000000000011001011010010000000000
000000000000001000000000000001011010101111110110000000
000000000000000001000000000000001110101111110000000000

.logic_tile 13 18
000000000000001000000000000000000000000000000000000000
000000001000001011000000000000000000000000000000000000
001000001000100001100110000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
010000000001011000000011100000011000010101010000000000
110001001000100111000000000111010000101010100000000000
000000000110100000000000001001011111100110010000000000
000000000001000001000000000101011110001100110000000000
000000100000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110100011100001001111000100000000
000000001110000000000010101111101000110000110000000000
000000000000000001000000000101011100010101010000000000
000001000000100000000010000000010000010101010000000000
110000000000001001000110000011011101001000100100000000
110000100000001101000100001111111000111011100000000000

.logic_tile 14 18
000000000010000111000000000000011010000100000100000000
000000000001010000100000000000000000000000000000000000
001000000000000111000000000000011010000100000100100000
100000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000001000000000000001100000100000100100000
000000000000001001000000000000010000000000000000000000
000000000000000000000000000001100000000000000100000001
000000000000000000000010000000000000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000010000001000000000000000100000000
000000000000000000000000000000000000000001000000100000
000001000000000000000000000000000001000000100100000000
000010000000000001000000000000001110000000000000100000

.logic_tile 15 18
000000000000010000000000001000001010010010110000000000
000000001000100000000011111001011010100001110000000000
001001000000000000000000000000000000000000000000000000
100010000000000101000010100000000000000000000000000000
110010000000010101000000011000011111001011010000000000
010000000010000000000011110001001010000111100000000000
000000000110000101000000000000000000000000000000000000
000000100001010000100000000000000000000000000000000000
000010000000000000000000000011100000000000000100000000
000000000010000000000010000000100000000001000000000000
000001000000000000000110001000000000000000000100000001
000010000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
010000000000001000000000000000001000000100000100000000
100000000001000001000000000000010000000000000000000000

.logic_tile 16 18
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000001111100000010001100000000000001000000000
100000000000000001100010000000100000000000000000000000
010000100000000000000111100000001000001100111110000000
110001000010000000000100000000001101110011000011000100
000001000011010001100000000000001000001100111111000000
000000100000100000100000000000001101110011000011100110
000000000000000000000110011000001000001100110100000001
000000000000000000000010000001000000110011000000000000
000010100110000000000110001000001110111101010000000000
000000000000000000000000000001000000111110100000100111
000000000000000001000000000011100001001100110100100100
000000000000000000000000000000101001110011000011100000
010001000000000000000000001000000000010110100110100000
110010001000000000000000001011000000101001010011100100

.logic_tile 17 18
000000000000000000000000000000001010000100000000000000
000000000000000000000000000000010000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000000000000111010000000000000000000000000000
110000000000000000000110010000000000000000000000000000
000000001110000000000000000001100000010110100010000001
000000000000000000000000000000000000010110100000100001
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000110000000
000000000001000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000001000000000010000000000001111000100000000
000000000000000001000011100000001000001111000000000000
001000000000000101000000000000000000000000000000000000
100000000000001111100000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000101111000100000000000000000
000000000000000000000000000000101000100000000000100000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 19 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000001010000000000000010101000000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000010100011101000111100001000000000
000000000000000000000100000000100000111100000000000000
000000000000000000000000000001101001100000000000000000
000000000000001101000000000011101111110100000000000000
000000000000000101000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000001011111010001100110000000000
000000000010000000000000001011100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 19
000000000000000000000110100101100000000000000010000000
000010000000001111000100000001000000010110100000000000
001000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000000000001000110110000000000000000000000000000
110000100000000000000010100000000000000000000000000000
000000000000001000000010111101000000000000000000000000
000000000000000001000010000001000000101001010000000000
000001000000000000000010100000001000000100000101000000
000010100100000000000000000000010000000000000010000100
000000000000000000000010101101100000000000000000000000
000000000000000000000000000101100000010110100000000000
000000000000000011100110000011101010000001010000000000
000000000000000000000000000000110000000001010000000000
000000000000000000000000001111001010001011100000000000
000000000000000000000000001101011101001001000010000010

.logic_tile 3 19
000000000000000001100010101001000000110000110100000001
000000001000000101000010100001001000001111000010000000
001000000000001011100000000101101000111000010000000000
100000000000001011000010100000111001111000010000000000
110000000100001011100000011001000000110000110110000000
100000000000001011100011011101101001001111000000000000
000000000000000101000111010011001100100101100100000000
000000000000000000000011000000011011100101100010000000
000000000000001000000000000000001011100101100101000000
000000000000001011000010000101001001011010010010000000
000000000000000000000000001101100001110000110100000000
000000000000000000000000000001001011001111000000000001
000001000000000000000000000001000001101001010000000000
000000000000000000000000000001001000110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
100000000010000001000000010111000000100000010010000000
000000000000000000000011000000001111100000010010000001
001000000000000000000000001000011111101000110000000000
100000000000000000000010111101001101010100110001000000
010000000000000000000000000000001100000100000100000100
010000000000000000000011100000010000000000000010000000
000000000000000001100000001111111000000001000000000000
000000000000000000000010111011011000001001000000000000
000000100100000000000010000000000000000000000100000000
000001001010000000000000000111000000000010000000100001
000000000000000000000111000111111100001001100000000000
000000000000000101000100001101101000001001010000000001
000000000000001101000011100000000000000000100000000000
000000000000000111000100000000001110000000000000000000
000000000000000011100111000000011010000100000100000000
000000000000000000100100000000000000000000000000100001

.logic_tile 5 19
100000001100010101000000001111011001010111100000000000
000000000000000000000000000001011010001011100000000000
001010000000001101100011101011101110000000000000000000
100000000000000011000000001111001011000001100000000001
110000000000000101000010011011100000101001010000000000
010000001010000001100111111011001100110000110000000001
000000000000000111000111100101111110010100110000000000
000000000000000101000000000001101111100100110000000000
000000000010001000000000010111101011100111010000000001
000000000010000011000011011111001110010010100000000000
000000000000000001100000010101011111111000010000000000
000000000000001111000010000000111010111000010000000000
000010100001000011100110000000000000000000000100000000
000001000000001111000010110101000000000010000000000010
000000000001001011100110000000000001000000100100000000
000000000000101111100010110000001000000000000000100000

.logic_tile 6 19
000011100000001111100111010101111111010111100000000000
000010000000000101100110001011011001001011100000000000
001000000000001000000000011101000000101001010100000000
100000000000001011000010011011101001001111000010000001
110001001011000111000111010001001011010111100000000000
100010000000100101000011001111011111001011100000000000
000000000000001000000000010001001000100000000000000000
000000000000000111000011110101011110000000000000000010
000000000000000000000000001111000000101001010100000001
000000100000000000000010000011101010001111000010000000
000000000000000000000111000000001011100101100100000000
000000000000001111000000001001011101011010010000000100
000000001000001000000010100000001111100101100100000000
000010000000000001000011100101011100011010010000000100
000000000001010000000010101001111111010111100000000000
000000000000100000000010101101011111001011100000000000

.logic_tile 7 19
100000101010000000000011111101111111111001010000000000
000000000010001101000111110011111110111111100000000000
001000000110001111100010100000000001000000100100000000
100000001110001111000110110000001110000000000000100000
110000000000000101000010101001111110010111100000000000
110000000000000011100110001001111001001011100000000010
000000000000001000000000000001011001010111100000000000
000000000000000111000011111101011000001011100000000010
000010000000010000000000001101011101110111110010000000
000001100000100000000000000111011100110010110000000000
000000000000001011000010001000000000000000000110000001
000000000000000111000100000101000000000010000000000000
000010000000000000000010000011111101010111100000000000
000001101010000000000000001101101001001011100000000000
000000000000001111000000010101011001010111100000000000
000000000000001001000011001001001001000111010000100000

.ramb_tile 8 19
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 19
100000000000000001100111000001001100001000000000000000
000000000000001001000011101101011111101000000000000000
001000000000000000000000001101100000000110000000000000
100000000000000000000000000011101100001111000000000000
010000000000000000000110000000000000000000100100000000
010000000000000000000100000000001000000000000000000001
000000000110000000000010001011101111111110000000000000
000000000000000000000010101111001101111111100000000000
000010100000000111100110000000000001000000100100000000
000001001100000000000000000000001110000000000010000000
000000000000001111100111100000000000000000000000000000
000010000000001011100000000000000000000000000000000000
000000000000000001000010000000001000000100000100000000
000000000000000000000100000000010000000000000010000000
000000000000100001000000010000000001000000100101000000
000000000001010000100011010000001011000000000000000011

.logic_tile 10 19
000000000000000101000000000000000000010000100000100101
000000000000000000000000000101001110100000010001000010
001000100010000000000000010000000000000000000000000000
100001000000000000000010100000000000000000000000000000
110000001000000111000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000000001000000000000111000000110000110100100000
000000000001000101000000001111101011001111000001000000
000000000000000000000000000101001110111000010000000000
000000100000000000000010110000111111111000010000000000
000000001110001000000000000111101101100101100100000000
000001000000000001000000000000111010100101100001000000
000000000000000001000010111001000001110000110100000000
000000001101010000100110101001001100001111000010000100
000000000001000000000110000011111000111000010000000000
000000000000100000000000000000011000111000010000000000

.logic_tile 11 19
000000001000000000000010110111001011001000000010000000
000000000000000000000111100000111011001000000000000000
001000000000000001100000011101101000000000110000000000
100000000000000000100010011101011010110000000000000000
110000000000001000000011110000001000110100100000000000
100000000000010101000010011101011111111000010000000000
000000000001010111100110000011011000101000000000000000
000000000000100000000010100000110000101000000000000000
000000000000000111000111011101101100001100000000000000
000000001110000000000110100101111001110000000000000000
000000000000101000000110001111011101111101110000000000
000000000001001111000100000001001101111100100000000000
000000000001000111000010100000001000011010010100000000
000000000000000000000111101101011111100101100000100000
000000001101001000000000000011111001010000100000000000
000000000000101001000000000011011110010100000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000000000000001111100011010000000000000000000000000000
000000000000001111000110000111001011000000000000100000
000001000001010111100100000101101000000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000010010000000000001111111000100011110000000000
000000000000100000000000001001101011111011110000000000
000000100000000000000000000000000001000000100000000000
000000000000000000000000000000001010000000000000000000
001010100000000000000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
001100000000000101000010100000000001000000100100000000
100100000010000000000011000000001001000000000001000000
010000100010000000000111111011001010111100000000000000
110001000000000000000111111001110000000011110000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000100000000000000010100000000000010110100011000100
000000000000000000000100000111000000101001010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000001000000100100000000
000010000000000000100000000000001011000000000000100100
000000000000000000000000000000000001000000100110000000
000000000000000000000010110000001000000000000010000000

.logic_tile 14 19
000000000000100000000110010000011010000011110100000000
000000000000010000000010100000000000000011110000000000
001001000000000000000000000011111110100110110000000000
100000000000001001000000001111001001010000110000000000
010000000000000111100010010000000000001111000100000000
110000000010000000000011110000001001001111000000000000
000000000000001000000000000001101100000001010000000000
000100001000001111000000001111011100101111010000000000
000000000001000001000010010011100000000000000100000000
000000001000000000100110000000000000000001000000000000
000000000000001011100000000000000000000000000100000000
000001000000000001000000001011000000000010000000000000
000000000000001000000110100101000000010110100000000000
000000000000001111000010010101101111110000110000000000
000000000000000001100000000000000000001111000100000000
000000000000000000000000000000001110001111000000000000

.logic_tile 15 19
000000001001000000000000000001101111011010010100100000
000000000000001111000010100000101010011010010000000000
001000000000001101000010100011111010010100000000000000
100001000000000001000000001111011010010000100000000000
110000000000001000000000000001100001001111000000000000
010001000000000101000000001001001000010110100000000000
000000000001000011100110101001001100000011110000000000
000000000000000101000000001111000000010110100000000000
000000100000001000000000010000011001011010010100000000
000000000000000101000011101001001000100101100000100000
000000000000001001100000001111000001001111000100000000
000000000000000011000000000011001010110000110000100000
000000100001011001000000010000000000000000000000000000
000001000000000001000011000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
100000000000100000000010100000000000000000000000000000

.logic_tile 16 19
000000000001010111100110110111111010000011110100000000
000000000000000000000010000011010000111100000000000100
001000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001001000110000001000000111001110010000001
010010000000001001000100000101001101100000010001100000
000000000010000000000000010000001110011010010100000001
000000000000000000000010000111011101100101100000000000
000010100000001000000110000000000000000000100000000000
000000000000000001000011110000001011000000000000000000
000001000000001001100000011011100000001111000100000000
000010000000010001000010100011101001110000110001000000
000000000000001000000110100111001100001011010000000000
000010000100001001000000000000011111001011010000000000
110000000000001000000000000000001100001100000000000001
010000000000000101000000000000011010001100000010000000

.logic_tile 17 19
000000000100000000000110000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000110101000001110111101010000000000
100000000000000000000011101001010000111110100000000010
010000000000000111000010100000000000000000000000000000
110000001100000000100100000000000000000000000000000000
000000000000000000000000011001101010101001010100000000
000000000000000000000011011101100000101010100000000000
000000000000000000000000000001011010101100010110000000
000000001010000000000000000000111010101100010000000000
000000000000000000000000001101000001111001110100000000
000000000000000000000000001111001011010000100001000000
000000000000000000000010100111111010101100010100000000
000000000000000000000100000000011010101100010001000000
000000001110011001100000010111101011101000110100000000
000000000000000001000010000000001011101000110001000000

.logic_tile 18 19
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000001100110000000000001000000001000000000
100000000000000000000000000000001001000000000000000000
010001000000000000000011100000001000001100111100000000
110010100110000101000100000000001101110011000000000000
000000000000001111000000000111001000001100111100000000
000010000000000001000000000000100000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000001000001000001100110100000000
000000000000000000000000000001000000110011000000000000
000000000000000000000110000101111000100000000000000000
000000000000000000000000001111011101000000000000000000
010000000000000000000000000000000001001100110100000000
110000000000000000000000000101001001110011000000000000

.logic_tile 19 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 20
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000110010101000000000000001000000000
000000000000000000000010000000101011000000000000000000
000000001100000101000110000000001000111100001000000000
000000000000001101110010000000000000111100000000000000
000000000000000000000010100000011000000011110000000000
000000000000000000000100000000010000000011110000000000
000000000000000000000000010101000001001100110000000000
000000000000000000000010000101101001110011000000000000
000000000000001000000000001101001100010110000000000000
000000000000000001000000001001011010101000000000000000
000000000000000000000000000000001010101010100000000000
000000000000000000000000000101000000010101010000000000
000000000000000000000000000011111010001100110000000000
000000000000000000000000000000010000110011000000000000

.logic_tile 2 20
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101100000000111101111110001010000000000
000000000000000000000000000000101101110001010000000000
000000000000000001100000001000011010101000110000000000
000000000000000000000000001111001111010100110000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010100000100000000000000001101110000010000000000000
000000000000000000000000000101001111000011010000000000
000000000000001000000010000111111100111100100000000001
000000000000000001000000000000101110111100100010000010
000000000000000101000110100000000000000000000000000000
000000000000101101100000000000000000000000000000000000
000000000000000000000110101001001110010110100000000001
000000000000000000000000001011101110100101010010000000

.logic_tile 3 20
000000000000100000000011100111100000010110100000000100
000000000011000000000011100000100000010110100000000000
001000000000000101100000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000111000000000000000001000000100000000000
010000000000000000000010110000001100000000000000000000
000000000000000111100110100000001011010111000010000000
000000000000000000100010111101001110101011000000000000
000000000000000000000000001011111000000000000000000001
000000000000000000000000001101100000010100000000100011
000000000000001000000110010000011000111000010000000100
000000000000000001000110001001011111110100100000000000
000001001100101000000000001000001110001100110100000001
000000000000001011000011111011000000110011000010100011
010000000000001000000000000000001011001110100000000000
110000000000000011000010100111001011001101010000000000

.logic_tile 4 20
000001000100000000000000001001100000110000110101000000
000000000100000000000000001011001111001111000000000001
001000000000000111100111110000000000010110100000100000
100000000000000000000010101011000000101001010000000000
110000001100000000000000000000000001000000100000000000
100000000000000000000000000000001001000000000000000000
000000000000000000000000001011000001100000010000000000
000000000000000000000000001001101111000000000010000011
000000000000000000000010110111111000000100000010000100
000000000000000000000011100000111101000100000000000011
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110100000001110000100000000000000
000000000100000000000010110000010000000000000000000000
000000000000010000000000011011000001001001000001000101
000000000000000000000011101001101111000000000010000000

.logic_tile 5 20
100000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000001100000
001000000000001111100110000111111001000110100000000000
100000000001010111000010011101011010001001100000000010
110000000000001111100010010001101100101011110000000000
010000000000001111100110001111000000111100000000000000
000000000000001000000000010000011110000100000100000000
000000000000001011000011000000010000000000000010100000
000000000110000111100000010001111100010110100000000000
000000000000100000000011101101100000000001010000000000
000000000000001001100000001001101010111101010000000000
000000000000001011000000000111001010110110110000000000
000000000000000001100111100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001001000010001011111001101111010000000000
000000000000000111000100001101001110011111010000000000

.logic_tile 6 20
100000000000000000000000001111011101000110100000000000
000000100010000000000011001011011100001111110000000000
001000000000000101000010100000000000000000000000000000
100000000000001111000100000000000000000000000000000000
010001000110001101100000011111011000111011110000000000
010010000000000001000011000001101110010111100000000010
000000000000000000000011100001101111010111100000000001
000000000000000011000010101101001011111111100000000000
000001000000001000000110100000000000000000000000000000
000000101110000101000010000000000000000000000000000000
000000100000000000000110111101111110100000000000000000
000001000000001001000010101001111010000000000000000010
000000000000001111000000000000000000000000100100000001
000000000000000111100010000000001010000000000010000000
000000000000000000000110001011001100000110100000000000
000000000000000000000000000101011101001111110000000000

.logic_tile 7 20
000000001100000000000000001111111111000010000000100001
000000000000000000000000001101011100000000000001000000
001001000001010000000000001011111011000000000000100001
100000100000100000000000000111011111000001000001000000
010000000000000000000111100000000000000000000000000000
110000100000000000000100000000000000000000000000000000
000000000000000000000010001011111011001000000000100000
000000000000000000000000000111011111000000000000000000
000001000000000000000000000111000000000000000100000001
000010000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001111111111000100000000000000
000000000000000000000010001101101100000000000000000000
000000000000000000000000001011111011000000000000000000
000000000000000001000010000111011111000100000000000010

.ramt_tile 8 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000010000000000000000000000000000000000000
000001001000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 20
100000000000000000000111000000001000000100000100000000
000000000000000000000000000000010000000000000001000000
001000000000001000000000000001100000000000000100000000
100000001000001011000000000000000000000001000000100000
110000000000000000000000000000000000000000100100000000
110000000000000000000000000000001110000000000000000000
000000000000000000000011100000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000001000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000001100000011110000000100
000000000000000000000000000000000000000011110000000000
000000000000000111000011100000000001000000100100000000
000000001100000000100100000000001011000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 10 20
100000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000010101001000001101001010000000000
100000000000000000000000000111101001110000110000000000
010001000000000000000011100000000000000000000000000000
110010001100000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000001000000000000000000000111000000000010000000000001
000001000000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 11 20
100001000000000000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000010111000000000000000000000000000000000000
000000000000001101000000000000000000000000100100000000
000000000000001001000000000000001010000000000000000000
000000100000100011100000001011011011010000110000000001
000001000000000000000000000101001101110000110000000000
000000000000000000000000010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000001101000000000000000000000000000000000000
000000000000001111100010110000000000000000000000000000
001000000000001111100000000001000000011001100000000000
100000000000001001100000000000001011011001100000000000
110010100000100000000000010111000000011001100110000000
010001000000000000000011100000101001011001100000000000
000000000000001000000000001011100000010110100000000000
000000000000000111000000000011001000001111000000000000
000000000100100000000010110001111010010101010000000000
000000000000000000000111110000000000010101010000000000
000000001010000011100000000001011111100101100100000000
000000000000001001100000001111101110001100110000100000
000000000000000000000000010011000000000000000000000000
000010000000000000000010000000100000000001000000000000
010000000000001001100000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000110110111011111111000010000000000
000000000000000000000011110000001001111000010000000010
001000000000001000000000010000001110000011110000000000
100000000000000001000010000000010000000011110000000000
110000000000001101100000011101001111010111100000000000
010000000000001111000010100001111010001111010000000001
000000000000001101100000000111011100000011110000000000
000000000000000101000000000101000000111100000000000000
000000000000000101100000000111011101101001100100000000
000000000000001111000011100101101101101010010000000000
000000000000001001100000001001111001100101010100000001
000000000000001011100010110101011100101010010000000010
000000000000001101000010100000001101111000010000000000
000000000000000111100110110011001101110100100000000000
000000000000000111100000000111101000010110100000000000
000000000000000001100000001001010000000011110000000000

.logic_tile 14 20
000000000000000101100000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
000000000000000000000110100111001100001100111000000000
000000000000000000000000000000000000110011000001000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001111110011000001100000
000000000000000000000000000000001000001100111000000000
000000001010000000000000000000001110110011000000000001
000000000000001000000000010001001000001100111000000100
000000000000001001000010010000000000110011000000000000
000000000000000000000000000101001000001100111000000100
000000000110000000000000000000100000110011000000000000
000000000000001111100000000000001000001100111000000100
000000000000000111000000000000001101110011000000000000
000000000000000000000010100000001001001100111000000100
000000000000000000000100000000001001110011000000000000

.logic_tile 15 20
000000000000001101000000000001000000000110000000000000
000000000000000001100010111101001001000000000000000000
001000000000000001100010101101001111010100000000000000
100000000000000000000100001001001000101110000000000000
110000000000000101000010100101100001001001000000000000
010000001010000000000110100001001011000000000000000000
000000000000000000000010111101011110010001110000000000
000000000000001101000111010101101100000011110000000000
000000100000000001100000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000000000000000000010001011111101000000000000000
000000000000000000000010000001101011100000010000000000
000010000000000001100000011111001010000011110100000000
000001000000100000100010101011110000111100000000100000
010000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000111010000000000000000100100000001
000000000000000000000010100000001101000000000000000000
001000000000000111100000010011011000000011110000000000
100000000000000000000010101111110000010110100000000000
110000000000000000000110100001000000000000000100000000
110000000000000000000000000000100000000001000000000000
000000000000000111100000000001011010101000000010000000
000000000000000000000000000000100000101000000000100010
000000000000000000000000010001101110010100000000000000
000000000000000000000010001101001001011101000000000111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000001010000100000100000000
000000000000001101000000000000010000000000000000000100
001000000000001000000000000001000000000000000100000000
100000000000010101000000000000000000000001000000000100
010000000000000000000110100000000001000000100000000000
110000000000000000000010110000001000000000000000000000
000000000000000000000000000011101100111101010000100000
000000000000000000000000000000000000111101010000100010
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000100000001100010100000001000000100000100000000
000000000000000000000000000000010000000000000000000010
001000000000000101000000000000000001000000100100000100
100000000000000000100000000000001101000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000001111010101000000000000000
000000000000000000000000000000010000101000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000001001001111101001110000000100
000000000000000001000000000111001100110110110001000000
010000000000000101000000000000000000010110100000000000
110000000000000000000000000001000000101001010000100000

.logic_tile 2 21
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000
100000000000000101100000000000000000000000000000000000
010010100000000000000010000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000011100000000000000101000000
000010100000000000000000000000000000000001000000100010
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001001011000111100000000000000
000000000000000000000000000001001000111100100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000001000000000011100101100000000000001000000000
000000000000000000000110110000100000000000000000001000
001000000000001000000110000000000001000000001000000000
100000000000001011000000000000001001000000000000000000
110010100000000000000000000000001000001100110110000000
110001001010000000000000000000001101110011000000000001
000000000000000000000000011001000000010110100000000000
000000000000000000000010001111101001001001000000000000
000000100000000000000000010000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000011010000011110100000100
000000000000000000000100000000010000000011110000000110
010000000000000000000000001000000001001100110100000101
010000000000000000000010101001001011110011000000000010

.logic_tile 4 21
100000000000000001100000010000000001000000001000000000
000000000000000000100010100000001010000000000000001000
001000000000000000000110100101100000000000001000000000
100000000000000000000000000000000000000000000000000000
110001000000000000000000001000001001110010100010000000
010000100000010000000000000111001011110000000000000000
000000000000000111000110000000000000000000100100100000
000000000000000000100000000000001000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000010000000010010011000000000010000000100001
000011100000000000000000001000011011000000100000000000
000010100000000101000000000111001111010100100000000000
000000000000000000000010100000000000000000000100000001
000000000000000000000000001111000000000010000000000000
000000000000000001100000010001011011001110100000000000
000000000000001101000010010000101001001110100000000000

.logic_tile 5 21
100000000000000000000011100000000000000000100100100000
000000001100000000000000000000001010000000000000000000
001000000000000000000000000000000000000000000100100100
100000000000001101000000001001000000000010000000000010
110001000000000101000010100011101100101001010000000000
110010100000000000000100000111010000111100000000000000
000000000000001111100000010101000000000000000100000001
000000000000001111100011110000100000000001000000000000
000000000000000001000110010000000000000000000000000000
000000001110000000000011010000000000000000000000000000
000000000000000001000000001011011011010111100000000000
000000000000000000000000000101101011001011100000000000
000000001110000101000110000000001100000100000100000000
000010100000000000000100000000000000000000000000100000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000100000

.logic_tile 6 21
100000000000000000000110010101101101010111100000000000
000000000000000000000111000011001001000111010000000000
001000000000000101100110011011101010100000000000000001
100000000000000111000110010001111010000000000000000000
110000000000001001100110000000001100000100000100000000
110000000000000001100000000000010000000000000001000011
000000000000001000000011101001101001010111100000000000
000000000000000011000111101011011011000111010000000000
000000000000000001000010100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000101000010110000000001000000100100000000
000000000000000000100110000000001110000000000000000100
000001000000100011100011101001011001010111100000000000
000010000000000000100100001101111110001011100000000000
000000000000000101100000001111001011010111100000000000
000001000000001101100000000011001011000111010000000000

.logic_tile 7 21
000000000000000011100111001111101010000110100000000000
000000000000000101000100000101011011001111110000000000
001000000000001111100000010000000000000000000000000000
100000000000000001000011110000000000000000000000000000
110000000000001101000010110001001110010111100000000000
100000000000000111000011000001011100001011100000000000
000000000000000011100010101111011011000110100000000000
000010100000001111100010101101111010001111110000000000
000000000000000000000110011001011110010111100000000000
000001000010000001000010001001111010000111010000000000
000000000000000000000000000011011000100000000000000001
000000000000000000000000000111101101000000000000000000
000000000000001000000010011001101010101001010000000000
000000000000000001000111001111000000111100000000000000
000000000000000000000111000000011111100101100100000000
000000000000000001000110000101011000011010010000000010

.ramb_tile 8 21
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000

.logic_tile 9 21
000000000110000001100000010000011000111000010000000000
000000000000000000100011101011011100110100100001000000
001000000000000000000111000000000001001111000000000000
100000000000000000000010100000001001001111000000000100
110010100000000001000000000101101111111000010000000000
100001000000000000000000000000111001111000010000000000
000000000000000000000000000011001101100101100100000000
000000000000001101000010110000101001100101100000100001
000001000000000000000110111011011010110101000100000001
000010000000001001000010000111101001000101110000100000
000000000000000000000000000101011110100101100110000000
000000000000000000000000000000011000100101100001000000
000010000000000000000000010001000001110000110110000000
000001001100000000000010100101001111010110100000100000
000000000000000101100010000001100001110000110110000000
000000000000000000000000001111101011001111000000000000

.logic_tile 10 21
100000000000000111000000000000000000000000000100000000
000000000000000000000000001101000000000010000010000001
001000000000001000000000000000000000000000000000000000
100000100000000111000000000000000000000000000000000000
110000000000000000000111000000000001000000100100000000
110000000001010000000000000000001000000000000000000000
000000000000000000000111000000000000000000000100000000
000000000000000111000100000001000000000010000000000000
000000000000000000000110010011000000010110100000000000
000000000000000000000110010000100000010110100000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000011100000000000001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110000000000

.logic_tile 11 21
100000000000000101000110100000000001001111000000000000
000000000000000000100000000000001100001111000000000000
001000000000000000000000000000001100000100000100000000
100000000000000111000000000000000000000000000001000000
110000000000000000000010100000000000001111000000000000
110000000000000000000000000000001110001111000000000000
000000000000000101100000000111011010110001100010000000
000000000000000000000000001001001000001110010000000000
000000000100000000000110000000000001000000100100000100
000000000000000001000100000000001000000000000000000000
000000000010001000000000000000001010000011110000000000
000000000000000001000000000000010000000011110000000000
000000000000000001100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011000000000010000000000000

.logic_tile 12 21
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000001000000000000000000000011101110100100000000000
100000000000000000000000000001011100111000010000000000
110000000000000000000110101000000000011001100100000000
110000000000000000000000000011001011100110010000000000
000000000000000000000000000000011101011010010010000000
000000000000000000000000000001011100100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000101000000010000000000000000000000000000
000010000000000001100011000000000000000000000000000000
000000000000000000000111001000000000100000010000000000
000000000000000000000100000011001011010000100000000000
110000000000000111000000000000000000000000000000000000
110000100000000000100000000000000000000000000000000000

.logic_tile 13 21
000000000000001000000000001000011001010010110000000000
000000000000000001000000001111001101100001110000000000
001000000000000001100000001101100001011001100000000000
100000000000001001100000001111101100000000000000000000
110000000000000000000110001111000001101001010100000000
010000000000000101000100000101001000111001110000000001
000000000000001001100110010101000001010110100000000000
000000000000000001000110010101101101001111000000000001
000000000000000000000000011111000001101001010100000000
000000100000000000000011000011001000111001110000000000
000000000000000101000011111000011000111000110100000000
000000000000001001100110100101001110110100110000000000
000000000000001000000010100111011010101101000000000000
000000000000000101000110110000111000101101000000000000
000000000000000000000010110111000000010110100000000000
000000000000000000000110000000100000010110100000000000

.logic_tile 14 21
000000000000000101100110111001001000001100000000000000
000000000000001001000011111111001000000011000000010101
001000000000000000000000000000000000010110100100000000
100000000000000101000000001011000000101001010000000010
010000000001010101000000000000000000000000000000000000
010100000000100000100000000000000000000000000000000000
000000000000001000000000000011011111001011010000000000
000000000000000101000010110000101011001011010000000000
000000000000000011100110010111100000000000000100000000
000000000000000000000110010000100000000001000000000010
000000000000000000000000000111100000010110100100000000
000000000000000000000010100000100000010110100000000000
000000000000000000000000001011001000010110100000000100
000000000000000000000000000001010000111100000000000000
000000000000000001100110000011101011001011010000000000
000000000000000000100110000000101010001011010000000000

.logic_tile 15 21
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000110000111011110001100111100100000
100000000000000000000000000000010000110011000000100000
110000000000000000000000000000001000001100111100100000
110000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110010111101000001100110100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010001100010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000001000000110001000000000010110100100000000
100000000000000001000000001001000000101001010000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000001000000000000000000000101000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000100100

.logic_tile 17 21
000000000000000000000000000111001100000011110100000000
000000000000000000000010100011000000111100000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000111001100001000100100000000
010000000000000000000000001111001100110111010000000000
000000000000000000000000000111101100010101010000000000
000000000000000000000000000000110000010101010000000000
000001000000001001100000010000000000000000000000000000
000000100000000001100010000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110001000000110000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101100000000000000100000000
100000000000000000000000000000100000000001000000000000

.logic_tile 19 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000001000000110000000001011100000110100000000
000000000000000001000000000101001010010000111000000000
001000000000000000000000001111000001000110000000000001
100000000000000000000000000101101110000000000000000000
010000000000000101000010000001000000000000000000000000
110000000000000101000000000001100000010110100000000000
000000000000000001100000000000000000000000100100000000
000000000000000101000000000000001111000000000000000000
000000000000000000000000000000001000101010100000000000
000000000000000000000000000001010000010101010000000000
000000000000001000000000000001000000000000000000000100
000000000000000001000000001001000000010110100000000000
000000000000000000000110111001011010000110000000000000
000000000000000000000010000111101111001000000001000000
110000000000001101100000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000110110101000000010110100000000000
000000000000000000000010000000000000010110100010000100
001000000000000000000000000000001011110000100000000000
100000000000000000000000001101011011110000010000000000
010010100000101000000110010011101100010100000000000000
010001000000000101000110100000000000010100000000000000
000000000000000000000000010000001010110000000000000000
000000000000000000000010000000011011110000000000000000
000000000000001001100000001011000000001001000001000000
000000000000001001000000000011001111101001010000000001
000000000000000001100000000011100000000110000000000000
000000000000001001000000001001001010000000000000000000
000000000000001001100110000001011110101110100000000000
000000000000000001100000000111101100011110100000000000
000000000000001000000000000000000000000000000100000010
000000000000001001000000000111000000000010000000000000

.logic_tile 3 22
000000000000000000000000000000000001000000001000000000
000000001000000000000000000000001100000000000000001000
001000000000000000000000000111100000000000001000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000110100000001000001100110110100100
110000000000000000000100000000001101110011000010100000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000001001111000110000001
000000000000000000000010000000001100001111000010100010
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 4 22
100000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001000000100100000100
100000000000000000000000000000001110000000000000000000
110000000000100000000010100000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000000000000000001000011110101000000000000000
000000000000000001000000001111010000010100000000000000
000000000000000101100110100011011010101001010000000000
000000000000000000000000001101000000111100000000000000
000000000000000000000000000111100001000110000000000000
000000000000000000000000001111101111110110110000000000
000000000000100000000011110001001110101000000000000100
000000000001010000000010010000110000101000000010000000
000000000000001000000110010000000000000000000100000000
000000000000000101000110011011000000000010000000100000

.logic_tile 5 22
000010000000000000000110101101000001110000110100000001
000001000000000000000010100101101001001111000000000000
001000000000000101100010100101111000101001010000000000
100001000000000000000011101101010000111100000000000000
110001000000000000000010110001101110111100000110000000
100010000000000001000111011001100000101001010010000000
000000000000001011100111101101001101010111000000000001
000000000000000011100000001111101000000011000000000000
000001001100001101100110000111101001110000110000000100
000000100000001111000110000011011011110001110000000000
000000000000000000000000000000001100100101100100000000
000000000000000000000000000101011100011010010000000000
000001000000001001100000000101101100100101100100000000
000000100000000101000000000000011110100101100000100000
000000000000000000000000001001000000110000110100000000
000000000000001001000010001001101110001111000000000000

.logic_tile 6 22
100001000000000000000110100000011010000100000100000100
000010000000000000000000000000000000000000000000000000
001000000000001000000000010000000000000000100100100000
100000000000001111000010000000001001000000000000000000
010010100000010000000010000000000000000000000000000000
110001000001101111000000000000000000000000000000000000
000000000000001101100000000011111000000111000000100000
000000000000000101000000000000011010000111000000000000
000000000000000000000111101111101101101011110000000000
000000000000000000000000000101011110011011110000000000
000000000000001000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001011101101111101110000000000
000000100000000000000000000111111000111100010000000000
000000000000000111100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000

.logic_tile 7 22
000000000001011000000000000101111100101001010000000000
000000000000101111000000000001001101010000000010000000
001000000000000111000111000101101111100101100100000000
100000000000001111100110100000011111100101100000100001
110000001010000101000000000001101111111101010000000000
100000000000000000100000000101101000111101100000000000
000000000000001011100000011001100001101001010000000000
000000000000001111000011111101101000110000110000000000
000000000110010000000000011111100000101001010000000000
000000000000100000000010000101101111110000110000000000
000000000000000001100000000001111100111110100000000000
000000000000001111000000000111001111111001110000000000
000000000000001000000110000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000000000000000000001001100001110000110100000000
000000000000000000000010111101101000001111000000000010

.ramt_tile 8 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 22
100000000000000000000000000000001010000100000100000000
000000000001010000000000000000000000000000000000000000
001000000000001000000000000000000000010110100000000000
100000000000000011000000000111000000101001010000000000
010010000000001000000011100000000001001111000000000000
110011100000001111000111110000001000001111000000000000
000000000000000000000000000111000000010110100000000000
000000000000000001000000000000000000010110100000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000101100000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000001011100000000111011100101000000000000000
000000000000000001000000000000000000101000000000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000000000000001011000000000001000000

.logic_tile 10 22
100001000000000001100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
001000000000000101000000011000000000010110100000000000
100000000000000000000010100101000000101001010000000000
110000000000000000000010100001011000101000010000000000
110010000000000000000010101101001110110000100000000000
000000000000001101000111101101101010010111100000000000
000000000000000101000000000101011000001011110000000000
000000000000000101000000000000000001000000100100000000
000000000000000000100000000000001011000000000001000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000001010101100111000101001101100101100000000000
000000000000100000000000000000101001100101100010000000
000000000000000111000000000001100000010110100000000000
000000000000000000100000000011101011001111000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000001000000000
000000001110000000000010100000001001000000000000001000
000000000000000101000000000101001000001100111000000000
000000000000000000000000000000010000110011000000000000
000000000000000101100000000101001000001100111000000000
000000001100000101000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000011100000001000110011000000000000
000010100000100000000000000000001001001100111000000000
000001001100000000000000000000001100110011000000000000
000000000000001000000000000111101000001100111000000000
000000000000001001000000000000100000110011000000000000
000000000000000000000000000111101000001100111000000001
000000000000000000000000000000100000110011000000000010
000000000000000000000110011000001000101010100000000001
000000000000000000000110011101000000010101010000000010

.logic_tile 12 22
000000000000000111000110101111000000001111000000000001
000000000000000000000010110001001001110000110000000100
001000000000001000000010100001101000000111100000000000
100000000000000101000100000000011110000111100000000000
010000000000000000000011101011011000111100000000000000
110000000000000000000100000111110000000011110000000000
000000000000001000000000000000011101011010010010000000
000000000000001011000000001001011101100101100000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000110110111000000000010000000000000
000000000000000000000110000000011111101101000000000000
000010000000000000000110111011001001011110000000000000
000000000000000101000000000000011110000100000100000000
000000000000001111100000000000000000000000000000000000
000000000000001001000000001011000000110000110000000000
000000000000000111000000000101101000001111000000000000

.logic_tile 13 22
000000000000000111000111101001111000101110000000000000
000000001100000101100011110001101011101010000000000000
001000000000001001100111110001000001110000110000000000
100000000000000101000010101101001110001111000000000000
010000000000001111100111110000000001000000100100000000
010000000000000001100010100000001011000000000000000000
000000000000010101100110101101011000101111110000000000
000000000000100000000010100001011010011001100000000000
000000000000001000000000010000000000000000000100000000
000000000000000111000010000011000000000010000000000000
000000000000001000000000000011011100111000110000000000
000000000000000001000000001001101000100100010000000000
000000000000000000000000000111000001011001100000000000
000000000000000000000010000000101011011001100000000000
000000000000000000000000001101100001110000110000000000
000000000000000001000010001111001011001111000000000000

.logic_tile 14 22
000000000000000000000111001000001011011010010100100000
000000000000000000000000001101001111100101100000000000
001000000000001011100010110000011101011010010100000000
100000000000000011100010000011011110100101100000000010
010000000000001000000011100001101111011010010100000000
110000000000000001000000000000111110011010010000000010
000000000000001000000010100000011111010010110000000000
000000000000000001000100001111001001100001110000000000
000000000000000001100000010000011010011010010100000000
000000000000000000000010011111001101100101100000100000
000000000000000000000000010111111010001011010000000000
000000000000000000000010100000111010001011010000000000
000000000000000000000110011001101000000011110100000010
000000000000000000000010001001010000111100000000000000
010000000000001001100110001111001100000011110000000000
010000000000001001100000000101110000101001010000000000

.logic_tile 15 22
000000000000000000000110001000001100011010010100000100
000000000000000000000000000001001100100101100000000000
001000000000001101000000000001101100000011110000000000
100000000000000001100000000011000000101001010000000000
110000000000000000000000011001111100000011110000000000
010000000000000000000010000011010000101001010000000000
000000000000000011100000000111000000001111000100100000
000000000000000000100000001111101001110000110000000000
000000000000001101000000000001001110000011110000000000
000000000000000001100010001111110000010110100000000000
000000000000000000000110000011111110011010010100000000
000000000000001101000010110000101011011010010000100000
000000000000010000000110001101000001001111000000000000
000000000000100000000110111011101110101001010000000000
010000000000000001100000001011100001001111000100000000
110000000000000000000000001011001000110000110000100000

.logic_tile 16 22
000000000000000000000110000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000110000111011110001100111100000000
100000000001000000000000000000010000110011000010100000
010000000000000000000010110101001000001100111100000001
110000000000000000000010000000100000110011000001000000
000001001010000011100000000000001000001100111100000000
000000100000000000000000000000001001110011000000000000
000000000000000000000000000111101000001100110100000000
000000000000000000000000000000000000110011000011000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000110000000011110000011110100000000
110000000000000001000000000000010000000011110001100000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000000001000000000010110100000000100
100000000000000000000000000001000000101001010000000000
110000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000101
000000000000000000000000000000000000000001000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000110000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000110010011000000000000001000000000
100000000000000000000010000000100000000000000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000100
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000100000000000000000000000000001001001100111100000000
000100000000000000000010100000001100110011000000000000
000001000000001000000010100101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000

.logic_tile 3 23
000000000000000000000110100001101001000010000000000000
000000000000000000000010111001011000000000000000000000
001000000000001101100111101000011011100001110100000000
100000000000000101000000000011011001010010110010000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001000011011100101100100000001
000000000000000000000000001001011100011010010010000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
100000000000000000000110000000011010000100000100000000
000000000000000000000100000000000000000000000010000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000010000010

.logic_tile 5 23
000000000000001111000000000001111100000000100000000000
000000000000001111000000000001001101010100100000000000
001000000000000111100000000000011110100001110110000000
100000000000000000100000000001011100010010110000000001
110000001100000000000000001001111101011110100000000000
100000000000000000000000000111001011011111110000000000
000000000000000011100010100000001110000000100000000000
000000000000000000000000000111001111000000010000000000
000000000000000001100000010111111101100101100100000000
000000000000000000100011100000011010100101100000000010
000000000000000011100110000111100000110000110100000000
000000000000000000100100000011101000001111000000100000
000001000000001111100000010000000000000000000000000000
000010000000000001000010000000000000000000000000000000
000000000000001001100110001101100001101001010000000000
000000000000001001000000000111001101110000110000000000

.logic_tile 6 23
100000000000000000000011101000000000000000000110000000
000000000000000000000000000011000000000010000000000000
001000000000100000000000000000000000000000100100000000
100000000000000000000000000000001101000000000011000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000111100001000000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000010000000111101001000000101001010000000000
000000000000100000000000000001101010110000110000000000
001000000000000000000000000000011110110100100100000001
100000000000000101000000000111001010111000010000000000
110000000000001101100000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111001010111100000100000000
000000000000000000000000000111000000000011110001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000000000000111100000000101011000111100000100000000
000000000000000000000000001001000000000011110000000010

.ramb_tile 8 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000101000010100000000000000000001000000000
000000000000000000100010100000001010000000000000001000
000000000000000101000000000001001010001100111000000000
000000000000000000000000000000100000110011000000000000
000000000111000101000000010101001000001100111000000000
000000000001010000000011010000100000110011000000000000
000000000000000000000111010101101000001100111000000000
000000000000000000000011100000100000110011000000000000
000000000110100000000000000001101000001100111000000000
000000000000010000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000010000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000010000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001011110011000000000001

.logic_tile 10 23
100000000000001000000110111101100000101001010000000000
000000000001000011000011110001001111110000110000000000
001000000000001000000010101000011100001011010000000000
100000000000000101000000001001001011000111100000000000
010000000000000001100111010011001000000011110000000001
010000000000000000000110100101010000111100000010000000
000000000000000000000000000000001010100001110000000000
000000000000000101000000001001001100010010110000000000
000001000000000001000000000000000000000000000100000000
000000100000000000000000001101000000000010000000100000
000000000000001000000000000001000000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000000000110000001101011011010010000000000
000000000000000000000000000000111100011010010000000011
000000000000000000000000001111011000111100000000000001
000000000000000000000000000101100000000011110010000000

.logic_tile 11 23
000000000000000000000000001000001010011010010000100001
000000000000000111000000000101011101100101100000000000
001000000000000011100000000011100000110000110010000000
100000000000000000000000001111001010001111000000000000
110000000000101000000000001111001010101001010000000000
100000000001000101000010100011100000111100000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000110011000001100011010010110000000
000000000001010000000110010101011000100101100000100000
000000000000000000000000001000011110111101010010100000
000000000000001111000000000001000000111110100001100010
000000000000000000000000010000001011000111100000000000
000000000000000000000011101011011010001011010000000000
000000000000000111000000000001011010000011110000000000
000000000000000000100000001011000000010110100000100000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000000111100111111011100000000000000000000000
100000000000000000100011101001100000111111110010000000
010000000000001111100111010001111010100001110000000000
110010101110001111000110100000011111100001110000000000
000000000000001000000000011000011100111001010100000000
000000000000001111000010100101001010110110100010000000
000000000000000000000000000101101011111001010101000000
000000000000000000000011110000001001111001010000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000010100000000000000100000000000000000000000000000000
000000000000000000000000000011001010101001010000000000
000000000000000000000000001101100000111100000000000000

.logic_tile 13 23
000000100000011000000010110000011010000100000100000000
000000000000100001000011110000010000000000000000000000
001000000000000111100000001011011100100110000000000000
100000000000000000100000000111011001110110100010000000
010000000000001000000011110001101011001000000000000000
110000000001000111000110000001001101001001010000000000
000000000000000001100110000000000000000000100100000000
000000000000000000000011110000001111000000000000000000
000001000000010000000000000101000001000000000000000000
000010000100100111000000001001101011010000100000000000
000000000000000001100000010000001110000100000100000000
000000000010000000100010000000000000000000000000000000
000000000001010111100110010000011100000100000100000000
000000000000100000100010010000000000000000000010000000
000000000000001000000000001111011010101101010000000000
000000000000000001000000000001101010111110110000000000

.logic_tile 14 23
000000000000001111000000001011001101101110000100000000
000000001110000001000011100001101101111000100000000000
001000000000000011100111001111101100111111000100000000
100000000000000111000100001001011101110000000000000000
110000000000001000000000000001001110110100010100000000
110000000000001011000000000011011001010001110000000000
000000000000000011100011100111100000101001010100000000
000000000000000000100100000101101101110110110001000000
000000001000000001100010010011000000110110110100000000
000000100000001011000010000111101000100000010000000000
000000000000001000000110010000011011001100110000000000
000000000000000001000110010000011000001100110000000000
000000000000000001100011100011011101110100010100000000
000000000000000000100111110000111100110100010000100000
000000000000000001100110000101100000101001010100000000
000000000000000000000000000101001101110110110000000000

.logic_tile 15 23
000000000000000001100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000101000000110101000001100011010010100000001
100000000000000001000100001001011000100101100000000000
010000000000001101000111101001011110000011110000000000
110000000000000101000100000111110000010110100000000000
000000000000000011100000000001101101001000100100100000
000000000000000000000000000001011001111011100000000000
000000000000000000000110010011000000000000000000000000
000000000000000000000010001111100000111111110000000000
000000000000000000000110000101000001001111000000000000
000000000000000000000000000101001101101001010000000000
000000000000000000000111100111101001011010010100000000
000000000000000000000100000000111110011010010000100000
010001000000000001100000011101000000001111000100000000
110000000000000000100010001011001010110000110000100000

.logic_tile 16 23
000000000000101000000010100011000000000000000100000000
000000000001010001000011110000100000000001000001000010
001000000000000000000010100101100001000000000000000000
100000000000001111000000001101101001001001000000000000
010000000110001101000010101000001001110001010000100000
010000000000000001000010101111011000110010100000000000
000000000000000001100110000001000000010000100000000000
000000000000000101000000000000001110010000100001000101
000000000000000000000010000000000001111001110000000000
000000000000000000000000001111001010110110110000100000
000000000100000000000000000111000000100000010000000000
000000000000010000000000000000001010100000010001100000
000000000000001001100110000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000111101101001010000000000000000000
000000000000000000000000000101010000000010100000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000011100000000000000000000000000000
110010100000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000001010000100000101000001
000000010000000000000000000000010000000000000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000000001100110010101001000001100111100000000
100000000000000000000010000000000000110011000000000000
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000010000000000000000000111101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000000000000
000000010000001000000000010000001001001100111100000000
000000010000000001000010000000001001110011000000000000
000000010000001000000000000000001001001100111100000000
000000010000000001000000000000001001110011000000000000

.logic_tile 3 24
000000000000001000000110001101011001000001000000000000
000000000000000101000000000011011001000000000000000000
001000000000001101100110010000000000000000000000000000
100000000000000101000010000000000000000000000000000000
000000000000000101100110110001101110001100110100000000
000000000000000101000010100000110000110011000000000000
000000000000000000000000000101011001000010000000000000
000000000000000000000000001101101000000000000000000000
000000010000001000000000001011101001100000000000000000
000000010000000001000000001111011101000000000000000000
000000010000001001100110001001001011000010000000000000
000000010000000001000110111011001111000000000000000000
000000010000000000000000010111100001111001110100000000
000000010000000000000010000011001001010110100000100010
000000010000000000000010111000000000010110100100000000
000000010000000001000110011001000000101001010000000000

.logic_tile 4 24
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000111000000000010000000100000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
001000000000000000000000000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000001000000010100000001000001100111100000000
000000000000001011000010100000001101110011000000000000
000000010000001000000110011000001000001100110100000000
000000010000000001000010000011000000110011000000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000001001011010000010000000000000
000000010000000000000000001101011100000000000000000000
000000010000000000000000001011011100000000000000000000
000000010000000000000000000101101101000010000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 8 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000001010000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 2 CLK$SB_IO_IN_$glb_clk
.sym 3 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 4 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[3]_$glb_ce
.sym 5 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 6 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E_$glb_ce
.sym 7 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 8 fft_block.start_calc_$glb_ce
.sym 39 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 40 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 41 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[1]
.sym 42 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 49 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 51 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 53 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 54 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 178 fft_block.reg_stage.w_c_reg[16]
.sym 179 fft_block.reg_stage.w_c_reg[17]
.sym 180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[0]
.sym 181 fft_block.reg_stage.w_c_reg[23]
.sym 182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 184 fft_block.reg_stage.w_c_reg[19]
.sym 216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[1]
.sym 291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 293 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 296 fft_block.reg_stage.c_map.state[0]
.sym 405 fft_block.reg_stage.w_c_reg[15]
.sym 407 fft_block.reg_stage.w_c_reg[8]
.sym 408 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 409 fft_block.reg_stage.w_c_reg[10]
.sym 411 fft_block.reg_stage.w_c_reg[11]
.sym 450 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 521 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 523 fft_block.reg_stage.c_map.stage_data[0]
.sym 525 fft_block.stage[0]
.sym 526 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 534 fft_block.reg_stage.w_c_reg[10]
.sym 561 fft_block.reg_stage.w_c_in[3]
.sym 565 fft_block.reg_stage.w_c_in[7]
.sym 573 fft_block.reg_stage.w_c_reg[10]
.sym 595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 649 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 672 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 680 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 694 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_I1[0]
.sym 754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 1018 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[3]
.sym 1022 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 1058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[3]
.sym 1089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 1090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 1091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 1092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 1093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 1094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 1095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 1096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 1145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 1203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 1210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 1319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 1320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 1321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 1322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 1323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 1324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 1330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 1431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1433 w_fft_out[10]
.sym 1434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 1435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 1436 w_fft_out[12]
.sym 1437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 1438 w_fft_out[11]
.sym 1468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 1513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 1514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[3]
.sym 1547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 1548 fft_block.w_calc_finish
.sym 1549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 1552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 1554 fft_block.reg_stage.w_input_regs[12]
.sym 1576 fft_block.reg_stage.w_input_regs[13]
.sym 1659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 1660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 1661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 1662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 1663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 1664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 1665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 1693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 1742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 1770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 1773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 1774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 1776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 1778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 1779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 1806 fft_block.reg_stage.w_input_regs[71]
.sym 1856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[3]
.sym 1873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[3]
.sym 1886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_O[0]
.sym 1887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[2]
.sym 1888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 1889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_O[1]
.sym 1890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_I2[3]
.sym 1891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_I2[2]
.sym 1892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 1893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 2002 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0_SB_LUT4_O_I2[10]
.sym 2003 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[1]
.sym 2006 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]
.sym 2033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 2077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 2116 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_I2[10]
.sym 2117 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 2118 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 2119 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[3]
.sym 2120 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 2121 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 2176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 2228 fft_block.stage[1]
.sym 2229 fft_block.stage[0]
.sym 2232 fft_block.state_SB_DFFESR_Q_R[1]
.sym 2234 fft_block.sel_in_SB_DFFE_Q_E
.sym 2235 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 2236 w_fft_out[5]
.sym 2342 fft_block.state[0]
.sym 2343 fft_block.start_calc_SB_DFFE_Q_E
.sym 2344 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 2345 fft_block.state[1]
.sym 2346 fft_block.state_SB_DFFESR_Q_R[2]
.sym 2347 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 2348 fft_block.state_SB_DFFESR_Q_E
.sym 2387 fft_block.fft_finish_SB_DFFE_Q_E
.sym 2401 fft_block.sel_in_SB_DFFE_Q_E
.sym 2418 insert_data
.sym 2457 fft_block.stage_SB_DFFESR_Q_R
.sym 2459 fft_block.start_calc
.sym 2515 fft_block.state_SB_DFFESR_Q_E
.sym 2576 fft_block.sel_in
.sym 2626 fft_block.start_calc_SB_DFFE_Q_E
.sym 2709 fft_block.sel_in
.sym 3334 CLK$SB_IO_IN
.sym 3339 CLK$SB_IO_IN
.sym 3704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 3705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 3706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 3707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 3708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 3709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 3710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0[1]
.sym 3715 fft_block.reg_stage.w_c_reg[8]
.sym 3721 fft_block.stage[0]
.sym 3732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 3733 fft_block.reg_stage.w_c_reg[15]
.sym 3781 fft_block.reg_stage.w_c_in[3]
.sym 3799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 3801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 3802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 3803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 3804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 3805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 3807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 3811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 3818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 3822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 3823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 3826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 3827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 3828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 3832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 3833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 3834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 3835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 3838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 3839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 3840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 3841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 3844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 3845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 3847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 3887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[0]
.sym 3889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 3890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 3891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 3892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 3893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 3894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 3902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 3917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 3925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 3943 fft_block.reg_stage.w_c_in[7]
.sym 3947 fft_block.reg_stage.w_c_reg[0]
.sym 3949 fft_block.reg_stage.w_c_reg[3]
.sym 3951 fft_block.reg_stage.w_c_reg[1]
.sym 3953 fft_block.reg_stage.w_c_reg[7]
.sym 3963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 3966 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 3968 fft_block.reg_stage.w_c_in[0]
.sym 3969 fft_block.start_calc
.sym 3977 fft_block.reg_stage.w_c_reg[16]
.sym 3986 fft_block.reg_stage.w_c_reg[17]
.sym 3988 fft_block.reg_stage.w_c_reg[23]
.sym 3991 fft_block.reg_stage.w_c_reg[19]
.sym 3994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[1]
.sym 4024 fft_block.reg_stage.w_c_reg[23]
.sym 4036 fft_block.reg_stage.w_c_reg[17]
.sym 4047 fft_block.reg_stage.w_c_reg[19]
.sym 4051 fft_block.reg_stage.w_c_reg[16]
.sym 4055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[1]
.sym 4056 CLK$SB_IO_IN_$glb_clk
.sym 4059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 4060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 4061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 4062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 4063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 4064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 4065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 4067 fft_block.start_calc
.sym 4068 fft_block.start_calc
.sym 4082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 4083 fft_block.reg_stage.w_c_in[1]
.sym 4084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 4088 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 4092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4094 fft_block.reg_stage.w_c_reg[11]
.sym 4101 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 4111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 4116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 4117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 4118 fft_block.reg_stage.w_c_in[3]
.sym 4119 fft_block.reg_stage.w_c_in[1]
.sym 4122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 4123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 4125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 4126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 4128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 4133 fft_block.reg_stage.w_c_in[7]
.sym 4135 fft_block.reg_stage.w_c_in[0]
.sym 4136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 4137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 4138 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 4140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 4141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 4145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 4146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 4147 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 4150 fft_block.reg_stage.w_c_in[0]
.sym 4157 fft_block.reg_stage.w_c_in[1]
.sym 4162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 4163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 4164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 4165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 4168 fft_block.reg_stage.w_c_in[7]
.sym 4174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 4175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 4176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 4177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 4180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 4181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 4182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 4183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 4186 fft_block.reg_stage.w_c_in[3]
.sym 4190 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 4191 CLK$SB_IO_IN_$glb_clk
.sym 4193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4194 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 4195 fft_block.reg_stage.w_c_reg[0]
.sym 4196 fft_block.reg_stage.w_c_reg[3]
.sym 4197 fft_block.reg_stage.w_c_reg[1]
.sym 4198 fft_block.reg_stage.w_c_reg[7]
.sym 4199 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 4200 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 4211 fft_block.reg_stage.w_c_reg[17]
.sym 4218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 4219 fft_block.reg_stage.c_map.state[0]
.sym 4221 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 4223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 4224 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 4225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 4226 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 4248 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 4249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[0]
.sym 4250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 4251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 4254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 4257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 4260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 4272 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 4276 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 4279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 4280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 4281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 4282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 4294 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 4303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 4304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[0]
.sym 4305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 4306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 4311 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 4325 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 4326 CLK$SB_IO_IN_$glb_clk
.sym 4328 fft_block.reg_stage.w_c_in[1]
.sym 4329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 4330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[1]
.sym 4331 fft_block.reg_stage.w_c_map_addr[0]
.sym 4332 fft_block.reg_stage.w_c_map_addr[1]
.sym 4333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 4334 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 4335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 4339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 4340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 4341 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 4342 fft_block.reg_stage.w_c_in[3]
.sym 4345 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 4347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 4353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4359 fft_block.start_calc
.sym 4362 fft_block.reg_stage.w_cps_in[8]
.sym 4363 fft_block.reg_stage.w_we_c_map
.sym 4365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 4366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 4386 fft_block.reg_stage.c_map.state[0]
.sym 4389 fft_block.reg_stage.w_c_in[0]
.sym 4392 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 4397 fft_block.reg_stage.w_c_in[7]
.sym 4405 fft_block.reg_stage.w_c_in[1]
.sym 4412 fft_block.reg_stage.w_c_in[3]
.sym 4414 fft_block.reg_stage.w_c_in[7]
.sym 4429 fft_block.reg_stage.w_c_in[0]
.sym 4434 fft_block.reg_stage.c_map.state[0]
.sym 4439 fft_block.reg_stage.w_c_in[1]
.sym 4450 fft_block.reg_stage.w_c_in[3]
.sym 4460 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 4461 CLK$SB_IO_IN_$glb_clk
.sym 4463 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 4465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4466 fft_block.reg_stage.w_cps_in[8]
.sym 4467 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 4469 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 4470 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 4474 fft_block.reg_stage.w_c_reg[15]
.sym 4475 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 4477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 4478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 4482 fft_block.start_calc
.sym 4484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 4485 fft_block.reg_stage.w_c_in[0]
.sym 4487 fft_block.reg_stage.c_map.stage_data[0]
.sym 4488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 4497 fft_block.fill_regs
.sym 4519 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 4529 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 4532 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 4533 fft_block.stage[0]
.sym 4534 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 4539 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 4564 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 4575 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 4586 fft_block.stage[0]
.sym 4591 fft_block.stage[0]
.sym 4593 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 4595 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 4596 CLK$SB_IO_IN_$glb_clk
.sym 4597 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 4598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 4600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 4601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[1]
.sym 4602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[1]
.sym 4603 fft_block.reg_stage.w_we_c_map
.sym 4604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 4605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 4611 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 4613 fft_block.reg_stage.w_cps_in[8]
.sym 4620 fft_block.reg_stage.c_map.stage_data[0]
.sym 4622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 4624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 4627 fft_block.stage[1]
.sym 4628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 4630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 4631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 4633 fft_block.reg_stage.w_c_reg[10]
.sym 4642 fft_block.reg_stage.w_c_reg[11]
.sym 4644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 4645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 4653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 4655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 4661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 4664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 4668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 4681 fft_block.start_calc
.sym 4683 $nextpnr_ICESTORM_LC_20$O
.sym 4686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 4693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 4697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 4703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 4705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 4708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 4711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 4715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 4717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 4720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 4722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 4723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 4728 fft_block.start_calc
.sym 4730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E_$glb_ce
.sym 4731 CLK$SB_IO_IN_$glb_clk
.sym 4732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 4733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 4734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[3]
.sym 4735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 4737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 4738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 4739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 4740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 4744 fft_block.reg_stage.w_c_reg[8]
.sym 4746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 4747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 4750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 4756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 4757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 4758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 4766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 4767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 4768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 4769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 4771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 4777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 4787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 4789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 4790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 4792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 4801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 4805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 4818 $nextpnr_ICESTORM_LC_21$O
.sym 4821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 4828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 4833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 4834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 4839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 4840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 4845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 4846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 4849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 4850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 4851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 4852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 4855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 4857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 4858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 4862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[3]_$glb_ce
.sym 4866 CLK$SB_IO_IN_$glb_clk
.sym 4867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 4869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 4870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 4871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 4872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 4873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 4874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 4875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 4876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 4885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 4889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 4891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4892 fft_block.start_calc
.sym 4893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 4894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 4899 fft_block.start_calc
.sym 4901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 4902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 4906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 4914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 4923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 4924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 4925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 4926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 4928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 4931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 4932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 4936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 4937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 4939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 4940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 4948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 4952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 4954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 4961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 4968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 4972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 4973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 4974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 4975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 4981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 4990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 4991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 4993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 4999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 5000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 5001 CLK$SB_IO_IN_$glb_clk
.sym 5003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 5004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 5006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 5008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5019 fft_block.start_calc
.sym 5021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 5023 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 5027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 5028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 5029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 5030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 5036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 5038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 5042 fft_block.start_calc
.sym 5050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 5056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 5057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 5058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 5059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 5060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 5061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 5063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 5064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 5066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 5070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 5075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 5080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 5081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 5083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 5085 fft_block.reg_stage.w_input_regs[15]
.sym 5086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 5091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 5095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 5097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 5098 fft_block.reg_stage.w_input_regs[15]
.sym 5101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 5102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 5103 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 5104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 5107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 5109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 5110 fft_block.reg_stage.w_input_regs[15]
.sym 5113 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 5114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 5115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 5116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 5121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 5125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 5126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 5127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 5128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 5131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 5135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 5136 CLK$SB_IO_IN_$glb_clk
.sym 5138 fft_block.reg_stage.w_input_regs[42]
.sym 5141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 5142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 5143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 5144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 5145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 5148 fft_block.stage[0]
.sym 5153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 5157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 5159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 5160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 5162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 5166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 5167 fft_block.stage[1]
.sym 5168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 5169 fft_block.reg_stage.w_c_reg[10]
.sym 5170 fft_block.reg_stage.w_input_regs[14]
.sym 5171 fft_block.reg_stage.w_input_regs[15]
.sym 5174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 5175 fft_block.reg_stage.w_c_reg[11]
.sym 5176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 5177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 5199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 5203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 5206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 5208 fft_block.reg_stage.w_input_regs[14]
.sym 5209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 5211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 5212 fft_block.reg_stage.w_input_regs[13]
.sym 5213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 5220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 5227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 5230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 5238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 5245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 5248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 5251 fft_block.reg_stage.w_input_regs[13]
.sym 5257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 5261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5263 fft_block.reg_stage.w_input_regs[14]
.sym 5266 fft_block.reg_stage.w_input_regs[14]
.sym 5268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 5270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 5271 CLK$SB_IO_IN_$glb_clk
.sym 5273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 5274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5275 w_fft_out[8]
.sym 5276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 5278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 5295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 5298 fft_block.reg_stage.w_input_regs[13]
.sym 5302 fft_block.w_fft_in[8]
.sym 5303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 5306 fft_block.w_fft_in[9]
.sym 5311 w_fft_out[11]
.sym 5313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 5330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 5331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 5334 fft_block.reg_stage.w_input_regs[13]
.sym 5338 fft_block.reg_stage.w_input_regs[12]
.sym 5341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 5361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5362 fft_block.reg_stage.w_input_regs[13]
.sym 5401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5403 fft_block.reg_stage.w_input_regs[12]
.sym 5404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 5408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5409 fft_block.reg_stage.w_input_regs[73]
.sym 5410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5412 fft_block.reg_stage.w_input_regs[72]
.sym 5413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5414 fft_block.reg_stage.w_input_regs[74]
.sym 5418 fft_block.stage_SB_DFFESR_Q_R
.sym 5422 fft_block.reg_stage.w_input_regs[12]
.sym 5423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 5425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 5426 fft_block.reg_stage.w_input_regs[12]
.sym 5431 w_fft_out[8]
.sym 5432 w_fft_out[8]
.sym 5433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 5435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 5437 fft_block.reg_stage.w_input_regs[11]
.sym 5439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 5441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 5443 fft_block.start_calc
.sym 5447 w_fft_out[12]
.sym 5454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 5464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 5471 fft_block.reg_stage.w_input_regs[79]
.sym 5473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 5475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 5477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 5488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5493 $nextpnr_ICESTORM_LC_41$O
.sym 5496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 5501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 5508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 5511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 5514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 5515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 5517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 5519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 5521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 5523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 5526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 5527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 5529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 5532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 5533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 5538 fft_block.reg_stage.w_input_regs[79]
.sym 5539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 5545 fft_block.reg_stage.w_input_regs[75]
.sym 5546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 5548 fft_block.reg_stage.w_input_regs[64]
.sym 5549 fft_block.reg_stage.w_input_regs[77]
.sym 5550 fft_block.reg_stage.w_input_regs[76]
.sym 5557 fft_block.reg_stage.w_input_regs[79]
.sym 5570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 5573 w_fft_out[11]
.sym 5574 fft_block.start_calc
.sym 5589 fft_block.start_calc
.sym 5598 fft_block.reg_stage.w_input_regs[13]
.sym 5604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5606 fft_block.reg_stage.w_input_regs[12]
.sym 5609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5614 fft_block.reg_stage.w_input_regs[11]
.sym 5619 fft_block.reg_stage.w_input_regs[76]
.sym 5622 fft_block.reg_stage.w_input_regs[75]
.sym 5626 fft_block.reg_stage.w_input_regs[77]
.sym 5627 fft_block.reg_stage.w_input_regs[76]
.sym 5629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5631 fft_block.reg_stage.w_input_regs[11]
.sym 5632 fft_block.reg_stage.w_input_regs[75]
.sym 5635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5636 fft_block.reg_stage.w_input_regs[76]
.sym 5637 fft_block.reg_stage.w_input_regs[12]
.sym 5641 fft_block.reg_stage.w_input_regs[11]
.sym 5643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5644 fft_block.reg_stage.w_input_regs[75]
.sym 5649 fft_block.reg_stage.w_input_regs[75]
.sym 5656 fft_block.reg_stage.w_input_regs[77]
.sym 5659 fft_block.reg_stage.w_input_regs[77]
.sym 5660 fft_block.reg_stage.w_input_regs[13]
.sym 5661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5666 fft_block.reg_stage.w_input_regs[76]
.sym 5671 fft_block.reg_stage.w_input_regs[12]
.sym 5673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5674 fft_block.reg_stage.w_input_regs[76]
.sym 5675 fft_block.start_calc_$glb_ce
.sym 5676 CLK$SB_IO_IN_$glb_clk
.sym 5678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 5679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 5680 fft_block.reg_stage.w_input_regs[11]
.sym 5681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 5682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 5683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 5684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 5685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 5687 fft_block.start_calc
.sym 5688 fft_block.start_calc
.sym 5692 w_fft_out[12]
.sym 5694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 5696 w_fft_out[10]
.sym 5698 fft_block.w_fft_in[12]
.sym 5699 fft_block.w_fft_in[11]
.sym 5702 fft_block.stage[1]
.sym 5703 fft_block.reg_stage.w_input_regs[15]
.sym 5705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 5709 fft_block.reg_stage.w_c_reg[10]
.sym 5710 fft_block.reg_stage.w_input_regs[14]
.sym 5711 fft_block.w_fft_in[3]
.sym 5715 fft_block.reg_stage.w_c_reg[11]
.sym 5716 fft_block.w_calc_finish
.sym 5733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 5736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 5737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 5738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 5744 fft_block.reg_stage.w_input_regs[64]
.sym 5750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 5777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 5784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 5790 fft_block.reg_stage.w_input_regs[64]
.sym 5807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 5808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 5810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 5811 CLK$SB_IO_IN_$glb_clk
.sym 5813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 5814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 5815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 5816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 5817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 5818 fft_block.reg_stage.w_input_regs[2]
.sym 5819 fft_block.reg_stage.w_input_regs[3]
.sym 5820 fft_block.reg_stage.w_input_regs[1]
.sym 5830 w_fft_out[11]
.sym 5838 fft_block.w_fft_in[1]
.sym 5842 fft_block.w_fft_in[2]
.sym 5843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 5855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 5860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 5870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 5878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 5881 fft_block.reg_stage.w_input_regs[71]
.sym 5891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 5895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 5898 $nextpnr_ICESTORM_LC_38$O
.sym 5901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 5906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 5913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 5916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 5919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 5920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 5922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 5924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 5926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 5928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 5930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 5932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 5934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 5936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 5938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 5942 fft_block.reg_stage.w_input_regs[71]
.sym 5944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 5948 fft_block.reg_stage.w_input_regs[67]
.sym 5949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5950 fft_block.reg_stage.w_input_regs[65]
.sym 5951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 5953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 5954 fft_block.reg_stage.w_input_regs[66]
.sym 5955 fft_block.reg_stage.w_input_regs[68]
.sym 5964 w_fft_out[12]
.sym 5973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 5978 fft_block.start_calc
.sym 5989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 6006 fft_block.reg_stage.w_c_reg[11]
.sym 6015 fft_block.reg_stage.w_c_reg[10]
.sym 6017 fft_block.reg_stage.w_c_reg[15]
.sym 6019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 6025 fft_block.reg_stage.w_input_regs[67]
.sym 6032 fft_block.reg_stage.w_input_regs[68]
.sym 6040 fft_block.reg_stage.w_c_reg[10]
.sym 6046 fft_block.reg_stage.w_c_reg[15]
.sym 6058 fft_block.reg_stage.w_input_regs[68]
.sym 6073 fft_block.reg_stage.w_c_reg[11]
.sym 6078 fft_block.reg_stage.w_input_regs[67]
.sym 6080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 6081 CLK$SB_IO_IN_$glb_clk
.sym 6084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 6085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 6086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 6087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 6088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 6089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 6090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 6091 fft_block.reg_stage.w_input_regs[35]
.sym 6098 fft_block.reg_stage.w_input_regs[69]
.sym 6102 fft_block.reg_stage.w_input_regs[70]
.sym 6110 $PACKER_VCC_NET
.sym 6114 fft_block.start_calc
.sym 6117 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
.sym 6123 fft_block.stage_SB_DFFESR_Q_R
.sym 6137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 6138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 6142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 6145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 6146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 6147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_O[1]
.sym 6148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_I2[3]
.sym 6149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_I2[2]
.sym 6150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 6151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 6152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 6153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 6154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 6155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 6158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 6160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_O[0]
.sym 6161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[2]
.sym 6162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 6163 fft_block.reg_stage.w_c_reg[8]
.sym 6164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 6165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 6166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 6169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 6170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 6171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 6172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 6176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 6177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_O[0]
.sym 6178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_O[1]
.sym 6181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 6182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 6183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 6184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 6187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 6188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 6189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 6190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 6193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 6194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 6195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 6196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 6199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 6200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[2]
.sym 6201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 6202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 6205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 6206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_I2[3]
.sym 6207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_I2[2]
.sym 6208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 6212 fft_block.reg_stage.w_c_reg[8]
.sym 6215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 6216 CLK$SB_IO_IN_$glb_clk
.sym 6218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 6221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 6222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 6223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 6224 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[0]
.sym 6225 fft_block.reg_stage.w_index_out[0]
.sym 6232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 6240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 6242 fft_block.stage[1]
.sym 6243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 6244 fft_block.sel_in_SB_DFFE_Q_E
.sym 6251 PIN_21$SB_IO_OUT
.sym 6256 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 6264 fft_block.w_calc_finish
.sym 6277 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]
.sym 6282 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 6283 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 6288 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 6293 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 6294 $PACKER_VCC_NET
.sym 6301 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
.sym 6303 $nextpnr_ICESTORM_LC_10$O
.sym 6306 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 6309 $nextpnr_ICESTORM_LC_11$I3
.sym 6311 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 6315 $nextpnr_ICESTORM_LC_11$COUT
.sym 6317 $PACKER_VCC_NET
.sym 6319 $nextpnr_ICESTORM_LC_11$I3
.sym 6322 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 6323 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]
.sym 6324 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
.sym 6325 $nextpnr_ICESTORM_LC_11$COUT
.sym 6340 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 6341 $PACKER_VCC_NET
.sym 6343 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 6354 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 6355 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 6357 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 6358 fft_block.reg_stage.w_index_out[2]
.sym 6360 fft_block.reg_stage.w_index_out[1]
.sym 6361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 6370 fft_block.reg_stage.w_index_out[0]
.sym 6372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 6379 fft_block.state_SB_DFFESR_Q_E
.sym 6412 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 6413 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 6414 fft_block.stage[1]
.sym 6415 fft_block.stage[0]
.sym 6416 $PACKER_VCC_NET
.sym 6417 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 6421 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 6424 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_I2[10]
.sym 6426 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 6438 $nextpnr_ICESTORM_LC_45$O
.sym 6441 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 6444 $nextpnr_ICESTORM_LC_46$I3
.sym 6446 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 6447 $PACKER_VCC_NET
.sym 6454 $nextpnr_ICESTORM_LC_46$I3
.sym 6460 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 6463 fft_block.stage[0]
.sym 6464 $PACKER_VCC_NET
.sym 6465 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 6469 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 6470 fft_block.stage[0]
.sym 6471 fft_block.stage[1]
.sym 6472 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_I2[10]
.sym 6475 fft_block.stage[0]
.sym 6478 fft_block.stage[1]
.sym 6482 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 6484 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 6492 PIN_21$SB_IO_OUT
.sym 6494 fft_block.fft_finish_SB_DFFE_Q_E
.sym 6497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 6504 fft_block.reg_stage.w_input_regs[70]
.sym 6505 fft_block.reg_stage.w_index_out[1]
.sym 6506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 6518 fft_block.start_calc
.sym 6519 fft_block.start_calc_SB_DFFE_Q_E
.sym 6532 fft_block.sel_in_SB_DFFE_Q_E
.sym 6542 fft_block.stage[0]
.sym 6544 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 6546 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 6552 fft_block.sel_in_SB_DFFE_Q_E
.sym 6554 fft_block.stage_SB_DFFESR_Q_R
.sym 6555 fft_block.w_calc_finish
.sym 6561 fft_block.state_SB_DFFESR_Q_R[1]
.sym 6564 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 6565 fft_block.stage[1]
.sym 6570 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 6577 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 6582 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 6599 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 6601 fft_block.w_calc_finish
.sym 6610 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 6611 fft_block.stage[0]
.sym 6612 fft_block.state_SB_DFFESR_Q_R[1]
.sym 6613 fft_block.stage[1]
.sym 6616 fft_block.stage[0]
.sym 6620 fft_block.sel_in_SB_DFFE_Q_E
.sym 6621 CLK$SB_IO_IN_$glb_clk
.sym 6622 fft_block.stage_SB_DFFESR_Q_R
.sym 6623 fft_block.fill_regs_SB_DFFE_Q_D
.sym 6624 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 6625 fft_block.fill_regs_SB_DFFE_Q_E
.sym 6626 fft_block.state_SB_DFFESR_Q_R[0]
.sym 6627 fft_block.counter_N_SB_DFFESR_Q_E
.sym 6628 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 6629 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 6630 fft_block.fill_regs
.sym 6636 fft_block.sel_in
.sym 6656 fft_block.fill_regs_SB_DFFE_Q_D
.sym 6658 fft_block.start_calc
.sym 6659 fft_block.sel_in
.sym 6665 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 6676 fft_block.state[0]
.sym 6679 fft_block.state[1]
.sym 6684 fft_block.stage[1]
.sym 6685 fft_block.stage[0]
.sym 6687 fft_block.state_SB_DFFESR_Q_E
.sym 6688 fft_block.state_SB_DFFESR_Q_R[1]
.sym 6689 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 6696 fft_block.state_SB_DFFESR_Q_R[2]
.sym 6702 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 6703 fft_block.state_SB_DFFESR_Q_R[0]
.sym 6704 fft_block.state_SB_DFFESR_Q_R[2]
.sym 6705 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 6709 fft_block.stage[0]
.sym 6711 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 6712 fft_block.stage[1]
.sym 6715 fft_block.state_SB_DFFESR_Q_R[1]
.sym 6716 fft_block.state_SB_DFFESR_Q_R[0]
.sym 6717 fft_block.state_SB_DFFESR_Q_R[2]
.sym 6721 fft_block.state[0]
.sym 6722 fft_block.state[1]
.sym 6729 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 6733 fft_block.state[0]
.sym 6736 fft_block.state[1]
.sym 6739 fft_block.state[1]
.sym 6740 fft_block.state[0]
.sym 6745 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 6746 fft_block.state[1]
.sym 6747 fft_block.state_SB_DFFESR_Q_R[0]
.sym 6748 fft_block.state_SB_DFFESR_Q_R[1]
.sym 6755 fft_block.state_SB_DFFESR_Q_E
.sym 6756 CLK$SB_IO_IN_$glb_clk
.sym 6757 fft_block.state_SB_DFFESR_Q_R[2]
.sym 6760 count[2]
.sym 6761 count[3]
.sym 6762 count[4]
.sym 6763 count[5]
.sym 6764 count[6]
.sym 6765 count[7]
.sym 6770 fft_block.counter_N[0]
.sym 6816 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 6820 fft_block.stage_SB_DFFESR_Q_R
.sym 6838 fft_block.start_calc_SB_DFFE_Q_E
.sym 6850 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 6863 fft_block.stage_SB_DFFESR_Q_R
.sym 6890 fft_block.start_calc_SB_DFFE_Q_E
.sym 6891 CLK$SB_IO_IN_$glb_clk
.sym 6893 count[8]
.sym 6894 count[9]
.sym 6895 count[10]
.sym 6896 count[11]
.sym 6897 count[12]
.sym 6898 count[13]
.sym 6899 count[14]
.sym 6900 count[15]
.sym 6913 fft_block.start_calc
.sym 6917 count[2]
.sym 6921 fft_block.sel_in
.sym 6956 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 6957 fft_block.sel_in_SB_DFFE_Q_E
.sym 7018 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 7025 fft_block.sel_in_SB_DFFE_Q_E
.sym 7026 CLK$SB_IO_IN_$glb_clk
.sym 7028 count[16]
.sym 7029 count[17]
.sym 7030 count[18]
.sym 7031 count[19]
.sym 7032 count[20]
.sym 7034 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 7035 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 7045 fft_block.sel_in_SB_DFFE_Q_E
.sym 8221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 8222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_1_O[0]
.sym 8224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 8226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 8228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 8240 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 8265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 8274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 8276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 8280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 8281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 8285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 8286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 8291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 8294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0[1]
.sym 8295 $nextpnr_ICESTORM_LC_28$O
.sym 8298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 8301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 8305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 8307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 8311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 8315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 8317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 8323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 8326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 8327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0[1]
.sym 8328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 8329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 8332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 8339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 8340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 8341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 8342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 8343 CLK$SB_IO_IN_$glb_clk
.sym 8344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 8350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 8351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 8352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 8353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 8354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3[1]
.sym 8356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 8364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 8384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 8390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 8397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 8399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 8400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 8404 fft_block.reg_stage.w_c_reg[27]
.sym 8405 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 8428 fft_block.start_calc
.sym 8429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 8430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 8435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 8436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 8437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 8438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 8440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 8441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0[1]
.sym 8442 fft_block.reg_stage.w_c_reg[1]
.sym 8444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[1]
.sym 8446 fft_block.reg_stage.w_c_reg[0]
.sym 8448 fft_block.reg_stage.w_c_reg[3]
.sym 8450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[0]
.sym 8452 fft_block.reg_stage.w_c_reg[7]
.sym 8459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0[1]
.sym 8460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 8461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 8462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 8471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0[1]
.sym 8472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 8473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 8474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 8480 fft_block.reg_stage.w_c_reg[1]
.sym 8484 fft_block.reg_stage.w_c_reg[7]
.sym 8489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[0]
.sym 8490 fft_block.start_calc
.sym 8491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 8492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[1]
.sym 8497 fft_block.reg_stage.w_c_reg[3]
.sym 8502 fft_block.reg_stage.w_c_reg[0]
.sym 8505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 8506 CLK$SB_IO_IN_$glb_clk
.sym 8508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 8509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[1]
.sym 8510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 8511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 8512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[0]
.sym 8514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 8515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 8522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 8525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 8526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 8533 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 8534 fft_block.reg_stage.w_c_in[7]
.sym 8535 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 8537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8538 fft_block.reg_stage.w_c_in[3]
.sym 8539 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 8558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 8560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 8561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 8562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 8567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 8571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 8576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 8577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 8578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 8579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 8581 $nextpnr_ICESTORM_LC_22$O
.sym 8583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 8587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 8591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 8593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 8597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 8599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 8601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 8603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 8607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 8609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 8613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 8614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 8615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 8621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 8624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 8625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 8626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 8627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 8628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 8629 CLK$SB_IO_IN_$glb_clk
.sym 8630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 8631 fft_block.reg_stage.w_c_reg[27]
.sym 8632 fft_block.reg_stage.w_c_in[3]
.sym 8635 fft_block.reg_stage.w_c_reg[25]
.sym 8636 fft_block.reg_stage.w_c_reg[24]
.sym 8637 fft_block.reg_stage.w_c_reg[31]
.sym 8638 fft_block.reg_stage.w_c_in[7]
.sym 8646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 8648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 8649 fft_block.reg_stage.w_cps_in[8]
.sym 8651 fft_block.start_calc
.sym 8652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 8655 fft_block.reg_stage.w_c_reg[1]
.sym 8656 fft_block.reg_stage.w_c_reg[25]
.sym 8658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 8659 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 8661 fft_block.reg_stage.w_cps_in[8]
.sym 8662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 8663 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 8664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[1]
.sym 8672 fft_block.reg_stage.w_c_in[1]
.sym 8674 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 8676 fft_block.reg_stage.w_c_map_addr[1]
.sym 8683 fft_block.reg_stage.w_c_map_addr[0]
.sym 8684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 8687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 8688 fft_block.reg_stage.w_c_in[0]
.sym 8693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 8695 fft_block.reg_stage.w_we_c_map
.sym 8697 fft_block.reg_stage.w_c_in[3]
.sym 8699 fft_block.start_calc
.sym 8703 fft_block.reg_stage.w_c_in[7]
.sym 8705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 8706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 8707 fft_block.start_calc
.sym 8708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 8712 fft_block.reg_stage.w_c_map_addr[1]
.sym 8713 fft_block.reg_stage.w_we_c_map
.sym 8714 fft_block.reg_stage.w_c_map_addr[0]
.sym 8717 fft_block.reg_stage.w_c_in[0]
.sym 8724 fft_block.reg_stage.w_c_in[3]
.sym 8731 fft_block.reg_stage.w_c_in[1]
.sym 8738 fft_block.reg_stage.w_c_in[7]
.sym 8741 fft_block.reg_stage.w_c_map_addr[0]
.sym 8743 fft_block.reg_stage.w_c_map_addr[1]
.sym 8744 fft_block.reg_stage.w_we_c_map
.sym 8748 fft_block.reg_stage.w_c_map_addr[0]
.sym 8749 fft_block.reg_stage.w_we_c_map
.sym 8750 fft_block.reg_stage.w_c_map_addr[1]
.sym 8751 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 8752 CLK$SB_IO_IN_$glb_clk
.sym 8754 fft_block.reg_stage.w_c_in[0]
.sym 8755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 8756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 8757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 8758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 8759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 8760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 8761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8767 fft_block.reg_stage.c_map.stage_data[0]
.sym 8770 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 8771 fft_block.reg_stage.w_c_in[7]
.sym 8776 fft_block.reg_stage.w_c_reg[1]
.sym 8780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 8781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 8783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 8786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 8787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 8789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 8795 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 8797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 8799 fft_block.reg_stage.w_c_map_addr[1]
.sym 8803 fft_block.start_calc
.sym 8804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 8805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[1]
.sym 8806 fft_block.reg_stage.w_cps_in[8]
.sym 8807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 8808 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 8811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 8812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 8814 fft_block.reg_stage.w_c_map_addr[0]
.sym 8815 fft_block.reg_stage.c_map.stage_data[0]
.sym 8822 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 8824 fft_block.reg_stage.c_map.state[0]
.sym 8825 fft_block.fill_regs
.sym 8828 fft_block.reg_stage.c_map.stage_data[0]
.sym 8830 fft_block.reg_stage.w_cps_in[8]
.sym 8834 fft_block.start_calc
.sym 8836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 8841 fft_block.start_calc
.sym 8842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 8847 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 8852 fft_block.reg_stage.w_c_map_addr[1]
.sym 8855 fft_block.reg_stage.w_c_map_addr[0]
.sym 8858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[1]
.sym 8861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 8864 fft_block.reg_stage.w_c_map_addr[1]
.sym 8865 fft_block.fill_regs
.sym 8866 fft_block.reg_stage.c_map.state[0]
.sym 8867 fft_block.reg_stage.w_c_map_addr[0]
.sym 8870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 8871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 8874 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 8875 CLK$SB_IO_IN_$glb_clk
.sym 8876 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 8878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 8879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 8880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 8881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 8882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[1]
.sym 8883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 8884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 8887 fft_block.fill_regs
.sym 8891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 8892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 8894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 8898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 8899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 8900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 8901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 8904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 8905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 8910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 8911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 8920 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 8921 fft_block.reg_stage.c_map.state[0]
.sym 8923 fft_block.reg_stage.w_we_c_map
.sym 8926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8929 fft_block.reg_stage.w_c_map_addr[0]
.sym 8930 fft_block.reg_stage.w_c_map_addr[1]
.sym 8931 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 8932 fft_block.stage[0]
.sym 8940 fft_block.fill_regs
.sym 8943 fft_block.stage[1]
.sym 8953 fft_block.reg_stage.w_c_map_addr[0]
.sym 8964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8969 fft_block.reg_stage.w_c_map_addr[1]
.sym 8970 fft_block.reg_stage.w_c_map_addr[0]
.sym 8971 fft_block.stage[0]
.sym 8975 fft_block.reg_stage.w_c_map_addr[0]
.sym 8976 fft_block.reg_stage.w_c_map_addr[1]
.sym 8977 fft_block.fill_regs
.sym 8978 fft_block.reg_stage.c_map.state[0]
.sym 8987 fft_block.reg_stage.w_c_map_addr[0]
.sym 8988 fft_block.reg_stage.w_c_map_addr[1]
.sym 8990 fft_block.reg_stage.w_we_c_map
.sym 8995 fft_block.reg_stage.c_map.state[0]
.sym 8996 fft_block.stage[1]
.sym 8997 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 8998 CLK$SB_IO_IN_$glb_clk
.sym 8999 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 9000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 9001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 9002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 9003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 9004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 9005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 9006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 9007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[1]
.sym 9016 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 9017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 9020 fft_block.reg_stage.w_cps_in[8]
.sym 9025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 9029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[3]
.sym 9041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 9044 fft_block.start_calc
.sym 9045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[1]
.sym 9046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 9047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 9048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 9050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 9051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 9052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[1]
.sym 9053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 9054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 9055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 9058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 9059 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 9060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 9063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 9064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 9066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 9068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 9070 fft_block.fill_regs
.sym 9074 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 9075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 9076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[1]
.sym 9077 fft_block.start_calc
.sym 9080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 9081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 9082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 9088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9089 fft_block.start_calc
.sym 9092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 9093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 9094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 9095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 9098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 9099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 9100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 9101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 9107 fft_block.fill_regs
.sym 9110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[1]
.sym 9111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 9113 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 9116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 9117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 9118 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 9120 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 9121 CLK$SB_IO_IN_$glb_clk
.sym 9123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 9124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 9125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 9126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 9127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 9128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 9129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 9130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 9135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9136 fft_block.start_calc
.sym 9138 fft_block.start_calc
.sym 9143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 9154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 9155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 9164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 9166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 9169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 9172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 9173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 9174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 9175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 9176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 9178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_I1[0]
.sym 9180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 9181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 9182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 9185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 9187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 9188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[3]
.sym 9190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 9192 fft_block.start_calc
.sym 9195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 9200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 9204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9205 fft_block.start_calc
.sym 9209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[3]
.sym 9210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 9211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 9212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 9216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_I1[0]
.sym 9221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 9222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 9223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 9224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 9227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 9228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 9229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 9230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 9233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 9234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 9235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 9236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 9241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 9242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 9243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 9244 CLK$SB_IO_IN_$glb_clk
.sym 9246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 9248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 9249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 9251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 9253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 9266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 9268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 9272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 9273 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 9276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 9280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 9281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 9292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 9306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 9319 $nextpnr_ICESTORM_LC_17$O
.sym 9322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 9327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 9333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 9337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 9339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 9343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 9346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 9347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 9349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 9351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 9353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 9355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 9357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 9359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 9361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 9364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 9369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 9371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 9372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 9373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 9384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 9390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 9394 fft_block.w_fft_in[10]
.sym 9397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 9398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 9400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 9401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 9402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 9404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 9405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 9411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 9414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 9415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 9416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 9417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 9421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 9423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 9425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 9430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 9431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 9441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 9446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 9449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 9451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 9455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 9456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 9461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 9462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 9467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 9473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 9482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 9485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 9488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 9492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 9493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 9494 fft_block.reg_stage.w_input_regs[8]
.sym 9495 fft_block.reg_stage.w_input_regs[10]
.sym 9496 fft_block.reg_stage.w_input_regs[9]
.sym 9497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 9506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 9508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 9513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 9514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 9522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 9534 fft_block.reg_stage.w_input_regs[7]
.sym 9536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9537 fft_block.reg_stage.w_input_regs[11]
.sym 9538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 9544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 9546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 9554 fft_block.w_fft_in[10]
.sym 9562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 9564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 9569 fft_block.w_fft_in[10]
.sym 9584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 9587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 9590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 9591 fft_block.reg_stage.w_input_regs[7]
.sym 9592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 9598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9599 fft_block.reg_stage.w_input_regs[11]
.sym 9602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9603 fft_block.reg_stage.w_input_regs[7]
.sym 9604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 9608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 9613 CLK$SB_IO_IN_$glb_clk
.sym 9615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 9618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 9619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 9620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 9625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 9627 fft_block.reg_stage.w_input_regs[42]
.sym 9628 fft_block.reg_stage.w_input_regs[7]
.sym 9633 fft_block.reg_stage.w_input_regs[11]
.sym 9634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 9635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9641 fft_block.reg_stage.w_input_regs[10]
.sym 9647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 9648 fft_block.w_fft_in[0]
.sym 9650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 9657 fft_block.reg_stage.w_input_regs[73]
.sym 9658 fft_block.reg_stage.w_input_regs[8]
.sym 9659 fft_block.reg_stage.w_input_regs[10]
.sym 9660 fft_block.reg_stage.w_input_regs[72]
.sym 9665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9668 fft_block.reg_stage.w_input_regs[9]
.sym 9671 fft_block.reg_stage.w_input_regs[12]
.sym 9673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 9675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 9676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 9681 fft_block.reg_stage.w_input_regs[11]
.sym 9682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 9684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 9689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9691 fft_block.reg_stage.w_input_regs[12]
.sym 9692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 9696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 9698 fft_block.reg_stage.w_input_regs[11]
.sym 9701 fft_block.reg_stage.w_input_regs[72]
.sym 9702 fft_block.reg_stage.w_input_regs[73]
.sym 9703 fft_block.reg_stage.w_input_regs[8]
.sym 9704 fft_block.reg_stage.w_input_regs[9]
.sym 9707 fft_block.reg_stage.w_input_regs[10]
.sym 9709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 9710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 9713 fft_block.reg_stage.w_input_regs[8]
.sym 9714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 9715 fft_block.reg_stage.w_input_regs[72]
.sym 9716 fft_block.reg_stage.w_input_regs[9]
.sym 9719 fft_block.reg_stage.w_input_regs[9]
.sym 9720 fft_block.reg_stage.w_input_regs[72]
.sym 9721 fft_block.reg_stage.w_input_regs[73]
.sym 9722 fft_block.reg_stage.w_input_regs[8]
.sym 9726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 9727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 9728 fft_block.reg_stage.w_input_regs[10]
.sym 9731 fft_block.reg_stage.w_input_regs[9]
.sym 9732 fft_block.reg_stage.w_input_regs[72]
.sym 9733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 9734 fft_block.reg_stage.w_input_regs[8]
.sym 9735 fft_block.start_calc_$glb_ce
.sym 9736 CLK$SB_IO_IN_$glb_clk
.sym 9738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9739 w_fft_out[45]
.sym 9740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 9741 w_fft_out[9]
.sym 9742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 9743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 9752 fft_block.reg_stage.w_input_regs[104]
.sym 9753 fft_block.start_calc
.sym 9754 fft_block.reg_stage.w_input_regs[106]
.sym 9762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 9764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 9765 fft_block.reg_stage.w_input_regs[78]
.sym 9767 fft_block.w_fft_in[13]
.sym 9768 fft_block.reg_stage.w_input_regs[4]
.sym 9770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 9772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 9780 fft_block.reg_stage.w_input_regs[73]
.sym 9781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 9784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9785 fft_block.w_fft_in[10]
.sym 9788 fft_block.w_fft_in[8]
.sym 9791 fft_block.reg_stage.w_input_regs[72]
.sym 9792 fft_block.w_fft_in[9]
.sym 9801 fft_block.reg_stage.w_input_regs[10]
.sym 9809 fft_block.reg_stage.w_input_regs[74]
.sym 9813 fft_block.reg_stage.w_input_regs[73]
.sym 9819 fft_block.w_fft_in[9]
.sym 9825 fft_block.reg_stage.w_input_regs[72]
.sym 9830 fft_block.reg_stage.w_input_regs[74]
.sym 9836 fft_block.w_fft_in[8]
.sym 9842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9844 fft_block.reg_stage.w_input_regs[74]
.sym 9845 fft_block.reg_stage.w_input_regs[10]
.sym 9848 fft_block.w_fft_in[10]
.sym 9858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 9859 CLK$SB_IO_IN_$glb_clk
.sym 9862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 9863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 9864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 9865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 9866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 9867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 9868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 9874 fft_block.reg_stage.w_input_regs[110]
.sym 9876 w_fft_out[9]
.sym 9881 fft_block.w_fft_in[10]
.sym 9882 fft_block.reg_stage.w_input_regs[46]
.sym 9884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 9887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 9893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 9895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 9903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9912 fft_block.w_fft_in[11]
.sym 9913 fft_block.w_fft_in[12]
.sym 9917 fft_block.reg_stage.w_input_regs[13]
.sym 9918 fft_block.w_fft_in[0]
.sym 9920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 9924 fft_block.reg_stage.w_input_regs[77]
.sym 9925 fft_block.reg_stage.w_input_regs[78]
.sym 9927 fft_block.w_fft_in[13]
.sym 9948 fft_block.w_fft_in[11]
.sym 9953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9954 fft_block.reg_stage.w_input_regs[77]
.sym 9956 fft_block.reg_stage.w_input_regs[13]
.sym 9962 fft_block.reg_stage.w_input_regs[78]
.sym 9968 fft_block.w_fft_in[0]
.sym 9971 fft_block.w_fft_in[13]
.sym 9980 fft_block.w_fft_in[12]
.sym 9981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 9982 CLK$SB_IO_IN_$glb_clk
.sym 9985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 9987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 9988 fft_block.reg_stage.w_input_regs[0]
.sym 9990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9998 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 10001 fft_block.w_fft_in[9]
.sym 10002 fft_block.w_fft_in[8]
.sym 10004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10005 fft_block.reg_stage.w_input_regs[13]
.sym 10009 fft_block.reg_stage.w_input_regs[34]
.sym 10010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 10011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 10012 fft_block.reg_stage.w_input_regs[65]
.sym 10013 fft_block.reg_stage.w_input_regs[6]
.sym 10028 fft_block.w_fft_in[11]
.sym 10032 fft_block.reg_stage.w_input_regs[1]
.sym 10033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 10037 fft_block.reg_stage.w_input_regs[6]
.sym 10040 fft_block.reg_stage.w_input_regs[4]
.sym 10044 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 10045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 10046 fft_block.reg_stage.w_input_regs[5]
.sym 10047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 10050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 10052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 10054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 10055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 10056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 10058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 10059 fft_block.reg_stage.w_input_regs[5]
.sym 10060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 10064 fft_block.reg_stage.w_input_regs[6]
.sym 10066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 10067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 10071 fft_block.w_fft_in[11]
.sym 10076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 10077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 10078 fft_block.reg_stage.w_input_regs[6]
.sym 10082 fft_block.reg_stage.w_input_regs[4]
.sym 10084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 10085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 10088 fft_block.reg_stage.w_input_regs[1]
.sym 10089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 10090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 10094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 10096 fft_block.reg_stage.w_input_regs[4]
.sym 10097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 10101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 10102 fft_block.reg_stage.w_input_regs[5]
.sym 10103 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 10104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 10105 CLK$SB_IO_IN_$glb_clk
.sym 10107 fft_block.reg_stage.w_input_regs[109]
.sym 10110 fft_block.reg_stage.w_input_regs[97]
.sym 10112 fft_block.reg_stage.w_input_regs[98]
.sym 10114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 10120 w_fft_out[8]
.sym 10121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 10122 fft_block.w_fft_in[11]
.sym 10127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 10131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 10132 fft_block.reg_stage.w_input_regs[5]
.sym 10133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 10134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 10135 fft_block.reg_stage.w_input_regs[34]
.sym 10136 fft_block.counter_N[2]
.sym 10150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 10151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 10153 fft_block.w_fft_in[3]
.sym 10154 fft_block.reg_stage.w_input_regs[3]
.sym 10157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 10158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 10159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 10161 fft_block.reg_stage.w_input_regs[2]
.sym 10167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 10168 fft_block.w_fft_in[1]
.sym 10171 fft_block.reg_stage.w_input_regs[1]
.sym 10175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 10176 fft_block.w_fft_in[2]
.sym 10182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 10183 fft_block.reg_stage.w_input_regs[3]
.sym 10184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 10187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 10188 fft_block.reg_stage.w_input_regs[3]
.sym 10189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 10193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 10194 fft_block.reg_stage.w_input_regs[1]
.sym 10195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 10200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 10201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 10202 fft_block.reg_stage.w_input_regs[2]
.sym 10205 fft_block.reg_stage.w_input_regs[2]
.sym 10207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 10208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 10213 fft_block.w_fft_in[2]
.sym 10220 fft_block.w_fft_in[3]
.sym 10224 fft_block.w_fft_in[1]
.sym 10227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 10228 CLK$SB_IO_IN_$glb_clk
.sym 10230 fft_block.reg_stage.w_input_regs[34]
.sym 10231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 10233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 10234 fft_block.w_fft_in[1]
.sym 10236 fft_block.reg_stage.w_input_regs[35]
.sym 10242 fft_block.reg_stage.w_input_regs[49]
.sym 10243 w_fft_out[11]
.sym 10246 $PACKER_VCC_NET
.sym 10247 fft_block.w_fft_in[13]
.sym 10254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 10256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 10258 fft_block.reg_stage.w_input_regs[66]
.sym 10260 fft_block.reg_stage.w_input_regs[68]
.sym 10261 fft_block.reg_stage.w_input_regs[2]
.sym 10262 fft_block.reg_stage.w_input_regs[67]
.sym 10263 fft_block.reg_stage.w_input_regs[3]
.sym 10264 fft_block.reg_stage.w_input_regs[4]
.sym 10265 fft_block.reg_stage.w_input_regs[1]
.sym 10271 fft_block.reg_stage.w_input_regs[70]
.sym 10272 fft_block.w_fft_in[2]
.sym 10273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 10276 fft_block.w_fft_in[1]
.sym 10277 fft_block.reg_stage.w_input_regs[69]
.sym 10280 fft_block.w_fft_in[3]
.sym 10285 fft_block.reg_stage.w_input_regs[66]
.sym 10289 fft_block.reg_stage.w_input_regs[65]
.sym 10291 fft_block.w_fft_in[4]
.sym 10306 fft_block.w_fft_in[3]
.sym 10310 fft_block.reg_stage.w_input_regs[66]
.sym 10319 fft_block.w_fft_in[1]
.sym 10325 fft_block.reg_stage.w_input_regs[65]
.sym 10328 fft_block.reg_stage.w_input_regs[70]
.sym 10337 fft_block.reg_stage.w_input_regs[69]
.sym 10341 fft_block.w_fft_in[2]
.sym 10347 fft_block.w_fft_in[4]
.sym 10350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 10351 CLK$SB_IO_IN_$glb_clk
.sym 10353 fft_block.reg_stage.w_input_regs[5]
.sym 10354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 10355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10356 fft_block.reg_stage.w_input_regs[4]
.sym 10357 fft_block.w_fft_in[4]
.sym 10358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 10362 fft_block.w_fft_in[3]
.sym 10363 fft_block.fill_regs
.sym 10366 PIN_21$SB_IO_OUT
.sym 10370 fft_block.w_fft_in[3]
.sym 10374 fft_block.reg_stage.w_input_regs[15]
.sym 10376 fft_block.reg_stage.w_input_regs[14]
.sym 10377 fft_block.reg_stage.w_input_regs[69]
.sym 10380 fft_block.reg_stage.w_index_out[0]
.sym 10386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 10387 fft_block.reg_stage.w_index_out[2]
.sym 10388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 10398 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 10400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 10404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 10407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 10412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 10413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 10419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 10423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 10426 $nextpnr_ICESTORM_LC_35$O
.sym 10428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 10432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 10436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 10438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 10440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 10442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 10448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 10451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 10454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 10457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 10460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 10466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 10469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 10470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 10471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 10472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 10473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 10474 CLK$SB_IO_IN_$glb_clk
.sym 10475 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 10476 w_fft_out[4]
.sym 10477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10478 w_fft_out[3]
.sym 10479 w_fft_out[0]
.sym 10480 w_fft_out[2]
.sym 10481 w_fft_out[1]
.sym 10482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 10488 fft_block.w_fft_in[1]
.sym 10492 fft_block.reg_stage.w_input_regs[111]
.sym 10494 fft_block.w_fft_in[2]
.sym 10496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 10497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 10500 fft_block.counter_N[1]
.sym 10502 fft_block.fft_finish_SB_DFFE_Q_E
.sym 10503 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 10505 insert_data
.sym 10506 fft_block.counter_N_SB_DFFESR_Q_E
.sym 10507 fft_block.reg_stage.w_input_regs[6]
.sym 10508 PIN_21$SB_IO_OUT
.sym 10509 fft_block.reg_stage.w_input_regs[65]
.sym 10517 fft_block.start_calc
.sym 10520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 10522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 10526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 10527 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0_SB_LUT4_O_I2[10]
.sym 10528 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[1]
.sym 10529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 10531 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[0]
.sym 10532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 10536 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
.sym 10540 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 10542 fft_block.stage[1]
.sym 10544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 10550 fft_block.start_calc
.sym 10551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 10568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 10569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 10577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 10580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 10581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 10587 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 10589 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0_SB_LUT4_O_I2[10]
.sym 10592 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[0]
.sym 10593 fft_block.stage[1]
.sym 10594 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
.sym 10595 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[1]
.sym 10596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 10597 CLK$SB_IO_IN_$glb_clk
.sym 10599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 10601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 10602 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
.sym 10603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 10604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10605 fft_block.counter_N[1]
.sym 10606 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 10607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 10611 fft_block.start_calc
.sym 10613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 10616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 10619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 10621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 10622 w_fft_out[3]
.sym 10623 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 10625 fft_block.reg_stage.w_index_out[2]
.sym 10628 fft_block.counter_N[2]
.sym 10629 fft_block.reg_stage.w_index_out[1]
.sym 10632 fft_block.counter_N[0]
.sym 10642 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 10645 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[3]
.sym 10649 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 10652 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 10660 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 10663 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 10664 fft_block.stage[1]
.sym 10665 fft_block.stage[0]
.sym 10667 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
.sym 10671 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 10680 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 10681 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 10682 fft_block.stage[0]
.sym 10685 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 10687 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
.sym 10688 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 10697 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 10698 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[3]
.sym 10699 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
.sym 10700 fft_block.stage[1]
.sym 10704 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 10705 fft_block.stage[1]
.sym 10706 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 10715 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 10716 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 10717 fft_block.stage[1]
.sym 10718 fft_block.stage[0]
.sym 10724 addr_count[2]
.sym 10725 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 10728 addr_count[0]
.sym 10729 addr_count[1]
.sym 10734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 10735 fft_block.counter_N[1]
.sym 10736 fft_block.reg_stage.w_index_out[2]
.sym 10737 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
.sym 10744 fft_block.fill_regs_SB_DFFE_Q_D
.sym 10751 addr_count[0]
.sym 10752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 10754 fft_block.counter_N[2]
.sym 10763 fft_block.stage[1]
.sym 10764 fft_block.stage[0]
.sym 10767 fft_block.state_SB_DFFESR_Q_R[1]
.sym 10768 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 10774 fft_block.fft_finish_SB_DFFE_Q_E
.sym 10784 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 10821 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 10832 fft_block.state_SB_DFFESR_Q_R[1]
.sym 10833 fft_block.stage[0]
.sym 10834 fft_block.stage[1]
.sym 10835 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 10842 fft_block.fft_finish_SB_DFFE_Q_E
.sym 10843 CLK$SB_IO_IN_$glb_clk
.sym 10847 fft_block.counter_N[2]
.sym 10849 fft_block.counter_N[0]
.sym 10853 PIN_21$SB_IO_OUT
.sym 10865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 10868 addr_count[2]
.sym 10877 addr_count[0]
.sym 10879 addr_count[1]
.sym 10888 fft_block.fill_regs_SB_DFFE_Q_E
.sym 10889 fft_block.state[1]
.sym 10894 fft_block.state[0]
.sym 10896 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 10897 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 10900 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 10902 fft_block.stage[1]
.sym 10903 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 10906 insert_data
.sym 10907 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 10910 fft_block.fill_regs_SB_DFFE_Q_D
.sym 10911 fft_block.stage[0]
.sym 10913 fft_block.state_SB_DFFESR_Q_R[0]
.sym 10914 fft_block.state_SB_DFFESR_Q_R[1]
.sym 10920 fft_block.state[0]
.sym 10925 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 10927 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 10928 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 10932 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 10934 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 10939 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 10940 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 10943 insert_data
.sym 10944 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 10945 fft_block.state_SB_DFFESR_Q_R[0]
.sym 10949 fft_block.state[1]
.sym 10950 insert_data
.sym 10951 fft_block.state[0]
.sym 10955 fft_block.stage[0]
.sym 10956 fft_block.state[1]
.sym 10957 fft_block.stage[1]
.sym 10958 fft_block.state_SB_DFFESR_Q_R[1]
.sym 10961 fft_block.fill_regs_SB_DFFE_Q_D
.sym 10965 fft_block.fill_regs_SB_DFFE_Q_E
.sym 10966 CLK$SB_IO_IN_$glb_clk
.sym 10968 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 10969 w_fft_out[7]
.sym 10973 w_fft_out[6]
.sym 10976 fft_block.counter_N_SB_DFFESR_Q_E
.sym 10980 fft_block.fill_regs_SB_DFFE_Q_D
.sym 10987 fft_block.sel_in
.sym 10991 fft_block.counter_N[2]
.sym 10992 insert_data
.sym 10997 fft_block.counter_N_SB_DFFESR_Q_E
.sym 11012 count[3]
.sym 11015 count[6]
.sym 11016 count[7]
.sym 11022 count[5]
.sym 11027 count[1]
.sym 11029 count[4]
.sym 11032 count[0]
.sym 11035 count[2]
.sym 11041 $nextpnr_ICESTORM_LC_1$O
.sym 11043 count[0]
.sym 11047 count_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 11049 count[1]
.sym 11053 count_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 11055 count[2]
.sym 11057 count_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 11059 count_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 11062 count[3]
.sym 11063 count_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 11065 count_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 11068 count[4]
.sym 11069 count_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 11071 count_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 11073 count[5]
.sym 11075 count_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 11077 count_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 11080 count[6]
.sym 11081 count_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 11083 count_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 11086 count[7]
.sym 11087 count_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 11089 CLK$SB_IO_IN_$glb_clk
.sym 11091 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 11093 count[1]
.sym 11094 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 11095 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 11096 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 11097 insert_data
.sym 11098 count[0]
.sym 11100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 11107 fft_block.reg_stage.w_input_regs[7]
.sym 11127 count_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 11135 count[11]
.sym 11137 count[13]
.sym 11138 count[14]
.sym 11139 count[15]
.sym 11141 count[9]
.sym 11156 count[8]
.sym 11158 count[10]
.sym 11160 count[12]
.sym 11164 count_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 11166 count[8]
.sym 11168 count_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 11170 count_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 11172 count[9]
.sym 11174 count_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 11176 count_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 11178 count[10]
.sym 11180 count_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 11182 count_SB_DFF_Q_D_SB_LUT4_O_I3[12]
.sym 11185 count[11]
.sym 11186 count_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 11188 count_SB_DFF_Q_D_SB_LUT4_O_I3[13]
.sym 11190 count[12]
.sym 11192 count_SB_DFF_Q_D_SB_LUT4_O_I3[12]
.sym 11194 count_SB_DFF_Q_D_SB_LUT4_O_I3[14]
.sym 11197 count[13]
.sym 11198 count_SB_DFF_Q_D_SB_LUT4_O_I3[13]
.sym 11200 count_SB_DFF_Q_D_SB_LUT4_O_I3[15]
.sym 11203 count[14]
.sym 11204 count_SB_DFF_Q_D_SB_LUT4_O_I3[14]
.sym 11206 count_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 11209 count[15]
.sym 11210 count_SB_DFF_Q_D_SB_LUT4_O_I3[15]
.sym 11212 CLK$SB_IO_IN_$glb_clk
.sym 11250 count_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 11256 count[17]
.sym 11267 count[2]
.sym 11269 count[14]
.sym 11270 count[15]
.sym 11271 count[16]
.sym 11273 count[18]
.sym 11274 count[19]
.sym 11275 count[20]
.sym 11287 count_SB_DFF_Q_D_SB_LUT4_O_I3[17]
.sym 11290 count[16]
.sym 11291 count_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 11293 count_SB_DFF_Q_D_SB_LUT4_O_I3[18]
.sym 11296 count[17]
.sym 11297 count_SB_DFF_Q_D_SB_LUT4_O_I3[17]
.sym 11299 count_SB_DFF_Q_D_SB_LUT4_O_I3[19]
.sym 11302 count[18]
.sym 11303 count_SB_DFF_Q_D_SB_LUT4_O_I3[18]
.sym 11305 count_SB_DFF_Q_D_SB_LUT4_O_I3[20]
.sym 11308 count[19]
.sym 11309 count_SB_DFF_Q_D_SB_LUT4_O_I3[19]
.sym 11312 count[20]
.sym 11315 count_SB_DFF_Q_D_SB_LUT4_O_I3[20]
.sym 11324 count[15]
.sym 11325 count[17]
.sym 11326 count[16]
.sym 11327 count[14]
.sym 11330 count[2]
.sym 11331 count[18]
.sym 11332 count[19]
.sym 11333 count[20]
.sym 11335 CLK$SB_IO_IN_$glb_clk
.sym 12298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 12301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 12302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 12305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 12316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 12342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 12347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 12349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 12351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 12356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 12359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 12361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 12364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 12365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_1_O[0]
.sym 12367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 12368 fft_block.reg_stage.w_c_reg[25]
.sym 12369 fft_block.reg_stage.w_c_reg[27]
.sym 12373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_1_O[0]
.sym 12374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 12375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 12376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 12379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 12380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 12382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 12394 fft_block.reg_stage.w_c_reg[27]
.sym 12405 fft_block.reg_stage.w_c_reg[25]
.sym 12415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 12416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 12417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 12418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 12419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 12420 CLK$SB_IO_IN_$glb_clk
.sym 12426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 12427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 12429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 12430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 12431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 12432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 12433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 12441 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 12443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 12445 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 12447 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 12474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 12483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 12488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 12489 fft_block.reg_stage.w_c_reg[25]
.sym 12492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 12506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 12507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 12510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 12512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 12518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 12521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 12530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 12532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 12535 $nextpnr_ICESTORM_LC_40$O
.sym 12537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 12541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 12545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 12547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 12551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 12557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 12563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 12567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 12569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 12578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 12582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 12583 CLK$SB_IO_IN_$glb_clk
.sym 12584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 12586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 12587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 12588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 12589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 12590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I1[0]
.sym 12592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 12594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 12595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 12597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 12598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 12601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 12605 fft_block.reg_stage.w_c_reg[1]
.sym 12609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 12615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 12617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 12620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 12628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 12629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 12630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 12631 fft_block.reg_stage.w_c_reg[24]
.sym 12632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 12636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 12637 fft_block.start_calc
.sym 12638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 12639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3[1]
.sym 12640 fft_block.reg_stage.w_c_reg[31]
.sym 12642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 12643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[1]
.sym 12646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[0]
.sym 12648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 12649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 12660 fft_block.reg_stage.w_c_reg[31]
.sym 12665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 12666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 12667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 12668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 12674 fft_block.reg_stage.w_c_reg[24]
.sym 12677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 12678 fft_block.start_calc
.sym 12679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[1]
.sym 12680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[0]
.sym 12683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 12684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 12685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3[1]
.sym 12686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 12697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3[1]
.sym 12698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 12701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 12702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 12703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 12704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3[1]
.sym 12705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 12706 CLK$SB_IO_IN_$glb_clk
.sym 12708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 12709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 12710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 12711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 12712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 12713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 12714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 12717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 12718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 12722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 12724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 12725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 12728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 12729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 12730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 12732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 12735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 12743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 12757 fft_block.reg_stage.w_c_in[0]
.sym 12760 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 12761 fft_block.reg_stage.c_map.stage_data[0]
.sym 12765 fft_block.reg_stage.w_c_in[1]
.sym 12772 fft_block.reg_stage.w_c_in[7]
.sym 12774 fft_block.reg_stage.w_c_in[3]
.sym 12780 fft_block.reg_stage.w_cps_in[8]
.sym 12784 fft_block.reg_stage.w_c_in[3]
.sym 12791 fft_block.reg_stage.w_cps_in[8]
.sym 12806 fft_block.reg_stage.w_c_in[1]
.sym 12812 fft_block.reg_stage.w_c_in[0]
.sym 12821 fft_block.reg_stage.w_c_in[7]
.sym 12824 fft_block.reg_stage.c_map.stage_data[0]
.sym 12825 fft_block.reg_stage.w_cps_in[8]
.sym 12828 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 12829 CLK$SB_IO_IN_$glb_clk
.sym 12831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 12832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 12833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 12834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 12835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 12836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 12838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 12839 fft_block.reg_stage.w_c_reg[25]
.sym 12845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 12850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 12851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 12852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 12855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 12856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 12857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 12859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 12860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 12861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 12864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 12865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 12866 fft_block.reg_stage.w_c_in[7]
.sym 12873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 12874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 12876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 12877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 12878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 12881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 12882 fft_block.reg_stage.w_cps_in[7]
.sym 12883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 12884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 12885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[1]
.sym 12887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 12889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 12890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 12891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 12892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 12893 fft_block.start_calc
.sym 12895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 12900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 12901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 12903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 12908 fft_block.reg_stage.w_cps_in[7]
.sym 12912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 12914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 12917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 12918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 12919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 12923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 12925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 12930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 12931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 12932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 12935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 12937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 12941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 12942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 12943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 12944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 12947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 12948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[1]
.sym 12949 fft_block.start_calc
.sym 12950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 12951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 12952 CLK$SB_IO_IN_$glb_clk
.sym 12953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 12954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 12955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 12956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 12957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 12959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 12960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 12961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 12968 fft_block.reg_stage.w_cps_in[7]
.sym 12969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 12970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 12972 fft_block.reg_stage.w_cps_in[4]
.sym 12978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 12982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 12985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 12986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 12988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 12989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 12996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 12997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 13001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 13003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 13008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 13010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 13013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 13014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 13015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 13019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 13022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 13027 $nextpnr_ICESTORM_LC_19$O
.sym 13030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 13033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 13037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 13039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 13043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 13048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 13049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 13055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 13058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 13059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 13060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 13061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 13064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 13067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 13071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 13074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 13075 CLK$SB_IO_IN_$glb_clk
.sym 13076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 13077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 13080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 13081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 13082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 13083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 13084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13088 fft_block.w_fft_in[2]
.sym 13097 fft_block.reg_stage.w_c_reg[25]
.sym 13103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 13105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 13106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 13107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 13110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 13112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 13119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 13120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 13121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 13122 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 13124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 13125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 13127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 13128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 13129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 13130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 13131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 13132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 13133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 13137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 13138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 13141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[1]
.sym 13143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 13145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 13151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 13152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 13154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 13160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 13163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 13164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[1]
.sym 13165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 13169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 13170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 13171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 13172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 13175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 13176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 13177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 13178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 13182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 13184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 13187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 13188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 13189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 13190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 13193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 13194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 13195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 13196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 13197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E_$glb_ce
.sym 13198 CLK$SB_IO_IN_$glb_clk
.sym 13199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 13201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 13202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 13203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 13204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 13205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 13206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 13207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 13213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 13214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 13215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 13218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 13223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 13226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 13227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 13233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 13244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 13250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 13251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 13252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 13254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 13265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 13267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 13269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 13272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 13275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 13282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 13289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 13293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 13299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 13305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 13312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 13316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 13320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 13321 CLK$SB_IO_IN_$glb_clk
.sym 13323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 13325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 13326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 13327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 13330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 13340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 13341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 13342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 13347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 13349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 13350 fft_block.reg_stage.w_input_regs[38]
.sym 13351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 13352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 13353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 13354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 13355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 13356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 13358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 13366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 13367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 13374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 13375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 13378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 13382 fft_block.start_calc
.sym 13383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 13386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 13388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 13391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 13392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 13394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 13397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 13399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 13405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 13410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 13412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 13417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 13421 fft_block.start_calc
.sym 13423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 13428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 13429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 13434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 13436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 13441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 13443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 13444 CLK$SB_IO_IN_$glb_clk
.sym 13446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 13448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 13449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 13450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 13451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 13452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 13453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 13465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 13470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 13472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 13473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 13475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 13476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 13477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 13479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 13487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 13490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 13491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 13492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 13497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 13500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 13502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 13507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 13508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 13509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 13511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 13514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 13516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 13517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 13518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 13520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 13522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 13526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 13527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 13528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 13532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 13535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 13538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 13539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 13541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 13544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 13545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 13550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 13551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 13552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 13557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 13558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 13562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 13563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 13565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 13567 CLK$SB_IO_IN_$glb_clk
.sym 13570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 13571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 13572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 13573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 13574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 13575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 13576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 13578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 13584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 13585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 13589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 13592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 13601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 13602 fft_block.reg_stage.w_input_regs[43]
.sym 13603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 13610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13615 fft_block.w_fft_in[10]
.sym 13617 fft_block.w_fft_in[8]
.sym 13618 fft_block.reg_stage.w_input_regs[42]
.sym 13619 fft_block.w_fft_in[9]
.sym 13620 fft_block.reg_stage.w_input_regs[38]
.sym 13622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 13624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 13628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 13633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 13637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 13646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 13649 fft_block.reg_stage.w_input_regs[38]
.sym 13650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 13658 fft_block.w_fft_in[8]
.sym 13663 fft_block.w_fft_in[10]
.sym 13667 fft_block.w_fft_in[9]
.sym 13673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 13675 fft_block.reg_stage.w_input_regs[42]
.sym 13680 fft_block.reg_stage.w_input_regs[38]
.sym 13681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 13685 fft_block.reg_stage.w_input_regs[42]
.sym 13686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 13687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13690 CLK$SB_IO_IN_$glb_clk
.sym 13692 fft_block.reg_stage.w_input_regs[105]
.sym 13693 fft_block.reg_stage.w_input_regs[104]
.sym 13694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 13695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13697 fft_block.reg_stage.w_input_regs[106]
.sym 13698 fft_block.reg_stage.w_input_regs[107]
.sym 13699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 13712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 13713 fft_block.w_fft_in[8]
.sym 13715 fft_block.w_fft_in[9]
.sym 13716 fft_block.reg_stage.w_input_regs[111]
.sym 13717 fft_block.reg_stage.w_input_regs[35]
.sym 13718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 13723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13724 fft_block.w_fft_in[8]
.sym 13726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 13733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 13735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 13738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13739 fft_block.start_calc
.sym 13743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 13746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 13754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 13760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 13762 fft_block.reg_stage.w_input_regs[37]
.sym 13766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 13767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13768 fft_block.reg_stage.w_input_regs[37]
.sym 13778 fft_block.reg_stage.w_input_regs[37]
.sym 13780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 13781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 13791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 13792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 13797 fft_block.start_calc
.sym 13799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 13812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 13813 CLK$SB_IO_IN_$glb_clk
.sym 13817 fft_block.reg_stage.w_input_regs[40]
.sym 13818 fft_block.reg_stage.w_input_regs[41]
.sym 13819 fft_block.reg_stage.w_input_regs[43]
.sym 13820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 13822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13823 fft_block.counter_N[2]
.sym 13826 fft_block.counter_N[2]
.sym 13827 fft_block.w_fft_in[10]
.sym 13829 fft_block.w_fft_in[8]
.sym 13831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 13834 fft_block.reg_stage.w_input_regs[105]
.sym 13835 fft_block.w_fft_in[9]
.sym 13838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 13842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 13845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 13846 fft_block.reg_stage.w_input_regs[38]
.sym 13847 fft_block.reg_stage.w_input_regs[107]
.sym 13848 fft_block.reg_stage.w_input_regs[37]
.sym 13850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 13859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 13860 fft_block.reg_stage.w_input_regs[110]
.sym 13862 fft_block.reg_stage.w_input_regs[10]
.sym 13866 fft_block.reg_stage.w_input_regs[46]
.sym 13868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 13869 fft_block.reg_stage.w_input_regs[34]
.sym 13870 fft_block.reg_stage.w_input_regs[74]
.sym 13872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13877 fft_block.reg_stage.w_input_regs[35]
.sym 13878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13886 fft_block.reg_stage.w_input_regs[36]
.sym 13889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13890 fft_block.reg_stage.w_input_regs[35]
.sym 13892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 13895 fft_block.reg_stage.w_input_regs[46]
.sym 13896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13898 fft_block.reg_stage.w_input_regs[110]
.sym 13902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 13903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13904 fft_block.reg_stage.w_input_regs[35]
.sym 13908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13909 fft_block.reg_stage.w_input_regs[74]
.sym 13910 fft_block.reg_stage.w_input_regs[10]
.sym 13913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 13915 fft_block.reg_stage.w_input_regs[34]
.sym 13916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 13921 fft_block.reg_stage.w_input_regs[36]
.sym 13922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 13926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13927 fft_block.reg_stage.w_input_regs[34]
.sym 13931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 13932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13933 fft_block.reg_stage.w_input_regs[36]
.sym 13935 fft_block.start_calc_$glb_ce
.sym 13936 CLK$SB_IO_IN_$glb_clk
.sym 13938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 13940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 13941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13943 fft_block.reg_stage.w_input_regs[96]
.sym 13944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 13945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13953 fft_block.reg_stage.w_input_regs[41]
.sym 13954 w_fft_out[45]
.sym 13957 fft_block.reg_stage.w_input_regs[34]
.sym 13958 w_fft_out[9]
.sym 13960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13961 fft_block.reg_stage.w_input_regs[40]
.sym 13962 fft_block.reg_stage.w_input_regs[109]
.sym 13963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 13965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 13969 fft_block.reg_stage.w_input_regs[50]
.sym 13972 fft_block.reg_stage.w_input_regs[36]
.sym 13973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 14001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 14006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 14008 fft_block.reg_stage.w_input_regs[103]
.sym 14010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 14011 $nextpnr_ICESTORM_LC_44$O
.sym 14014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 14020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 14021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 14025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 14027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 14029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 14031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 14033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 14035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 14038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 14039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 14041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 14044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 14045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 14047 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 14049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 14051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 14055 fft_block.reg_stage.w_input_regs[103]
.sym 14057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 14062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 14063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 14064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 14065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 14066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 14067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 14068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 14073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 14078 fft_block.w_fft_in[0]
.sym 14082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 14084 fft_block.counter_N[2]
.sym 14087 fft_block.counter_N[1]
.sym 14090 fft_block.reg_stage.w_input_regs[109]
.sym 14091 fft_block.w_fft_in[3]
.sym 14093 fft_block.reg_stage.w_input_regs[101]
.sym 14094 fft_block.reg_stage.w_input_regs[103]
.sym 14095 fft_block.w_fft_in[0]
.sym 14102 fft_block.w_fft_in[0]
.sym 14107 fft_block.reg_stage.w_input_regs[98]
.sym 14113 fft_block.reg_stage.w_input_regs[97]
.sym 14114 fft_block.reg_stage.w_input_regs[0]
.sym 14119 fft_block.reg_stage.w_input_regs[101]
.sym 14123 fft_block.reg_stage.w_input_regs[64]
.sym 14129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14141 fft_block.reg_stage.w_input_regs[101]
.sym 14153 fft_block.reg_stage.w_input_regs[0]
.sym 14155 fft_block.reg_stage.w_input_regs[64]
.sym 14159 fft_block.w_fft_in[0]
.sym 14174 fft_block.reg_stage.w_input_regs[98]
.sym 14178 fft_block.reg_stage.w_input_regs[97]
.sym 14181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14182 CLK$SB_IO_IN_$glb_clk
.sym 14184 fft_block.reg_stage.w_input_regs[51]
.sym 14185 fft_block.reg_stage.w_input_regs[98]
.sym 14186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 14187 fft_block.reg_stage.w_input_regs[50]
.sym 14188 fft_block.reg_stage.w_input_regs[49]
.sym 14189 fft_block.reg_stage.w_input_regs[48]
.sym 14190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 14191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 14199 fft_block.w_fft_in[13]
.sym 14204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 14207 fft_block.reg_stage.w_input_regs[78]
.sym 14209 fft_block.reg_stage.w_input_regs[35]
.sym 14210 fft_block.reg_stage.w_input_regs[98]
.sym 14214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14217 fft_block.w_fft_in[1]
.sym 14219 fft_block.reg_stage.w_input_regs[111]
.sym 14231 fft_block.w_fft_in[13]
.sym 14236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14241 fft_block.w_fft_in[1]
.sym 14243 fft_block.reg_stage.w_input_regs[99]
.sym 14245 fft_block.w_fft_in[2]
.sym 14260 fft_block.w_fft_in[13]
.sym 14279 fft_block.w_fft_in[1]
.sym 14289 fft_block.w_fft_in[2]
.sym 14303 fft_block.reg_stage.w_input_regs[99]
.sym 14304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14305 CLK$SB_IO_IN_$glb_clk
.sym 14309 fft_block.reg_stage.w_input_regs[99]
.sym 14311 fft_block.reg_stage.w_input_regs[50]
.sym 14319 fft_block.reg_stage.w_input_regs[109]
.sym 14327 fft_block.reg_stage.w_input_regs[97]
.sym 14333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14338 fft_block.reg_stage.w_input_regs[38]
.sym 14340 fft_block.reg_stage.w_input_regs[37]
.sym 14341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 14350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14358 fft_block.w_fft_in[3]
.sym 14366 fft_block.reg_stage.w_input_regs[100]
.sym 14367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14375 fft_block.w_fft_in[2]
.sym 14376 fft_block.w_fft_in[1]
.sym 14383 fft_block.w_fft_in[2]
.sym 14388 fft_block.reg_stage.w_input_regs[100]
.sym 14399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14408 fft_block.w_fft_in[1]
.sym 14418 fft_block.w_fft_in[3]
.sym 14427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14428 CLK$SB_IO_IN_$glb_clk
.sym 14431 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 14432 fft_block.reg_stage.w_input_regs[100]
.sym 14433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14434 fft_block.w_fft_in[1]
.sym 14435 fft_block.reg_stage.w_input_regs[111]
.sym 14436 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I1[0]
.sym 14437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14442 fft_block.reg_stage.w_input_regs[34]
.sym 14443 fft_block.counter_N[1]
.sym 14445 fft_block.reg_stage.w_input_regs[6]
.sym 14446 PIN_21$SB_IO_OUT
.sym 14454 fft_block.counter_N[0]
.sym 14456 fft_block.reg_stage.w_input_regs[36]
.sym 14457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 14459 w_fft_out[4]
.sym 14460 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 14461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14465 fft_block.reg_stage.w_input_regs[71]
.sym 14474 fft_block.reg_stage.w_input_regs[2]
.sym 14476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14478 fft_block.reg_stage.w_input_regs[1]
.sym 14482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 14484 fft_block.reg_stage.w_input_regs[3]
.sym 14485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14486 fft_block.reg_stage.w_index_out[1]
.sym 14490 fft_block.reg_stage.w_index_out[2]
.sym 14492 fft_block.w_fft_in[4]
.sym 14493 fft_block.reg_stage.w_input_regs[66]
.sym 14495 fft_block.reg_stage.w_input_regs[67]
.sym 14497 fft_block.reg_stage.w_input_regs[65]
.sym 14498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14501 fft_block.w_fft_in[5]
.sym 14502 fft_block.reg_stage.w_index_out[0]
.sym 14505 fft_block.w_fft_in[5]
.sym 14511 fft_block.reg_stage.w_index_out[0]
.sym 14512 fft_block.reg_stage.w_index_out[2]
.sym 14513 fft_block.reg_stage.w_index_out[1]
.sym 14516 fft_block.reg_stage.w_input_regs[3]
.sym 14517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14519 fft_block.reg_stage.w_input_regs[67]
.sym 14524 fft_block.w_fft_in[4]
.sym 14531 fft_block.w_fft_in[4]
.sym 14534 fft_block.reg_stage.w_input_regs[1]
.sym 14536 fft_block.reg_stage.w_input_regs[65]
.sym 14537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 14541 fft_block.reg_stage.w_input_regs[2]
.sym 14542 fft_block.reg_stage.w_input_regs[66]
.sym 14543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14546 fft_block.reg_stage.w_index_out[2]
.sym 14547 fft_block.reg_stage.w_index_out[1]
.sym 14549 fft_block.reg_stage.w_index_out[0]
.sym 14550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14551 CLK$SB_IO_IN_$glb_clk
.sym 14553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 14554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 14555 fft_block.reg_stage.w_input_regs[47]
.sym 14556 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[3]
.sym 14557 fft_block.reg_stage.w_input_regs[37]
.sym 14558 fft_block.w_fft_in[4]
.sym 14559 fft_block.w_fft_in[5]
.sym 14560 fft_block.reg_stage.w_input_regs[36]
.sym 14561 fft_block.w_fft_in[2]
.sym 14566 fft_block.counter_N[0]
.sym 14569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14571 fft_block.w_fft_in[15]
.sym 14572 fft_block.reg_stage.w_input_regs[34]
.sym 14573 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 14574 fft_block.reg_stage.w_index_out[1]
.sym 14575 fft_block.reg_stage.w_index_out[2]
.sym 14576 fft_block.counter_N[2]
.sym 14578 fft_block.counter_N[1]
.sym 14579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14584 fft_block.reg_stage.w_input_regs[101]
.sym 14586 fft_block.reg_stage.w_input_regs[103]
.sym 14588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14594 fft_block.reg_stage.w_input_regs[5]
.sym 14595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14597 fft_block.reg_stage.w_input_regs[4]
.sym 14598 fft_block.reg_stage.w_input_regs[69]
.sym 14599 fft_block.reg_stage.w_input_regs[66]
.sym 14600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14602 fft_block.reg_stage.w_input_regs[3]
.sym 14603 fft_block.reg_stage.w_input_regs[67]
.sym 14604 fft_block.reg_stage.w_input_regs[1]
.sym 14607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14608 fft_block.reg_stage.w_input_regs[2]
.sym 14609 fft_block.reg_stage.w_input_regs[68]
.sym 14610 fft_block.reg_stage.w_input_regs[65]
.sym 14612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 14627 fft_block.reg_stage.w_input_regs[69]
.sym 14628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14629 fft_block.reg_stage.w_input_regs[5]
.sym 14634 fft_block.reg_stage.w_input_regs[68]
.sym 14635 fft_block.reg_stage.w_input_regs[4]
.sym 14636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14639 fft_block.reg_stage.w_input_regs[68]
.sym 14640 fft_block.reg_stage.w_input_regs[4]
.sym 14641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14646 fft_block.reg_stage.w_input_regs[65]
.sym 14647 fft_block.reg_stage.w_input_regs[1]
.sym 14648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 14651 fft_block.reg_stage.w_input_regs[67]
.sym 14653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14654 fft_block.reg_stage.w_input_regs[3]
.sym 14657 fft_block.reg_stage.w_input_regs[66]
.sym 14658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14659 fft_block.reg_stage.w_input_regs[2]
.sym 14663 fft_block.reg_stage.w_input_regs[5]
.sym 14664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14665 fft_block.reg_stage.w_input_regs[69]
.sym 14673 fft_block.start_calc_$glb_ce
.sym 14674 CLK$SB_IO_IN_$glb_clk
.sym 14676 w_fft_out[5]
.sym 14677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 14678 fft_block.counter_N[1]
.sym 14679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14682 addr_count[2]
.sym 14683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14684 w_fft_out[2]
.sym 14688 w_fft_out[4]
.sym 14689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 14694 addr_count[0]
.sym 14695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 14696 w_fft_out[0]
.sym 14698 w_fft_out[2]
.sym 14699 fft_block.counter_N[2]
.sym 14700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14701 addr_count[0]
.sym 14703 addr_count[1]
.sym 14704 fft_block.counter_N[1]
.sym 14707 w_fft_out[1]
.sym 14708 fft_block.counter_N[0]
.sym 14719 fft_block.counter_N_SB_DFFESR_Q_E
.sym 14720 fft_block.reg_stage.w_input_regs[6]
.sym 14722 fft_block.reg_stage.w_index_out[2]
.sym 14723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14726 insert_data
.sym 14727 addr_count[2]
.sym 14730 fft_block.fill_regs_SB_DFFE_Q_D
.sym 14731 addr_count[0]
.sym 14732 fft_block.reg_stage.w_index_out[1]
.sym 14737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14739 fft_block.counter_N[1]
.sym 14740 fft_block.reg_stage.w_index_out[0]
.sym 14741 fft_block.counter_N[0]
.sym 14743 fft_block.reg_stage.w_input_regs[70]
.sym 14745 fft_block.counter_N[2]
.sym 14747 fft_block.reg_stage.w_input_regs[102]
.sym 14751 fft_block.reg_stage.w_input_regs[102]
.sym 14764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14768 addr_count[2]
.sym 14770 fft_block.counter_N[2]
.sym 14771 insert_data
.sym 14774 fft_block.reg_stage.w_index_out[1]
.sym 14775 fft_block.reg_stage.w_index_out[0]
.sym 14777 fft_block.reg_stage.w_index_out[2]
.sym 14780 fft_block.reg_stage.w_input_regs[6]
.sym 14782 fft_block.reg_stage.w_input_regs[70]
.sym 14783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14786 fft_block.counter_N[1]
.sym 14789 fft_block.counter_N[0]
.sym 14792 fft_block.counter_N[0]
.sym 14794 addr_count[0]
.sym 14795 insert_data
.sym 14796 fft_block.counter_N_SB_DFFESR_Q_E
.sym 14797 CLK$SB_IO_IN_$glb_clk
.sym 14798 fft_block.fill_regs_SB_DFFE_Q_D
.sym 14801 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 14802 fft_block.reg_stage.w_input_regs[101]
.sym 14803 fft_block.reg_stage.w_input_regs[103]
.sym 14804 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 14805 fft_block.reg_stage.w_input_regs[102]
.sym 14806 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 14811 fft_block.reg_stage.w_input_regs[6]
.sym 14813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14814 addr_count[1]
.sym 14815 fft_block.reg_stage.w_index_out[0]
.sym 14816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14821 fft_block.reg_stage.w_input_regs[69]
.sym 14822 addr_count[0]
.sym 14825 fft_block.reg_stage.w_input_regs[38]
.sym 14827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14829 addr_count[1]
.sym 14832 fft_block.counter_N[1]
.sym 14833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14842 fft_block.counter_N[2]
.sym 14843 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 14844 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 14847 addr_count[1]
.sym 14854 addr_count[0]
.sym 14858 addr_count[2]
.sym 14867 insert_data
.sym 14870 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 14872 $nextpnr_ICESTORM_LC_0$O
.sym 14874 addr_count[0]
.sym 14878 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14881 addr_count[1]
.sym 14887 addr_count[2]
.sym 14888 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14891 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 14892 fft_block.counter_N[2]
.sym 14893 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 14912 addr_count[0]
.sym 14915 addr_count[1]
.sym 14917 addr_count[0]
.sym 14919 insert_data
.sym 14920 CLK$SB_IO_IN_$glb_clk
.sym 14921 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 14923 fft_block.reg_stage.w_input_regs[39]
.sym 14925 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 14926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 14928 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 14929 fft_block.reg_stage.w_input_regs[38]
.sym 14935 fft_block.reg_stage.w_input_regs[6]
.sym 14939 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 14945 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 14946 fft_block.counter_N[0]
.sym 14947 addr_count[2]
.sym 14956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14957 fft_block.reg_stage.w_input_regs[71]
.sym 14974 fft_block.counter_N_SB_DFFESR_Q_E
.sym 14976 fft_block.fill_regs_SB_DFFE_Q_D
.sym 14981 fft_block.counter_N[2]
.sym 14983 fft_block.counter_N[0]
.sym 14992 fft_block.counter_N[1]
.sym 14995 $nextpnr_ICESTORM_LC_2$O
.sym 14998 fft_block.counter_N[0]
.sym 15001 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15003 fft_block.counter_N[1]
.sym 15010 fft_block.counter_N[2]
.sym 15011 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15022 fft_block.counter_N[0]
.sym 15042 fft_block.counter_N_SB_DFFESR_Q_E
.sym 15043 CLK$SB_IO_IN_$glb_clk
.sym 15044 fft_block.fill_regs_SB_DFFE_Q_D
.sym 15045 fft_block.reg_stage.w_input_regs[87]
.sym 15052 fft_block.reg_stage.w_input_regs[86]
.sym 15058 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 15063 fft_block.counter_N[2]
.sym 15067 fft_block.counter_N[0]
.sym 15070 insert_data
.sym 15071 w_fft_out[6]
.sym 15076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 15077 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 15088 count[1]
.sym 15089 count[3]
.sym 15090 count[4]
.sym 15091 count[5]
.sym 15093 fft_block.reg_stage.w_input_regs[7]
.sym 15101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15107 fft_block.reg_stage.w_input_regs[71]
.sym 15119 count[1]
.sym 15120 count[5]
.sym 15121 count[4]
.sym 15122 count[3]
.sym 15125 fft_block.reg_stage.w_input_regs[71]
.sym 15127 fft_block.reg_stage.w_input_regs[7]
.sym 15128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15149 fft_block.reg_stage.w_input_regs[7]
.sym 15151 fft_block.reg_stage.w_input_regs[71]
.sym 15152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 15165 fft_block.start_calc_$glb_ce
.sym 15166 CLK$SB_IO_IN_$glb_clk
.sym 15173 fft_block.reg_stage.w_input_regs[71]
.sym 15182 w_fft_out[6]
.sym 15184 w_fft_out[7]
.sym 15185 fft_block.reg_stage.w_input_regs[86]
.sym 15191 fft_block.counter_N[2]
.sym 15209 count[8]
.sym 15212 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 15213 count[12]
.sym 15214 count[13]
.sym 15215 insert_data
.sym 15216 count[0]
.sym 15217 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 15218 count[9]
.sym 15219 count[10]
.sym 15220 count[11]
.sym 15225 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 15229 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 15230 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 15231 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 15232 count[7]
.sym 15235 count[1]
.sym 15237 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 15239 count[6]
.sym 15240 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 15242 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 15243 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 15244 insert_data
.sym 15245 count[0]
.sym 15255 count[0]
.sym 15257 count[1]
.sym 15260 count[10]
.sym 15261 count[11]
.sym 15262 count[13]
.sym 15263 count[12]
.sym 15266 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 15267 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 15268 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 15269 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 15272 count[7]
.sym 15273 count[8]
.sym 15274 count[6]
.sym 15275 count[9]
.sym 15278 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 15279 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 15280 insert_data
.sym 15284 count[0]
.sym 15289 CLK$SB_IO_IN_$glb_clk
.sym 16375 fft_block.reg_stage.w_cps_reg[7]
.sym 16376 fft_block.reg_stage.w_cps_reg[8]
.sym 16377 fft_block.reg_stage.w_cms_reg[1]
.sym 16380 fft_block.reg_stage.w_cps_reg[0]
.sym 16382 fft_block.reg_stage.w_cps_reg[4]
.sym 16397 fft_block.reg_stage.w_input_regs[39]
.sym 16417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 16419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 16421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 16426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 16429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 16432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 16437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 16438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 16444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 16448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 16450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 16453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 16462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 16465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 16469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 16470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 16474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 16475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 16476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 16482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 16486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 16488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 16492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 16495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 16496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 16497 CLK$SB_IO_IN_$glb_clk
.sym 16498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 16504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 16507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 16508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 16510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 16516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 16536 fft_block.reg_stage.w_cps_in[4]
.sym 16539 fft_block.reg_stage.w_cps_reg[8]
.sym 16541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 16546 fft_block.reg_stage.w_cms_in[1]
.sym 16549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 16555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 16558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 16559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 16560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 16564 fft_block.reg_stage.w_cms_in[1]
.sym 16580 fft_block.reg_stage.w_cps_reg[7]
.sym 16582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 16583 fft_block.reg_stage.w_c_reg[1]
.sym 16585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 16595 fft_block.reg_stage.w_cps_reg[4]
.sym 16596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 16598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 16600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 16603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 16608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 16609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 16610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 16613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 16614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 16616 fft_block.reg_stage.w_c_reg[1]
.sym 16619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 16622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 16625 fft_block.reg_stage.w_cps_reg[4]
.sym 16626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 16628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 16631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 16632 fft_block.reg_stage.w_cps_reg[7]
.sym 16633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 16638 fft_block.reg_stage.w_c_reg[1]
.sym 16639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 16640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 16644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 16650 fft_block.reg_stage.w_c_reg[1]
.sym 16651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 16652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 16656 fft_block.reg_stage.w_cps_reg[4]
.sym 16657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 16658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 16659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E_$glb_ce
.sym 16660 CLK$SB_IO_IN_$glb_clk
.sym 16663 fft_block.reg_stage.w_cms_in[1]
.sym 16665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 16667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 16673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 16676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 16677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 16678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 16690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 16692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 16693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 16694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 16695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 16696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 16697 fft_block.reg_stage.w_cps_reg[8]
.sym 16710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 16712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 16714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 16715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 16718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 16729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 16730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 16735 $nextpnr_ICESTORM_LC_23$O
.sym 16737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 16741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 16745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 16747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 16749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 16751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 16753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 16755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 16757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 16761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 16763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 16766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 16767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 16768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 16769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 16778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 16782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 16783 CLK$SB_IO_IN_$glb_clk
.sym 16784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 16785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 16786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 16787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 16791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 16792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 16797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 16798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 16799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 16800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 16802 fft_block.reg_stage.w_c_in[7]
.sym 16804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 16808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 16809 fft_block.reg_stage.w_cps_in[4]
.sym 16810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 16811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 16814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 16815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 16817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 16818 fft_block.reg_stage.c_map.stage_data[0]
.sym 16820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 16826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 16829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 16831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I1[0]
.sym 16833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 16834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 16835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 16838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 16839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 16845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 16849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 16850 fft_block.reg_stage.w_c_reg[1]
.sym 16854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 16855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 16856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 16857 fft_block.reg_stage.w_cps_reg[8]
.sym 16859 fft_block.reg_stage.w_cps_reg[8]
.sym 16861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 16862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 16865 fft_block.reg_stage.w_c_reg[1]
.sym 16866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 16867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 16871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 16872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I1[0]
.sym 16874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 16877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 16879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 16880 fft_block.reg_stage.w_cps_reg[8]
.sym 16884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 16886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 16889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 16891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 16892 fft_block.reg_stage.w_cps_reg[8]
.sym 16895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 16896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 16897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 16898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 16901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 16903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 16904 fft_block.reg_stage.w_cps_reg[8]
.sym 16905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E_$glb_ce
.sym 16906 CLK$SB_IO_IN_$glb_clk
.sym 16908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16909 fft_block.reg_stage.w_cps_in[7]
.sym 16910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 16912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 16913 fft_block.reg_stage.w_cps_in[0]
.sym 16914 fft_block.reg_stage.w_cps_in[4]
.sym 16915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 16925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 16926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 16928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 16932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 16933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 16935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 16941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 16942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 16943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 16949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 16950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 16951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 16953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 16954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 16955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 16956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 16957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 16958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 16959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 16960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 16961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 16962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 16963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 16964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 16966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 16967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 16968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 16969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 16972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 16973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 16975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 16976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 16980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 16982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 16983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 16984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 16985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 16988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 16989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 16990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 16991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 16994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 16995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 16996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 16997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 17000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 17001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 17002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 17003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 17006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 17007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 17008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 17009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 17012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 17013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 17015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 17021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 17024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 17025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 17026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 17027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 17028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 17029 CLK$SB_IO_IN_$glb_clk
.sym 17030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 17031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 17033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 17034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 17036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 17037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 17038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 17040 fft_block.reg_stage.w_cps_in[0]
.sym 17042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 17043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 17044 fft_block.reg_stage.w_cps_in[4]
.sym 17053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 17054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 17056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 17057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 17059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 17060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 17064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 17065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 17066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 17074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 17076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 17080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 17093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 17101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 17106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 17119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 17125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 17141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17148 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 17151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 17152 CLK$SB_IO_IN_$glb_clk
.sym 17154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 17156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 17159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 17162 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 17168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 17170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 17174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 17178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 17183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 17185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 17186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 17189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 17197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 17198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 17204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 17213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 17214 fft_block.start_calc
.sym 17217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 17219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 17220 fft_block.start_calc
.sym 17222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 17226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 17229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 17230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 17240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 17241 fft_block.start_calc
.sym 17247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 17254 fft_block.start_calc
.sym 17255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 17258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 17260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 17264 fft_block.start_calc
.sym 17266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 17273 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 17274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 17275 CLK$SB_IO_IN_$glb_clk
.sym 17277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 17279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 17280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 17282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 17285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 17291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 17297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 17299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 17300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 17302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 17303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 17304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 17306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 17308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 17310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 17312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 17320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 17321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17350 $nextpnr_ICESTORM_LC_43$O
.sym 17353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 17359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 17364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 17368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 17371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 17374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 17376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 17380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 17383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 17386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 17388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 17392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 17394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 17396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 17400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 17406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 17414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 17416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 17419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 17420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 17422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 17423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 17424 fft_block.reg_stage.w_cps_reg[8]
.sym 17425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 17427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 17428 fft_block.reg_stage.w_input_regs[44]
.sym 17429 fft_block.reg_stage.w_input_regs[46]
.sym 17430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17431 fft_block.reg_stage.w_input_regs[45]
.sym 17433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17435 fft_block.reg_stage.w_input_regs[44]
.sym 17436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 17441 fft_block.reg_stage.w_input_regs[47]
.sym 17442 fft_block.reg_stage.w_input_regs[44]
.sym 17443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17445 fft_block.reg_stage.w_input_regs[46]
.sym 17446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 17449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 17455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 17456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 17460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 17463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 17466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 17467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 17468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 17469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 17471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 17474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 17476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 17477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 17480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 17481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 17482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17488 fft_block.reg_stage.w_input_regs[47]
.sym 17489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 17495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 17499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 17500 fft_block.reg_stage.w_input_regs[46]
.sym 17501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 17505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17506 fft_block.reg_stage.w_input_regs[44]
.sym 17510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 17511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 17513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17517 fft_block.reg_stage.w_input_regs[47]
.sym 17518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 17519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 17520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 17521 CLK$SB_IO_IN_$glb_clk
.sym 17523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 17526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 17528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 17530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17531 fft_block.reg_stage.w_input_regs[47]
.sym 17534 fft_block.reg_stage.w_input_regs[47]
.sym 17541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 17544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 17546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 17548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 17549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 17550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 17554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 17564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 17567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 17568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 17574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 17575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 17576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 17578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 17579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 17583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 17585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17589 fft_block.reg_stage.w_input_regs[46]
.sym 17590 fft_block.reg_stage.w_input_regs[39]
.sym 17591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17593 fft_block.reg_stage.w_input_regs[43]
.sym 17594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 17598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 17603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 17605 fft_block.reg_stage.w_input_regs[39]
.sym 17609 fft_block.reg_stage.w_input_regs[46]
.sym 17610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 17611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 17617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 17618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 17624 fft_block.reg_stage.w_input_regs[39]
.sym 17627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 17628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 17633 fft_block.reg_stage.w_input_regs[43]
.sym 17634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 17639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 17642 fft_block.reg_stage.w_input_regs[43]
.sym 17643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 17644 CLK$SB_IO_IN_$glb_clk
.sym 17646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 17649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 17652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 17660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 17667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 17680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17715 fft_block.reg_stage.w_input_regs[111]
.sym 17719 $nextpnr_ICESTORM_LC_37$O
.sym 17722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 17728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 17734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 17737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 17740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 17743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 17746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 17749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 17752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 17755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 17758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 17762 fft_block.reg_stage.w_input_regs[111]
.sym 17765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 17769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 17773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 17774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17779 fft_block.reg_stage.w_input_regs[39]
.sym 17792 fft_block.reg_stage.w_input_regs[107]
.sym 17795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 17797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 17800 fft_block.w_fft_in[9]
.sym 17803 fft_block.w_fft_in[11]
.sym 17804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 17810 fft_block.w_fft_in[11]
.sym 17812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17813 fft_block.reg_stage.w_input_regs[41]
.sym 17816 fft_block.reg_stage.w_input_regs[109]
.sym 17817 fft_block.w_fft_in[8]
.sym 17819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 17820 fft_block.reg_stage.w_input_regs[40]
.sym 17821 fft_block.w_fft_in[9]
.sym 17823 fft_block.w_fft_in[10]
.sym 17824 fft_block.reg_stage.w_input_regs[107]
.sym 17835 fft_block.reg_stage.w_input_regs[104]
.sym 17843 fft_block.w_fft_in[9]
.sym 17851 fft_block.w_fft_in[8]
.sym 17855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 17856 fft_block.reg_stage.w_input_regs[41]
.sym 17857 fft_block.reg_stage.w_input_regs[104]
.sym 17858 fft_block.reg_stage.w_input_regs[40]
.sym 17861 fft_block.reg_stage.w_input_regs[107]
.sym 17867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 17868 fft_block.reg_stage.w_input_regs[40]
.sym 17869 fft_block.reg_stage.w_input_regs[104]
.sym 17870 fft_block.reg_stage.w_input_regs[41]
.sym 17876 fft_block.w_fft_in[10]
.sym 17881 fft_block.w_fft_in[11]
.sym 17886 fft_block.reg_stage.w_input_regs[109]
.sym 17889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17890 CLK$SB_IO_IN_$glb_clk
.sym 17892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 17894 fft_block.reg_stage.w_input_regs[110]
.sym 17895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17897 fft_block.reg_stage.w_input_regs[108]
.sym 17899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17904 fft_block.reg_stage.w_input_regs[59]
.sym 17906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17912 fft_block.reg_stage.w_input_regs[109]
.sym 17916 fft_block.reg_stage.w_input_regs[43]
.sym 17919 fft_block.reg_stage.w_input_regs[44]
.sym 17923 fft_block.reg_stage.w_input_regs[45]
.sym 17925 fft_block.reg_stage.w_input_regs[46]
.sym 17926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 17935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 17937 fft_block.w_fft_in[8]
.sym 17939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 17951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17959 fft_block.reg_stage.w_input_regs[110]
.sym 17960 fft_block.w_fft_in[9]
.sym 17963 fft_block.w_fft_in[11]
.sym 17980 fft_block.w_fft_in[8]
.sym 17985 fft_block.w_fft_in[9]
.sym 17993 fft_block.w_fft_in[11]
.sym 17997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 17999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 18008 fft_block.reg_stage.w_input_regs[110]
.sym 18012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18013 CLK$SB_IO_IN_$glb_clk
.sym 18016 fft_block.reg_stage.w_input_regs[12]
.sym 18017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 18018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 18020 fft_block.reg_stage.w_input_regs[13]
.sym 18021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 18022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 18036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 18037 fft_block.counter_N[1]
.sym 18038 fft_block.reg_stage.w_input_regs[109]
.sym 18039 fft_block.reg_stage.w_input_regs[51]
.sym 18040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 18041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 18042 w_fft_out[8]
.sym 18044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 18045 fft_block.reg_stage.w_input_regs[108]
.sym 18046 fft_block.reg_stage.w_input_regs[52]
.sym 18047 fft_block.w_fft_in[1]
.sym 18049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18050 fft_block.reg_stage.w_input_regs[12]
.sym 18057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 18058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 18061 fft_block.reg_stage.w_input_regs[96]
.sym 18062 fft_block.w_fft_in[0]
.sym 18063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 18065 fft_block.reg_stage.w_input_regs[51]
.sym 18066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 18072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 18077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18078 fft_block.reg_stage.w_input_regs[50]
.sym 18085 fft_block.reg_stage.w_input_regs[33]
.sym 18086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 18089 fft_block.reg_stage.w_input_regs[51]
.sym 18090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 18092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 18095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 18097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 18098 fft_block.reg_stage.w_input_regs[51]
.sym 18102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18109 fft_block.reg_stage.w_input_regs[96]
.sym 18113 fft_block.reg_stage.w_input_regs[33]
.sym 18114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 18116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 18122 fft_block.w_fft_in[0]
.sym 18126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 18127 fft_block.reg_stage.w_input_regs[33]
.sym 18128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 18132 fft_block.reg_stage.w_input_regs[50]
.sym 18133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 18134 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 18135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18136 CLK$SB_IO_IN_$glb_clk
.sym 18138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 18139 fft_block.reg_stage.w_input_regs[44]
.sym 18140 fft_block.reg_stage.w_input_regs[32]
.sym 18141 fft_block.reg_stage.w_input_regs[45]
.sym 18142 fft_block.reg_stage.w_input_regs[46]
.sym 18143 fft_block.reg_stage.w_input_regs[33]
.sym 18144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 18146 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 18154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18161 fft_block.w_fft_in[8]
.sym 18162 fft_block.w_fft_in[2]
.sym 18164 fft_block.reg_stage.w_input_regs[117]
.sym 18166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 18168 fft_block.reg_stage.w_input_regs[116]
.sym 18169 fft_block.w_fft_in[0]
.sym 18173 fft_block.reg_stage.w_input_regs[50]
.sym 18181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 18186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 18193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 18194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 18195 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18206 fft_block.reg_stage.w_input_regs[119]
.sym 18210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18211 $nextpnr_ICESTORM_LC_34$O
.sym 18214 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 18219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18223 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 18226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18227 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 18229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 18232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 18233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 18235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 18238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 18239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 18241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 18243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 18245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 18247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 18249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 18251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 18255 fft_block.reg_stage.w_input_regs[119]
.sym 18257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 18261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18263 w_fft_out[44]
.sym 18264 w_fft_out[32]
.sym 18265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 18266 w_fft_out[13]
.sym 18267 w_fft_out[43]
.sym 18268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18285 fft_block.reg_stage.w_input_regs[115]
.sym 18287 w_fft_out[12]
.sym 18292 fft_block.reg_stage.w_input_regs[119]
.sym 18293 fft_block.reg_stage.w_input_regs[51]
.sym 18295 fft_block.reg_stage.w_input_regs[78]
.sym 18296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18303 fft_block.reg_stage.w_input_regs[115]
.sym 18304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18307 fft_block.reg_stage.w_input_regs[98]
.sym 18312 fft_block.w_fft_in[3]
.sym 18318 fft_block.w_fft_in[1]
.sym 18322 fft_block.w_fft_in[2]
.sym 18324 fft_block.reg_stage.w_input_regs[117]
.sym 18328 fft_block.reg_stage.w_input_regs[116]
.sym 18329 fft_block.w_fft_in[0]
.sym 18336 fft_block.w_fft_in[3]
.sym 18341 fft_block.reg_stage.w_input_regs[98]
.sym 18350 fft_block.reg_stage.w_input_regs[116]
.sym 18354 fft_block.w_fft_in[2]
.sym 18361 fft_block.w_fft_in[1]
.sym 18368 fft_block.w_fft_in[0]
.sym 18372 fft_block.reg_stage.w_input_regs[115]
.sym 18378 fft_block.reg_stage.w_input_regs[117]
.sym 18381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18382 CLK$SB_IO_IN_$glb_clk
.sym 18385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18389 fft_block.reg_stage.w_input_regs[15]
.sym 18390 fft_block.reg_stage.w_input_regs[14]
.sym 18391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18397 w_fft_out[43]
.sym 18399 w_fft_out[32]
.sym 18404 fft_block.counter_N[0]
.sym 18405 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 18408 w_fft_out[44]
.sym 18409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18413 w_fft_out[36]
.sym 18414 fft_block.reg_stage.w_input_regs[114]
.sym 18416 fft_block.reg_stage.w_index_out[0]
.sym 18417 fft_block.reg_stage.w_input_regs[100]
.sym 18418 fft_block.w_fft_in[15]
.sym 18427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18430 fft_block.w_fft_in[3]
.sym 18436 fft_block.reg_stage.w_input_regs[50]
.sym 18471 fft_block.w_fft_in[3]
.sym 18482 fft_block.reg_stage.w_input_regs[50]
.sym 18504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18505 CLK$SB_IO_IN_$glb_clk
.sym 18507 w_fft_out[49]
.sym 18508 w_fft_out[51]
.sym 18509 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I1[1]
.sym 18510 w_fft_out[33]
.sym 18511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18512 w_fft_out[50]
.sym 18513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 18514 w_fft_out[52]
.sym 18519 fft_block.counter_N[1]
.sym 18521 fft_block.reg_stage.w_input_regs[78]
.sym 18522 fft_block.w_fft_in[0]
.sym 18524 fft_block.reg_stage.w_input_regs[114]
.sym 18525 fft_block.reg_stage.w_input_regs[99]
.sym 18528 fft_block.w_fft_in[3]
.sym 18531 fft_block.w_fft_in[1]
.sym 18533 fft_block.reg_stage.w_input_regs[52]
.sym 18537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18538 w_fft_out[52]
.sym 18539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 18542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 18549 fft_block.w_fft_in[15]
.sym 18550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18551 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[3]
.sym 18553 fft_block.w_fft_in[4]
.sym 18557 fft_block.counter_N[0]
.sym 18558 fft_block.reg_stage.w_index_out[1]
.sym 18559 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 18560 fft_block.counter_N[2]
.sym 18561 fft_block.reg_stage.w_index_out[2]
.sym 18565 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 18568 fft_block.sel_in
.sym 18569 w_fft_out[1]
.sym 18570 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I1[0]
.sym 18572 w_fft_out[49]
.sym 18574 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I1[1]
.sym 18576 fft_block.reg_stage.w_index_out[0]
.sym 18577 fft_block.counter_N[1]
.sym 18587 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I1[1]
.sym 18588 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I1[0]
.sym 18589 fft_block.counter_N[2]
.sym 18596 fft_block.w_fft_in[4]
.sym 18599 fft_block.reg_stage.w_index_out[0]
.sym 18601 fft_block.reg_stage.w_index_out[1]
.sym 18602 fft_block.reg_stage.w_index_out[2]
.sym 18605 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 18606 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[3]
.sym 18607 fft_block.sel_in
.sym 18608 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 18613 fft_block.w_fft_in[15]
.sym 18617 fft_block.counter_N[0]
.sym 18618 w_fft_out[1]
.sym 18619 fft_block.counter_N[1]
.sym 18620 w_fft_out[49]
.sym 18623 fft_block.reg_stage.w_index_out[1]
.sym 18625 fft_block.reg_stage.w_index_out[0]
.sym 18626 fft_block.reg_stage.w_index_out[2]
.sym 18627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18628 CLK$SB_IO_IN_$glb_clk
.sym 18630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[3]
.sym 18631 fft_block.mux_data_in.data_out_SB_LUT4_O_I2[2]
.sym 18632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18633 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 18634 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 18635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18636 fft_block.reg_stage.w_input_regs[53]
.sym 18637 fft_block.reg_stage.w_input_regs[52]
.sym 18639 fft_block.reg_stage.w_input_regs[127]
.sym 18644 fft_block.counter_N[1]
.sym 18645 w_fft_out[1]
.sym 18646 fft_block.counter_N[0]
.sym 18647 fft_block.reg_stage.w_input_regs[98]
.sym 18648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 18649 fft_block.counter_N[1]
.sym 18651 w_fft_out[51]
.sym 18652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 18653 fft_block.counter_N[0]
.sym 18654 fft_block.sel_in
.sym 18655 fft_block.reg_stage.w_input_regs[117]
.sym 18657 fft_block.reg_stage.w_input_regs[116]
.sym 18658 fft_block.reg_stage.w_input_regs[69]
.sym 18659 fft_block.w_fft_in[1]
.sym 18660 fft_block.sel_in
.sym 18662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 18664 fft_block.reg_stage.w_input_regs[70]
.sym 18665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18672 fft_block.sel_in
.sym 18673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18677 addr_count[2]
.sym 18681 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 18684 fft_block.w_fft_in[4]
.sym 18685 addr_count[2]
.sym 18690 fft_block.w_fft_in[15]
.sym 18691 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 18694 addr_count[1]
.sym 18695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 18696 fft_block.w_fft_in[5]
.sym 18698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 18700 addr_count[0]
.sym 18702 addr_count[1]
.sym 18705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 18706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 18710 addr_count[2]
.sym 18712 addr_count[1]
.sym 18713 addr_count[0]
.sym 18719 fft_block.w_fft_in[15]
.sym 18722 addr_count[1]
.sym 18723 addr_count[0]
.sym 18724 fft_block.sel_in
.sym 18725 addr_count[2]
.sym 18728 fft_block.w_fft_in[5]
.sym 18734 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 18735 addr_count[1]
.sym 18736 fft_block.sel_in
.sym 18737 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 18742 fft_block.w_fft_in[5]
.sym 18749 fft_block.w_fft_in[4]
.sym 18750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18751 CLK$SB_IO_IN_$glb_clk
.sym 18753 fft_block.reg_stage.w_input_regs[69]
.sym 18754 fft_block.w_fft_in[5]
.sym 18755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 18756 fft_block.reg_stage.w_input_regs[70]
.sym 18757 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 18758 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I1[1]
.sym 18760 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I1[0]
.sym 18765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 18766 fft_block.counter_N[1]
.sym 18769 w_fft_out[19]
.sym 18771 fft_block.reg_stage.w_input_regs[47]
.sym 18774 addr_count[1]
.sym 18777 fft_block.reg_stage.w_input_regs[115]
.sym 18778 fft_block.counter_N[0]
.sym 18779 fft_block.reg_stage.w_input_regs[119]
.sym 18782 fft_block.reg_stage.w_input_regs[37]
.sym 18783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18784 fft_block.w_fft_in[4]
.sym 18785 w_fft_out[5]
.sym 18788 fft_block.reg_stage.w_input_regs[36]
.sym 18799 fft_block.reg_stage.w_input_regs[6]
.sym 18800 fft_block.counter_N[1]
.sym 18801 fft_block.reg_stage.w_index_out[0]
.sym 18812 fft_block.reg_stage.w_index_out[2]
.sym 18813 fft_block.reg_stage.w_input_regs[118]
.sym 18816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18820 addr_count[2]
.sym 18821 fft_block.reg_stage.w_input_regs[70]
.sym 18824 fft_block.reg_stage.w_index_out[1]
.sym 18827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18828 fft_block.reg_stage.w_input_regs[6]
.sym 18829 fft_block.reg_stage.w_input_regs[70]
.sym 18833 fft_block.reg_stage.w_input_regs[118]
.sym 18841 fft_block.counter_N[1]
.sym 18845 fft_block.reg_stage.w_index_out[0]
.sym 18846 fft_block.reg_stage.w_index_out[2]
.sym 18847 fft_block.reg_stage.w_index_out[1]
.sym 18852 fft_block.reg_stage.w_index_out[1]
.sym 18853 fft_block.reg_stage.w_index_out[2]
.sym 18854 fft_block.reg_stage.w_index_out[0]
.sym 18866 addr_count[2]
.sym 18869 fft_block.reg_stage.w_index_out[0]
.sym 18870 fft_block.reg_stage.w_index_out[2]
.sym 18871 fft_block.reg_stage.w_index_out[1]
.sym 18873 fft_block.start_calc_$glb_ce
.sym 18874 CLK$SB_IO_IN_$glb_clk
.sym 18876 fft_block.reg_stage.w_input_regs[117]
.sym 18877 fft_block.reg_stage.w_input_regs[116]
.sym 18878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18879 fft_block.reg_stage.w_input_regs[118]
.sym 18881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.sym 18882 fft_block.reg_stage.w_input_regs[115]
.sym 18883 fft_block.reg_stage.w_input_regs[119]
.sym 18888 addr_count[2]
.sym 18889 fft_block.counter_N[0]
.sym 18894 w_fft_out[4]
.sym 18895 w_fft_out[20]
.sym 18896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18898 w_fft_out[21]
.sym 18900 w_fft_out[36]
.sym 18901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18904 fft_block.reg_stage.w_input_regs[102]
.sym 18905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18910 fft_block.reg_stage.w_input_regs[100]
.sym 18911 w_fft_out[38]
.sym 18918 fft_block.w_fft_in[5]
.sym 18919 addr_count[2]
.sym 18924 addr_count[1]
.sym 18930 insert_data
.sym 18932 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 18935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18937 fft_block.w_fft_in[7]
.sym 18944 fft_block.w_fft_in[6]
.sym 18945 fft_block.counter_N[0]
.sym 18946 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 18947 fft_block.counter_N[1]
.sym 18949 $nextpnr_ICESTORM_LC_12$O
.sym 18952 insert_data
.sym 18955 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 18957 insert_data
.sym 18962 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 18964 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 18965 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 18970 fft_block.w_fft_in[5]
.sym 18974 fft_block.w_fft_in[7]
.sym 18980 fft_block.counter_N[0]
.sym 18982 fft_block.counter_N[1]
.sym 18983 insert_data
.sym 18986 fft_block.w_fft_in[6]
.sym 18993 addr_count[2]
.sym 18994 addr_count[1]
.sym 18995 insert_data
.sym 18996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18997 CLK$SB_IO_IN_$glb_clk
.sym 18999 w_fft_out[35]
.sym 19000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19001 w_fft_out[55]
.sym 19002 fft_block.w_fft_in[6]
.sym 19003 fft_block.w_fft_in[7]
.sym 19004 w_fft_out[53]
.sym 19005 w_fft_out[36]
.sym 19006 w_fft_out[54]
.sym 19014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 19016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 19018 insert_data
.sym 19021 w_fft_out[6]
.sym 19022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 19026 fft_block.reg_stage.w_input_regs[86]
.sym 19028 fft_block.reg_stage.w_input_regs[103]
.sym 19043 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 19051 fft_block.reg_stage.w_input_regs[101]
.sym 19052 fft_block.reg_stage.w_input_regs[37]
.sym 19057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19059 fft_block.w_fft_in[6]
.sym 19066 addr_count[2]
.sym 19067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 19068 fft_block.w_fft_in[7]
.sym 19070 addr_count[0]
.sym 19071 addr_count[1]
.sym 19081 fft_block.w_fft_in[7]
.sym 19091 addr_count[0]
.sym 19094 addr_count[1]
.sym 19097 fft_block.reg_stage.w_input_regs[101]
.sym 19098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19100 fft_block.reg_stage.w_input_regs[37]
.sym 19103 addr_count[2]
.sym 19104 addr_count[1]
.sym 19105 addr_count[0]
.sym 19110 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 19112 addr_count[2]
.sym 19115 fft_block.w_fft_in[6]
.sym 19119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 19120 CLK$SB_IO_IN_$glb_clk
.sym 19122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 19123 w_fft_out[39]
.sym 19124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 19125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 19126 w_fft_out[37]
.sym 19127 w_fft_out[38]
.sym 19129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 19137 fft_block.counter_N[1]
.sym 19138 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I3[3]
.sym 19141 fft_block.counter_N[1]
.sym 19145 w_fft_out[55]
.sym 19150 fft_block.w_fft_in[7]
.sym 19166 fft_block.w_fft_in[6]
.sym 19174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 19175 fft_block.w_fft_in[7]
.sym 19199 fft_block.w_fft_in[7]
.sym 19240 fft_block.w_fft_in[6]
.sym 19242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 19243 CLK$SB_IO_IN_$glb_clk
.sym 19257 fft_block.reg_stage.w_input_regs[87]
.sym 19259 fft_block.reg_stage.w_input_regs[22]
.sym 19260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 19264 w_fft_out[22]
.sym 19266 w_fft_out[39]
.sym 19267 fft_block.counter_N[1]
.sym 19270 fft_block.counter_N[0]
.sym 19297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 19310 fft_block.w_fft_in[7]
.sym 19349 fft_block.w_fft_in[7]
.sym 19365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 19366 CLK$SB_IO_IN_$glb_clk
.sym 20422 CLK$SB_IO_IN
.sym 20452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 20454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 20455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 20456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 20458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 20459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 20462 fft_block.reg_stage.w_cps_in[7]
.sym 20465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 20470 fft_block.reg_stage.w_cps_reg[8]
.sym 20471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 20473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 20503 fft_block.reg_stage.w_cps_in[4]
.sym 20504 fft_block.reg_stage.w_cps_in[0]
.sym 20512 fft_block.reg_stage.w_cps_in[7]
.sym 20516 fft_block.reg_stage.w_cps_in[8]
.sym 20520 fft_block.reg_stage.w_cms_in[1]
.sym 20521 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 20529 fft_block.reg_stage.w_cps_in[7]
.sym 20536 fft_block.reg_stage.w_cps_in[8]
.sym 20542 fft_block.reg_stage.w_cms_in[1]
.sym 20557 fft_block.reg_stage.w_cps_in[0]
.sym 20570 fft_block.reg_stage.w_cps_in[4]
.sym 20573 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 20574 CLK$SB_IO_IN_$glb_clk
.sym 20582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 20583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 20599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 20601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 20610 fft_block.reg_stage.w_cps_in[8]
.sym 20616 fft_block.reg_stage.w_cps_in[0]
.sym 20623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 20624 fft_block.reg_stage.w_cps_reg[0]
.sym 20628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 20634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 20636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 20639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 20641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 20662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 20666 fft_block.start_calc
.sym 20668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 20675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 20678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 20685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 20699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 20717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 20722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 20733 fft_block.start_calc
.sym 20734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 20736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 20737 CLK$SB_IO_IN_$glb_clk
.sym 20740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 20741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 20743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[1]
.sym 20745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[0]
.sym 20746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[2]
.sym 20759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 20763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 20767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 20768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 20770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 20773 fft_block.reg_stage.w_cps_in[0]
.sym 20791 fft_block.reg_stage.w_cps_reg[0]
.sym 20793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 20794 fft_block.reg_stage.w_c_in[7]
.sym 20795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 20810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 20821 fft_block.reg_stage.w_c_in[7]
.sym 20831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 20832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 20844 fft_block.reg_stage.w_cps_reg[0]
.sym 20859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E_$glb_ce
.sym 20860 CLK$SB_IO_IN_$glb_clk
.sym 20861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 20862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 20863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 20864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 20865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 20866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[1]
.sym 20867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 20868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[0]
.sym 20874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 20876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 20877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 20878 fft_block.reg_stage.w_cms_in[1]
.sym 20880 fft_block.reg_stage.w_c_reg[17]
.sym 20881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 20883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 20887 fft_block.reg_stage.w_cps_in[8]
.sym 20888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 20889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 20891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 20893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 20894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 20897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 20907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 20909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 20910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 20912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 20913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 20914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 20915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 20919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 20920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 20921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 20929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 20939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 20942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 20945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 20948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 20951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 20954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 20957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 20960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 20961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 20962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 20963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 20966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 20967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 20968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 20969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 20972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 20973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 20979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 20980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 20981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 20983 CLK$SB_IO_IN_$glb_clk
.sym 20984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 20985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 20986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 20987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 20989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 20990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 20991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 20992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 20998 fft_block.reg_stage.w_cms_in[1]
.sym 21000 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 21001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 21002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 21003 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 21004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 21008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 21009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 21012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 21014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 21015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 21016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 21030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 21031 fft_block.reg_stage.c_map.stage_data[0]
.sym 21032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 21034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 21037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 21038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 21039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 21047 fft_block.reg_stage.w_cps_in[8]
.sym 21048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 21052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 21053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 21057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 21061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 21065 fft_block.reg_stage.w_cps_in[8]
.sym 21067 fft_block.reg_stage.c_map.stage_data[0]
.sym 21071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 21074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 21083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 21084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 21086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 21089 fft_block.reg_stage.c_map.stage_data[0]
.sym 21096 fft_block.reg_stage.c_map.stage_data[0]
.sym 21098 fft_block.reg_stage.w_cps_in[8]
.sym 21101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 21102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 21103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 21104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 21105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 21106 CLK$SB_IO_IN_$glb_clk
.sym 21108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 21110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 21111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 21112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 21113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 21115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21116 fft_block.reg_stage.w_c_reg[10]
.sym 21118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 21124 fft_block.reg_stage.w_cps_in[7]
.sym 21125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 21126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 21127 fft_block.start_calc
.sym 21128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 21129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 21130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 21131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 21132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 21134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 21136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 21137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 21139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 21142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 21149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 21152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 21153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 21155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 21156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 21157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 21162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 21164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 21166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 21167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 21168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 21172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 21184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 21185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 21191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 21194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 21195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 21200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 21201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 21202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 21209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 21212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 21214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 21218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 21221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 21224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 21226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 21228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21229 CLK$SB_IO_IN_$glb_clk
.sym 21230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 21231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 21232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 21233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 21234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 21235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 21238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 21243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21246 fft_block.reg_stage.c_map.stage_data[0]
.sym 21247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 21249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 21251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 21252 fft_block.reg_stage.w_cps_in[8]
.sym 21256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 21258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 21259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 21260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 21262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 21263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 21264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 21265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 21272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 21274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 21275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 21277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 21278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 21280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 21286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 21287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 21289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 21291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 21293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 21295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 21297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 21298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 21299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 21306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 21308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 21312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 21314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 21317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 21318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 21319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 21320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 21324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 21326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 21329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 21330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 21332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 21336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 21338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 21344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 21347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 21350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 21351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21352 CLK$SB_IO_IN_$glb_clk
.sym 21353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 21354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 21355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 21357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 21359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 21363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 21366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 21372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 21373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 21374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 21376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 21377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 21379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 21380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 21381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 21383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 21384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 21385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 21388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 21389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 21395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 21397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 21399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 21400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 21402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 21403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 21404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 21405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 21407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 21408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 21409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 21410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 21415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 21417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 21420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 21423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 21425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 21430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 21434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 21435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 21436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 21440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 21442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 21443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 21446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 21447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 21448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 21454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 21455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 21460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 21464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 21466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 21470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 21472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 21473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 21474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 21475 CLK$SB_IO_IN_$glb_clk
.sym 21477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 21478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 21480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 21481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 21482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 21490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 21491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 21495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 21500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 21502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 21504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 21505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 21507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21508 fft_block.reg_stage.w_input_regs[42]
.sym 21510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 21511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 21520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 21522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 21524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 21526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 21529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 21532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 21540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 21541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 21543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 21545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 21546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 21547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 21552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 21553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 21558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 21559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 21560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 21565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 21570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 21571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 21576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 21577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 21581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 21582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 21583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 21587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 21588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 21593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 21594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 21595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 21597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 21598 CLK$SB_IO_IN_$glb_clk
.sym 21600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 21602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 21603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 21612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 21613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 21615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 21617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 21621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 21623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 21626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 21628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 21630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 21631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 21632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 21633 fft_block.reg_stage.w_input_regs[106]
.sym 21634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 21635 fft_block.reg_stage.w_input_regs[104]
.sym 21641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 21644 fft_block.reg_stage.w_input_regs[45]
.sym 21646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 21647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 21648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21649 fft_block.reg_stage.w_input_regs[44]
.sym 21651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 21652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 21656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 21661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 21662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 21663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 21672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 21674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 21676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 21680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 21683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 21686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 21688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 21689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 21692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 21693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21694 fft_block.reg_stage.w_input_regs[45]
.sym 21698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21699 fft_block.reg_stage.w_input_regs[45]
.sym 21701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 21706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 21716 fft_block.reg_stage.w_input_regs[44]
.sym 21718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 21720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 21721 CLK$SB_IO_IN_$glb_clk
.sym 21723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 21724 w_fft_out[42]
.sym 21725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21726 w_fft_out[40]
.sym 21727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 21730 w_fft_out[41]
.sym 21733 fft_block.reg_stage.w_input_regs[116]
.sym 21735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 21737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 21738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 21745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 21749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 21754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 21755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 21756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 21758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 21764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 21769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 21773 fft_block.reg_stage.w_cps_reg[8]
.sym 21774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 21776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 21779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 21780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 21785 fft_block.reg_stage.w_input_regs[42]
.sym 21788 fft_block.reg_stage.w_input_regs[105]
.sym 21789 fft_block.reg_stage.w_input_regs[104]
.sym 21793 fft_block.reg_stage.w_input_regs[106]
.sym 21799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 21800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 21803 fft_block.reg_stage.w_input_regs[105]
.sym 21809 fft_block.reg_stage.w_cps_reg[8]
.sym 21810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 21812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 21818 fft_block.reg_stage.w_input_regs[106]
.sym 21821 fft_block.reg_stage.w_input_regs[104]
.sym 21827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 21828 fft_block.reg_stage.w_cps_reg[8]
.sym 21830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 21833 fft_block.reg_stage.w_input_regs[106]
.sym 21835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21836 fft_block.reg_stage.w_input_regs[42]
.sym 21840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 21841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 21842 fft_block.reg_stage.w_cps_reg[8]
.sym 21843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E_$glb_ce
.sym 21844 CLK$SB_IO_IN_$glb_clk
.sym 21847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 21850 fft_block.reg_stage.w_input_regs[59]
.sym 21851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21852 fft_block.reg_stage.w_input_regs[58]
.sym 21853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 21859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 21866 fft_block.reg_stage.w_input_regs[43]
.sym 21870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 21872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21873 fft_block.reg_stage.w_input_regs[127]
.sym 21874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 21876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 21878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 21879 fft_block.reg_stage.w_input_regs[54]
.sym 21880 fft_block.w_fft_in[14]
.sym 21881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 21887 fft_block.reg_stage.w_input_regs[105]
.sym 21890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 21892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 21893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21896 fft_block.reg_stage.w_input_regs[104]
.sym 21898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21900 fft_block.reg_stage.w_input_regs[108]
.sym 21901 fft_block.reg_stage.w_input_regs[107]
.sym 21903 fft_block.reg_stage.w_input_regs[54]
.sym 21905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 21906 fft_block.reg_stage.w_input_regs[41]
.sym 21913 fft_block.reg_stage.w_input_regs[40]
.sym 21915 fft_block.reg_stage.w_input_regs[43]
.sym 21916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 21918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 21920 fft_block.reg_stage.w_input_regs[105]
.sym 21921 fft_block.reg_stage.w_input_regs[41]
.sym 21922 fft_block.reg_stage.w_input_regs[104]
.sym 21923 fft_block.reg_stage.w_input_regs[40]
.sym 21929 fft_block.reg_stage.w_input_regs[108]
.sym 21938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 21939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 21944 fft_block.reg_stage.w_input_regs[54]
.sym 21946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 21950 fft_block.reg_stage.w_input_regs[43]
.sym 21951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21952 fft_block.reg_stage.w_input_regs[107]
.sym 21956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21958 fft_block.reg_stage.w_input_regs[54]
.sym 21959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 21966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 21967 CLK$SB_IO_IN_$glb_clk
.sym 21968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 21970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 21971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 21972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 21973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 21974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 21975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 21976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 21984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 21985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 21988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 21993 fft_block.reg_stage.w_input_regs[7]
.sym 21994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 21996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 21998 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 22004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 22012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22020 fft_block.reg_stage.w_input_regs[110]
.sym 22022 fft_block.reg_stage.w_input_regs[109]
.sym 22026 fft_block.reg_stage.w_input_regs[46]
.sym 22028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 22031 fft_block.reg_stage.w_input_regs[53]
.sym 22032 fft_block.reg_stage.w_input_regs[45]
.sym 22033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22036 fft_block.reg_stage.w_input_regs[44]
.sym 22039 fft_block.reg_stage.w_input_regs[108]
.sym 22040 fft_block.w_fft_in[14]
.sym 22041 fft_block.w_fft_in[12]
.sym 22044 fft_block.reg_stage.w_input_regs[109]
.sym 22045 fft_block.reg_stage.w_input_regs[45]
.sym 22046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 22051 fft_block.reg_stage.w_input_regs[53]
.sym 22052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22058 fft_block.w_fft_in[14]
.sym 22061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 22062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22063 fft_block.reg_stage.w_input_regs[53]
.sym 22068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22069 fft_block.reg_stage.w_input_regs[46]
.sym 22070 fft_block.reg_stage.w_input_regs[110]
.sym 22074 fft_block.w_fft_in[12]
.sym 22085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22087 fft_block.reg_stage.w_input_regs[44]
.sym 22088 fft_block.reg_stage.w_input_regs[108]
.sym 22089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22090 CLK$SB_IO_IN_$glb_clk
.sym 22092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 22093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 22094 fft_block.reg_stage.w_input_regs[57]
.sym 22095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22098 fft_block.reg_stage.w_input_regs[56]
.sym 22099 fft_block.w_fft_in[12]
.sym 22106 fft_block.reg_stage.w_input_regs[79]
.sym 22108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 22117 fft_block.reg_stage.w_input_regs[53]
.sym 22118 fft_block.w_fft_in[13]
.sym 22119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 22121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 22125 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 22133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22136 fft_block.w_fft_in[12]
.sym 22138 fft_block.reg_stage.w_input_regs[96]
.sym 22141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22143 fft_block.reg_stage.w_input_regs[32]
.sym 22144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 22153 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 22156 fft_block.w_fft_in[13]
.sym 22157 fft_block.reg_stage.w_input_regs[121]
.sym 22163 fft_block.reg_stage.w_input_regs[52]
.sym 22164 fft_block.reg_stage.w_input_regs[50]
.sym 22172 fft_block.w_fft_in[12]
.sym 22178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 22179 fft_block.reg_stage.w_input_regs[52]
.sym 22180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22186 fft_block.reg_stage.w_input_regs[121]
.sym 22190 fft_block.reg_stage.w_input_regs[50]
.sym 22192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 22193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22196 fft_block.w_fft_in[13]
.sym 22203 fft_block.reg_stage.w_input_regs[96]
.sym 22205 fft_block.reg_stage.w_input_regs[32]
.sym 22208 fft_block.reg_stage.w_input_regs[52]
.sym 22209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22211 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 22212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22213 CLK$SB_IO_IN_$glb_clk
.sym 22215 fft_block.reg_stage.w_input_regs[121]
.sym 22216 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[0]
.sym 22217 fft_block.reg_stage.w_input_regs[120]
.sym 22218 fft_block.reg_stage.w_input_regs[123]
.sym 22219 fft_block.reg_stage.w_input_regs[125]
.sym 22220 fft_block.reg_stage.w_input_regs[122]
.sym 22221 fft_block.reg_stage.w_input_regs[124]
.sym 22222 fft_block.w_fft_in[13]
.sym 22229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 22230 fft_block.w_fft_in[11]
.sym 22231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 22232 fft_block.w_fft_in[12]
.sym 22233 w_fft_out[10]
.sym 22235 fft_block.w_fft_in[9]
.sym 22239 fft_block.reg_stage.w_input_regs[46]
.sym 22240 fft_block.reg_stage.w_input_regs[125]
.sym 22244 w_fft_out[9]
.sym 22245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 22249 fft_block.w_fft_in[12]
.sym 22258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22260 fft_block.w_fft_in[1]
.sym 22263 fft_block.w_fft_in[12]
.sym 22265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 22268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22278 fft_block.reg_stage.w_input_regs[113]
.sym 22279 fft_block.w_fft_in[13]
.sym 22284 fft_block.reg_stage.w_input_regs[49]
.sym 22285 fft_block.w_fft_in[14]
.sym 22286 fft_block.w_fft_in[0]
.sym 22290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 22292 fft_block.reg_stage.w_input_regs[49]
.sym 22297 fft_block.w_fft_in[12]
.sym 22304 fft_block.w_fft_in[0]
.sym 22309 fft_block.w_fft_in[13]
.sym 22313 fft_block.w_fft_in[14]
.sym 22322 fft_block.w_fft_in[1]
.sym 22325 fft_block.reg_stage.w_input_regs[113]
.sym 22331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22333 fft_block.reg_stage.w_input_regs[49]
.sym 22334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 22335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22336 CLK$SB_IO_IN_$glb_clk
.sym 22338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 22340 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 22341 fft_block.reg_stage.w_input_regs[112]
.sym 22342 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 22343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22344 fft_block.reg_stage.w_input_regs[113]
.sym 22345 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 22355 fft_block.w_fft_in[13]
.sym 22358 w_fft_out[11]
.sym 22359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22362 fft_block.sel_in
.sym 22363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 22365 fft_block.w_fft_in[15]
.sym 22366 fft_block.reg_stage.w_input_regs[54]
.sym 22369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22371 fft_block.w_fft_in[14]
.sym 22372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22384 fft_block.reg_stage.w_input_regs[48]
.sym 22385 fft_block.reg_stage.w_input_regs[14]
.sym 22386 fft_block.reg_stage.w_input_regs[108]
.sym 22388 fft_block.reg_stage.w_input_regs[44]
.sym 22390 fft_block.reg_stage.w_input_regs[45]
.sym 22391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22392 fft_block.reg_stage.w_input_regs[33]
.sym 22395 fft_block.reg_stage.w_input_regs[109]
.sym 22397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22398 fft_block.reg_stage.w_input_regs[78]
.sym 22405 fft_block.reg_stage.w_input_regs[114]
.sym 22406 fft_block.reg_stage.w_input_regs[112]
.sym 22409 fft_block.reg_stage.w_input_regs[97]
.sym 22412 fft_block.reg_stage.w_input_regs[112]
.sym 22418 fft_block.reg_stage.w_input_regs[97]
.sym 22419 fft_block.reg_stage.w_input_regs[33]
.sym 22420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22424 fft_block.reg_stage.w_input_regs[45]
.sym 22425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22426 fft_block.reg_stage.w_input_regs[109]
.sym 22430 fft_block.reg_stage.w_input_regs[97]
.sym 22431 fft_block.reg_stage.w_input_regs[33]
.sym 22432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22436 fft_block.reg_stage.w_input_regs[112]
.sym 22439 fft_block.reg_stage.w_input_regs[48]
.sym 22443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22444 fft_block.reg_stage.w_input_regs[78]
.sym 22445 fft_block.reg_stage.w_input_regs[14]
.sym 22448 fft_block.reg_stage.w_input_regs[44]
.sym 22450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22451 fft_block.reg_stage.w_input_regs[108]
.sym 22454 fft_block.reg_stage.w_input_regs[114]
.sym 22458 fft_block.start_calc_$glb_ce
.sym 22459 CLK$SB_IO_IN_$glb_clk
.sym 22461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1[1]
.sym 22463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[3]
.sym 22464 w_fft_out[48]
.sym 22465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22466 w_fft_out[60]
.sym 22467 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 22468 w_fft_out[61]
.sym 22477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22480 w_fft_out[12]
.sym 22481 fft_block.w_fft_in[1]
.sym 22482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22483 w_fft_out[8]
.sym 22486 w_fft_out[35]
.sym 22487 fft_block.reg_stage.w_input_regs[15]
.sym 22488 w_fft_out[60]
.sym 22489 fft_block.reg_stage.w_input_regs[7]
.sym 22491 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 22492 w_fft_out[61]
.sym 22495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22504 fft_block.reg_stage.w_input_regs[99]
.sym 22506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22508 fft_block.reg_stage.w_input_regs[113]
.sym 22510 fft_block.reg_stage.w_input_regs[35]
.sym 22511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22516 fft_block.reg_stage.w_input_regs[114]
.sym 22517 fft_block.reg_stage.w_input_regs[78]
.sym 22521 fft_block.reg_stage.w_input_regs[50]
.sym 22522 fft_block.w_fft_in[14]
.sym 22524 fft_block.reg_stage.w_input_regs[14]
.sym 22525 fft_block.w_fft_in[15]
.sym 22526 fft_block.reg_stage.w_input_regs[34]
.sym 22527 fft_block.reg_stage.w_input_regs[98]
.sym 22528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22530 fft_block.reg_stage.w_input_regs[49]
.sym 22532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22542 fft_block.reg_stage.w_input_regs[78]
.sym 22543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22544 fft_block.reg_stage.w_input_regs[14]
.sym 22547 fft_block.reg_stage.w_input_regs[98]
.sym 22548 fft_block.reg_stage.w_input_regs[34]
.sym 22549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22553 fft_block.reg_stage.w_input_regs[114]
.sym 22555 fft_block.reg_stage.w_input_regs[50]
.sym 22556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22560 fft_block.reg_stage.w_input_regs[35]
.sym 22561 fft_block.reg_stage.w_input_regs[99]
.sym 22562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22565 fft_block.w_fft_in[15]
.sym 22571 fft_block.w_fft_in[14]
.sym 22578 fft_block.reg_stage.w_input_regs[113]
.sym 22579 fft_block.reg_stage.w_input_regs[49]
.sym 22580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22582 CLK$SB_IO_IN_$glb_clk
.sym 22584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[0]
.sym 22585 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 22586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1[0]
.sym 22587 w_fft_out[63]
.sym 22588 fft_block.w_fft_in[14]
.sym 22589 w_fft_out[62]
.sym 22590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 22591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22597 fft_block.w_fft_in[2]
.sym 22598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22604 fft_block.w_fft_in[0]
.sym 22605 fft_block.sel_in
.sym 22606 w_fft_out[24]
.sym 22608 w_fft_out[17]
.sym 22609 fft_block.reg_stage.w_input_regs[53]
.sym 22610 fft_block.w_fft_in[5]
.sym 22611 w_fft_out[62]
.sym 22612 fft_block.reg_stage.w_input_regs[49]
.sym 22613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22614 fft_block.counter_N[1]
.sym 22615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 22625 fft_block.counter_N[1]
.sym 22626 fft_block.reg_stage.w_input_regs[115]
.sym 22627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22628 w_fft_out[17]
.sym 22630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22631 fft_block.reg_stage.w_input_regs[53]
.sym 22632 fft_block.reg_stage.w_input_regs[52]
.sym 22633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 22634 fft_block.reg_stage.w_input_regs[51]
.sym 22635 fft_block.reg_stage.w_input_regs[114]
.sym 22636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22637 fft_block.counter_N[0]
.sym 22639 fft_block.reg_stage.w_input_regs[98]
.sym 22640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22641 w_fft_out[49]
.sym 22645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22646 fft_block.reg_stage.w_input_regs[34]
.sym 22648 fft_block.reg_stage.w_input_regs[116]
.sym 22651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 22652 w_fft_out[33]
.sym 22653 fft_block.reg_stage.w_input_regs[50]
.sym 22654 fft_block.reg_stage.w_input_regs[117]
.sym 22658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22659 fft_block.reg_stage.w_input_regs[50]
.sym 22661 fft_block.reg_stage.w_input_regs[114]
.sym 22664 fft_block.reg_stage.w_input_regs[116]
.sym 22666 fft_block.reg_stage.w_input_regs[52]
.sym 22667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22670 w_fft_out[33]
.sym 22671 w_fft_out[17]
.sym 22672 fft_block.counter_N[1]
.sym 22673 fft_block.counter_N[0]
.sym 22676 fft_block.reg_stage.w_input_regs[34]
.sym 22677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22678 fft_block.reg_stage.w_input_regs[98]
.sym 22682 fft_block.reg_stage.w_input_regs[51]
.sym 22683 fft_block.reg_stage.w_input_regs[115]
.sym 22684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22688 fft_block.reg_stage.w_input_regs[115]
.sym 22689 fft_block.reg_stage.w_input_regs[51]
.sym 22691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22694 w_fft_out[49]
.sym 22695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 22696 w_fft_out[33]
.sym 22697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 22701 fft_block.reg_stage.w_input_regs[53]
.sym 22702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22703 fft_block.reg_stage.w_input_regs[117]
.sym 22704 fft_block.start_calc_$glb_ce
.sym 22705 CLK$SB_IO_IN_$glb_clk
.sym 22707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[1]
.sym 22708 w_fft_out[15]
.sym 22709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[2]
.sym 22710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[3]
.sym 22711 w_fft_out[47]
.sym 22712 w_fft_out[14]
.sym 22713 w_fft_out[46]
.sym 22714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 22716 spi_out.addr[0]
.sym 22720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22721 w_fft_out[50]
.sym 22722 w_fft_out[17]
.sym 22725 spi_out.addr[2]
.sym 22726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22727 fft_block.reg_stage.w_input_regs[78]
.sym 22728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 22730 w_fft_out[12]
.sym 22731 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 22733 fft_block.reg_stage.w_input_regs[116]
.sym 22734 w_fft_out[14]
.sym 22736 w_fft_out[46]
.sym 22737 fft_block.reg_stage.w_input_regs[79]
.sym 22739 fft_block.w_fft_in[3]
.sym 22740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22741 fft_block.mux_data_in.data_out_SB_LUT4_O_I2[2]
.sym 22742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 22749 w_fft_out[51]
.sym 22752 w_fft_out[36]
.sym 22753 fft_block.w_fft_in[4]
.sym 22755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 22756 w_fft_out[35]
.sym 22757 fft_block.w_fft_in[5]
.sym 22758 addr_count[1]
.sym 22759 fft_block.reg_stage.w_input_regs[116]
.sym 22760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 22763 w_fft_out[19]
.sym 22764 fft_block.reg_stage.w_input_regs[117]
.sym 22766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22768 addr_count[0]
.sym 22769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22770 fft_block.reg_stage.w_input_regs[53]
.sym 22772 w_fft_out[4]
.sym 22773 fft_block.sel_in
.sym 22774 fft_block.counter_N[1]
.sym 22775 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 22776 w_fft_out[3]
.sym 22777 fft_block.counter_N[0]
.sym 22778 addr_count[2]
.sym 22779 fft_block.reg_stage.w_input_regs[52]
.sym 22781 w_fft_out[36]
.sym 22782 w_fft_out[4]
.sym 22783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 22784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 22787 addr_count[2]
.sym 22788 addr_count[0]
.sym 22789 addr_count[1]
.sym 22790 fft_block.sel_in
.sym 22793 fft_block.reg_stage.w_input_regs[53]
.sym 22794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22795 fft_block.reg_stage.w_input_regs[117]
.sym 22799 w_fft_out[51]
.sym 22800 w_fft_out[19]
.sym 22801 fft_block.counter_N[1]
.sym 22802 fft_block.counter_N[0]
.sym 22805 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 22806 w_fft_out[3]
.sym 22807 fft_block.counter_N[0]
.sym 22808 w_fft_out[35]
.sym 22812 fft_block.reg_stage.w_input_regs[116]
.sym 22813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22814 fft_block.reg_stage.w_input_regs[52]
.sym 22817 fft_block.w_fft_in[5]
.sym 22825 fft_block.w_fft_in[4]
.sym 22827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22828 CLK$SB_IO_IN_$glb_clk
.sym 22830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 22832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 22833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 22835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 22836 fft_block.reg_stage.w_input_regs[85]
.sym 22837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 22842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 22843 w_fft_out[44]
.sym 22845 w_fft_out[25]
.sym 22846 fft_block.reg_stage.w_input_regs[114]
.sym 22848 w_fft_out[28]
.sym 22850 fft_block.w_fft_in[15]
.sym 22851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22856 fft_block.counter_N[2]
.sym 22857 fft_block.reg_stage.w_input_regs[54]
.sym 22858 fft_block.sel_in
.sym 22860 fft_block.reg_stage.w_input_regs[111]
.sym 22861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 22862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 22864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 22865 fft_block.reg_stage.w_input_regs[118]
.sym 22875 fft_block.counter_N[0]
.sym 22876 addr_count[2]
.sym 22877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 22878 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I1[0]
.sym 22879 w_fft_out[20]
.sym 22880 w_fft_out[4]
.sym 22881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 22882 fft_block.counter_N[2]
.sym 22883 fft_block.sel_in
.sym 22885 w_fft_out[52]
.sym 22888 addr_count[0]
.sym 22889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22891 w_fft_out[36]
.sym 22892 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I1[1]
.sym 22896 fft_block.w_fft_in[5]
.sym 22898 addr_count[1]
.sym 22899 fft_block.counter_N[1]
.sym 22900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22902 fft_block.w_fft_in[6]
.sym 22906 fft_block.w_fft_in[5]
.sym 22910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 22911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 22912 fft_block.sel_in
.sym 22913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 22916 addr_count[1]
.sym 22917 addr_count[2]
.sym 22919 addr_count[0]
.sym 22925 fft_block.w_fft_in[6]
.sym 22928 fft_block.counter_N[2]
.sym 22929 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I1[0]
.sym 22931 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I1[1]
.sym 22934 fft_block.counter_N[1]
.sym 22935 fft_block.counter_N[0]
.sym 22936 w_fft_out[20]
.sym 22937 w_fft_out[4]
.sym 22946 w_fft_out[52]
.sym 22947 w_fft_out[36]
.sym 22948 fft_block.counter_N[1]
.sym 22949 fft_block.counter_N[0]
.sym 22950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22951 CLK$SB_IO_IN_$glb_clk
.sym 22953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 22954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 22955 fft_block.reg_stage.w_input_regs[6]
.sym 22956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 22958 fft_block.reg_stage.w_input_regs[7]
.sym 22959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3]
.sym 22960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 22966 fft_block.reg_stage.w_input_regs[85]
.sym 22967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 22973 fft_block.reg_stage.w_input_regs[70]
.sym 22974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 22980 fft_block.reg_stage.w_input_regs[7]
.sym 22982 w_fft_out[35]
.sym 22985 w_fft_out[37]
.sym 22987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 22988 fft_block.w_fft_in[6]
.sym 22997 fft_block.w_fft_in[4]
.sym 22998 fft_block.w_fft_in[7]
.sym 23003 fft_block.w_fft_in[5]
.sym 23005 fft_block.w_fft_in[6]
.sym 23006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 23007 w_fft_out[6]
.sym 23008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 23011 fft_block.w_fft_in[3]
.sym 23012 w_fft_out[38]
.sym 23013 fft_block.reg_stage.w_input_regs[118]
.sym 23015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23019 fft_block.reg_stage.w_input_regs[54]
.sym 23021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 23029 fft_block.w_fft_in[5]
.sym 23033 fft_block.w_fft_in[4]
.sym 23039 fft_block.reg_stage.w_input_regs[54]
.sym 23040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23042 fft_block.reg_stage.w_input_regs[118]
.sym 23046 fft_block.w_fft_in[6]
.sym 23057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 23058 w_fft_out[38]
.sym 23059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 23060 w_fft_out[6]
.sym 23066 fft_block.w_fft_in[3]
.sym 23070 fft_block.w_fft_in[7]
.sym 23073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 23074 CLK$SB_IO_IN_$glb_clk
.sym 23076 fft_block.reg_stage.w_input_regs[55]
.sym 23077 fft_block.reg_stage.w_input_regs[54]
.sym 23079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 23080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 23082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 23090 fft_block.w_fft_in[1]
.sym 23093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 23099 fft_block.sel_in
.sym 23107 fft_block.w_fft_in[5]
.sym 23119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23120 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 23122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 23123 fft_block.reg_stage.w_input_regs[100]
.sym 23124 fft_block.reg_stage.w_input_regs[119]
.sym 23125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23127 fft_block.reg_stage.w_input_regs[36]
.sym 23128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 23129 fft_block.reg_stage.w_input_regs[37]
.sym 23130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23132 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I3[3]
.sym 23133 fft_block.sel_in
.sym 23134 fft_block.reg_stage.w_input_regs[54]
.sym 23135 fft_block.reg_stage.w_input_regs[118]
.sym 23136 fft_block.reg_stage.w_input_regs[101]
.sym 23141 fft_block.reg_stage.w_input_regs[55]
.sym 23142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23145 addr_count[2]
.sym 23147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 23150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23151 fft_block.reg_stage.w_input_regs[36]
.sym 23152 fft_block.reg_stage.w_input_regs[100]
.sym 23156 fft_block.reg_stage.w_input_regs[36]
.sym 23157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23159 fft_block.reg_stage.w_input_regs[100]
.sym 23162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23163 fft_block.reg_stage.w_input_regs[119]
.sym 23165 fft_block.reg_stage.w_input_regs[55]
.sym 23168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 23169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 23170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 23171 fft_block.sel_in
.sym 23174 fft_block.sel_in
.sym 23175 addr_count[2]
.sym 23176 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I3[3]
.sym 23177 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 23180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23182 fft_block.reg_stage.w_input_regs[54]
.sym 23183 fft_block.reg_stage.w_input_regs[118]
.sym 23187 fft_block.reg_stage.w_input_regs[37]
.sym 23188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23189 fft_block.reg_stage.w_input_regs[101]
.sym 23192 fft_block.reg_stage.w_input_regs[119]
.sym 23193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23194 fft_block.reg_stage.w_input_regs[55]
.sym 23196 fft_block.start_calc_$glb_ce
.sym 23197 CLK$SB_IO_IN_$glb_clk
.sym 23199 fft_block.reg_stage.w_input_regs[23]
.sym 23200 fft_block.reg_stage.w_input_regs[22]
.sym 23205 fft_block.reg_stage.w_input_regs[21]
.sym 23216 fft_block.counter_N[0]
.sym 23217 w_fft_out[55]
.sym 23219 fft_block.w_fft_in[4]
.sym 23220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 23222 w_fft_out[5]
.sym 23231 addr_count[2]
.sym 23233 w_fft_out[39]
.sym 23240 w_fft_out[22]
.sym 23241 fft_block.reg_stage.w_input_regs[103]
.sym 23245 fft_block.counter_N[1]
.sym 23253 fft_block.reg_stage.w_input_regs[102]
.sym 23255 w_fft_out[54]
.sym 23257 fft_block.reg_stage.w_input_regs[39]
.sym 23258 w_fft_out[6]
.sym 23261 fft_block.counter_N[0]
.sym 23263 fft_block.reg_stage.w_input_regs[38]
.sym 23264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 23265 fft_block.counter_N[2]
.sym 23266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 23268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23269 w_fft_out[38]
.sym 23271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23273 w_fft_out[22]
.sym 23274 fft_block.counter_N[1]
.sym 23275 w_fft_out[6]
.sym 23276 fft_block.counter_N[0]
.sym 23279 fft_block.reg_stage.w_input_regs[103]
.sym 23281 fft_block.reg_stage.w_input_regs[39]
.sym 23282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23285 w_fft_out[38]
.sym 23286 fft_block.counter_N[1]
.sym 23287 w_fft_out[54]
.sym 23288 fft_block.counter_N[0]
.sym 23291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 23293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 23294 fft_block.counter_N[2]
.sym 23298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23299 fft_block.reg_stage.w_input_regs[102]
.sym 23300 fft_block.reg_stage.w_input_regs[38]
.sym 23303 fft_block.reg_stage.w_input_regs[39]
.sym 23304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23305 fft_block.reg_stage.w_input_regs[103]
.sym 23315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 23316 fft_block.reg_stage.w_input_regs[102]
.sym 23317 fft_block.reg_stage.w_input_regs[38]
.sym 23319 fft_block.start_calc_$glb_ce
.sym 23320 CLK$SB_IO_IN_$glb_clk
.sym 23335 fft_block.reg_stage.w_input_regs[21]
.sym 23340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 23341 fft_block.reg_stage.w_input_regs[23]
.sym 23345 fft_block.start_calc
.sym 23461 fft_block.reg_stage.w_input_regs[86]
.sym 24531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 24552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 24573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 24581 fft_block.reg_stage.w_cms_reg[1]
.sym 24582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 24584 fft_block.reg_stage.w_cms_reg[0]
.sym 24587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 24589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 24592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 24593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 24599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 24604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 24605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 24607 fft_block.reg_stage.w_cms_reg[1]
.sym 24617 fft_block.reg_stage.w_cms_reg[1]
.sym 24618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 24619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 24622 fft_block.reg_stage.w_cms_reg[1]
.sym 24623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 24624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 24628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 24630 fft_block.reg_stage.w_cms_reg[0]
.sym 24631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 24641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 24642 fft_block.reg_stage.w_cms_reg[0]
.sym 24643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 24646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 24647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 24649 fft_block.reg_stage.w_cms_reg[0]
.sym 24650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[3]_$glb_ce
.sym 24651 CLK$SB_IO_IN_$glb_clk
.sym 24663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 24664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 24672 fft_block.reg_stage.w_cps_in[0]
.sym 24676 fft_block.reg_stage.w_cms_reg[0]
.sym 24688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 24699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 24701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 24706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 24709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 24712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 24714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 24717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 24721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 24722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 24723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 24737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 24741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 24744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 24752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 24754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 24765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 24782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 24785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 24787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 24788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 24814 CLK$SB_IO_IN_$glb_clk
.sym 24815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 24816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 24817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 24818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 24819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 24820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 24821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 24823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 24828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 24830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 24831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 24832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 24833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 24834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 24836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 24837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 24841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 24843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 24850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 24859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 24861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 24871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 24876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 24882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 24884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 24885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 24886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 24898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 24903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 24914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 24915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 24922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 24926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 24935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 24936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 24937 CLK$SB_IO_IN_$glb_clk
.sym 24939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 24940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 24941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 24942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 24943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 24944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 24945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 24946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 24952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 24954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 24955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 24956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 24957 fft_block.reg_stage.w_cps_in[8]
.sym 24958 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 24959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 24960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 24961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 24963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 24965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 24966 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 24967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 24968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 24969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 24970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 24971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 24972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 24974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 24980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 24981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 24982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 24984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 24986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 24987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[0]
.sym 24988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 24989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 24990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 24991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 24993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 24995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 24997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 24998 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 25000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[1]
.sym 25001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 25006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 25013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 25014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 25015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 25016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 25019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 25021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 25027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 25031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 25032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[1]
.sym 25033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[0]
.sym 25034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 25037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 25046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 25050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 25051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 25056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 25059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 25060 CLK$SB_IO_IN_$glb_clk
.sym 25062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 25064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 25065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 25069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 25073 fft_block.reg_stage.w_input_regs[59]
.sym 25074 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 25082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[1]
.sym 25086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 25087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 25091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 25096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 25105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 25112 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 25121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 25124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 25125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 25126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 25131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 25134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 25136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 25145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 25148 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 25163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 25166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 25173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 25179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 25182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 25183 CLK$SB_IO_IN_$glb_clk
.sym 25185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 25187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 25188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 25189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 25191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 25200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 25206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 25207 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 25208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 25209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 25210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 25211 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 25212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 25217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 25218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 25220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 25227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 25228 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 25229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 25232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 25237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 25239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 25241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 25248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 25250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 25252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 25253 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 25257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 25262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 25265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 25266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 25267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 25268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 25271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 25273 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 25277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 25278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 25280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 25285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 25290 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 25292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 25295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 25298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 25302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 25303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 25304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25306 CLK$SB_IO_IN_$glb_clk
.sym 25307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 25308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 25309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 25310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 25311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 25312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 25313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 25314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 25315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 25318 w_fft_out[41]
.sym 25320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 25322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 25326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 25327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 25328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 25330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 25331 fft_block.reg_stage.w_cps_in[8]
.sym 25335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 25336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 25337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 25338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 25351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 25354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 25358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 25359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 25360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 25364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 25365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 25366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 25367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 25368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 25376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 25377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 25379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 25382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 25383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 25384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 25390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 25394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 25396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 25400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 25402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 25407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 25409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 25413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 25414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 25415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 25420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 25421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 25425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 25426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 25427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 25428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25429 CLK$SB_IO_IN_$glb_clk
.sym 25430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 25431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 25432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 25433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 25435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 25436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 25438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 25443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 25447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 25450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 25453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 25454 fft_block.start_calc
.sym 25457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 25458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 25460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 25461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 25462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 25463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 25464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 25465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 25466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 25472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 25474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 25475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 25476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 25485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 25487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 25488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 25489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 25491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 25492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 25493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 25496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 25497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 25500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 25505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 25507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 25511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 25512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 25517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 25518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 25524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 25525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 25529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 25531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 25536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 25538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 25542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 25544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 25547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 25550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 25551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 25552 CLK$SB_IO_IN_$glb_clk
.sym 25554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 25556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 25557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 25558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 25559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 25560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 25561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 25570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 25571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 25572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 25573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 25574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 25575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 25576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 25577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 25578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 25579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 25580 w_fft_out[42]
.sym 25581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 25583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 25585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 25596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 25598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 25604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 25605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 25608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 25609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 25611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 25614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 25616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 25620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 25623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 25624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 25630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 25631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 25636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 25640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 25642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 25646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 25647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 25648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 25654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 25655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 25661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 25664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 25667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 25670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 25673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 25674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 25675 CLK$SB_IO_IN_$glb_clk
.sym 25678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 25679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 25680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 25681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 25682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 25683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 25684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 25689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 25694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 25695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 25697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 25698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 25699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 25702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 25706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 25707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 25708 w_fft_out[42]
.sym 25709 fft_block.w_fft_in[10]
.sym 25711 fft_block.reg_stage.w_input_regs[105]
.sym 25712 w_fft_out[40]
.sym 25718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 25719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 25722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 25724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 25726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 25728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 25732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 25733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 25735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 25739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 25740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 25743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 25745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 25746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 25748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 25749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 25751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 25753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 25754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 25757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 25763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 25765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 25769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 25770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 25772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 25776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 25777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 25778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 25781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 25782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 25783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 25787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 25788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 25790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 25793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 25795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 25796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 25797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 25798 CLK$SB_IO_IN_$glb_clk
.sym 25800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 25801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 25802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 25805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25811 fft_block.reg_stage.w_input_regs[55]
.sym 25818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 25822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 25823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 25825 fft_block.reg_stage.w_input_regs[58]
.sym 25826 fft_block.reg_stage.w_input_regs[40]
.sym 25827 fft_block.reg_stage.w_input_regs[62]
.sym 25828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 25829 fft_block.reg_stage.w_input_regs[60]
.sym 25832 fft_block.reg_stage.w_input_regs[62]
.sym 25834 fft_block.reg_stage.w_input_regs[41]
.sym 25835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25844 fft_block.reg_stage.w_input_regs[43]
.sym 25845 fft_block.reg_stage.w_input_regs[60]
.sym 25847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 25850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25851 fft_block.reg_stage.w_input_regs[62]
.sym 25852 fft_block.reg_stage.w_input_regs[40]
.sym 25854 fft_block.reg_stage.w_input_regs[106]
.sym 25855 fft_block.reg_stage.w_input_regs[42]
.sym 25856 fft_block.reg_stage.w_input_regs[104]
.sym 25857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 25859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 25860 fft_block.reg_stage.w_input_regs[41]
.sym 25861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 25863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 25866 fft_block.reg_stage.w_input_regs[107]
.sym 25871 fft_block.reg_stage.w_input_regs[105]
.sym 25872 fft_block.reg_stage.w_input_regs[55]
.sym 25874 fft_block.reg_stage.w_input_regs[55]
.sym 25875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 25876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25880 fft_block.reg_stage.w_input_regs[43]
.sym 25881 fft_block.reg_stage.w_input_regs[107]
.sym 25883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 25887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 25889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25892 fft_block.reg_stage.w_input_regs[41]
.sym 25893 fft_block.reg_stage.w_input_regs[104]
.sym 25894 fft_block.reg_stage.w_input_regs[105]
.sym 25895 fft_block.reg_stage.w_input_regs[40]
.sym 25898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 25901 fft_block.reg_stage.w_input_regs[62]
.sym 25904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 25905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25907 fft_block.reg_stage.w_input_regs[60]
.sym 25910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 25912 fft_block.reg_stage.w_input_regs[55]
.sym 25917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25918 fft_block.reg_stage.w_input_regs[42]
.sym 25919 fft_block.reg_stage.w_input_regs[106]
.sym 25920 fft_block.start_calc_$glb_ce
.sym 25921 CLK$SB_IO_IN_$glb_clk
.sym 25923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 25924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 25926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 25927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25933 w_fft_out[62]
.sym 25935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 25947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 25949 fft_block.w_fft_in[11]
.sym 25950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 25951 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[1]
.sym 25953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 25954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 25955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 25956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 25965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 25968 fft_block.reg_stage.w_input_regs[59]
.sym 25970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 25975 fft_block.w_fft_in[11]
.sym 25976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 25977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 25981 fft_block.w_fft_in[10]
.sym 25982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25987 fft_block.reg_stage.w_input_regs[61]
.sym 25989 fft_block.reg_stage.w_input_regs[60]
.sym 25991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25992 fft_block.reg_stage.w_input_regs[62]
.sym 26004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 26006 fft_block.reg_stage.w_input_regs[59]
.sym 26009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 26010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26012 fft_block.reg_stage.w_input_regs[61]
.sym 26015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26017 fft_block.reg_stage.w_input_regs[61]
.sym 26018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 26021 fft_block.w_fft_in[11]
.sym 26027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 26030 fft_block.reg_stage.w_input_regs[60]
.sym 26034 fft_block.w_fft_in[10]
.sym 26040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26041 fft_block.reg_stage.w_input_regs[62]
.sym 26042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 26043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26044 CLK$SB_IO_IN_$glb_clk
.sym 26048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 26049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 26051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 26061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 26066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 26070 fft_block.w_fft_in[8]
.sym 26071 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[2]
.sym 26072 fft_block.w_fft_in[9]
.sym 26073 fft_block.reg_stage.w_input_regs[61]
.sym 26074 fft_block.reg_stage.w_input_regs[120]
.sym 26075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 26076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 26077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 26080 w_fft_out[42]
.sym 26081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26088 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26094 fft_block.reg_stage.w_input_regs[127]
.sym 26096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 26098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26119 $nextpnr_ICESTORM_LC_31$O
.sym 26122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 26128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 26129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 26131 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 26134 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 26135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 26137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 26139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 26141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 26143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 26146 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 26147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 26149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 26152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 26153 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 26155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 26157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 26164 fft_block.reg_stage.w_input_regs[127]
.sym 26165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 26169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 26170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 26171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 26172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 26173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 26175 fft_block.w_fft_in[8]
.sym 26176 fft_block.w_fft_in[9]
.sym 26181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 26188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 26189 fft_block.w_fft_in[10]
.sym 26193 w_fft_out[40]
.sym 26196 w_fft_out[42]
.sym 26198 fft_block.w_fft_in[8]
.sym 26199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 26200 fft_block.w_fft_in[9]
.sym 26213 fft_block.reg_stage.w_input_regs[123]
.sym 26214 fft_block.reg_stage.w_input_regs[125]
.sym 26216 fft_block.sel_in
.sym 26220 fft_block.reg_stage.w_input_regs[120]
.sym 26221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26223 fft_block.reg_stage.w_input_regs[122]
.sym 26224 fft_block.reg_stage.w_input_regs[124]
.sym 26230 fft_block.counter_N[2]
.sym 26231 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[2]
.sym 26232 fft_block.w_fft_in[8]
.sym 26233 fft_block.w_fft_in[9]
.sym 26234 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 26243 fft_block.reg_stage.w_input_regs[122]
.sym 26251 fft_block.reg_stage.w_input_regs[124]
.sym 26258 fft_block.w_fft_in[9]
.sym 26263 fft_block.reg_stage.w_input_regs[120]
.sym 26269 fft_block.reg_stage.w_input_regs[125]
.sym 26275 fft_block.reg_stage.w_input_regs[123]
.sym 26281 fft_block.w_fft_in[8]
.sym 26285 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 26286 fft_block.sel_in
.sym 26287 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[2]
.sym 26288 fft_block.counter_N[2]
.sym 26289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26290 CLK$SB_IO_IN_$glb_clk
.sym 26292 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[0]
.sym 26293 fft_block.reg_stage.w_input_regs[61]
.sym 26294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 26296 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1[1]
.sym 26297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 26298 fft_block.reg_stage.w_input_regs[60]
.sym 26305 fft_block.w_fft_in[8]
.sym 26307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26309 fft_block.w_fft_in[9]
.sym 26311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 26312 fft_block.sel_in
.sym 26315 fft_block.reg_stage.w_input_regs[127]
.sym 26316 fft_block.counter_N[1]
.sym 26317 fft_block.reg_stage.w_input_regs[57]
.sym 26318 fft_block.reg_stage.w_input_regs[58]
.sym 26319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 26320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[3]
.sym 26321 fft_block.reg_stage.w_input_regs[60]
.sym 26322 w_fft_out[45]
.sym 26323 fft_block.reg_stage.w_input_regs[62]
.sym 26325 fft_block.reg_stage.w_input_regs[56]
.sym 26326 w_fft_out[9]
.sym 26327 fft_block.reg_stage.w_input_regs[61]
.sym 26333 w_fft_out[9]
.sym 26334 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 26335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26336 fft_block.w_fft_in[11]
.sym 26340 fft_block.w_fft_in[12]
.sym 26342 fft_block.w_fft_in[10]
.sym 26343 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 26344 fft_block.w_fft_in[9]
.sym 26347 fft_block.w_fft_in[8]
.sym 26348 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 26353 fft_block.sel_in
.sym 26355 w_fft_out[41]
.sym 26356 fft_block.counter_N[0]
.sym 26361 fft_block.counter_N[2]
.sym 26364 fft_block.w_fft_in[13]
.sym 26366 fft_block.w_fft_in[9]
.sym 26372 fft_block.counter_N[0]
.sym 26373 w_fft_out[9]
.sym 26374 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 26375 w_fft_out[41]
.sym 26381 fft_block.w_fft_in[8]
.sym 26386 fft_block.w_fft_in[11]
.sym 26392 fft_block.w_fft_in[13]
.sym 26399 fft_block.w_fft_in[10]
.sym 26403 fft_block.w_fft_in[12]
.sym 26408 fft_block.counter_N[2]
.sym 26409 fft_block.sel_in
.sym 26410 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 26411 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 26412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26413 CLK$SB_IO_IN_$glb_clk
.sym 26415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 26416 w_fft_out[58]
.sym 26417 w_fft_out[59]
.sym 26418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 26419 w_fft_out[56]
.sym 26420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 26421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26422 w_fft_out[57]
.sym 26424 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 26427 w_fft_out[27]
.sym 26428 w_fft_out[8]
.sym 26430 fft_block.w_fft_in[11]
.sym 26438 fft_block.w_fft_in[10]
.sym 26439 fft_block.counter_N[0]
.sym 26440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 26441 fft_block.w_fft_in[0]
.sym 26442 fft_block.counter_N[0]
.sym 26443 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 26444 fft_block.w_fft_in[15]
.sym 26446 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 26447 fft_block.counter_N[2]
.sym 26448 fft_block.counter_N[0]
.sym 26450 fft_block.w_fft_in[13]
.sym 26456 w_fft_out[12]
.sym 26458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26459 fft_block.w_fft_in[1]
.sym 26462 fft_block.reg_stage.w_input_regs[124]
.sym 26464 fft_block.counter_N[1]
.sym 26465 fft_block.counter_N[0]
.sym 26466 w_fft_out[44]
.sym 26467 fft_block.reg_stage.w_input_regs[123]
.sym 26469 w_fft_out[13]
.sym 26470 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 26471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 26474 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 26475 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 26476 w_fft_out[25]
.sym 26477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26479 fft_block.w_fft_in[0]
.sym 26480 fft_block.reg_stage.w_input_regs[59]
.sym 26481 fft_block.reg_stage.w_input_regs[60]
.sym 26482 w_fft_out[45]
.sym 26486 fft_block.counter_N[0]
.sym 26487 w_fft_out[57]
.sym 26489 fft_block.reg_stage.w_input_regs[124]
.sym 26491 fft_block.reg_stage.w_input_regs[60]
.sym 26492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26495 w_fft_out[45]
.sym 26496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 26497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 26498 w_fft_out[13]
.sym 26501 w_fft_out[25]
.sym 26502 fft_block.counter_N[1]
.sym 26503 w_fft_out[57]
.sym 26504 fft_block.counter_N[0]
.sym 26509 fft_block.w_fft_in[0]
.sym 26513 fft_block.counter_N[0]
.sym 26514 w_fft_out[44]
.sym 26515 w_fft_out[12]
.sym 26516 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 26520 fft_block.reg_stage.w_input_regs[123]
.sym 26521 fft_block.reg_stage.w_input_regs[59]
.sym 26522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26528 fft_block.w_fft_in[1]
.sym 26531 fft_block.counter_N[0]
.sym 26532 w_fft_out[13]
.sym 26533 w_fft_out[45]
.sym 26534 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 26535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26536 CLK$SB_IO_IN_$glb_clk
.sym 26538 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 26539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 26540 fft_block.reg_stage.w_input_regs[63]
.sym 26541 fft_block.reg_stage.w_input_regs[62]
.sym 26542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]
.sym 26543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 26544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 26545 fft_block.w_fft_in[0]
.sym 26550 fft_block.counter_N[1]
.sym 26552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26558 $PACKER_VCC_NET
.sym 26561 w_fft_out[11]
.sym 26562 w_fft_out[25]
.sym 26563 w_fft_out[29]
.sym 26564 fft_block.reg_stage.w_input_regs[78]
.sym 26565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 26568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[3]
.sym 26569 w_fft_out[0]
.sym 26570 fft_block.counter_N[2]
.sym 26571 w_fft_out[2]
.sym 26572 w_fft_out[42]
.sym 26573 w_fft_out[20]
.sym 26579 fft_block.reg_stage.w_input_regs[125]
.sym 26581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1[0]
.sym 26583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26585 fft_block.reg_stage.w_input_regs[113]
.sym 26587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1[1]
.sym 26589 w_fft_out[28]
.sym 26591 w_fft_out[9]
.sym 26593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 26594 w_fft_out[57]
.sym 26595 fft_block.counter_N[1]
.sym 26597 fft_block.reg_stage.w_input_regs[61]
.sym 26598 fft_block.reg_stage.w_input_regs[62]
.sym 26599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26600 w_fft_out[60]
.sym 26603 fft_block.reg_stage.w_input_regs[49]
.sym 26605 fft_block.reg_stage.w_input_regs[126]
.sym 26606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 26608 fft_block.counter_N[0]
.sym 26609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 26612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26613 fft_block.reg_stage.w_input_regs[126]
.sym 26615 fft_block.reg_stage.w_input_regs[62]
.sym 26618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 26619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 26620 w_fft_out[9]
.sym 26621 w_fft_out[57]
.sym 26624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1[1]
.sym 26625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 26626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1[0]
.sym 26631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26632 fft_block.reg_stage.w_input_regs[49]
.sym 26633 fft_block.reg_stage.w_input_regs[113]
.sym 26636 fft_block.reg_stage.w_input_regs[61]
.sym 26638 fft_block.reg_stage.w_input_regs[125]
.sym 26639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26643 fft_block.reg_stage.w_input_regs[125]
.sym 26645 fft_block.reg_stage.w_input_regs[61]
.sym 26648 fft_block.counter_N[1]
.sym 26649 w_fft_out[60]
.sym 26650 fft_block.counter_N[0]
.sym 26651 w_fft_out[28]
.sym 26654 fft_block.reg_stage.w_input_regs[62]
.sym 26656 fft_block.reg_stage.w_input_regs[126]
.sym 26657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26658 fft_block.start_calc_$glb_ce
.sym 26659 CLK$SB_IO_IN_$glb_clk
.sym 26661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 26662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 26663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 26664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 26665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 26666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 26667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 26668 fft_block.reg_stage.w_input_regs[78]
.sym 26674 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 26675 w_fft_out[28]
.sym 26676 fft_block.w_fft_in[12]
.sym 26678 fft_block.w_fft_in[3]
.sym 26679 fft_block.mux_data_in.data_out_SB_LUT4_O_I2[2]
.sym 26682 fft_block.reg_stage.w_input_regs[79]
.sym 26683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 26684 PIN_21$SB_IO_OUT
.sym 26685 fft_block.w_fft_in[14]
.sym 26686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 26687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 26688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 26689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 26690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 26691 fft_block.reg_stage.w_input_regs[126]
.sym 26692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 26695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 26696 w_fft_out[61]
.sym 26702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 26706 w_fft_out[12]
.sym 26707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 26709 w_fft_out[52]
.sym 26710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 26712 fft_block.reg_stage.w_input_regs[63]
.sym 26713 w_fft_out[61]
.sym 26715 fft_block.reg_stage.w_input_regs[127]
.sym 26717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 26718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 26719 fft_block.reg_stage.w_input_regs[126]
.sym 26720 fft_block.counter_N[1]
.sym 26721 w_fft_out[1]
.sym 26723 w_fft_out[29]
.sym 26724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 26726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 26727 w_fft_out[41]
.sym 26728 fft_block.counter_N[0]
.sym 26730 fft_block.counter_N[2]
.sym 26732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 26733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 26735 w_fft_out[12]
.sym 26736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 26737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 26738 w_fft_out[52]
.sym 26741 fft_block.counter_N[0]
.sym 26742 w_fft_out[61]
.sym 26743 w_fft_out[29]
.sym 26744 fft_block.counter_N[1]
.sym 26747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 26748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 26749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 26750 w_fft_out[1]
.sym 26753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26755 fft_block.reg_stage.w_input_regs[63]
.sym 26756 fft_block.reg_stage.w_input_regs[127]
.sym 26759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 26760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 26761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 26762 fft_block.counter_N[2]
.sym 26765 fft_block.reg_stage.w_input_regs[63]
.sym 26766 fft_block.reg_stage.w_input_regs[127]
.sym 26767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 26773 w_fft_out[41]
.sym 26779 fft_block.reg_stage.w_input_regs[126]
.sym 26781 fft_block.start_calc_$glb_ce
.sym 26782 CLK$SB_IO_IN_$glb_clk
.sym 26784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 26785 fft_block.reg_stage.w_input_regs[126]
.sym 26786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 26787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 26788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 26789 fft_block.reg_stage.w_input_regs[114]
.sym 26790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 26791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 26792 spi_out.addr[1]
.sym 26797 fft_block.w_fft_in[2]
.sym 26801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 26803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 26804 w_fft_out[63]
.sym 26806 fft_block.w_fft_in[14]
.sym 26807 fft_block.w_fft_in[15]
.sym 26808 w_fft_out[47]
.sym 26811 w_fft_out[63]
.sym 26812 fft_block.reg_stage.w_input_regs[6]
.sym 26814 w_fft_out[30]
.sym 26815 w_fft_out[16]
.sym 26816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 26818 w_fft_out[15]
.sym 26819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 26825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[3]
.sym 26826 w_fft_out[28]
.sym 26827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[2]
.sym 26828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26829 w_fft_out[17]
.sym 26831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 26833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[0]
.sym 26834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26835 w_fft_out[60]
.sym 26836 fft_block.reg_stage.w_input_regs[15]
.sym 26837 w_fft_out[44]
.sym 26839 w_fft_out[25]
.sym 26843 w_fft_out[20]
.sym 26845 fft_block.reg_stage.w_input_regs[47]
.sym 26848 fft_block.reg_stage.w_input_regs[79]
.sym 26849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[1]
.sym 26851 fft_block.reg_stage.w_input_regs[111]
.sym 26852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 26855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 26856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 26858 w_fft_out[20]
.sym 26859 w_fft_out[44]
.sym 26860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 26861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 26864 fft_block.reg_stage.w_input_regs[79]
.sym 26865 fft_block.reg_stage.w_input_regs[15]
.sym 26866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 26871 w_fft_out[28]
.sym 26872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 26873 w_fft_out[60]
.sym 26876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[0]
.sym 26877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[3]
.sym 26878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[1]
.sym 26879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[2]
.sym 26882 fft_block.reg_stage.w_input_regs[47]
.sym 26883 fft_block.reg_stage.w_input_regs[111]
.sym 26884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26890 fft_block.reg_stage.w_input_regs[79]
.sym 26891 fft_block.reg_stage.w_input_regs[15]
.sym 26894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26896 fft_block.reg_stage.w_input_regs[47]
.sym 26897 fft_block.reg_stage.w_input_regs[111]
.sym 26900 w_fft_out[25]
.sym 26901 w_fft_out[17]
.sym 26902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 26903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 26904 fft_block.start_calc_$glb_ce
.sym 26905 CLK$SB_IO_IN_$glb_clk
.sym 26907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 26908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 26910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 26911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 26913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 26914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 26916 fft_block.reg_stage.w_input_regs[31]
.sym 26919 w_fft_out[3]
.sym 26920 fft_block.w_fft_in[2]
.sym 26921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 26923 w_fft_out[15]
.sym 26924 fft_block.start_calc
.sym 26925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 26926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 26927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 26928 w_fft_out[24]
.sym 26929 w_fft_out[47]
.sym 26930 w_fft_out[35]
.sym 26932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 26933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26934 fft_block.counter_N[0]
.sym 26935 fft_block.reg_stage.w_input_regs[85]
.sym 26938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 26940 fft_block.counter_N[0]
.sym 26950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26952 fft_block.counter_N[1]
.sym 26953 w_fft_out[14]
.sym 26955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 26956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 26957 fft_block.w_fft_in[5]
.sym 26958 w_fft_out[62]
.sym 26960 w_fft_out[5]
.sym 26962 w_fft_out[46]
.sym 26963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 26964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 26966 w_fft_out[61]
.sym 26967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 26968 w_fft_out[29]
.sym 26970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 26971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 26972 w_fft_out[21]
.sym 26973 fft_block.counter_N[0]
.sym 26974 w_fft_out[30]
.sym 26979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 26981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 26982 w_fft_out[21]
.sym 26983 w_fft_out[29]
.sym 26984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 26993 fft_block.counter_N[1]
.sym 26994 w_fft_out[30]
.sym 26995 fft_block.counter_N[0]
.sym 26996 w_fft_out[14]
.sym 26999 w_fft_out[62]
.sym 27000 fft_block.counter_N[1]
.sym 27001 w_fft_out[46]
.sym 27002 fft_block.counter_N[0]
.sym 27011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 27012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 27013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 27014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 27019 fft_block.w_fft_in[5]
.sym 27023 w_fft_out[5]
.sym 27024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 27025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 27026 w_fft_out[61]
.sym 27027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 27028 CLK$SB_IO_IN_$glb_clk
.sym 27030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[2]
.sym 27032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[3]
.sym 27033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[1]
.sym 27034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[0]
.sym 27035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 27036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27037 w_fft_out[18]
.sym 27042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 27047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 27048 fft_block.counter_N[1]
.sym 27050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 27052 w_fft_out[17]
.sym 27054 w_fft_out[29]
.sym 27057 w_fft_out[7]
.sym 27060 w_fft_out[20]
.sym 27063 w_fft_out[22]
.sym 27073 w_fft_out[14]
.sym 27074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 27075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 27076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.sym 27077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 27078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 27079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 27080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 27082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 27083 w_fft_out[46]
.sym 27085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 27086 w_fft_out[30]
.sym 27087 w_fft_out[22]
.sym 27088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 27090 fft_block.w_fft_in[6]
.sym 27092 w_fft_out[53]
.sym 27093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3]
.sym 27094 w_fft_out[54]
.sym 27096 w_fft_out[37]
.sym 27098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 27099 fft_block.w_fft_in[7]
.sym 27100 w_fft_out[62]
.sym 27104 w_fft_out[22]
.sym 27105 w_fft_out[46]
.sym 27106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 27107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 27110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.sym 27111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3]
.sym 27112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 27113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 27119 fft_block.w_fft_in[6]
.sym 27122 w_fft_out[54]
.sym 27123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 27124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 27125 w_fft_out[14]
.sym 27136 fft_block.w_fft_in[7]
.sym 27140 w_fft_out[30]
.sym 27141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 27142 w_fft_out[62]
.sym 27143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 27146 w_fft_out[53]
.sym 27147 w_fft_out[37]
.sym 27148 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 27149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 27150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 27151 CLK$SB_IO_IN_$glb_clk
.sym 27153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 27154 w_fft_out[20]
.sym 27155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 27156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 27160 w_fft_out[19]
.sym 27165 fft_block.reg_stage.w_input_regs[19]
.sym 27168 w_fft_out[39]
.sym 27174 w_fft_out[30]
.sym 27176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 27178 fft_block.reg_stage.w_input_regs[6]
.sym 27180 fft_block.reg_stage.w_input_regs[83]
.sym 27197 fft_block.w_fft_in[6]
.sym 27198 w_fft_out[5]
.sym 27200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 27202 fft_block.counter_N[2]
.sym 27205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 27206 fft_block.w_fft_in[7]
.sym 27207 w_fft_out[53]
.sym 27213 fft_block.counter_N[1]
.sym 27214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 27217 w_fft_out[21]
.sym 27222 w_fft_out[37]
.sym 27223 fft_block.counter_N[0]
.sym 27230 fft_block.w_fft_in[7]
.sym 27235 fft_block.w_fft_in[6]
.sym 27246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 27247 fft_block.counter_N[2]
.sym 27248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 27251 w_fft_out[53]
.sym 27252 w_fft_out[37]
.sym 27253 fft_block.counter_N[0]
.sym 27254 fft_block.counter_N[1]
.sym 27263 fft_block.counter_N[0]
.sym 27264 w_fft_out[21]
.sym 27265 w_fft_out[5]
.sym 27266 fft_block.counter_N[1]
.sym 27273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 27274 CLK$SB_IO_IN_$glb_clk
.sym 27276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27277 w_fft_out[23]
.sym 27280 w_fft_out[22]
.sym 27283 w_fft_out[21]
.sym 27288 fft_block.counter_N[2]
.sym 27291 fft_block.reg_stage.w_input_regs[84]
.sym 27295 fft_block.sel_in
.sym 27299 fft_block.counter_N[2]
.sym 27320 fft_block.w_fft_in[5]
.sym 27336 fft_block.w_fft_in[6]
.sym 27337 fft_block.w_fft_in[7]
.sym 27344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 27350 fft_block.w_fft_in[7]
.sym 27358 fft_block.w_fft_in[6]
.sym 27387 fft_block.w_fft_in[5]
.sym 27396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 27397 CLK$SB_IO_IN_$glb_clk
.sym 27415 fft_block.reg_stage.w_input_regs[22]
.sym 28620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 28623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 28651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 28666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 28696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 28727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 28728 CLK$SB_IO_IN_$glb_clk
.sym 28749 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 28751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 28755 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 28756 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 28772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 28793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 28813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 28814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 28817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 28883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 28887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 28890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 28891 CLK$SB_IO_IN_$glb_clk
.sym 28909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 28912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 28913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 28916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 28927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 28928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 28934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 28935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 28937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 28938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 28939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 28941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[2]
.sym 28943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 28945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 28946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 28947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 28948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 28949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 28952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 28957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 28959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 28961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 28962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 28965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 28967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 28968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[2]
.sym 28969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 28970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 28973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 28974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 28975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 28976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 28981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 28987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 28991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 28999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 29000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 29009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 29010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 29011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 29012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 29013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 29014 CLK$SB_IO_IN_$glb_clk
.sym 29026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 29028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 29030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 29031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 29032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 29033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 29036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 29041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 29045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 29049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 29050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 29059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 29062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 29065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 29067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 29068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[1]
.sym 29070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 29071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 29073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 29074 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 29075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 29077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 29078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[1]
.sym 29079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[0]
.sym 29080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 29081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 29082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 29083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 29086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 29087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 29088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 29090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 29098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 29099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 29102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 29103 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 29104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 29105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 29108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 29109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 29110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 29111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 29114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[0]
.sym 29115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 29116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[1]
.sym 29117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[1]
.sym 29120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 29127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 29128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 29129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 29132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 29133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 29134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 29135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 29136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 29137 CLK$SB_IO_IN_$glb_clk
.sym 29153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 29155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 29159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 29162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 29163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 29166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 29167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 29168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 29180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 29183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 29185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 29186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 29187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 29190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 29191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 29194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 29195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 29198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 29201 fft_block.start_calc
.sym 29210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 29214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 29219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 29221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 29222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 29227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 29228 fft_block.start_calc
.sym 29233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 29238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 29249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 29255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 29256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 29257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 29259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 29260 CLK$SB_IO_IN_$glb_clk
.sym 29274 fft_block.reg_stage.w_cms_in[0]
.sym 29278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 29280 fft_block.reg_stage.w_cps_in[4]
.sym 29281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 29282 fft_block.reg_stage.w_cms_in[7]
.sym 29283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 29284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 29285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 29295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 29297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 29303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 29305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 29306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 29307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 29311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 29312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 29313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 29314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 29316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 29320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 29321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 29324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 29325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 29327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 29328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 29332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 29339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 29342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 29343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 29344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 29345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 29348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 29349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 29350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 29351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 29354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 29355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 29356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 29357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 29360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 29367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 29374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 29380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 29382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 29383 CLK$SB_IO_IN_$glb_clk
.sym 29397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 29401 fft_block.reg_stage.w_c_reg[25]
.sym 29405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 29406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 29408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 29411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 29428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 29429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 29431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 29433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 29434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 29440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 29444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 29446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 29453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 29459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 29468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 29471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 29477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 29484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 29491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 29496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 29503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 29505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 29506 CLK$SB_IO_IN_$glb_clk
.sym 29519 fft_block.reg_stage.w_input_regs[63]
.sym 29520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 29521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 29522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 29524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 29526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 29528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 29538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 29539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 29550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 29551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 29552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 29553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 29554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 29555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 29556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 29559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 29561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 29562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 29564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 29565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 29566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 29567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 29569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 29575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 29577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 29578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 29582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 29583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 29584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 29585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 29588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 29589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 29590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 29591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 29594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 29595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 29596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 29597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 29606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 29607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 29608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 29609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 29612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 29613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 29615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 29625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 29626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 29627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 29628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29629 CLK$SB_IO_IN_$glb_clk
.sym 29630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 29645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 29650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 29655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 29657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 29658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 29661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 29674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 29682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 29687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 29698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 29699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 29701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 29702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 29708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 29713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 29723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 29748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 29751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 29752 CLK$SB_IO_IN_$glb_clk
.sym 29767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 29770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 29773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 29776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 29809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29827 $nextpnr_ICESTORM_LC_36$O
.sym 29830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 29835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 29842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 29845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 29848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 29851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 29853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 29857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 29860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 29863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 29866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 29869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 29871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 29873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 29892 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[1]
.sym 29893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 29904 fft_block.counter_N[1]
.sym 29907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 29913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 29918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 29920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 29928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 29930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 29931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 29932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29934 fft_block.reg_stage.w_input_regs[63]
.sym 29936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 29940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 29941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 29942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 29946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 29947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 29949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 29951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 29952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 29954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 29957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29958 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 29960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 29965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 29969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 29970 fft_block.reg_stage.w_input_regs[63]
.sym 29972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 29975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 29978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 29981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 29982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 29984 fft_block.reg_stage.w_input_regs[63]
.sym 29989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 29993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 29997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29998 CLK$SB_IO_IN_$glb_clk
.sym 29999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 30012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 30014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 30021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 30025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 30026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 30030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 30031 fft_block.counter_N[1]
.sym 30032 fft_block.counter_N[0]
.sym 30035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 30041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 30043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 30045 fft_block.reg_stage.w_input_regs[59]
.sym 30053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 30055 fft_block.reg_stage.w_input_regs[58]
.sym 30057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 30058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 30059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 30061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 30067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 30068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 30074 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 30076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 30077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 30080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 30081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 30083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30086 fft_block.reg_stage.w_input_regs[59]
.sym 30087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 30088 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 30094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 30095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 30099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 30100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 30101 fft_block.reg_stage.w_input_regs[58]
.sym 30104 fft_block.reg_stage.w_input_regs[58]
.sym 30106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 30107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 30120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 30121 CLK$SB_IO_IN_$glb_clk
.sym 30135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 30146 fft_block.w_fft_in[10]
.sym 30149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 30152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 30156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 30157 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[2]
.sym 30158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 30164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 30165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 30170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 30173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 30177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 30185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30190 fft_block.reg_stage.w_input_regs[57]
.sym 30191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 30193 fft_block.reg_stage.w_input_regs[120]
.sym 30194 fft_block.reg_stage.w_input_regs[56]
.sym 30209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 30210 fft_block.reg_stage.w_input_regs[56]
.sym 30211 fft_block.reg_stage.w_input_regs[120]
.sym 30212 fft_block.reg_stage.w_input_regs[57]
.sym 30215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 30218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 30227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 30230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 30233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 30234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 30243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30244 CLK$SB_IO_IN_$glb_clk
.sym 30245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 30256 w_fft_out[58]
.sym 30260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[3]
.sym 30271 fft_block.reg_stage.w_input_regs[59]
.sym 30277 fft_block.counter_N[0]
.sym 30287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 30288 fft_block.counter_N[2]
.sym 30289 fft_block.reg_stage.w_input_regs[57]
.sym 30290 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 30292 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[1]
.sym 30293 fft_block.reg_stage.w_input_regs[56]
.sym 30295 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[0]
.sym 30296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 30297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 30298 fft_block.sel_in
.sym 30300 fft_block.counter_N[2]
.sym 30304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 30305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 30310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 30311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 30312 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[0]
.sym 30313 fft_block.reg_stage.w_input_regs[120]
.sym 30317 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[2]
.sym 30320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 30322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 30323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 30326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 30327 fft_block.reg_stage.w_input_regs[56]
.sym 30328 fft_block.reg_stage.w_input_regs[120]
.sym 30329 fft_block.reg_stage.w_input_regs[57]
.sym 30332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 30333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 30334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 30339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 30340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 30341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 30344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 30345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 30346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 30356 fft_block.sel_in
.sym 30357 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[0]
.sym 30358 fft_block.counter_N[2]
.sym 30359 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[1]
.sym 30362 fft_block.counter_N[2]
.sym 30363 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[0]
.sym 30364 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[2]
.sym 30365 fft_block.sel_in
.sym 30366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 30367 CLK$SB_IO_IN_$glb_clk
.sym 30385 fft_block.counter_N[0]
.sym 30386 fft_block.w_fft_in[11]
.sym 30388 fft_block.counter_N[2]
.sym 30389 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 30391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 30392 fft_block.counter_N[2]
.sym 30394 fft_block.counter_N[1]
.sym 30402 fft_block.w_fft_in[8]
.sym 30403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 30410 fft_block.reg_stage.w_input_regs[121]
.sym 30411 w_fft_out[58]
.sym 30412 fft_block.reg_stage.w_input_regs[120]
.sym 30413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 30414 w_fft_out[40]
.sym 30415 w_fft_out[27]
.sym 30417 fft_block.w_fft_in[13]
.sym 30419 fft_block.counter_N[2]
.sym 30421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30422 w_fft_out[8]
.sym 30423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 30425 w_fft_out[42]
.sym 30426 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 30427 fft_block.counter_N[1]
.sym 30432 w_fft_out[11]
.sym 30436 fft_block.reg_stage.w_input_regs[57]
.sym 30437 fft_block.counter_N[0]
.sym 30438 fft_block.counter_N[0]
.sym 30440 fft_block.reg_stage.w_input_regs[56]
.sym 30441 fft_block.w_fft_in[12]
.sym 30443 w_fft_out[40]
.sym 30444 w_fft_out[8]
.sym 30445 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 30446 fft_block.counter_N[0]
.sym 30451 fft_block.w_fft_in[13]
.sym 30455 fft_block.reg_stage.w_input_regs[120]
.sym 30456 fft_block.reg_stage.w_input_regs[56]
.sym 30457 fft_block.reg_stage.w_input_regs[121]
.sym 30458 fft_block.reg_stage.w_input_regs[57]
.sym 30461 w_fft_out[27]
.sym 30462 fft_block.counter_N[0]
.sym 30463 fft_block.counter_N[1]
.sym 30464 w_fft_out[11]
.sym 30467 w_fft_out[42]
.sym 30468 w_fft_out[58]
.sym 30469 fft_block.counter_N[0]
.sym 30470 fft_block.counter_N[1]
.sym 30473 fft_block.counter_N[0]
.sym 30474 fft_block.counter_N[2]
.sym 30475 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 30476 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 30479 fft_block.w_fft_in[12]
.sym 30489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30490 CLK$SB_IO_IN_$glb_clk
.sym 30504 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[2]
.sym 30506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 30508 fft_block.counter_N[2]
.sym 30513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[3]
.sym 30514 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1[1]
.sym 30515 fft_block.counter_N[2]
.sym 30516 w_fft_out[51]
.sym 30518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 30519 fft_block.w_fft_in[0]
.sym 30522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 30524 fft_block.counter_N[0]
.sym 30526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30527 fft_block.counter_N[1]
.sym 30534 w_fft_out[40]
.sym 30535 w_fft_out[59]
.sym 30537 w_fft_out[11]
.sym 30538 fft_block.reg_stage.w_input_regs[56]
.sym 30539 fft_block.reg_stage.w_input_regs[60]
.sym 30541 fft_block.reg_stage.w_input_regs[59]
.sym 30542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 30543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30546 fft_block.reg_stage.w_input_regs[57]
.sym 30547 fft_block.reg_stage.w_input_regs[58]
.sym 30548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30549 w_fft_out[8]
.sym 30551 fft_block.reg_stage.w_input_regs[120]
.sym 30552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30554 fft_block.counter_N[1]
.sym 30555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30557 fft_block.reg_stage.w_input_regs[121]
.sym 30558 fft_block.counter_N[0]
.sym 30560 fft_block.reg_stage.w_input_regs[123]
.sym 30561 w_fft_out[43]
.sym 30562 fft_block.reg_stage.w_input_regs[122]
.sym 30563 fft_block.reg_stage.w_input_regs[124]
.sym 30566 w_fft_out[8]
.sym 30567 w_fft_out[40]
.sym 30568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 30569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30574 fft_block.reg_stage.w_input_regs[59]
.sym 30575 fft_block.reg_stage.w_input_regs[123]
.sym 30578 fft_block.reg_stage.w_input_regs[60]
.sym 30579 fft_block.reg_stage.w_input_regs[124]
.sym 30580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 30585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 30586 w_fft_out[43]
.sym 30587 w_fft_out[11]
.sym 30590 fft_block.reg_stage.w_input_regs[57]
.sym 30591 fft_block.reg_stage.w_input_regs[121]
.sym 30592 fft_block.reg_stage.w_input_regs[120]
.sym 30593 fft_block.reg_stage.w_input_regs[56]
.sym 30596 w_fft_out[43]
.sym 30597 w_fft_out[59]
.sym 30598 fft_block.counter_N[1]
.sym 30599 fft_block.counter_N[0]
.sym 30602 fft_block.reg_stage.w_input_regs[122]
.sym 30603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30605 fft_block.reg_stage.w_input_regs[58]
.sym 30608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30610 fft_block.reg_stage.w_input_regs[58]
.sym 30611 fft_block.reg_stage.w_input_regs[122]
.sym 30612 fft_block.start_calc_$glb_ce
.sym 30613 CLK$SB_IO_IN_$glb_clk
.sym 30628 w_fft_out[26]
.sym 30633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 30638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 30642 w_fft_out[19]
.sym 30643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 30645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 30646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 30656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30657 fft_block.w_fft_in[15]
.sym 30658 w_fft_out[59]
.sym 30659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 30660 w_fft_out[56]
.sym 30661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 30663 fft_block.counter_N[0]
.sym 30664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 30665 fft_block.mux_data_in.data_out_SB_LUT4_O_I2[2]
.sym 30667 w_fft_out[48]
.sym 30668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 30670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 30671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 30674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 30676 w_fft_out[51]
.sym 30678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 30679 fft_block.sel_in
.sym 30680 w_fft_out[24]
.sym 30684 fft_block.w_fft_in[14]
.sym 30685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 30686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 30687 fft_block.counter_N[1]
.sym 30689 w_fft_out[56]
.sym 30690 w_fft_out[24]
.sym 30691 fft_block.counter_N[1]
.sym 30692 fft_block.counter_N[0]
.sym 30695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 30696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 30702 fft_block.w_fft_in[15]
.sym 30707 fft_block.w_fft_in[14]
.sym 30713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 30714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 30715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 30716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 30719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 30720 w_fft_out[51]
.sym 30721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 30722 w_fft_out[59]
.sym 30725 w_fft_out[56]
.sym 30726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 30727 w_fft_out[48]
.sym 30728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 30731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 30732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 30733 fft_block.sel_in
.sym 30734 fft_block.mux_data_in.data_out_SB_LUT4_O_I2[2]
.sym 30735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30736 CLK$SB_IO_IN_$glb_clk
.sym 30752 PIN_21$SB_IO_OUT
.sym 30758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 30760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]
.sym 30761 fft_block.counter_N[1]
.sym 30768 spi_out.addr[0]
.sym 30769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30772 w_fft_out[32]
.sym 30779 fft_block.counter_N[0]
.sym 30781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30782 spi_out.addr[1]
.sym 30784 w_fft_out[2]
.sym 30785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 30787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 30788 fft_block.counter_N[2]
.sym 30789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 30790 w_fft_out[0]
.sym 30791 fft_block.w_fft_in[14]
.sym 30792 spi_out.addr[0]
.sym 30793 w_fft_out[42]
.sym 30794 spi_out.addr[3]
.sym 30795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 30796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 30797 w_fft_out[50]
.sym 30798 w_fft_out[32]
.sym 30801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 30802 fft_block.counter_N[1]
.sym 30803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 30805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30806 w_fft_out[48]
.sym 30807 spi_out.addr[2]
.sym 30812 spi_out.addr[3]
.sym 30813 spi_out.addr[1]
.sym 30814 spi_out.addr[0]
.sym 30815 spi_out.addr[2]
.sym 30818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 30819 w_fft_out[50]
.sym 30820 w_fft_out[2]
.sym 30821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 30824 fft_block.counter_N[0]
.sym 30825 w_fft_out[32]
.sym 30826 w_fft_out[48]
.sym 30827 fft_block.counter_N[1]
.sym 30830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 30831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 30832 w_fft_out[42]
.sym 30833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 30836 w_fft_out[0]
.sym 30837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 30839 w_fft_out[32]
.sym 30842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 30844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 30845 fft_block.counter_N[2]
.sym 30848 spi_out.addr[3]
.sym 30849 spi_out.addr[1]
.sym 30850 spi_out.addr[0]
.sym 30851 spi_out.addr[2]
.sym 30856 fft_block.w_fft_in[14]
.sym 30858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30859 CLK$SB_IO_IN_$glb_clk
.sym 30873 fft_block.counter_N[2]
.sym 30875 fft_block.w_fft_in[13]
.sym 30876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 30877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30879 fft_block.w_fft_in[15]
.sym 30882 spi_out.addr[3]
.sym 30883 fft_block.counter_N[0]
.sym 30884 fft_block.counter_N[0]
.sym 30885 spi_out.addr[2]
.sym 30887 fft_block.reg_stage.w_input_regs[114]
.sym 30888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 30890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 30891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 30892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30893 spi_out.addr[1]
.sym 30894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 30895 spi_out.addr[3]
.sym 30896 fft_block.reg_stage.w_input_regs[78]
.sym 30902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 30904 w_fft_out[24]
.sym 30905 w_fft_out[27]
.sym 30906 w_fft_out[35]
.sym 30907 w_fft_out[3]
.sym 30908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 30909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 30910 w_fft_out[2]
.sym 30911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30912 w_fft_out[19]
.sym 30913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 30914 fft_block.w_fft_in[2]
.sym 30916 w_fft_out[0]
.sym 30922 fft_block.counter_N[1]
.sym 30923 w_fft_out[58]
.sym 30925 w_fft_out[18]
.sym 30929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30930 fft_block.w_fft_in[14]
.sym 30931 fft_block.counter_N[0]
.sym 30932 w_fft_out[16]
.sym 30935 fft_block.counter_N[1]
.sym 30936 w_fft_out[0]
.sym 30937 fft_block.counter_N[0]
.sym 30938 w_fft_out[16]
.sym 30943 fft_block.w_fft_in[14]
.sym 30947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 30948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 30949 w_fft_out[24]
.sym 30950 w_fft_out[16]
.sym 30953 w_fft_out[19]
.sym 30954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 30955 w_fft_out[3]
.sym 30956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 30959 fft_block.counter_N[0]
.sym 30960 w_fft_out[2]
.sym 30961 fft_block.counter_N[1]
.sym 30962 w_fft_out[18]
.sym 30965 fft_block.w_fft_in[2]
.sym 30971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 30972 w_fft_out[18]
.sym 30973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 30974 w_fft_out[58]
.sym 30977 w_fft_out[27]
.sym 30978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 30979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 30980 w_fft_out[35]
.sym 30981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30982 CLK$SB_IO_IN_$glb_clk
.sym 30997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 30998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 31001 w_fft_out[27]
.sym 31004 w_fft_out[0]
.sym 31005 w_fft_out[29]
.sym 31006 w_fft_out[25]
.sym 31007 fft_block.counter_N[2]
.sym 31008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 31011 w_fft_out[18]
.sym 31012 fft_block.w_fft_in[0]
.sym 31016 w_fft_out[55]
.sym 31018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 31036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 31040 spi_out.addr[0]
.sym 31045 spi_out.addr[2]
.sym 31051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 31053 spi_out.addr[1]
.sym 31055 spi_out.addr[3]
.sym 31058 spi_out.addr[0]
.sym 31059 spi_out.addr[1]
.sym 31060 spi_out.addr[2]
.sym 31061 spi_out.addr[3]
.sym 31064 spi_out.addr[1]
.sym 31065 spi_out.addr[2]
.sym 31066 spi_out.addr[3]
.sym 31067 spi_out.addr[0]
.sym 31076 spi_out.addr[1]
.sym 31077 spi_out.addr[2]
.sym 31078 spi_out.addr[3]
.sym 31079 spi_out.addr[0]
.sym 31083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 31094 spi_out.addr[0]
.sym 31095 spi_out.addr[3]
.sym 31096 spi_out.addr[2]
.sym 31097 spi_out.addr[1]
.sym 31100 spi_out.addr[1]
.sym 31101 spi_out.addr[2]
.sym 31102 spi_out.addr[3]
.sym 31103 spi_out.addr[0]
.sym 31104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 31105 CLK$SB_IO_IN_$glb_clk
.sym 31120 fft_block.w_fft_in[14]
.sym 31124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 31127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 31129 fft_block.reg_stage.w_input_regs[83]
.sym 31133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 31134 w_fft_out[19]
.sym 31137 w_fft_out[39]
.sym 31148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 31149 w_fft_out[47]
.sym 31151 w_fft_out[15]
.sym 31152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[0]
.sym 31153 fft_block.reg_stage.w_input_regs[19]
.sym 31154 w_fft_out[39]
.sym 31156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 31158 w_fft_out[63]
.sym 31159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 31160 w_fft_out[31]
.sym 31161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 31162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 31163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 31164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 31166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[3]
.sym 31167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[1]
.sym 31172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[2]
.sym 31174 w_fft_out[7]
.sym 31175 w_fft_out[23]
.sym 31176 w_fft_out[55]
.sym 31178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 31179 fft_block.reg_stage.w_input_regs[83]
.sym 31181 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 31182 w_fft_out[55]
.sym 31183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 31184 w_fft_out[63]
.sym 31193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 31194 w_fft_out[47]
.sym 31195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 31196 w_fft_out[7]
.sym 31199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 31200 w_fft_out[23]
.sym 31201 w_fft_out[31]
.sym 31202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 31205 w_fft_out[39]
.sym 31206 w_fft_out[15]
.sym 31207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 31208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 31211 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[2]
.sym 31212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[3]
.sym 31213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[1]
.sym 31214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[0]
.sym 31217 fft_block.reg_stage.w_input_regs[83]
.sym 31218 fft_block.reg_stage.w_input_regs[19]
.sym 31220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31225 fft_block.reg_stage.w_input_regs[19]
.sym 31226 fft_block.reg_stage.w_input_regs[83]
.sym 31227 fft_block.start_calc_$glb_ce
.sym 31228 CLK$SB_IO_IN_$glb_clk
.sym 31246 w_fft_out[30]
.sym 31248 w_fft_out[31]
.sym 31250 w_fft_out[16]
.sym 31251 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 31252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31257 w_fft_out[21]
.sym 31261 w_fft_out[23]
.sym 31264 w_fft_out[20]
.sym 31271 fft_block.sel_in
.sym 31275 fft_block.counter_N[0]
.sym 31276 fft_block.reg_stage.w_input_regs[20]
.sym 31277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31278 w_fft_out[7]
.sym 31280 w_fft_out[23]
.sym 31283 fft_block.counter_N[2]
.sym 31284 fft_block.reg_stage.w_input_regs[85]
.sym 31285 fft_block.reg_stage.w_input_regs[84]
.sym 31289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 31291 w_fft_out[55]
.sym 31292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 31295 fft_block.counter_N[1]
.sym 31297 w_fft_out[39]
.sym 31298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31301 fft_block.reg_stage.w_input_regs[21]
.sym 31304 fft_block.sel_in
.sym 31305 fft_block.counter_N[2]
.sym 31306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 31307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 31311 fft_block.reg_stage.w_input_regs[85]
.sym 31312 fft_block.reg_stage.w_input_regs[21]
.sym 31313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31316 w_fft_out[23]
.sym 31317 w_fft_out[7]
.sym 31318 fft_block.counter_N[0]
.sym 31319 fft_block.counter_N[1]
.sym 31322 fft_block.reg_stage.w_input_regs[84]
.sym 31323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31324 fft_block.reg_stage.w_input_regs[20]
.sym 31328 fft_block.reg_stage.w_input_regs[85]
.sym 31329 fft_block.reg_stage.w_input_regs[21]
.sym 31330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31334 fft_block.counter_N[1]
.sym 31335 fft_block.counter_N[0]
.sym 31336 w_fft_out[39]
.sym 31337 w_fft_out[55]
.sym 31346 fft_block.reg_stage.w_input_regs[84]
.sym 31347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31348 fft_block.reg_stage.w_input_regs[20]
.sym 31350 fft_block.start_calc_$glb_ce
.sym 31351 CLK$SB_IO_IN_$glb_clk
.sym 31365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 31371 fft_block.counter_N[0]
.sym 31372 fft_block.reg_stage.w_input_regs[20]
.sym 31374 fft_block.counter_N[2]
.sym 31397 fft_block.reg_stage.w_input_regs[86]
.sym 31398 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31402 fft_block.reg_stage.w_input_regs[23]
.sym 31403 fft_block.reg_stage.w_input_regs[22]
.sym 31418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31423 fft_block.reg_stage.w_input_regs[87]
.sym 31427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31428 fft_block.reg_stage.w_input_regs[86]
.sym 31429 fft_block.reg_stage.w_input_regs[22]
.sym 31433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31435 fft_block.reg_stage.w_input_regs[23]
.sym 31436 fft_block.reg_stage.w_input_regs[87]
.sym 31451 fft_block.reg_stage.w_input_regs[87]
.sym 31452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31454 fft_block.reg_stage.w_input_regs[23]
.sym 31469 fft_block.reg_stage.w_input_regs[86]
.sym 31470 fft_block.reg_stage.w_input_regs[22]
.sym 31472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31473 fft_block.start_calc_$glb_ce
.sym 31474 CLK$SB_IO_IN_$glb_clk
.sym 31491 fft_block.reg_stage.w_input_regs[86]
.sym 32683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 32686 fft_block.reg_stage.w_cms_reg[7]
.sym 32687 fft_block.reg_stage.w_cms_reg[0]
.sym 32760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 32761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 32762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 32763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 32764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 32765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 32766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 32808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 32817 fft_block.start_calc
.sym 32819 fft_block.reg_stage.w_cms_in[7]
.sym 32838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 32898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 32899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 32900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 32901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 32902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 32903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I1[0]
.sym 32904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 32939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 32941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 32945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 32948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 32950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 32954 fft_block.reg_stage.w_cps_in[7]
.sym 32955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 32960 fft_block.reg_stage.w_cms_in[0]
.sym 32961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 32999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 33001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 33004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 33005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 33046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 33055 fft_block.reg_stage.w_cms_in[7]
.sym 33060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 33063 fft_block.reg_stage.c_map.stage_data[0]
.sym 33101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 33102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 33103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 33104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33105 fft_block.reg_stage.w_cms_in[0]
.sym 33106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 33107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33108 fft_block.reg_stage.w_cms_in[7]
.sym 33143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 33144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 33146 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 33149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 33151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 33159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 33160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 33165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 33166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 33203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 33204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 33205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 33206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 33207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 33208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 33209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 33210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 33245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 33246 fft_block.reg_stage.w_cps_in[4]
.sym 33248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 33250 fft_block.reg_stage.w_cms_in[7]
.sym 33259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 33264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 33265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 33266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 33267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 33268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 33306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[1]
.sym 33307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 33308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 33309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 33310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 33311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 33312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 33344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 33347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 33349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 33350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 33351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 33353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 33355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 33356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 33361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 33363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 33364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 33367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 33407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 33408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 33409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 33410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 33411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 33412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 33413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 33414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 33449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 33450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 33452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 33453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 33455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 33456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 33458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 33462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 33463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 33464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 33466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 33467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 33471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 33472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 33509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 33510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 33511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 33513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 33514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 33515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 33516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 33551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 33554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 33556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 33557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 33558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 33561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 33563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 33564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 33565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 33566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 33569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 33572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 33573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 33611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 33616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 33618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 33655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 33657 fft_block.counter_N[1]
.sym 33665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 33670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 33672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 33673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 33674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 33675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 33676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 33713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 33714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 33715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 33717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 33718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 33719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 33720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 33755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 33758 fft_block.counter_N[1]
.sym 33764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 33766 fft_block.counter_N[0]
.sym 33770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 33774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 33776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 33777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 33817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 33818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 33819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 33820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 33821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 33822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 33860 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[2]
.sym 33864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 33866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 33867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 33871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 33872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 33873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 33878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 33880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 33917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 33918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 33919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 33920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 33921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 33922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 33924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 33962 fft_block.counter_N[0]
.sym 33967 fft_block.counter_N[0]
.sym 33977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 34019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 34020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 34021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34023 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 34024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 34025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 34065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_I2_O[2]
.sym 34068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 34071 fft_block.counter_N[1]
.sym 34075 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[3]
.sym 34076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 34079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 34080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 34083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 34084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 34121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 34122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 34124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 34125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 34126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 34127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 34128 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[3]
.sym 34168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 34169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 34177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 34178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 34182 fft_block.sel_in
.sym 34184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 34185 fft_block.sel_in
.sym 34186 fft_block.reg_stage.w_input_regs[79]
.sym 34223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 34226 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1[2]
.sym 34229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 34230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 34267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 34268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 34271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 34275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 34277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 34281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 34282 w_fft_out[50]
.sym 34283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 34285 w_fft_out[10]
.sym 34286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 34325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 34326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 34328 fft_block.w_fft_in[3]
.sym 34330 fft_block.reg_stage.w_input_regs[79]
.sym 34331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 34332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 34376 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 34378 fft_block.counter_N[0]
.sym 34379 fft_block.w_fft_in[15]
.sym 34381 fft_block.w_fft_in[13]
.sym 34385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 34386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 34428 fft_block.reg_stage.w_input_regs[127]
.sym 34429 fft_block.w_fft_in[2]
.sym 34430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 34431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 34432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 34433 fft_block.w_fft_in[15]
.sym 34434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 34472 fft_block.w_fft_in[3]
.sym 34473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 34476 spi_out.addr[3]
.sym 34478 fft_block.reg_stage.w_input_regs[99]
.sym 34479 fft_block.w_fft_in[8]
.sym 34483 fft_block.w_fft_in[3]
.sym 34487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 34492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 34529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 34530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 34531 fft_block.reg_stage.w_input_regs[28]
.sym 34532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 34533 fft_block.reg_stage.w_input_regs[30]
.sym 34535 fft_block.reg_stage.w_input_regs[29]
.sym 34536 fft_block.reg_stage.w_input_regs[31]
.sym 34571 w_fft_out[34]
.sym 34572 fft_block.counter_N[1]
.sym 34573 fft_block.counter_N[1]
.sym 34574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 34578 fft_block.counter_N[0]
.sym 34579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 34580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 34581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 34582 fft_block.counter_N[0]
.sym 34583 fft_block.w_fft_in[2]
.sym 34585 fft_block.sel_in
.sym 34589 fft_block.reg_stage.w_input_regs[82]
.sym 34591 fft_block.sel_in
.sym 34592 w_fft_out[24]
.sym 34593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 34594 fft_block.w_fft_in[1]
.sym 34631 fft_block.reg_stage.w_input_regs[83]
.sym 34632 fft_block.reg_stage.w_input_regs[82]
.sym 34633 fft_block.reg_stage.w_input_regs[94]
.sym 34634 fft_block.reg_stage.w_input_regs[92]
.sym 34636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 34637 fft_block.reg_stage.w_input_regs[81]
.sym 34674 fft_block.reg_stage.w_input_regs[29]
.sym 34678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 34683 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 34684 fft_block.counter_N[1]
.sym 34685 w_fft_out[31]
.sym 34687 fft_block.counter_N[0]
.sym 34690 fft_block.reg_stage.w_input_regs[81]
.sym 34695 w_fft_out[17]
.sym 34733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 34735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34736 w_fft_out[17]
.sym 34737 w_fft_out[24]
.sym 34738 w_fft_out[30]
.sym 34739 w_fft_out[31]
.sym 34740 w_fft_out[16]
.sym 34784 spi_out.addr[0]
.sym 34786 fft_block.counter_N[0]
.sym 34791 w_fft_out[25]
.sym 34793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 34798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 34835 fft_block.reg_stage.w_input_regs[80]
.sym 34836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 34837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 34838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 34839 fft_block.reg_stage.w_input_regs[89]
.sym 34840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 34841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 34842 fft_block.reg_stage.w_input_regs[84]
.sym 34878 spi_out.addr[2]
.sym 34885 spi_out.addr[3]
.sym 34888 spi_out.addr[1]
.sym 34889 fft_block.reg_stage.w_input_regs[85]
.sym 34938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 34939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 34940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 34941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 34942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 34943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 34944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 34986 fft_block.w_fft_in[0]
.sym 34987 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I3[3]
.sym 35040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 35082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 35083 fft_block.reg_stage.w_input_regs[22]
.sym 35086 fft_block.reg_stage.w_input_regs[87]
.sym 35090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 36057 CLK$SB_IO_IN
.sym 36087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 36089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 36090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 36093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 36111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 36132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 36135 fft_block.reg_stage.w_cms_in[7]
.sym 36137 fft_block.reg_stage.w_cms_in[0]
.sym 36141 fft_block.start_calc
.sym 36156 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 36163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 36165 fft_block.start_calc
.sym 36183 fft_block.reg_stage.w_cms_in[7]
.sym 36187 fft_block.reg_stage.w_cms_in[0]
.sym 36208 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 36209 CLK$SB_IO_IN_$glb_clk
.sym 36215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 36216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 36217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 36218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 36219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 36220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 36221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 36222 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 36223 fft_block.reg_stage.w_cms_reg[0]
.sym 36230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 36231 fft_block.reg_stage.w_cps_in[7]
.sym 36233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 36237 fft_block.reg_stage.w_cms_in[0]
.sym 36246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 36248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 36250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 36254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 36255 fft_block.reg_stage.w_cms_reg[7]
.sym 36257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 36258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 36265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 36268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 36272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 36275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 36277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 36278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 36279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 36293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 36294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 36297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 36303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 36304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 36305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 36306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 36310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 36321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 36324 $nextpnr_ICESTORM_LC_25$O
.sym 36326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 36330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 36333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 36334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 36336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 36339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 36340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 36342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 36344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 36346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 36350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 36352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 36355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 36362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 36363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 36364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 36367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 36369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 36370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 36371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 36372 CLK$SB_IO_IN_$glb_clk
.sym 36373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 36374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 36375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 36376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 36377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 36378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 36380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 36381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 36385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 36396 fft_block.start_calc
.sym 36400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 36401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 36404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 36405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 36409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 36417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[2]
.sym 36418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 36419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 36425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 36426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 36435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 36438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 36440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 36441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 36442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 36446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 36447 $nextpnr_ICESTORM_LC_33$O
.sym 36449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 36453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 36455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 36457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 36459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 36461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 36463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 36465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 36467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 36469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 36472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 36475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 36478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 36479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 36480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 36481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 36484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 36485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 36486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 36487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 36490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 36494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[2]
.sym 36495 CLK$SB_IO_IN_$glb_clk
.sym 36496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 36497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 36500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 36503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 36504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[2]
.sym 36513 fft_block.reg_stage.w_cms_in[1]
.sym 36514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 36517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 36518 fft_block.reg_stage.w_c_reg[17]
.sym 36521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 36522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 36523 fft_block.reg_stage.w_cps_in[8]
.sym 36524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 36525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 36526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 36528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 36531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36532 fft_block.reg_stage.w_cms_reg[7]
.sym 36540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 36548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 36550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 36551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 36552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 36561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 36565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 36567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 36568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 36574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 36583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 36585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 36586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 36596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 36602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 36603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 36607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 36608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 36610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 36615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 36617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 36618 CLK$SB_IO_IN_$glb_clk
.sym 36619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 36621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 36623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 36624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 36627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 36631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 36632 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 36633 fft_block.reg_stage.w_cms_in[1]
.sym 36639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 36641 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 36644 fft_block.reg_stage.w_cms_in[0]
.sym 36645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 36646 fft_block.start_calc
.sym 36647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 36648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 36649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 36650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 36651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 36652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 36653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 36654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 36655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 36662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 36663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 36664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36667 fft_block.reg_stage.c_map.stage_data[0]
.sym 36669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 36679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 36682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 36683 fft_block.reg_stage.w_cps_in[8]
.sym 36685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 36686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 36688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 36690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 36692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 36694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 36696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 36700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 36701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 36702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 36707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 36712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 36713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 36720 fft_block.reg_stage.c_map.stage_data[0]
.sym 36724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 36725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 36726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 36732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 36733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36737 fft_block.reg_stage.c_map.stage_data[0]
.sym 36739 fft_block.reg_stage.w_cps_in[8]
.sym 36740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 36741 CLK$SB_IO_IN_$glb_clk
.sym 36742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 36743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 36744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 36745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 36746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 36748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 36749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 36755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 36757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 36758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 36759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 36761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 36762 fft_block.reg_stage.w_cps_in[7]
.sym 36763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 36765 fft_block.reg_stage.w_cms_in[0]
.sym 36767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 36768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 36770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 36771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 36772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 36774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[1]
.sym 36775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 36777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 36784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 36785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 36787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 36788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 36789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 36790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 36792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 36795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 36797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 36800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 36801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 36808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 36811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 36814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 36815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 36817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 36818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 36819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 36820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 36823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 36829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 36830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 36831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 36832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 36835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 36838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 36841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 36842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 36849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 36854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 36855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 36859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 36860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 36862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 36863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 36864 CLK$SB_IO_IN_$glb_clk
.sym 36865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 36866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 36867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 36869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 36870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 36871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 36872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 36873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 36877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 36878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 36880 fft_block.reg_stage.w_cps_in[8]
.sym 36883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 36891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 36893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 36894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 36898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 36899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 36900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 36901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 36908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 36912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 36914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 36916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 36917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 36919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 36920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 36928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 36939 $nextpnr_ICESTORM_LC_18$O
.sym 36942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 36945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 36948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 36949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 36951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 36953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 36955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 36957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 36960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 36961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 36963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 36965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 36967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 36969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 36971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 36973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 36975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 36977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 36979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 36981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 36984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 36985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 36989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 36991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 36992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 36993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 36994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 36995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 36996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 37004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 37007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 37009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 37011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 37019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 37020 fft_block.reg_stage.w_cms_reg[7]
.sym 37022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 37023 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 37024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 37025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 37034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 37036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 37037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 37039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 37041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 37044 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 37048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 37049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 37057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 37062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 37065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 37066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 37068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 37070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 37072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 37074 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 37077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 37078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 37080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 37083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 37084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 37086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 37089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 37090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 37092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 37094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 37096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 37100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 37102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 37105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 37109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 37110 CLK$SB_IO_IN_$glb_clk
.sym 37112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 37113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 37115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 37117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 37118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 37119 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 37130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 37132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 37134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 37135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 37137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 37139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 37146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 37153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 37154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 37157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 37158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 37161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 37162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 37163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 37166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 37172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 37177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 37180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 37187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 37194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 37198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 37199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 37200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 37205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 37207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 37210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 37217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 37218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 37225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 37230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 37232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 37233 CLK$SB_IO_IN_$glb_clk
.sym 37235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 37237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 37238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 37240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 37258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 37260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 37263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 37264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 37266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 37267 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 37268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 37269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 37281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 37283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 37289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 37303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 37310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 37339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 37352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 37355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 37356 CLK$SB_IO_IN_$glb_clk
.sym 37358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 37359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 37360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 37361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 37362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 37364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 37373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 37375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 37382 fft_block.w_fft_in[10]
.sym 37385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 37386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 37388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 37390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 37391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 37392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 37399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 37400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 37401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 37404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 37406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 37407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 37408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 37410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 37412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 37414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 37417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 37418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 37422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 37425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 37430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 37432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 37433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 37434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 37435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 37438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 37439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 37440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 37441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 37445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 37447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 37458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 37464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 37465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 37468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 37469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 37470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 37471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 37474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 37476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 37477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 37478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 37479 CLK$SB_IO_IN_$glb_clk
.sym 37481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 37482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 37484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 37485 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 37486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 37487 fft_block.w_fft_in[10]
.sym 37488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 37493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 37494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 37497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 37508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 37512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 37513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 37523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 37528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 37529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 37530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 37531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 37534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 37538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 37540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 37544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 37548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 37552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 37570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 37576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 37579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 37582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 37585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 37586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 37587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 37588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 37592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 37597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 37601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 37602 CLK$SB_IO_IN_$glb_clk
.sym 37605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 37606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 37607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 37608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 37609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_I2_O[2]
.sym 37610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 37617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 37618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37626 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[3]
.sym 37634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 37636 fft_block.w_fft_in[10]
.sym 37637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 37638 fft_block.w_fft_in[11]
.sym 37646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 37653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 37654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 37655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 37657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 37658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 37663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 37665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 37667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 37670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 37672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 37674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 37678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 37679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 37680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 37681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 37684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 37685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 37687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 37693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 37696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 37699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 37702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 37703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 37704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 37708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 37709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 37710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 37717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 37721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 37724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 37725 CLK$SB_IO_IN_$glb_clk
.sym 37726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 37727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 37728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 37729 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[2]
.sym 37730 fft_block.w_fft_in[11]
.sym 37731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 37732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]
.sym 37733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 37734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 37749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 37750 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 37752 fft_block.counter_N[1]
.sym 37753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 37754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 37756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 37757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 37758 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 37760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 37761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 37769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 37772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 37773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 37776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 37782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 37784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 37786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 37791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 37809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 37814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 37815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 37816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 37833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 37838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 37839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 37847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 37848 CLK$SB_IO_IN_$glb_clk
.sym 37851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 37852 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 37853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 37854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 37855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 37856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 37857 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[1]
.sym 37863 spi_out.addr[2]
.sym 37865 fft_block.w_fft_in[11]
.sym 37867 spi_out.addr[1]
.sym 37868 spi_out.addr[3]
.sym 37869 spi_out.addr[0]
.sym 37871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 37872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 37873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 37874 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 37878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 37879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 37880 fft_block.w_fft_in[3]
.sym 37881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 37883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 37884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 37885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 37892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 37893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 37894 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1[2]
.sym 37897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 37900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 37901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 37904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 37905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 37906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 37907 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1[1]
.sym 37908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37909 fft_block.counter_N[2]
.sym 37910 fft_block.sel_in
.sym 37911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 37912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 37913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 37916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 37919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 37924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 37925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 37926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 37927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 37930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 37932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 37936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 37938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 37939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 37942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 37943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 37945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 37948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 37950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 37951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 37955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 37956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 37962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 37963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37966 fft_block.sel_in
.sym 37967 fft_block.counter_N[2]
.sym 37968 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1[2]
.sym 37969 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1[1]
.sym 37970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 37971 CLK$SB_IO_IN_$glb_clk
.sym 37972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 37973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 37974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 37975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 37976 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 37977 fft_block.mux_data_in.data_out_SB_LUT4_O_I2[1]
.sym 37978 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 37979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 37980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 37999 fft_block.reg_stage.w_input_regs[127]
.sym 38000 spi_out.addr[0]
.sym 38001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 38004 fft_block.w_fft_in[8]
.sym 38006 fft_block.w_fft_in[9]
.sym 38008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 38016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 38018 fft_block.counter_N[0]
.sym 38024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 38025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 38027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 38031 w_fft_out[10]
.sym 38035 fft_block.counter_N[1]
.sym 38036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 38038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 38039 w_fft_out[26]
.sym 38042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 38047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 38048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 38049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 38050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 38065 fft_block.counter_N[1]
.sym 38066 fft_block.counter_N[0]
.sym 38067 w_fft_out[10]
.sym 38068 w_fft_out[26]
.sym 38084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 38092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 38093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 38094 CLK$SB_IO_IN_$glb_clk
.sym 38096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 38097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 38098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 38099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 38100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 38101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 38102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 38103 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 38110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 38115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 38117 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 38121 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 38126 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 38127 w_fft_out[27]
.sym 38128 fft_block.w_fft_in[10]
.sym 38129 fft_block.w_fft_in[2]
.sym 38131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 38137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 38139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38140 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 38141 fft_block.mux_data_in.data_out_SB_LUT4_O_I2[1]
.sym 38143 fft_block.w_fft_in[15]
.sym 38144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 38145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 38146 w_fft_out[34]
.sym 38148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 38149 w_fft_out[10]
.sym 38151 fft_block.sel_in
.sym 38152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 38160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 38162 fft_block.mux_data_in.data_out_SB_LUT4_O_I2[2]
.sym 38164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 38170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 38171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 38172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 38176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 38177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 38178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 38179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 38189 fft_block.mux_data_in.data_out_SB_LUT4_O_I2[1]
.sym 38190 fft_block.sel_in
.sym 38191 fft_block.mux_data_in.data_out_SB_LUT4_O_I2[2]
.sym 38201 fft_block.w_fft_in[15]
.sym 38206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 38207 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 38208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 38209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 38212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 38213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 38214 w_fft_out[10]
.sym 38215 w_fft_out[34]
.sym 38216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38217 CLK$SB_IO_IN_$glb_clk
.sym 38219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 38220 fft_block.reg_stage.w_input_regs[93]
.sym 38221 fft_block.reg_stage.w_input_regs[95]
.sym 38222 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 38223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 38224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 38225 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 38226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 38228 w_fft_out[34]
.sym 38235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 38238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 38240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38246 fft_block.reg_stage.w_input_regs[31]
.sym 38248 fft_block.counter_N[1]
.sym 38260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 38261 spi_out.addr[2]
.sym 38262 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 38264 fft_block.counter_N[1]
.sym 38265 w_fft_out[34]
.sym 38268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 38269 spi_out.addr[3]
.sym 38270 spi_out.addr[0]
.sym 38271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 38272 w_fft_out[50]
.sym 38273 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 38274 fft_block.w_fft_in[15]
.sym 38275 spi_out.addr[1]
.sym 38278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 38280 fft_block.sel_in
.sym 38282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 38283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 38284 fft_block.counter_N[2]
.sym 38285 fft_block.counter_N[0]
.sym 38288 fft_block.sel_in
.sym 38290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 38291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 38299 fft_block.w_fft_in[15]
.sym 38305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 38306 fft_block.sel_in
.sym 38307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 38308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 38311 spi_out.addr[2]
.sym 38312 spi_out.addr[3]
.sym 38313 spi_out.addr[0]
.sym 38314 spi_out.addr[1]
.sym 38317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 38319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 38323 w_fft_out[50]
.sym 38324 fft_block.counter_N[1]
.sym 38325 w_fft_out[34]
.sym 38326 fft_block.counter_N[0]
.sym 38329 fft_block.sel_in
.sym 38330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 38331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 38332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 38335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 38337 fft_block.counter_N[2]
.sym 38338 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 38339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38340 CLK$SB_IO_IN_$glb_clk
.sym 38342 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 38345 w_fft_out[27]
.sym 38346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38347 w_fft_out[29]
.sym 38348 w_fft_out[28]
.sym 38349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38351 spi_out.addr[3]
.sym 38355 spi_out.addr[2]
.sym 38357 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 38358 spi_out.addr[0]
.sym 38360 spi_out.addr[2]
.sym 38361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 38363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38365 spi_out.addr[1]
.sym 38366 fft_block.reg_stage.w_input_regs[95]
.sym 38368 fft_block.w_fft_in[3]
.sym 38371 w_fft_out[28]
.sym 38376 fft_block.w_fft_in[12]
.sym 38383 fft_block.w_fft_in[12]
.sym 38384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 38385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 38386 fft_block.w_fft_in[13]
.sym 38394 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 38397 fft_block.w_fft_in[15]
.sym 38398 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 38400 fft_block.counter_N[2]
.sym 38402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 38403 w_fft_out[31]
.sym 38404 w_fft_out[47]
.sym 38406 w_fft_out[15]
.sym 38408 fft_block.counter_N[1]
.sym 38410 w_fft_out[63]
.sym 38412 fft_block.w_fft_in[14]
.sym 38413 fft_block.counter_N[0]
.sym 38416 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 38417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 38418 w_fft_out[63]
.sym 38419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 38422 w_fft_out[47]
.sym 38423 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 38424 fft_block.counter_N[2]
.sym 38430 fft_block.w_fft_in[12]
.sym 38434 fft_block.counter_N[0]
.sym 38435 w_fft_out[31]
.sym 38436 w_fft_out[15]
.sym 38437 fft_block.counter_N[1]
.sym 38442 fft_block.w_fft_in[14]
.sym 38455 fft_block.w_fft_in[13]
.sym 38460 fft_block.w_fft_in[15]
.sym 38462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 38463 CLK$SB_IO_IN_$glb_clk
.sym 38466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38468 fft_block.reg_stage.w_input_regs[27]
.sym 38478 w_fft_out[28]
.sym 38487 fft_block.reg_stage.w_input_regs[30]
.sym 38490 fft_block.reg_stage.w_input_regs[28]
.sym 38492 fft_block.reg_stage.w_input_regs[93]
.sym 38494 fft_block.w_fft_in[9]
.sym 38496 w_fft_out[63]
.sym 38497 fft_block.w_fft_in[8]
.sym 38498 fft_block.w_fft_in[14]
.sym 38499 fft_block.sel_in
.sym 38500 fft_block.reg_stage.w_input_regs[31]
.sym 38509 fft_block.w_fft_in[3]
.sym 38510 fft_block.w_fft_in[2]
.sym 38521 fft_block.w_fft_in[1]
.sym 38522 fft_block.reg_stage.w_input_regs[83]
.sym 38531 fft_block.w_fft_in[14]
.sym 38533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38536 fft_block.w_fft_in[12]
.sym 38542 fft_block.w_fft_in[3]
.sym 38546 fft_block.w_fft_in[2]
.sym 38553 fft_block.w_fft_in[14]
.sym 38559 fft_block.w_fft_in[12]
.sym 38572 fft_block.reg_stage.w_input_regs[83]
.sym 38577 fft_block.w_fft_in[1]
.sym 38585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38586 CLK$SB_IO_IN_$glb_clk
.sym 38588 fft_block.reg_stage.w_input_regs[19]
.sym 38590 fft_block.reg_stage.w_input_regs[17]
.sym 38591 fft_block.reg_stage.w_input_regs[25]
.sym 38592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 38593 fft_block.reg_stage.w_input_regs[24]
.sym 38594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 38595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 38609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 38612 w_fft_out[24]
.sym 38613 fft_block.w_fft_in[10]
.sym 38619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 38621 fft_block.reg_stage.w_input_regs[18]
.sym 38622 fft_block.w_fft_in[2]
.sym 38630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38631 fft_block.reg_stage.w_input_regs[88]
.sym 38635 fft_block.reg_stage.w_input_regs[81]
.sym 38636 fft_block.reg_stage.w_input_regs[82]
.sym 38638 fft_block.reg_stage.w_input_regs[95]
.sym 38641 fft_block.reg_stage.w_input_regs[89]
.sym 38643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 38645 fft_block.reg_stage.w_input_regs[18]
.sym 38647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38648 fft_block.reg_stage.w_input_regs[25]
.sym 38655 fft_block.reg_stage.w_input_regs[17]
.sym 38658 fft_block.reg_stage.w_input_regs[24]
.sym 38660 fft_block.reg_stage.w_input_regs[31]
.sym 38662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38664 fft_block.reg_stage.w_input_regs[18]
.sym 38665 fft_block.reg_stage.w_input_regs[82]
.sym 38670 fft_block.reg_stage.w_input_regs[82]
.sym 38675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 38676 fft_block.reg_stage.w_input_regs[81]
.sym 38677 fft_block.reg_stage.w_input_regs[17]
.sym 38681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38682 fft_block.reg_stage.w_input_regs[82]
.sym 38683 fft_block.reg_stage.w_input_regs[18]
.sym 38686 fft_block.reg_stage.w_input_regs[24]
.sym 38687 fft_block.reg_stage.w_input_regs[25]
.sym 38688 fft_block.reg_stage.w_input_regs[88]
.sym 38689 fft_block.reg_stage.w_input_regs[89]
.sym 38693 fft_block.reg_stage.w_input_regs[95]
.sym 38694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38695 fft_block.reg_stage.w_input_regs[31]
.sym 38698 fft_block.reg_stage.w_input_regs[95]
.sym 38699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38700 fft_block.reg_stage.w_input_regs[31]
.sym 38704 fft_block.reg_stage.w_input_regs[17]
.sym 38705 fft_block.reg_stage.w_input_regs[81]
.sym 38706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 38708 fft_block.start_calc_$glb_ce
.sym 38709 CLK$SB_IO_IN_$glb_clk
.sym 38712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 38714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38715 fft_block.reg_stage.w_input_regs[20]
.sym 38716 fft_block.reg_stage.w_input_regs[16]
.sym 38717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 38718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 38724 fft_block.w_fft_in[1]
.sym 38725 fft_block.reg_stage.w_input_regs[88]
.sym 38731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 38737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 38738 w_fft_out[17]
.sym 38742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 38756 fft_block.reg_stage.w_input_regs[81]
.sym 38760 fft_block.w_fft_in[0]
.sym 38762 fft_block.w_fft_in[4]
.sym 38763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38764 fft_block.w_fft_in[9]
.sym 38773 fft_block.reg_stage.w_input_regs[16]
.sym 38776 fft_block.reg_stage.w_input_regs[80]
.sym 38777 fft_block.reg_stage.w_input_regs[85]
.sym 38783 fft_block.reg_stage.w_input_regs[84]
.sym 38788 fft_block.w_fft_in[0]
.sym 38791 fft_block.reg_stage.w_input_regs[80]
.sym 38799 fft_block.reg_stage.w_input_regs[81]
.sym 38804 fft_block.reg_stage.w_input_regs[85]
.sym 38810 fft_block.w_fft_in[9]
.sym 38818 fft_block.reg_stage.w_input_regs[84]
.sym 38822 fft_block.reg_stage.w_input_regs[80]
.sym 38824 fft_block.reg_stage.w_input_regs[16]
.sym 38829 fft_block.w_fft_in[4]
.sym 38831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38832 CLK$SB_IO_IN_$glb_clk
.sym 38834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 38835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 38836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 38837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 38838 fft_block.reg_stage.w_input_regs[18]
.sym 38839 fft_block.reg_stage.w_input_regs[26]
.sym 38840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 38841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 38847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 38850 fft_block.w_fft_in[4]
.sym 38851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 38877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 38880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 38884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 38885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 38889 fft_block.reg_stage.w_input_regs[87]
.sym 38890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 38907 $nextpnr_ICESTORM_LC_26$O
.sym 38910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 38913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 38915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 38919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 38921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 38923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 38925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 38927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 38929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 38931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 38933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 38935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 38937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 38940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 38941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 38943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 38945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 38947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 38952 fft_block.reg_stage.w_input_regs[87]
.sym 38953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 38969 w_fft_out[25]
.sym 38971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 38973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 38974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 38975 fft_block.reg_stage.w_input_regs[21]
.sym 38976 fft_block.start_calc
.sym 38978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 38979 fft_block.reg_stage.w_input_regs[23]
.sym 38992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 39011 fft_block.reg_stage.w_input_regs[86]
.sym 39038 fft_block.reg_stage.w_input_regs[86]
.sym 39099 fft_block.reg_stage.w_input_regs[86]
.sym 40164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 40165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 40166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 40168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 40169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 40170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 40176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 40212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 40213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 40215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 40217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 40232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 40242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 40253 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 40260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 40276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 40285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 40286 CLK$SB_IO_IN_$glb_clk
.sym 40293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[1]
.sym 40294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[2]
.sym 40295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 40296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 40297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 40298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 40299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 40308 fft_block.reg_stage.w_cps_in[0]
.sym 40333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 40336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 40337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 40345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 40347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 40349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 40353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 40358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 40369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 40371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 40372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 40373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 40375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 40376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 40380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 40387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 40388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 40389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 40390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 40395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 40397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 40399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 40405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 40411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 40415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 40421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 40422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 40428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 40432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 40433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 40434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 40435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 40438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 40439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 40440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 40441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 40444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 40445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 40446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 40447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 40448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 40449 CLK$SB_IO_IN_$glb_clk
.sym 40451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 40452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 40453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 40454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 40455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 40456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 40457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 40458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 40468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 40469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 40471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 40473 fft_block.reg_stage.w_cps_in[8]
.sym 40476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 40481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 40484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 40493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 40495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 40498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I1[0]
.sym 40499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 40501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 40503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 40504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 40506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 40507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 40508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 40512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 40515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 40518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 40519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 40521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 40523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 40525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 40526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 40528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 40531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 40534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 40537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 40539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I1[0]
.sym 40540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 40543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 40549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 40550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 40552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 40563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 40567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 40570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 40571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 40572 CLK$SB_IO_IN_$glb_clk
.sym 40573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 40574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 40575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 40576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 40577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 40578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 40579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 40580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 40581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 40586 fft_block.reg_stage.w_cps_in[8]
.sym 40587 fft_block.reg_stage.w_cms_in[0]
.sym 40590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 40591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 40592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 40594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 40595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 40596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 40598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 40599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 40600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 40602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 40603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 40604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 40606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 40607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 40608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 40609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 40616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 40617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 40621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 40622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 40627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 40630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 40632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 40634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 40644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 40646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 40648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 40649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 40663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 40666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 40667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 40668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 40687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 40690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 40692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 40694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 40695 CLK$SB_IO_IN_$glb_clk
.sym 40697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 40698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 40699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 40700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 40701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 40705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 40714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 40717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 40721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 40722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 40723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 40724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 40726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 40728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 40729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 40730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 40731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 40732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 40746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 40747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 40758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 40762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 40763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 40765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 40766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 40778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 40780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 40783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 40784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 40785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 40790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 40795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 40797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 40810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 40815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 40817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40818 CLK$SB_IO_IN_$glb_clk
.sym 40819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 40820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 40821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 40822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 40823 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 40824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 40825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 40826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 40827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 40834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 40835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 40839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 40847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 40848 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 40849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 40850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 40853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 40854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 40855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 40861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 40867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 40868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 40870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 40875 fft_block.start_calc
.sym 40877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 40880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 40881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 40882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 40884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 40885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 40888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 40889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 40890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 40891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 40894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 40895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 40900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 40902 fft_block.start_calc
.sym 40909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 40912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 40914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 40918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 40919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 40924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 40925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 40926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 40927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 40931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 40933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 40936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 40937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 40939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 40941 CLK$SB_IO_IN_$glb_clk
.sym 40942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 40943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 40945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 40946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 40947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 40949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 40950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 40955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 40956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 40957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 40962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 40963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 40964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 40965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 40967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 40968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 40969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 40970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 40971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 40972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 40973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 40974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 40976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 40977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 40978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 40984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 40986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 40988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 40990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 40992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 40994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 40996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 40997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 40998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 41001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 41006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 41007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 41014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 41017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 41018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 41023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 41025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 41032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 41035 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 41037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 41042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 41043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 41044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 41049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 41053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 41054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 41056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 41061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 41062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 41063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 41064 CLK$SB_IO_IN_$glb_clk
.sym 41067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 41068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 41069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 41070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 41071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 41073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 41077 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 41083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 41086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 41090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 41091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 41092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 41094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 41095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 41096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 41097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41099 fft_block.counter_N[0]
.sym 41100 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[1]
.sym 41108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 41113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 41114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 41117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 41119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 41122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 41123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 41124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 41130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 41133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 41136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 41140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 41141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 41146 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 41148 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 41153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 41155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 41158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 41159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 41160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 41165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 41167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 41170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 41172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 41176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 41178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 41179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 41183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 41184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 41186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 41187 CLK$SB_IO_IN_$glb_clk
.sym 41189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 41191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41192 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[1]
.sym 41193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]
.sym 41194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 41195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 41196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 41202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 41207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 41208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 41213 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 41215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 41219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 41220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 41222 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 41224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 41230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 41232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 41234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 41238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 41239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 41244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 41246 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 41248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 41251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 41254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 41255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 41256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 41259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 41260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 41263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 41265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 41270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 41271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 41272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 41277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 41278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 41281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 41282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 41287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 41288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 41289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 41290 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 41293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 41294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 41299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 41302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 41305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 41306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 41309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 41310 CLK$SB_IO_IN_$glb_clk
.sym 41311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 41313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 41314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 41315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 41316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 41317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 41318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 41319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 41321 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 41322 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 41324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 41326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 41327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 41328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 41330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 41333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]
.sym 41334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 41336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 41338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 41339 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 41341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 41342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 41344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 41346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 41347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 41356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 41357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 41359 fft_block.reg_stage.w_cms_reg[7]
.sym 41360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 41363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 41364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 41371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 41380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 41381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 41382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 41386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 41387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 41388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 41389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 41400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 41401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 41404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 41405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 41407 fft_block.reg_stage.w_cms_reg[7]
.sym 41417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 41418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 41419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[3]_$glb_ce
.sym 41433 CLK$SB_IO_IN_$glb_clk
.sym 41435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 41437 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[2]
.sym 41438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 41439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 41442 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[2]
.sym 41447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 41452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 41453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 41459 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 41460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 41462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 41465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 41466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 41468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 41477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 41478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 41479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 41480 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 41481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 41485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 41486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 41487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 41488 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 41490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 41491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 41494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 41497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 41499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 41502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 41507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 41509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 41510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 41511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 41512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 41516 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 41517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 41518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 41521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 41527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 41529 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 41530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 41534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 41535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 41536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 41539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 41540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 41541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 41542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 41546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 41547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 41548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 41555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 41556 CLK$SB_IO_IN_$glb_clk
.sym 41558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 41559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 41560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 41561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 41562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 41563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 41565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 41577 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 41582 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 41584 fft_block.counter_N[2]
.sym 41585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 41586 fft_block.w_fft_in[10]
.sym 41587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 41588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 41589 spi_out.send_data[4]
.sym 41590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41591 fft_block.counter_N[0]
.sym 41593 fft_block.sel_in
.sym 41599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 41601 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[2]
.sym 41602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 41603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41604 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[3]
.sym 41605 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[0]
.sym 41606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 41607 fft_block.counter_N[1]
.sym 41609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 41610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 41611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 41613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41614 fft_block.counter_N[2]
.sym 41616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 41617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 41618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 41621 fft_block.counter_N[0]
.sym 41622 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 41623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 41624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 41625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 41626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 41630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 41632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 41634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 41638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 41640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 41644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 41647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 41650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 41651 fft_block.counter_N[0]
.sym 41652 fft_block.counter_N[1]
.sym 41653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 41656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 41657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 41658 fft_block.counter_N[2]
.sym 41659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 41662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 41664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 41665 fft_block.counter_N[2]
.sym 41668 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[2]
.sym 41669 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[3]
.sym 41670 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[0]
.sym 41671 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 41674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 41675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 41676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 41679 CLK$SB_IO_IN_$glb_clk
.sym 41680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 41681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[2]
.sym 41682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[0]
.sym 41683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 41684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 41685 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[2]
.sym 41686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 41687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 41688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41693 fft_block.counter_N[1]
.sym 41694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 41696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 41701 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[0]
.sym 41702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 41703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 41705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 41706 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[2]
.sym 41709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 41710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 41711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[3]
.sym 41712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 41713 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 41716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 41722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 41731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 41734 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 41736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 41738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 41744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 41745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 41747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 41749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 41753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 41767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 41768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 41770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 41776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 41779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 41785 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 41786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 41788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 41801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[3]_$glb_ce
.sym 41802 CLK$SB_IO_IN_$glb_clk
.sym 41803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 41804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 41806 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 41807 spi_out.send_data[4]
.sym 41808 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 41809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[2]
.sym 41810 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 41811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 41825 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 41826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 41828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 41830 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[0]
.sym 41838 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 41846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 41847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41851 spi_out.addr[1]
.sym 41853 spi_out.addr[0]
.sym 41854 spi_out.addr[3]
.sym 41855 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[2]
.sym 41856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41857 spi_out.addr[2]
.sym 41858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41861 fft_block.counter_N[2]
.sym 41862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 41863 fft_block.sel_in
.sym 41865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 41866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]
.sym 41868 fft_block.counter_N[0]
.sym 41869 fft_block.counter_N[1]
.sym 41870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 41871 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 41872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 41873 fft_block.counter_N[2]
.sym 41874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]
.sym 41878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41879 fft_block.counter_N[1]
.sym 41880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41881 fft_block.counter_N[0]
.sym 41884 fft_block.counter_N[1]
.sym 41885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 41890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 41892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 41893 fft_block.counter_N[2]
.sym 41896 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 41897 fft_block.sel_in
.sym 41898 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[2]
.sym 41899 fft_block.counter_N[2]
.sym 41902 spi_out.addr[3]
.sym 41903 spi_out.addr[0]
.sym 41904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41905 spi_out.addr[2]
.sym 41908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41910 spi_out.addr[0]
.sym 41911 spi_out.addr[1]
.sym 41914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]
.sym 41916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 41917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]
.sym 41920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 41924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 41925 CLK$SB_IO_IN_$glb_clk
.sym 41927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[0]
.sym 41928 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 41929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[3]
.sym 41930 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[3]
.sym 41931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 41932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[1]
.sym 41933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 41934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[1]
.sym 41942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 41954 fft_block.w_fft_in[11]
.sym 41955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 41957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 41958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 41959 fft_block.counter_N[1]
.sym 41960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]
.sym 41962 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 41968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 41970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 41971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41973 fft_block.counter_N[1]
.sym 41975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 41977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 41979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 41982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 41986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 41987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 41997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 42008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 42013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 42014 fft_block.counter_N[1]
.sym 42015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 42016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 42020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 42021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 42022 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 42025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 42027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 42033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 42037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 42039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 42044 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 42045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 42046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 42047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 42048 CLK$SB_IO_IN_$glb_clk
.sym 42050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 42051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 42052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 42053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 42054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 42055 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 42056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 42057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 42062 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 42065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 42070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 42074 fft_block.w_fft_in[10]
.sym 42075 fft_block.counter_N[2]
.sym 42076 spi_out.addr[0]
.sym 42077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 42078 spi_out.addr[2]
.sym 42079 spi_out.addr[1]
.sym 42080 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 42081 fft_block.counter_N[2]
.sym 42083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 42084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 42085 spi_out.addr[2]
.sym 42091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 42092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 42093 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 42094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 42095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 42097 fft_block.counter_N[2]
.sym 42098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 42099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 42100 fft_block.counter_N[1]
.sym 42101 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 42102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 42103 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 42104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 42105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 42108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 42109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 42114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 42116 fft_block.counter_N[0]
.sym 42118 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 42119 fft_block.counter_N[1]
.sym 42124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 42125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 42126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 42127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 42130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 42131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 42132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 42133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 42139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 42143 fft_block.counter_N[0]
.sym 42145 fft_block.counter_N[1]
.sym 42148 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 42149 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 42150 fft_block.counter_N[2]
.sym 42151 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 42156 fft_block.counter_N[1]
.sym 42157 fft_block.counter_N[0]
.sym 42160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 42161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 42162 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 42163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 42166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 42168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 42170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 42171 CLK$SB_IO_IN_$glb_clk
.sym 42173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 42174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 42175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 42176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 42177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 42178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 42179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 42180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 42190 $PACKER_VCC_NET
.sym 42193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 42195 fft_block.counter_N[1]
.sym 42196 fft_block.counter_N[1]
.sym 42197 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 42203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 42206 fft_block.reg_stage.w_input_regs[95]
.sym 42207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 42214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 42215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 42216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 42217 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 42218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 42219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 42220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 42221 spi_out.addr[0]
.sym 42222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 42223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 42224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 42225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 42226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 42227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 42228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 42229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 42232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 42233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 42235 spi_out.addr[3]
.sym 42237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 42238 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 42239 spi_out.addr[1]
.sym 42240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 42241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 42243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 42245 spi_out.addr[2]
.sym 42247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 42248 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 42249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 42250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 42253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 42254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 42255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 42256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 42259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 42260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 42261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 42262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 42265 spi_out.addr[0]
.sym 42266 spi_out.addr[1]
.sym 42267 spi_out.addr[3]
.sym 42268 spi_out.addr[2]
.sym 42271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 42272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 42273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 42274 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 42277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 42283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 42285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 42286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 42289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 42290 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 42291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 42292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 42293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 42294 CLK$SB_IO_IN_$glb_clk
.sym 42296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 42297 spi_out.send_data[6]
.sym 42298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 42299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 42300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 42301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 42302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 42303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 42308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 42311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 42315 PIN_21$SB_IO_OUT
.sym 42318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 42319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 42320 w_fft_out[26]
.sym 42325 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 42327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42330 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 42337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 42338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 42339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42341 spi_out.addr[1]
.sym 42342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 42343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 42344 spi_out.addr[0]
.sym 42346 spi_out.addr[2]
.sym 42347 spi_out.addr[3]
.sym 42348 fft_block.sel_in
.sym 42349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 42350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 42351 fft_block.w_fft_in[15]
.sym 42352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 42354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 42357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 42358 fft_block.counter_N[2]
.sym 42360 fft_block.w_fft_in[13]
.sym 42362 fft_block.counter_N[1]
.sym 42365 fft_block.counter_N[0]
.sym 42370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 42371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 42372 fft_block.sel_in
.sym 42373 fft_block.counter_N[2]
.sym 42376 fft_block.w_fft_in[13]
.sym 42385 fft_block.w_fft_in[15]
.sym 42388 fft_block.counter_N[0]
.sym 42391 fft_block.counter_N[1]
.sym 42394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 42396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 42397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 42400 spi_out.addr[0]
.sym 42401 spi_out.addr[2]
.sym 42402 spi_out.addr[3]
.sym 42403 spi_out.addr[1]
.sym 42406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 42407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 42408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 42409 fft_block.counter_N[2]
.sym 42412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 42413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 42414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 42415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 42416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42417 CLK$SB_IO_IN_$glb_clk
.sym 42419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 42420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 42421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 42423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 42424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 42425 w_fft_out[26]
.sym 42426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 42434 fft_block.sel_in
.sym 42435 fft_block.reg_stage.w_input_regs[93]
.sym 42439 spi_out.send_data[7]
.sym 42442 spi_out.addr[0]
.sym 42446 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 42447 fft_block.w_fft_in[11]
.sym 42453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 42461 fft_block.reg_stage.w_input_regs[93]
.sym 42466 fft_block.reg_stage.w_input_regs[29]
.sym 42469 fft_block.counter_N[1]
.sym 42470 fft_block.reg_stage.w_input_regs[28]
.sym 42472 fft_block.reg_stage.w_input_regs[30]
.sym 42478 fft_block.reg_stage.w_input_regs[94]
.sym 42480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42485 fft_block.counter_N[0]
.sym 42486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42487 fft_block.reg_stage.w_input_regs[92]
.sym 42491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42493 fft_block.counter_N[1]
.sym 42495 fft_block.counter_N[0]
.sym 42511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42512 fft_block.reg_stage.w_input_regs[92]
.sym 42513 fft_block.reg_stage.w_input_regs[28]
.sym 42518 fft_block.reg_stage.w_input_regs[28]
.sym 42519 fft_block.reg_stage.w_input_regs[92]
.sym 42520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42525 fft_block.reg_stage.w_input_regs[30]
.sym 42526 fft_block.reg_stage.w_input_regs[94]
.sym 42529 fft_block.reg_stage.w_input_regs[29]
.sym 42530 fft_block.reg_stage.w_input_regs[93]
.sym 42531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42537 fft_block.reg_stage.w_input_regs[93]
.sym 42538 fft_block.reg_stage.w_input_regs[29]
.sym 42539 fft_block.start_calc_$glb_ce
.sym 42540 CLK$SB_IO_IN_$glb_clk
.sym 42545 fft_block.reg_stage.w_input_regs[91]
.sym 42546 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I3[3]
.sym 42554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[14]
.sym 42557 fft_block.start_calc
.sym 42560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 42562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42566 fft_block.counter_N[2]
.sym 42571 fft_block.counter_N[0]
.sym 42572 fft_block.counter_N[2]
.sym 42573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 42574 fft_block.w_fft_in[10]
.sym 42585 fft_block.reg_stage.w_input_regs[94]
.sym 42590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 42607 fft_block.w_fft_in[11]
.sym 42611 fft_block.reg_stage.w_input_regs[30]
.sym 42622 fft_block.reg_stage.w_input_regs[30]
.sym 42623 fft_block.reg_stage.w_input_regs[94]
.sym 42624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42634 fft_block.w_fft_in[11]
.sym 42662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 42663 CLK$SB_IO_IN_$glb_clk
.sym 42665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 42666 fft_block.reg_stage.w_input_regs[88]
.sym 42667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 42669 fft_block.reg_stage.w_input_regs[90]
.sym 42670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 42672 fft_block.reg_stage.w_input_regs[27]
.sym 42682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 42685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 42687 fft_block.reg_stage.w_input_regs[31]
.sym 42690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 42692 fft_block.reg_stage.w_input_regs[27]
.sym 42693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42697 fft_block.reg_stage.w_input_regs[19]
.sym 42698 w_fft_out[25]
.sym 42699 fft_block.reg_stage.w_input_regs[95]
.sym 42700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 42707 fft_block.w_fft_in[9]
.sym 42710 fft_block.w_fft_in[1]
.sym 42717 fft_block.w_fft_in[3]
.sym 42718 fft_block.w_fft_in[8]
.sym 42721 fft_block.reg_stage.w_input_regs[93]
.sym 42724 fft_block.reg_stage.w_input_regs[94]
.sym 42725 fft_block.reg_stage.w_input_regs[92]
.sym 42733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 42739 fft_block.w_fft_in[3]
.sym 42753 fft_block.w_fft_in[1]
.sym 42757 fft_block.w_fft_in[9]
.sym 42764 fft_block.reg_stage.w_input_regs[92]
.sym 42771 fft_block.w_fft_in[8]
.sym 42777 fft_block.reg_stage.w_input_regs[94]
.sym 42784 fft_block.reg_stage.w_input_regs[93]
.sym 42785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 42786 CLK$SB_IO_IN_$glb_clk
.sym 42789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 42790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 42791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 42792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 42793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 42794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 42795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 42800 fft_block.reg_stage.w_input_regs[19]
.sym 42803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 42807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 42813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 42814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42816 fft_block.reg_stage.w_input_regs[90]
.sym 42819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 42830 fft_block.reg_stage.w_input_regs[88]
.sym 42834 fft_block.reg_stage.w_input_regs[24]
.sym 42835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 42839 fft_block.reg_stage.w_input_regs[17]
.sym 42840 fft_block.reg_stage.w_input_regs[25]
.sym 42841 fft_block.reg_stage.w_input_regs[89]
.sym 42842 fft_block.reg_stage.w_input_regs[24]
.sym 42844 fft_block.w_fft_in[4]
.sym 42846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 42854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 42856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 42858 fft_block.w_fft_in[0]
.sym 42868 fft_block.reg_stage.w_input_regs[89]
.sym 42874 fft_block.reg_stage.w_input_regs[25]
.sym 42875 fft_block.reg_stage.w_input_regs[88]
.sym 42876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 42877 fft_block.reg_stage.w_input_regs[24]
.sym 42880 fft_block.reg_stage.w_input_regs[89]
.sym 42881 fft_block.reg_stage.w_input_regs[24]
.sym 42882 fft_block.reg_stage.w_input_regs[88]
.sym 42883 fft_block.reg_stage.w_input_regs[25]
.sym 42888 fft_block.w_fft_in[4]
.sym 42895 fft_block.w_fft_in[0]
.sym 42899 fft_block.reg_stage.w_input_regs[17]
.sym 42900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 42901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 42904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 42905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 42906 fft_block.reg_stage.w_input_regs[17]
.sym 42908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 42909 CLK$SB_IO_IN_$glb_clk
.sym 42911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 42912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 42913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 42915 w_fft_out[25]
.sym 42916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 42917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42923 fft_block.reg_stage.w_input_regs[28]
.sym 42928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 42941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 42952 fft_block.w_fft_in[10]
.sym 42954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 42955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 42956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 42959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 42961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 42962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 42963 fft_block.w_fft_in[2]
.sym 42964 fft_block.reg_stage.w_input_regs[20]
.sym 42969 fft_block.reg_stage.w_input_regs[19]
.sym 42972 fft_block.reg_stage.w_input_regs[18]
.sym 42979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 42985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 42986 fft_block.reg_stage.w_input_regs[20]
.sym 42987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 42991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 42993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 42994 fft_block.reg_stage.w_input_regs[18]
.sym 42997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 42998 fft_block.reg_stage.w_input_regs[19]
.sym 43000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 43003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 43005 fft_block.reg_stage.w_input_regs[19]
.sym 43006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 43009 fft_block.w_fft_in[2]
.sym 43016 fft_block.w_fft_in[10]
.sym 43022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 43023 fft_block.reg_stage.w_input_regs[18]
.sym 43024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 43027 fft_block.reg_stage.w_input_regs[20]
.sym 43028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 43030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 43031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 43032 CLK$SB_IO_IN_$glb_clk
.sym 43050 fft_block.reg_stage.w_input_regs[22]
.sym 43052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 43054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 43055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 43067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 44255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 44257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 44258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 44264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 44271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 44283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 44285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[0]
.sym 44286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 44291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 44295 fft_block.reg_stage.w_cms_reg[0]
.sym 44301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 44307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 44312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 44316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 44317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 44318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[0]
.sym 44319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 44323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 44331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 44341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 44349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 44355 fft_block.reg_stage.w_cms_reg[0]
.sym 44362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[3]_$glb_ce
.sym 44363 CLK$SB_IO_IN_$glb_clk
.sym 44364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 44369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 44370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 44371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 44372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 44373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 44374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 44375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 44376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 44380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 44384 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 44390 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 44410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 44412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[0]
.sym 44421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 44422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 44431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 44447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 44448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 44450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 44451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 44455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 44465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 44472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 44476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44478 $nextpnr_ICESTORM_LC_42$O
.sym 44481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 44484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 44486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 44488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 44490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 44492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 44494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 44496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 44499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 44500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 44502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 44505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 44506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 44508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 44511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 44512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 44514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 44516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 44518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 44520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 44523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 44524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 44528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 44529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[0]
.sym 44531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 44532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 44533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 44534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 44535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 44538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 44542 fft_block.start_calc
.sym 44552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 44555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 44556 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 44564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 44571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 44572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 44576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 44578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 44579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 44580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 44582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 44587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 44589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 44601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 44604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 44605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 44607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 44610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 44611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 44613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 44616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 44617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 44619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 44622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 44623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 44625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 44628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 44629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 44631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 44633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 44635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 44638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 44641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 44646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 44648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 44649 CLK$SB_IO_IN_$glb_clk
.sym 44651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[6]
.sym 44652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 44653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 44657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 44659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 44662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 44664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 44665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 44666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 44667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 44668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 44671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 44673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 44675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 44677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 44681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 44682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 44686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 44694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 44696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 44697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 44698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 44703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 44708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 44711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 44715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 44716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[6]
.sym 44717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 44718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 44720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 44721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 44723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 44725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 44726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[6]
.sym 44727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 44728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 44732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 44739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 44746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 44751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 44752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 44758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 44762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 44764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 44769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 44771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 44772 CLK$SB_IO_IN_$glb_clk
.sym 44774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 44782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 44784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 44785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 44788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 44789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 44790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 44792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 44797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 44799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 44808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 44809 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 44815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 44821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 44822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 44823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 44828 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 44829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 44831 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 44833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 44834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 44839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 44842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 44848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 44849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 44850 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 44851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 44856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 44861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 44863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 44866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 44867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 44869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 44872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 44873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 44884 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 44885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 44886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 44887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 44894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[3]_$glb_ce
.sym 44895 CLK$SB_IO_IN_$glb_clk
.sym 44896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 44898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 44900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 44901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 44902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 44903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 44907 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 44908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 44909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 44910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 44914 fft_block.reg_stage.w_cms_in[0]
.sym 44916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 44918 fft_block.reg_stage.w_cps_in[4]
.sym 44919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44920 fft_block.reg_stage.w_cms_in[7]
.sym 44921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 44924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 44925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 44926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 44927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 44929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 44930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 44931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 44939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 44942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 44944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 44949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 44952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 44961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 44965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 44968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 44969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 44974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 44979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 44983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 44990 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 44995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 45004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 45008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 45013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 45017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 45018 CLK$SB_IO_IN_$glb_clk
.sym 45020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 45021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 45022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 45023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 45024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 45025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 45026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 45027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 45029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 45032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 45033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 45038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 45039 fft_block.reg_stage.w_c_reg[25]
.sym 45041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 45043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 45044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 45045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45046 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 45047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 45048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 45049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 45050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 45051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 45052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_I2_O[2]
.sym 45054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 45055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 45061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 45066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 45069 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 45074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 45075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 45076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 45079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 45080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 45082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 45085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 45086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 45090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 45092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 45094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 45095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 45096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 45097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 45102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 45106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 45108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 45109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 45112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 45114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 45115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 45118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 45132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 45136 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 45137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 45138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 45139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 45140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 45141 CLK$SB_IO_IN_$glb_clk
.sym 45143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 45144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 45145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45146 spi_out.send_data[3]
.sym 45147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 45148 spi_out.send_data[0]
.sym 45149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 45161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 45162 fft_block.reg_stage.w_cms_reg[18]
.sym 45164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 45166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 45167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 45170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 45172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 45173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 45174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 45175 fft_block.counter_N[0]
.sym 45176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 45177 fft_block.counter_N[1]
.sym 45178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 45184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 45186 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 45187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 45188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 45190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 45192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 45193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 45194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 45196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 45198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 45203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 45205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 45207 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 45212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45213 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 45225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 45229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 45230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 45232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 45235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 45237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 45243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 45244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 45247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 45248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 45249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 45250 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 45254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 45256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 45259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 45260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 45261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 45263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 45264 CLK$SB_IO_IN_$glb_clk
.sym 45265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 45266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 45267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 45268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 45269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1]
.sym 45271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 45272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 45273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 45274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 45276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 45277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 45280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 45282 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 45284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 45292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 45293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 45294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 45296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_I2_O[3]
.sym 45297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 45301 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 45309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]
.sym 45310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 45312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 45313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 45314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 45315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 45316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 45320 fft_block.counter_N[0]
.sym 45321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 45322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 45327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]
.sym 45329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 45330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 45338 fft_block.counter_N[1]
.sym 45340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 45341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 45342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 45353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 45355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 45358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 45359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]
.sym 45361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]
.sym 45364 fft_block.counter_N[0]
.sym 45365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45366 fft_block.counter_N[1]
.sym 45367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 45373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 45377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 45385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 45386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[3]_$glb_ce
.sym 45387 CLK$SB_IO_IN_$glb_clk
.sym 45388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 45390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 45392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 45393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 45395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 45396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 45400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 45403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 45413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 45415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 45417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 45418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 45421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 45436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 45442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 45443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 45444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 45445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 45446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 45448 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 45450 fft_block.counter_N[0]
.sym 45451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 45452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 45453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 45454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 45456 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 45457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 45458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 45460 fft_block.counter_N[1]
.sym 45461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 45469 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 45470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 45471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 45472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 45476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 45477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 45478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 45481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 45483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 45484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 45487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 45488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 45489 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 45490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 45493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 45494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 45495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 45499 fft_block.counter_N[0]
.sym 45500 fft_block.counter_N[1]
.sym 45501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 45502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 45506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 45508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 45509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 45510 CLK$SB_IO_IN_$glb_clk
.sym 45512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 45514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 45515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 45517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 45518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[0]
.sym 45519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 45525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 45532 spi_out.send_data[4]
.sym 45536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 45537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 45539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 45540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 45541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 45542 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 45543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 45544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_I2_O[2]
.sym 45546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 45547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 45553 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 45555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 45557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 45559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 45563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 45564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 45565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 45567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 45571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 45573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 45575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 45577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45578 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 45579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45583 fft_block.counter_N[2]
.sym 45586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 45587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 45589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 45598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 45599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 45600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 45601 fft_block.counter_N[2]
.sym 45604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45606 fft_block.counter_N[2]
.sym 45607 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 45610 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 45611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 45612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 45613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 45628 fft_block.counter_N[2]
.sym 45629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 45633 CLK$SB_IO_IN_$glb_clk
.sym 45635 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 45636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 45637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 45640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 45642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_I2_O[3]
.sym 45647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 45649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 45652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 45657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 45659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 45660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 45661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 45662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 45664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 45665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 45666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 45667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 45668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 45669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 45670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 45676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 45678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 45679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 45681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 45684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45689 fft_block.counter_N[1]
.sym 45692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 45695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 45696 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 45697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45698 fft_block.counter_N[0]
.sym 45702 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 45703 spi_out.addr[1]
.sym 45704 spi_out.addr[0]
.sym 45705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 45707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 45709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 45715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 45716 fft_block.counter_N[0]
.sym 45717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45718 fft_block.counter_N[1]
.sym 45721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 45727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 45729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 45730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45734 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 45735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 45736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 45739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45740 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 45741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45753 spi_out.addr[0]
.sym 45754 spi_out.addr[1]
.sym 45755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 45756 CLK$SB_IO_IN_$glb_clk
.sym 45758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 45760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 45761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 45763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 45764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 45765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45769 fft_block.sel_in
.sym 45775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 45784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 45785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 45786 spi_out.addr[3]
.sym 45787 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 45788 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 45789 spi_out.addr[1]
.sym 45790 spi_out.addr[0]
.sym 45791 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 45792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_I2_O[3]
.sym 45793 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 45799 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 45801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 45802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 45803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45804 fft_block.counter_N[0]
.sym 45805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 45806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 45809 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 45810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 45811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 45812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 45813 fft_block.counter_N[2]
.sym 45815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 45816 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 45817 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 45820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 45821 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 45823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 45825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 45826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 45827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 45828 fft_block.counter_N[1]
.sym 45829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 45830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 45832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 45833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 45835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 45838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 45839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 45840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 45841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 45844 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 45845 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 45846 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 45847 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 45850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 45852 fft_block.counter_N[0]
.sym 45853 fft_block.counter_N[1]
.sym 45856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 45857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 45858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 45859 fft_block.counter_N[2]
.sym 45862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 45863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 45865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45868 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 45869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 45870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 45871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 45874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 45877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 45881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 45882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45883 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 45884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 45885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 45887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 45888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 45901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[3]
.sym 45902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 45904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 45905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 45907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 45912 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 45913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 45914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 45915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[3]
.sym 45927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[2]
.sym 45928 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 45929 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 45930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[2]
.sym 45931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[0]
.sym 45932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 45935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[1]
.sym 45937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 45938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 45941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 45944 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 45945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 45946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 45948 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 45949 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 45950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 45953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 45955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 45958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 45961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 45962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 45967 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 45968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 45970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 45974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[0]
.sym 45975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[2]
.sym 45976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[1]
.sym 45979 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 45980 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 45981 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 45982 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 45985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[2]
.sym 45986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 45987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[3]
.sym 45992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 45993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 45994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 45998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 46000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 46002 CLK$SB_IO_IN_$glb_clk
.sym 46004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 46005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 46006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 46007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 46008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 46009 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 46010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 46011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 46021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 46025 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 46031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 46032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 46033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 46034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 46035 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 46036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 46039 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 46046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 46047 fft_block.counter_N[2]
.sym 46048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 46049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 46051 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[0]
.sym 46054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 46055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 46057 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 46059 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 46060 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[1]
.sym 46063 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 46064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 46065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 46066 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 46067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 46069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[3]
.sym 46072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[2]
.sym 46073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46074 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 46075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 46078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 46079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 46080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46085 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 46086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 46087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 46091 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 46093 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 46096 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 46097 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 46098 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 46099 fft_block.counter_N[2]
.sym 46103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 46105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 46108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 46109 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[1]
.sym 46110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[3]
.sym 46111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[2]
.sym 46114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 46116 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[0]
.sym 46117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 46120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 46122 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 46127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 46128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 46129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 46130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[2]
.sym 46131 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46132 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 46133 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[2]
.sym 46134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 46139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 46143 fft_block.counter_N[2]
.sym 46146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 46151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 46152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 46153 fft_block.counter_N[0]
.sym 46154 spi_out.addr[3]
.sym 46155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 46156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 46159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 46160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 46161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 46168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 46171 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[3]
.sym 46173 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 46175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[1]
.sym 46176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[0]
.sym 46177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 46178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 46179 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 46180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46181 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 46182 w_fft_out[26]
.sym 46183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[1]
.sym 46184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 46185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 46187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 46192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 46193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 46195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 46197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 46198 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[2]
.sym 46199 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[1]
.sym 46202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[0]
.sym 46204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[1]
.sym 46207 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 46208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 46209 w_fft_out[26]
.sym 46210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 46213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 46214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 46215 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 46216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 46220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 46225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 46226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[0]
.sym 46227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[1]
.sym 46228 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 46231 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[3]
.sym 46232 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 46233 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[2]
.sym 46234 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[1]
.sym 46237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 46238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 46239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 46240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 46244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 46245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 46246 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 46250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 46251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 46252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 46253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 46254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 46255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 46256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 46257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 46263 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 46267 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[0]
.sym 46268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46270 w_fft_out[26]
.sym 46273 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 46276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 46279 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 46282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 46283 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 46291 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 46293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 46294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 46295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 46297 spi_out.addr[0]
.sym 46298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 46299 spi_out.addr[2]
.sym 46300 spi_out.addr[1]
.sym 46301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 46302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 46303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46304 fft_block.counter_N[2]
.sym 46305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 46306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 46310 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 46312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 46314 spi_out.addr[3]
.sym 46315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 46316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 46320 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 46321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 46322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 46324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 46325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 46326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 46327 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 46330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 46331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 46332 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 46333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 46336 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 46337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 46338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 46339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 46342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 46344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 46345 fft_block.counter_N[2]
.sym 46348 spi_out.addr[1]
.sym 46349 spi_out.addr[3]
.sym 46350 spi_out.addr[0]
.sym 46351 spi_out.addr[2]
.sym 46355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 46356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 46357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 46360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 46361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 46363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 46366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 46367 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 46368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 46369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 46373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 46374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 46375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 46376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 46377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 46378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 46380 spi_out.send_data[7]
.sym 46381 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 46386 PIN_21$SB_IO_OUT
.sym 46387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 46389 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 46390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 46392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 46397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 46399 fft_block.counter_N[0]
.sym 46408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 46416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 46417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 46418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 46420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 46421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 46424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 46425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 46426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 46429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 46430 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 46431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 46432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 46433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 46436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 46437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 46439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 46441 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 46444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 46445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 46447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 46449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 46453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 46454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 46455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 46456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 46459 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 46460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 46461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 46462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 46465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 46466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 46467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 46468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 46471 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 46472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 46473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 46477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 46478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 46479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 46480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 46484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 46485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 46486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 46489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 46490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 46492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 46494 CLK$SB_IO_IN_$glb_clk
.sym 46498 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 46500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 46501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46508 spi_out.addr[2]
.sym 46511 spi_out.addr[3]
.sym 46512 spi_out.send_data[6]
.sym 46513 spi_out.addr[0]
.sym 46514 spi_out.addr[1]
.sym 46515 spi_out.addr[2]
.sym 46516 spi_out.addr[0]
.sym 46517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 46529 fft_block.w_fft_in[8]
.sym 46539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 46540 fft_block.reg_stage.w_input_regs[91]
.sym 46542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 46545 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 46547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 46548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[14]
.sym 46551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 46554 fft_block.counter_N[0]
.sym 46555 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 46556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 46557 fft_block.counter_N[1]
.sym 46560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 46562 fft_block.counter_N[0]
.sym 46563 fft_block.counter_N[2]
.sym 46564 fft_block.reg_stage.w_input_regs[27]
.sym 46565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 46571 fft_block.counter_N[2]
.sym 46572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 46573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 46576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[14]
.sym 46578 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 46579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 46582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46584 fft_block.reg_stage.w_input_regs[27]
.sym 46585 fft_block.reg_stage.w_input_regs[91]
.sym 46589 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 46591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 46594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[14]
.sym 46595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 46597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 46600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46601 fft_block.counter_N[0]
.sym 46602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 46603 fft_block.counter_N[1]
.sym 46606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46608 fft_block.reg_stage.w_input_regs[27]
.sym 46609 fft_block.reg_stage.w_input_regs[91]
.sym 46612 fft_block.counter_N[0]
.sym 46613 fft_block.counter_N[1]
.sym 46614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 46615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 46616 fft_block.start_calc_$glb_ce
.sym 46617 CLK$SB_IO_IN_$glb_clk
.sym 46620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 46621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 46622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 46623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 46624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 46625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 46631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 46632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 46633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 46634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 46639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 46643 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I3[3]
.sym 46662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 46668 fft_block.w_fft_in[11]
.sym 46672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 46673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 46677 fft_block.counter_N[2]
.sym 46682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 46713 fft_block.w_fft_in[11]
.sym 46717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 46718 fft_block.counter_N[2]
.sym 46719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 46720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 46739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 46740 CLK$SB_IO_IN_$glb_clk
.sym 46743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 46744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 46745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 46748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 46754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 46755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 46758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 46761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 46764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 46765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 46766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 46767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 46769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 46771 fft_block.reg_stage.w_input_regs[22]
.sym 46773 fft_block.reg_stage.w_input_regs[29]
.sym 46776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 46784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 46786 fft_block.reg_stage.w_input_regs[25]
.sym 46787 fft_block.w_fft_in[10]
.sym 46794 fft_block.reg_stage.w_input_regs[91]
.sym 46796 fft_block.reg_stage.w_input_regs[24]
.sym 46799 fft_block.w_fft_in[8]
.sym 46802 fft_block.reg_stage.w_input_regs[27]
.sym 46803 fft_block.reg_stage.w_input_regs[90]
.sym 46808 fft_block.reg_stage.w_input_regs[88]
.sym 46810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 46818 fft_block.reg_stage.w_input_regs[90]
.sym 46825 fft_block.w_fft_in[8]
.sym 46830 fft_block.reg_stage.w_input_regs[88]
.sym 46834 fft_block.reg_stage.w_input_regs[25]
.sym 46835 fft_block.reg_stage.w_input_regs[88]
.sym 46836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 46837 fft_block.reg_stage.w_input_regs[24]
.sym 46842 fft_block.w_fft_in[10]
.sym 46849 fft_block.reg_stage.w_input_regs[91]
.sym 46858 fft_block.reg_stage.w_input_regs[27]
.sym 46862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 46863 CLK$SB_IO_IN_$glb_clk
.sym 46865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 46866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 46868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 46869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 46870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 46871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 46872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 46880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 46886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 46893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 46894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 46895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 46898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 46908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 46911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 46914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 46915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 46920 fft_block.reg_stage.w_input_regs[95]
.sym 46926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 46936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 46937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 46938 $nextpnr_ICESTORM_LC_24$O
.sym 46941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 46944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 46946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 46948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 46950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 46952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 46954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 46956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 46959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 46960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 46962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 46965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 46966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 46968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 46970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 46972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 46974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 46976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 46978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 46981 fft_block.reg_stage.w_input_regs[95]
.sym 46984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 46989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 46990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 46991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 46992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 46995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 47003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 47010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 47029 fft_block.reg_stage.w_input_regs[90]
.sym 47034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 47039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 47042 fft_block.reg_stage.w_input_regs[26]
.sym 47047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 47048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47049 fft_block.reg_stage.w_input_regs[21]
.sym 47055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 47058 fft_block.start_calc
.sym 47062 fft_block.reg_stage.w_input_regs[26]
.sym 47064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 47065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 47068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 47069 fft_block.reg_stage.w_input_regs[21]
.sym 47070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 47074 fft_block.reg_stage.w_input_regs[21]
.sym 47075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 47077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 47086 fft_block.reg_stage.w_input_regs[26]
.sym 47088 fft_block.reg_stage.w_input_regs[90]
.sym 47089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47095 fft_block.start_calc
.sym 47098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 47100 fft_block.reg_stage.w_input_regs[26]
.sym 47101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 47104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 47105 fft_block.reg_stage.w_input_regs[90]
.sym 47107 fft_block.reg_stage.w_input_regs[26]
.sym 47108 fft_block.start_calc_$glb_ce
.sym 47109 CLK$SB_IO_IN_$glb_clk
.sym 47127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 47128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 47130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 47133 fft_block.reg_stage.w_input_regs[27]
.sym 47134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 48320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 48321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 48323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 48324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 48325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 48332 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 48446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 48450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 48451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 48452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 48457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 48459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 48489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 48490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 48494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 48502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 48505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 48506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 48508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 48510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 48512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 48525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[2]
.sym 48526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 48528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 48529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 48530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 48534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 48535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 48536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 48537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 48538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 48539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 48540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 48541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 48542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 48543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 48551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 48552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 48553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 48554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 48556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 48557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 48558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 48559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 48562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 48563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 48564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 48565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 48571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 48574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 48575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 48577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 48580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 48581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 48582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 48583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 48586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 48587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 48588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 48589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[2]
.sym 48592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 48595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 48598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 48599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 48600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 48601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 48602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 48603 CLK$SB_IO_IN_$glb_clk
.sym 48605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 48606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 48607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 48608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 48609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 48610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 48611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 48612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 48615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 48622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 48628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 48633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 48636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 48639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 48653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 48657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 48660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 48663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[1]
.sym 48666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[0]
.sym 48668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 48669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 48670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 48671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 48673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[1]
.sym 48675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 48677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 48681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 48688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 48697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 48704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 48706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 48710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 48715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[1]
.sym 48716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[1]
.sym 48717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[0]
.sym 48718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 48722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 48725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 48726 CLK$SB_IO_IN_$glb_clk
.sym 48730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 48731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[1]
.sym 48732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[0]
.sym 48733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 48734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 48735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 48741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 48742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 48743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 48745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 48746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 48748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 48749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 48754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 48756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 48762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 48775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 48776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 48780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 48784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 48799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 48805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 48811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 48815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 48840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 48848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 48849 CLK$SB_IO_IN_$glb_clk
.sym 48851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 48854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 48855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 48858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 48864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 48866 fft_block.reg_stage.w_c_reg[25]
.sym 48867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 48868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 48872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 48877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 48879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 48880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[2]
.sym 48882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 48883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 48884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 48894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 48917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 48925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 48971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 48972 CLK$SB_IO_IN_$glb_clk
.sym 48974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 48975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 48976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 48978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 48979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 48980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 48981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 48984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 48986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 48992 fft_block.reg_stage.w_cps_in[4]
.sym 48994 fft_block.reg_stage.w_cms_in[7]
.sym 48998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 48999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 49000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 49002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 49003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 49004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 49005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 49006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 49016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 49017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 49018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 49020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 49026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 49028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 49035 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 49039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 49040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[2]
.sym 49041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 49042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 49054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 49055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[2]
.sym 49056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 49066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 49067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 49069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 49072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 49074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 49075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 49078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 49079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 49085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 49086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 49094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 49095 CLK$SB_IO_IN_$glb_clk
.sym 49096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 49098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[1]
.sym 49099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 49101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 49102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 49103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 49104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[6]
.sym 49107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 49110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 49111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 49114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 49119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 49120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 49123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 49124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 49126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49130 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 49131 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 49132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 49138 fft_block.reg_stage.w_cms_reg[18]
.sym 49140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 49147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 49150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 49157 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 49158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 49162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 49164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 49165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 49166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 49167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 49169 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 49174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 49178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 49179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 49180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 49186 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 49192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 49198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 49202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 49207 fft_block.reg_stage.w_cms_reg[18]
.sym 49215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 49217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 49218 CLK$SB_IO_IN_$glb_clk
.sym 49219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 49220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 49221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 49222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 49223 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 49224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 49225 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 49226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 49227 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 49236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 49241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 49245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 49246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 49247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 49249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 49251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 49254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 49255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 49264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 49265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 49266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_I2_O[2]
.sym 49267 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 49268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 49269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 49270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 49272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 49276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 49285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 49287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_I2_O[3]
.sym 49289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49290 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 49291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 49292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 49295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 49296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 49297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 49306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 49308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 49309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 49312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_I2_O[2]
.sym 49313 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 49314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_I2_O[3]
.sym 49315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 49324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 49325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 49326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 49330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 49332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 49333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 49336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 49338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 49339 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 49341 CLK$SB_IO_IN_$glb_clk
.sym 49343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 49344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 49345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 49346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 49347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]
.sym 49349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 49350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 49353 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 49354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 49357 spi_out.send_data[0]
.sym 49358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 49363 spi_out.send_data[3]
.sym 49364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 49365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 49366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 49367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 49368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49371 fft_block.start_calc
.sym 49372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 49373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 49374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 49375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 49377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 49384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 49386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 49388 fft_block.counter_N[0]
.sym 49390 fft_block.counter_N[1]
.sym 49394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 49396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49397 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 49398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 49400 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 49402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 49403 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 49404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 49407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 49408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 49410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 49411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 49412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49418 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 49420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 49429 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 49430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 49436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 49437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49438 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 49441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 49442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 49443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 49444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 49450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 49454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 49459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49460 fft_block.counter_N[0]
.sym 49461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49462 fft_block.counter_N[1]
.sym 49463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 49464 CLK$SB_IO_IN_$glb_clk
.sym 49467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 49468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 49469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 49470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 49472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 49473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 49480 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 49482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 49484 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 49485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 49486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 49488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1]
.sym 49491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 49492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 49496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 49499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 49510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 49513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 49516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 49517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 49521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 49525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 49528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 49534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 49535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 49546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 49549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 49553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 49554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 49558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 49564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 49565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 49567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 49573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 49579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 49582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 49584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 49585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 49586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 49587 CLK$SB_IO_IN_$glb_clk
.sym 49589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 49590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 49591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 49592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 49594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 49596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 49599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 49604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 49605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 49606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 49613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 49614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 49616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 49618 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 49619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 49621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 49622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 49623 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 49631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 49634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 49638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 49641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 49643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 49645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 49649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 49653 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 49654 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 49657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 49660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[0]
.sym 49663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 49664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 49669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[0]
.sym 49670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 49671 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 49672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 49675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 49676 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 49677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 49678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[0]
.sym 49682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 49683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 49687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 49688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 49696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 49700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 49709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 49710 CLK$SB_IO_IN_$glb_clk
.sym 49712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 49714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 49718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 49725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 49736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 49737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 49738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49740 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 49741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 49743 spi_out.addr[2]
.sym 49744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 49745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 49746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 49747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 49753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 49756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 49758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 49759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 49760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 49763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 49764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 49765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 49767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 49768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 49769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 49771 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 49773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 49777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 49778 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 49779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 49783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 49786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 49792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 49794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 49798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 49799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 49800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 49801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 49804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 49805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 49806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 49811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 49812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 49816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 49818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 49819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 49822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 49823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 49824 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 49825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 49829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 49830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 49831 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 49832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 49833 CLK$SB_IO_IN_$glb_clk
.sym 49836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[1]
.sym 49837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[2]
.sym 49838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 49839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 49840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 49841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[6]
.sym 49842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 49847 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 49859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 49860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 49865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 49866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 49867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 49869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 49878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 49881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 49882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 49883 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 49884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 49886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 49887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 49893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 49897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 49899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 49900 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 49906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 49907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 49910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 49912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 49915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 49916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 49917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 49918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 49922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 49927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 49928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 49929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 49930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 49933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49934 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 49935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 49936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 49939 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 49940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 49942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 49946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 49951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 49952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 49955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 49956 CLK$SB_IO_IN_$glb_clk
.sym 49958 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[2]
.sym 49959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 49960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 49961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 49962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 49963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 49964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[14]
.sym 49965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 49974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 49979 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 49982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 49984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 49993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 50001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 50003 spi_out.addr[0]
.sym 50004 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 50005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 50007 spi_out.addr[3]
.sym 50008 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 50009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 50011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 50013 spi_out.addr[2]
.sym 50014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 50016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 50017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 50019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 50024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 50026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 50027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 50029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 50035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 50039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 50041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 50045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 50046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 50047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 50050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 50051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 50052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 50053 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 50056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 50057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 50058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 50059 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 50068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 50074 spi_out.addr[2]
.sym 50075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 50076 spi_out.addr[3]
.sym 50077 spi_out.addr[0]
.sym 50078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 50079 CLK$SB_IO_IN_$glb_clk
.sym 50081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 50085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 50087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 50088 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 50094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 50099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 50103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 50105 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 50106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 50107 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 50109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 50110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 50113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 50114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 50123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 50125 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 50127 spi_out.addr[3]
.sym 50128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 50131 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 50132 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 50133 spi_out.addr[0]
.sym 50136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 50137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 50141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 50142 spi_out.addr[2]
.sym 50144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 50150 spi_out.addr[1]
.sym 50152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 50153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 50156 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 50158 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 50161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 50164 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 50167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 50168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 50173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 50175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 50176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50180 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 50182 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 50185 spi_out.addr[3]
.sym 50186 spi_out.addr[2]
.sym 50187 spi_out.addr[1]
.sym 50188 spi_out.addr[0]
.sym 50191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 50192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 50193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 50194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 50197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 50198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50199 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 50200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 50204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 50205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50206 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 50207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 50208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 50209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 50211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I3[3]
.sym 50217 spi_out.addr[1]
.sym 50220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 50221 spi_out.addr[0]
.sym 50223 spi_out.addr[3]
.sym 50225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 50227 spi_out.addr[0]
.sym 50228 spi_out.addr[2]
.sym 50229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 50230 spi_out.addr[3]
.sym 50231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 50232 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 50233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 50234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 50235 spi_out.addr[2]
.sym 50236 spi_out.addr[1]
.sym 50237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 50238 spi_out.addr[0]
.sym 50239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 50247 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 50249 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 50250 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 50251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 50252 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 50253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 50254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 50255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 50256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 50257 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 50258 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 50259 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 50260 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 50261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 50262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 50263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 50266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50269 fft_block.counter_N[1]
.sym 50270 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 50271 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 50272 fft_block.counter_N[0]
.sym 50273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 50275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 50279 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 50280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 50281 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 50284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 50285 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 50286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 50290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 50291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 50292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 50293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 50296 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 50297 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 50298 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 50299 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 50302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50304 fft_block.counter_N[0]
.sym 50305 fft_block.counter_N[1]
.sym 50308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 50309 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 50310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 50311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 50314 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 50315 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 50316 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 50317 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 50320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 50322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 50323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 50327 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 50328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 50329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 50331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 50332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 50342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 50343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 50344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 50353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 50358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 50368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 50370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 50371 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 50372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 50373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 50375 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 50376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 50377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 50379 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 50380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 50381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 50383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 50384 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 50385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 50389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 50391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 50392 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 50394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 50397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 50399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 50402 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 50403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 50404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 50408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 50409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 50413 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 50414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 50415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50416 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 50419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 50420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 50425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 50426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 50427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 50428 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 50432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 50433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 50434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 50437 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 50438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 50439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 50440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 50443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 50444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 50445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 50446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 50452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 50453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 50456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 50457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 50462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 50464 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 50465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 50466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 50471 fft_block.reg_stage.w_input_regs[99]
.sym 50473 spi_out.addr[3]
.sym 50474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 50491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 50492 spi_out.addr[1]
.sym 50493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 50495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 50496 spi_out.addr[2]
.sym 50497 spi_out.addr[3]
.sym 50498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 50500 fft_block.counter_N[0]
.sym 50501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 50502 spi_out.addr[0]
.sym 50503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 50504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 50505 fft_block.counter_N[1]
.sym 50506 spi_out.addr[2]
.sym 50507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 50508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 50509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 50515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 50516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 50519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 50524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 50525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 50526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 50527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 50530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 50531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 50532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50536 fft_block.counter_N[0]
.sym 50537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 50538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50539 fft_block.counter_N[1]
.sym 50542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50543 spi_out.addr[3]
.sym 50544 spi_out.addr[2]
.sym 50545 spi_out.addr[0]
.sym 50548 spi_out.addr[2]
.sym 50549 spi_out.addr[1]
.sym 50550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 50555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 50557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 50561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 50562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 50567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 50568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 50569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 50571 CLK$SB_IO_IN_$glb_clk
.sym 50573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 50574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 50575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 50577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 50579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 50580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 50586 fft_block.counter_N[0]
.sym 50587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 50590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 50591 w_fft_out[34]
.sym 50593 fft_block.counter_N[1]
.sym 50594 spi_out.addr[2]
.sym 50596 spi_out.addr[3]
.sym 50602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 50618 spi_out.addr[3]
.sym 50619 fft_block.counter_N[1]
.sym 50620 fft_block.counter_N[0]
.sym 50622 spi_out.addr[0]
.sym 50623 spi_out.addr[1]
.sym 50625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50640 spi_out.addr[2]
.sym 50644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50659 spi_out.addr[1]
.sym 50660 spi_out.addr[2]
.sym 50661 spi_out.addr[3]
.sym 50662 spi_out.addr[0]
.sym 50671 fft_block.counter_N[0]
.sym 50672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50674 fft_block.counter_N[1]
.sym 50679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 50697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 50698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 50700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 50701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 50702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 50703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 50709 spi_out.addr[1]
.sym 50713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 50714 spi_out.addr[3]
.sym 50715 fft_block.counter_N[1]
.sym 50716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 50717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 50718 spi_out.addr[0]
.sym 50720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 50724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 50726 spi_out.addr[2]
.sym 50737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 50738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 50739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 50741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 50742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 50747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 50749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 50755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 50756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 50757 fft_block.reg_stage.w_input_regs[30]
.sym 50758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 50763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 50765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 50766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 50777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 50778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 50783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 50784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 50788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 50789 fft_block.reg_stage.w_input_regs[30]
.sym 50790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 50795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 50797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 50800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 50801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 50802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 50803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 50807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 50816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 50817 CLK$SB_IO_IN_$glb_clk
.sym 50818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 50819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 50820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 50821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 50822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 50823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 50824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 50825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 50826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 50833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 50834 spi_out.addr[0]
.sym 50838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 50840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 50841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 50842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 50843 fft_block.reg_stage.w_input_regs[30]
.sym 50844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 50846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 50848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 50849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 50852 fft_block.reg_stage.w_input_regs[23]
.sym 50853 fft_block.start_calc
.sym 50861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 50880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 50881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 50882 fft_block.reg_stage.w_input_regs[29]
.sym 50887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 50889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 50902 fft_block.reg_stage.w_input_regs[29]
.sym 50905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 50907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 50911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 50914 fft_block.reg_stage.w_input_regs[29]
.sym 50929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 50931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 50939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 50940 CLK$SB_IO_IN_$glb_clk
.sym 50941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[2]
.sym 50943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 50944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 50945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[2]
.sym 50946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 50947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[3]
.sym 50948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 50949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 50955 spi_out.addr[2]
.sym 50959 spi_out.addr[3]
.sym 50965 spi_out.addr[1]
.sym 50984 fft_block.reg_stage.w_input_regs[22]
.sym 50985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 50986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 50987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 50990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 50994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 50995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 51001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 51002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 51005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 51006 fft_block.reg_stage.w_input_regs[27]
.sym 51007 fft_block.reg_stage.w_input_regs[28]
.sym 51008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 51011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 51012 fft_block.reg_stage.w_input_regs[23]
.sym 51016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 51017 fft_block.reg_stage.w_input_regs[28]
.sym 51018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 51023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 51024 fft_block.reg_stage.w_input_regs[28]
.sym 51025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 51028 fft_block.reg_stage.w_input_regs[23]
.sym 51029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 51031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 51034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 51036 fft_block.reg_stage.w_input_regs[27]
.sym 51037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 51040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 51046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 51048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 51049 fft_block.reg_stage.w_input_regs[23]
.sym 51055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 51058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 51059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 51060 fft_block.reg_stage.w_input_regs[22]
.sym 51062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 51063 CLK$SB_IO_IN_$glb_clk
.sym 51065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 51066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 51067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_5_O[0]
.sym 51068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 51069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 51070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 51071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 51072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_5_O[1]
.sym 51081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 51082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 51083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 51111 fft_block.reg_stage.w_input_regs[27]
.sym 51112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 51113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 51114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 51115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 51116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 51117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 51118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 51120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 51124 fft_block.reg_stage.w_input_regs[22]
.sym 51126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 51128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 51133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 51145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 51146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 51152 fft_block.reg_stage.w_input_regs[27]
.sym 51153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 51154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 51157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 51159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 51160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 51164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 51165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 51166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 51181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 51182 fft_block.reg_stage.w_input_regs[22]
.sym 51184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 51185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 51186 CLK$SB_IO_IN_$glb_clk
.sym 51196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 51201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 51204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 51205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 51208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 51209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 51210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 51211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 51216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 51341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 52365 CLK$SB_IO_IN
.sym 52397 fft_block.reg_stage.w_cps_reg[26]
.sym 52399 fft_block.reg_stage.w_cps_reg[25]
.sym 52400 fft_block.reg_stage.w_cps_reg[18]
.sym 52441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 52443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 52448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 52455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 52456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 52459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 52463 fft_block.reg_stage.w_cps_reg[26]
.sym 52464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 52483 fft_block.reg_stage.w_cps_reg[26]
.sym 52484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 52485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 52488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 52489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 52490 fft_block.reg_stage.w_cps_reg[26]
.sym 52500 fft_block.reg_stage.w_cps_reg[26]
.sym 52501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 52502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 52507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 52508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 52509 fft_block.reg_stage.w_cps_reg[26]
.sym 52512 fft_block.reg_stage.w_cps_reg[26]
.sym 52513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 52514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 52516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 52517 CLK$SB_IO_IN_$glb_clk
.sym 52523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 52529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 52530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 52539 fft_block.reg_stage.w_cps_in[7]
.sym 52541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 52554 fft_block.reg_stage.w_cps_in[8]
.sym 52571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 52578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 52580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 52587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 52589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 52600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 52603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 52605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 52606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 52608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 52609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 52611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 52613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 52616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 52617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 52624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 52625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 52628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 52633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 52635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 52636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 52642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 52645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 52647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 52652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 52659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 52663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 52669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 52672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 52677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 52679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 52680 CLK$SB_IO_IN_$glb_clk
.sym 52682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 52683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 52684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 52686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 52687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 52689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 52691 fft_block.start_calc
.sym 52692 fft_block.start_calc
.sym 52696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 52697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 52705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 52706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 52708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 52709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 52711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 52714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 52715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 52716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 52723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 52724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 52728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 52729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 52731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 52734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 52735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 52737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 52743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 52744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 52746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 52747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 52748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 52750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 52752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 52753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 52756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 52759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 52762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 52764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 52768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 52770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 52771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 52774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 52776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 52781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 52782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 52783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 52787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 52793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 52794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 52795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 52799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 52800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 52801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 52802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 52803 CLK$SB_IO_IN_$glb_clk
.sym 52804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 52805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 52807 fft_block.reg_stage.w_cms_reg[18]
.sym 52808 fft_block.reg_stage.w_cms_reg[25]
.sym 52809 fft_block.reg_stage.w_cps_reg[22]
.sym 52810 fft_block.reg_stage.w_cms_reg[19]
.sym 52811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 52819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 52821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 52822 fft_block.reg_stage.w_c_reg[17]
.sym 52824 fft_block.reg_stage.w_cms_in[1]
.sym 52825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 52827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 52828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 52834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 52835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 52837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 52840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 52849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 52851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 52853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 52854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 52855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 52857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 52876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 52892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 52899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 52906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 52909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 52916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 52924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 52925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 52926 CLK$SB_IO_IN_$glb_clk
.sym 52928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 52929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 52930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 52931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 52933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 52939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 52940 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 52941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 52942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 52946 fft_block.reg_stage.w_cms_in[1]
.sym 52947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 52948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 52949 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 52952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 52953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 52954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 52957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 52960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 52969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 52971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 52975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 52980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 52986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 52992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 52993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 53004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 53005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 53022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 53026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 53028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 53044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 53048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 53049 CLK$SB_IO_IN_$glb_clk
.sym 53051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[0]
.sym 53052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 53053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 53054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 53055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[1]
.sym 53056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 53058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 53062 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 53063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 53064 fft_block.reg_stage.w_cps_reg[17]
.sym 53066 fft_block.reg_stage.w_cms_reg[16]
.sym 53070 fft_block.reg_stage.w_cps_in[7]
.sym 53072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 53073 fft_block.reg_stage.w_cms_in[0]
.sym 53074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 53075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 53076 $PACKER_VCC_NET
.sym 53077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 53079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 53081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 53082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 53083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 53086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 53092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 53095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 53096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 53099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 53102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 53103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 53104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 53105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 53106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 53109 fft_block.start_calc
.sym 53110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 53111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 53113 fft_block.reg_stage.w_c_reg[25]
.sym 53115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 53116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 53119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 53121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 53125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 53126 fft_block.reg_stage.w_c_reg[25]
.sym 53128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 53131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 53140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 53143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 53149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 53150 fft_block.reg_stage.w_c_reg[25]
.sym 53151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 53155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 53156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 53157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 53158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 53163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 53164 fft_block.start_calc
.sym 53167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 53168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 53169 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 53170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 53171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 53172 CLK$SB_IO_IN_$glb_clk
.sym 53174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 53177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 53178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 53180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 53186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 53187 fft_block.reg_stage.w_cps_in[8]
.sym 53194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 53201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 53207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 53217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 53219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53223 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53225 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 53236 $PACKER_VCC_NET
.sym 53237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53247 $nextpnr_ICESTORM_LC_15$O
.sym 53250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 53253 $nextpnr_ICESTORM_LC_16$I3
.sym 53256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 53259 $nextpnr_ICESTORM_LC_16$COUT
.sym 53261 $PACKER_VCC_NET
.sym 53263 $nextpnr_ICESTORM_LC_16$I3
.sym 53265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 53267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 53271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 53273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 53277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 53279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 53283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 53285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 53289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 53291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 53297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 53298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 53299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 53300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 53303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 53304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 53306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[2]
.sym 53309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53311 fft_block.start_calc
.sym 53312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[2]
.sym 53313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 53314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 53317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 53319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 53322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 53323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 53327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 53331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 53332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 53333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 53338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 53347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 53350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 53354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 53356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 53359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 53361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 53365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 53370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 53372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 53374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 53376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 53378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 53380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 53382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 53385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 53386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 53388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 53390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 53392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 53394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 53397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 53398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 53400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 53403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 53404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 53406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 53408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 53410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 53414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 53416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 53420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 53421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[0]
.sym 53422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 53423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[2]
.sym 53425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 53426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[1]
.sym 53427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 53433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 53437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 53439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 53440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 53441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 53442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 53443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 53444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 53445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 53446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 53448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 53449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 53450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 53452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 53453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 53454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 53455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 53461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 53462 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 53463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 53464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 53471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 53472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 53473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53475 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 53476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 53485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 53487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 53491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 53492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 53495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 53500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 53502 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 53503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 53507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 53512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 53515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 53518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 53519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 53520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 53524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 53526 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 53527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 53533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 53539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 53540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 53541 CLK$SB_IO_IN_$glb_clk
.sym 53543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 53544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 53545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 53546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 53547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 53550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 53560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 53562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 53564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 53565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 53566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 53567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 53568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 53569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 53573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 53586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 53592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 53598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 53601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 53611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 53612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 53613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 53614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 53625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 53630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 53632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 53637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 53644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 53653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 53660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 53661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 53663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 53664 CLK$SB_IO_IN_$glb_clk
.sym 53669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 53680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 53682 spi_out.send_data[1]
.sym 53683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 53687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 53688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 53692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 53695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 53698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 53699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 53711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 53712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 53713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 53718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 53725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 53728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 53733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 53740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 53749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 53755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 53758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 53772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 53785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 53786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 53787 CLK$SB_IO_IN_$glb_clk
.sym 53789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 53793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 53794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 53796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 53810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 53812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 53820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 53822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 53841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 53845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 53852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 53858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 53863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 53878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 53899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 53909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 53910 CLK$SB_IO_IN_$glb_clk
.sym 53912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 53913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 53915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 53916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 53917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 53918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 53929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 53937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[14]
.sym 53938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 53940 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 53942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 53943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 53944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 53945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 53957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 53961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 53968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 53978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53985 $nextpnr_ICESTORM_LC_29$O
.sym 53987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 53991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 53993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 53997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 53999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 54001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 54003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 54005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 54007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 54009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 54011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 54013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 54015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 54017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 54019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 54021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 54023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 54025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 54027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 54029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 54031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 54035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 54036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 54037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 54038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 54039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 54040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54041 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[0]
.sym 54042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 54050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 54062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 54066 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[0]
.sym 54068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 54069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 54071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 54085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 54088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 54090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 54093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 54097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 54098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 54099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 54105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 54108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 54110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 54112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 54114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 54117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 54118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 54120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 54123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 54124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 54126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 54129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 54130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 54132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 54134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 54136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 54138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 54141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 54142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 54145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 54148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 54152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 54158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 54159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 54160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 54161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 54162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 54163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[0]
.sym 54164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 54165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 54167 fft_block.start_calc
.sym 54171 spi_out.addr[3]
.sym 54172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[0]
.sym 54182 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 54183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 54185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 54191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 54192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 54193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 54199 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[2]
.sym 54205 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[0]
.sym 54206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 54216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 54217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 54219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 54220 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 54228 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 54229 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 54232 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[0]
.sym 54233 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 54234 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[2]
.sym 54235 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 54240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 54257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 54268 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 54274 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 54275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 54277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 54281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 54283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54284 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[0]
.sym 54285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 54286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 54287 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 54301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 54302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 54303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 54308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 54309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 54310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 54312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 54314 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 54315 spi_out.addr[0]
.sym 54325 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 54332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 54333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 54338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 54339 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 54342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 54343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 54345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 54346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 54347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 54352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 54353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I3[3]
.sym 54355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 54358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 54361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 54362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 54363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 54369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 54370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 54373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 54374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 54379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 54380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 54381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I3[3]
.sym 54382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 54385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 54387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 54388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 54391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 54392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 54397 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 54399 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 54404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 54405 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 54408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 54410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 54416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 54417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 54418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 54426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 54428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 54429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[14]
.sym 54430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 54433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 54434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 54436 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 54437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 54448 spi_out.addr[2]
.sym 54449 spi_out.addr[1]
.sym 54450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54451 spi_out.addr[3]
.sym 54452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 54455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 54456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 54457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 54458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 54459 spi_out.addr[0]
.sym 54460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 54461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 54462 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 54465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 54469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 54472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 54473 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 54478 spi_out.addr[1]
.sym 54479 spi_out.addr[0]
.sym 54480 spi_out.addr[3]
.sym 54481 spi_out.addr[2]
.sym 54484 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 54486 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 54490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 54491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 54493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 54497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 54505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 54509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 54510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 54514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 54515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 54516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 54517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 54522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 54524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 54525 CLK$SB_IO_IN_$glb_clk
.sym 54527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 54530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 54531 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 54533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 54534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 54535 fft_block.reg_stage.w_input_regs[35]
.sym 54541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54549 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 54551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 54568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 54573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 54575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 54576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 54579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 54580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 54586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 54590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 54591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 54593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 54594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 54596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 54597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 54599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 54616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 54619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 54620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 54621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 54622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 54632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 54633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 54638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 54640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 54643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 54644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 54645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 54646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 54647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 54648 CLK$SB_IO_IN_$glb_clk
.sym 54649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 54650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 54651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 54652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 54653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 54654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 54655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 54656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 54657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 54663 spi_out.addr[2]
.sym 54665 spi_out.addr[0]
.sym 54667 spi_out.addr[3]
.sym 54668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 54672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 54673 spi_out.addr[1]
.sym 54678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 54682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 54696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 54697 fft_block.reg_stage.w_input_regs[31]
.sym 54698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 54701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 54702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 54706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 54710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 54716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 54721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 54727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 54732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 54736 fft_block.reg_stage.w_input_regs[31]
.sym 54737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 54739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 54748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 54762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 54768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 54770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 54771 CLK$SB_IO_IN_$glb_clk
.sym 54774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 54775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 54776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 54777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 54778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 54779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 54780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 54781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 54786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 54787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 54791 fft_block.start_calc
.sym 54794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 54796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 54798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 54799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 54802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 54806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 54816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 54817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 54818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 54820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 54823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 54824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 54826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 54827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 54830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 54831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 54832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 54834 fft_block.reg_stage.w_input_regs[30]
.sym 54835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 54836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 54838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 54839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 54840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 54841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 54842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 54843 fft_block.reg_stage.w_input_regs[31]
.sym 54848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 54849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 54856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 54859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 54860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 54861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 54862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 54865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 54866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 54868 fft_block.reg_stage.w_input_regs[30]
.sym 54871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 54872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 54873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 54874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 54877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 54878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 54879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 54880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 54885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 54886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 54889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 54890 fft_block.reg_stage.w_input_regs[31]
.sym 54892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 54893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 54894 CLK$SB_IO_IN_$glb_clk
.sym 54896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 54897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 54899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 54901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 54902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 54903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 54920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 54921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 54925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 54926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 54927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 54928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 54929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 54930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 54937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 54941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 54942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 54945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 54949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 54950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 54951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 54952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 54955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 54957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 54958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 54959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 54960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 54961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 54963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 54964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 54967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 54968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 54970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 54972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 54973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 54976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 54977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 54978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 54982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 54983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 54984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 54988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 54990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 54994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 54995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 54996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 55000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 55002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 55003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 55007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 55008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 55009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 55013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 55016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 55017 CLK$SB_IO_IN_$glb_clk
.sym 55019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 55020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 55021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 55022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 55023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 55024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 55025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 55026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 55039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 55040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 55043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 55044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 55046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 55048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 55049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 55051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 55060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 55061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 55062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 55063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 55064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 55065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[3]
.sym 55066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 55067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 55068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[2]
.sym 55069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 55070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 55071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 55073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 55074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 55075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 55076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 55078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 55080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 55086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 55088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 55090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 55093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 55094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 55095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 55096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[3]
.sym 55099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 55100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 55101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 55107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 55111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[3]
.sym 55112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 55113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[2]
.sym 55114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 55117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 55123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 55124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 55125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 55126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 55130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 55131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 55135 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 55136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 55137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 55139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 55140 CLK$SB_IO_IN_$glb_clk
.sym 55142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 55143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 55144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 55145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 55146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 55147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 55148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 55149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 55155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 55157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 55158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 55161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 55183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 55185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 55186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[2]
.sym 55188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 55191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 55193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_5_O[0]
.sym 55194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 55196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 55197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 55198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_5_O[1]
.sym 55199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 55204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 55205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 55208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 55209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 55210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 55211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 55219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 55222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 55223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 55224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[2]
.sym 55225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 55228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 55229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 55230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 55231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 55236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 55240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 55241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_5_O[0]
.sym 55242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_5_O[1]
.sym 55249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 55255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 55258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 55259 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 55260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 55261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 55262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 55263 CLK$SB_IO_IN_$glb_clk
.sym 55281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 55282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 55284 fft_block.start_calc
.sym 55285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 55286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 55287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 56478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 56516 fft_block.reg_stage.w_cps_in[0]
.sym 56521 fft_block.reg_stage.w_cps_in[7]
.sym 56529 fft_block.reg_stage.w_cps_in[8]
.sym 56532 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 56561 fft_block.reg_stage.w_cps_in[8]
.sym 56572 fft_block.reg_stage.w_cps_in[7]
.sym 56578 fft_block.reg_stage.w_cps_in[0]
.sym 56593 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 56594 CLK$SB_IO_IN_$glb_clk
.sym 56601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 56603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56616 fft_block.reg_stage.w_cps_in[0]
.sym 56620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 56650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 56653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 56655 fft_block.reg_stage.w_cps_reg[26]
.sym 56656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 56666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 56677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 56685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 56686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 56687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 56689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 56691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 56693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 56695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 56704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 56706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 56707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 56710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 56711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 56717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 56719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 56722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 56723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 56725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 56748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 56752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 56753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 56756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 56757 CLK$SB_IO_IN_$glb_clk
.sym 56759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 56760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 56761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 56762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 56763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 56764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 56765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 56766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 56775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 56777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 56784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56785 fft_block.reg_stage.w_cms_in[0]
.sym 56786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 56789 fft_block.reg_stage.w_cps_in[4]
.sym 56790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 56791 fft_block.reg_stage.w_cms_in[7]
.sym 56792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 56794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 56803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 56808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 56811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 56817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 56818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 56821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 56823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 56824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 56825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 56827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 56828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 56830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 56831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 56834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 56835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 56840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 56841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 56842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 56846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 56853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 56854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 56858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 56859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 56860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 56864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 56865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 56866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 56869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 56870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 56875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 56876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 56877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 56878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 56879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 56880 CLK$SB_IO_IN_$glb_clk
.sym 56881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 56882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 56884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 56885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 56886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 56887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 56888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 56889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 56896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 56899 fft_block.reg_stage.w_cps_in[8]
.sym 56902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 56905 fft_block.reg_stage.w_cms_in[0]
.sym 56908 fft_block.start_calc
.sym 56910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 56912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 56914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 56916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 56924 fft_block.reg_stage.w_cms_in[1]
.sym 56925 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 56926 fft_block.start_calc
.sym 56927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 56932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 56941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 56945 fft_block.reg_stage.w_cms_in[0]
.sym 56946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 56949 fft_block.reg_stage.w_cps_in[4]
.sym 56951 fft_block.reg_stage.w_cms_in[7]
.sym 56956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 56957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 56958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 56959 fft_block.start_calc
.sym 56968 fft_block.reg_stage.w_cms_in[0]
.sym 56974 fft_block.reg_stage.w_cms_in[7]
.sym 56981 fft_block.reg_stage.w_cps_in[4]
.sym 56988 fft_block.reg_stage.w_cms_in[1]
.sym 56993 fft_block.start_calc
.sym 56994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 57002 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 57003 CLK$SB_IO_IN_$glb_clk
.sym 57006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 57009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 57010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 57016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 57017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 57018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 57022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 57024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 57026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 57028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 57030 fft_block.reg_stage.w_cms_reg[18]
.sym 57032 fft_block.reg_stage.w_cms_reg[25]
.sym 57033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 57035 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 57036 fft_block.reg_stage.w_cms_reg[19]
.sym 57038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 57039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 57040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 57048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 57049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 57051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 57059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 57060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 57063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 57066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 57070 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 57072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 57073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 57076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 57077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 57079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 57080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 57085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 57087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 57091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 57094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 57097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 57099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 57103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 57104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 57105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 57106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 57109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 57110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 57111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 57116 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 57117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 57118 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 57121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 57123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 57125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 57126 CLK$SB_IO_IN_$glb_clk
.sym 57127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 57128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57131 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 57132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 57142 fft_block.reg_stage.w_cps_reg[16]
.sym 57143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 57144 fft_block.reg_stage.w_cms_reg[11]
.sym 57149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 57155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 57162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 57163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 57171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 57177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[0]
.sym 57179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 57180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 57181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 57184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 57186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[1]
.sym 57189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[1]
.sym 57193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 57197 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 57203 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 57208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 57216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 57220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[1]
.sym 57221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[1]
.sym 57222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[0]
.sym 57223 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 57229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 57235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 57246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 57248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 57249 CLK$SB_IO_IN_$glb_clk
.sym 57251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 57252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 57254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 57255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 57256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 57257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 57258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 57265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 57266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 57268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 57269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 57271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 57292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 57293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 57296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 57298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 57299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 57300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 57301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 57302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 57303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 57305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 57307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 57309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 57311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 57313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 57315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 57320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 57323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 57325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 57328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 57331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 57332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 57333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 57334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 57337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 57340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 57343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 57349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 57350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 57355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 57356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 57357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 57358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 57361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 57363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 57369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 57371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 57372 CLK$SB_IO_IN_$glb_clk
.sym 57374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 57378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 57379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 57380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 57381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 57389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 57391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 57392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 57398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 57399 spi_out.send_data[4]
.sym 57401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 57409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 57415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 57416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 57418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 57420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 57423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 57424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 57426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 57427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 57429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 57432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 57433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 57434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 57438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[6]
.sym 57439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 57442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 57444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 57446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 57448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 57449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 57450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 57451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 57456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 57457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 57461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 57463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 57467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 57468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 57472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 57473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[6]
.sym 57474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 57475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 57478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 57481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 57484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 57486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 57487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 57492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 57494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 57495 CLK$SB_IO_IN_$glb_clk
.sym 57496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 57497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 57498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 57499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 57502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 57503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 57504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57518 $PACKER_VCC_NET
.sym 57520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 57522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 57523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 57524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 57525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 57527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 57528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 57529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 57531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[0]
.sym 57544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 57547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[0]
.sym 57548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 57549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 57550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 57552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 57555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 57558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 57561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 57563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 57565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[2]
.sym 57567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 57568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[1]
.sym 57569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 57572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 57579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 57585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 57589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 57590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[0]
.sym 57591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[1]
.sym 57592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 57597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 57604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 57608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 57613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[2]
.sym 57614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 57616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 57617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 57618 CLK$SB_IO_IN_$glb_clk
.sym 57625 spi_out.send_data[1]
.sym 57627 spi_out.send_data[2]
.sym 57636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 57637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 57642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 57643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 57663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 57665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 57666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 57667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 57668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 57674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 57676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 57679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 57685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 57687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 57688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 57689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 57694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 57695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 57709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 57714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 57718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 57719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 57720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 57721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 57724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 57725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 57726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 57727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 57730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 57733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 57736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 57740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 57741 CLK$SB_IO_IN_$glb_clk
.sym 57748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 57749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 57760 spi_out.send_data[2]
.sym 57770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 57774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[3]
.sym 57786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 57799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 57838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 57863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 57864 CLK$SB_IO_IN_$glb_clk
.sym 57866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 57868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 57869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[0]
.sym 57870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 57871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 57872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 57886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 57890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 57901 spi_out.send_data[6]
.sym 57923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 57927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 57929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 57930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 57933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 57937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 57940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 57948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 57958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 57959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 57960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 57970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 57972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 57985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 57989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 57990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 57991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 57992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 57994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 57995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 58010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 58014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 58019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 58020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 58023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[0]
.sym 58032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[2]
.sym 58033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 58034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 58035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 58037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 58038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 58040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 58042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 58043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 58044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[6]
.sym 58046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 58050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 58051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[2]
.sym 58053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 58054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 58057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[6]
.sym 58059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 58060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 58061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 58063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 58064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 58065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 58066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 58071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 58076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 58078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 58081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 58082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[6]
.sym 58083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[6]
.sym 58087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 58088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 58089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 58090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 58093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[6]
.sym 58094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 58095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 58096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[6]
.sym 58099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 58100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 58101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 58102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 58105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 58106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 58107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[2]
.sym 58108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[2]
.sym 58112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 58113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[0]
.sym 58114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[1]
.sym 58115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[6]
.sym 58116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 58117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[2]
.sym 58118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 58140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 58141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 58144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 58156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 58157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 58160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[0]
.sym 58162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 58163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 58169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 58170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 58173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 58176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 58177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 58178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[1]
.sym 58179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[1]
.sym 58180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 58184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 58186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 58187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 58189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 58192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 58199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 58204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 58205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 58206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 58210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 58216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[0]
.sym 58217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 58218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[1]
.sym 58219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[1]
.sym 58222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 58223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 58225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 58229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 58232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 58233 CLK$SB_IO_IN_$glb_clk
.sym 58235 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 58236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 58242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 58255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 58259 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 58270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 58276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 58278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 58279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 58282 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[0]
.sym 58287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 58289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58290 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 58292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 58294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 58299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 58300 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[2]
.sym 58302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 58303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 58307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 58309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 58312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 58315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 58321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 58322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 58323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 58324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 58328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 58330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 58333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 58334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 58335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 58336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 58339 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[2]
.sym 58340 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[0]
.sym 58341 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 58342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 58345 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[0]
.sym 58346 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 58348 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[2]
.sym 58351 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[2]
.sym 58353 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 58355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 58356 CLK$SB_IO_IN_$glb_clk
.sym 58357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 58360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 58361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 58362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 58376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 58382 spi_out.addr[1]
.sym 58384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 58385 spi_out.send_data[6]
.sym 58386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 58387 spi_out.addr[3]
.sym 58388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 58389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 58390 spi_out.addr[2]
.sym 58393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 58403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 58405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 58406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 58410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 58414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 58423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 58426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 58428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 58429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 58433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 58444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 58445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 58446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 58447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 58450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 58451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 58452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 58453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 58458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 58465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 58468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 58478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 58479 CLK$SB_IO_IN_$glb_clk
.sym 58481 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 58482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 58485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 58487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 58492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 58498 $PACKER_VCC_NET
.sym 58501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 58506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 58507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 58508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 58509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 58513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 58514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 58515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 58516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 58531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 58536 spi_out.addr[0]
.sym 58538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 58540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 58542 spi_out.addr[1]
.sym 58547 spi_out.addr[3]
.sym 58549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 58550 spi_out.addr[2]
.sym 58557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 58564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 58579 spi_out.addr[3]
.sym 58580 spi_out.addr[0]
.sym 58581 spi_out.addr[1]
.sym 58582 spi_out.addr[2]
.sym 58593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 58601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 58602 CLK$SB_IO_IN_$glb_clk
.sym 58604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 58609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 58611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 58613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 58621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 58623 PIN_21$SB_IO_OUT
.sym 58626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 58628 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 58633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 58635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 58636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 58638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 58646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 58650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 58657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 58658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 58663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 58672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 58673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 58681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 58687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 58699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 58703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 58715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 58722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 58724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 58725 CLK$SB_IO_IN_$glb_clk
.sym 58727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 58728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 58729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 58732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 58740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 58743 spi_out.send_data[7]
.sym 58746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 58747 spi_out.addr[0]
.sym 58748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 58751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 58753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 58754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 58756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 58759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 58761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 58770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 58772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 58777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 58778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 58779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 58780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 58785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 58786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 58787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 58788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 58789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 58792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 58794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 58795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 58804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 58807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 58808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 58809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 58810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 58815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 58820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 58821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 58822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 58826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 58831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 58837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 58838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 58839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 58847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 58848 CLK$SB_IO_IN_$glb_clk
.sym 58850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 58851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 58852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[0]
.sym 58853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[1]
.sym 58855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 58856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 58861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 58865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 58866 fft_block.start_calc
.sym 58867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 58871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 58873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 58876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 58878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 58880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 58881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 58884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 58885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 58892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 58898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 58902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 58907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 58909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 58916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 58922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 58923 $nextpnr_ICESTORM_LC_27$O
.sym 58926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 58929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 58931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 58933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 58935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 58938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 58939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 58941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 58944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 58945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 58947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 58949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 58951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 58953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 58955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 58957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 58959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 58962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 58965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 58968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 58969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 58974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 58975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 58976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 58977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 58980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 58998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 58999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 59000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 59001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 59004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 59005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 59007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 59009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 59014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 59015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 59016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 59017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 59018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 59023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 59026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 59028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 59031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 59032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 59036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 59044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 59045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 59047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 59048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 59049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 59050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 59053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 59066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 59068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 59072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 59078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 59083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 59084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 59086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 59090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 59092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 59093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 59094 CLK$SB_IO_IN_$glb_clk
.sym 59096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 59097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 59100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 59102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 59104 PIN_21$SB_IO_OUT
.sym 59120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 59122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 59140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 59141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 59142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 59144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 59148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 59149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 59152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 59154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 59155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 59159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 59164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 59166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 59168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 59172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 59176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 59178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 59179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 59185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 59188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 59190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 59194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 59197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 59201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 59203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 59206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 59207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 59212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 59213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 59216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 59217 CLK$SB_IO_IN_$glb_clk
.sym 59218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 59220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 59221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 59222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 59223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 59224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 59225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 59226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 59260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 59261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 59262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 59264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 59265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 59267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 59268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 59273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 59275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 59276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 59277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 59278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 59279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 59280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 59282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 59283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 59285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 59286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 59287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 59289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 59291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 59293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 59294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 59295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 59296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 59299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 59300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 59301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 59302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 59305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 59306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 59307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 59308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 59311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 59312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 59313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 59317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 59318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 59319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 59325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 59326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 59330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 59331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 59332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 59335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 59336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 59337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 59339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 59340 CLK$SB_IO_IN_$glb_clk
.sym 59362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 59363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 59364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 60550 fft_block.reg_stage.w_cps_reg[34]
.sym 60553 fft_block.reg_stage.w_cps_reg[31]
.sym 60561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 60576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 60593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 60602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 60603 fft_block.reg_stage.w_cps_reg[25]
.sym 60612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 60661 fft_block.reg_stage.w_cps_reg[25]
.sym 60662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 60663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 60670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 60671 CLK$SB_IO_IN_$glb_clk
.sym 60677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 60678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 60679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 60680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 60682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 60683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 60698 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 60702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 60719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 60728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 60737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 60741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 60742 fft_block.reg_stage.w_c_reg[25]
.sym 60764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 60767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 60769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 60781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 60783 fft_block.reg_stage.w_cps_reg[18]
.sym 60796 fft_block.reg_stage.w_cps_reg[18]
.sym 60805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 60806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 60833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 60834 CLK$SB_IO_IN_$glb_clk
.sym 60835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 60836 fft_block.reg_stage.w_cps_reg[35]
.sym 60838 fft_block.reg_stage.w_cms_reg[27]
.sym 60839 fft_block.reg_stage.w_cms_reg[34]
.sym 60841 fft_block.reg_stage.w_cms_reg[28]
.sym 60842 fft_block.reg_stage.w_cps_reg[27]
.sym 60843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 60851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 60855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 60857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 60860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 60861 fft_block.reg_stage.w_cms_in[7]
.sym 60865 fft_block.reg_stage.w_cps_in[4]
.sym 60866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 60878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 60880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 60886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 60888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 60890 fft_block.reg_stage.w_cps_reg[26]
.sym 60893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 60896 fft_block.reg_stage.w_c_reg[17]
.sym 60899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 60900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 60901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 60903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 60905 fft_block.reg_stage.w_cps_reg[22]
.sym 60906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 60910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 60911 fft_block.reg_stage.w_c_reg[17]
.sym 60913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 60917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 60918 fft_block.reg_stage.w_c_reg[17]
.sym 60919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 60922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 60924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 60925 fft_block.reg_stage.w_cps_reg[22]
.sym 60928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 60929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 60931 fft_block.reg_stage.w_cps_reg[26]
.sym 60935 fft_block.reg_stage.w_c_reg[17]
.sym 60936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 60937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 60940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 60941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 60943 fft_block.reg_stage.w_cps_reg[26]
.sym 60946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 60948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 60949 fft_block.reg_stage.w_cps_reg[22]
.sym 60952 fft_block.reg_stage.w_c_reg[17]
.sym 60953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 60954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 60956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 60957 CLK$SB_IO_IN_$glb_clk
.sym 60959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 60960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 60962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 60971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 60976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 60978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 60979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 60982 fft_block.reg_stage.w_cms_reg[27]
.sym 60983 fft_block.reg_stage.w_cms_reg[27]
.sym 60984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 60985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 60992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 60994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 61000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 61002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 61003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 61008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 61011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 61014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 61015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 61020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 61025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 61027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 61030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 61031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 61033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 61036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 61039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 61040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 61045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 61046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 61052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 61053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 61057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 61058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 61059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 61070 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 61071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 61075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 61078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 61079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61080 CLK$SB_IO_IN_$glb_clk
.sym 61081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 61082 fft_block.reg_stage.w_cps_reg[9]
.sym 61083 fft_block.reg_stage.w_cps_reg[16]
.sym 61084 fft_block.reg_stage.w_cps_reg[17]
.sym 61086 fft_block.reg_stage.w_cms_reg[10]
.sym 61087 fft_block.reg_stage.w_cms_reg[11]
.sym 61088 fft_block.reg_stage.w_cps_reg[13]
.sym 61089 fft_block.reg_stage.w_cms_reg[16]
.sym 61099 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 61101 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 61113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 61117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 61123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 61127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 61130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 61131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 61133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61134 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 61137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 61138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 61143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 61144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 61148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 61151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 61162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 61164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 61165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 61175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 61176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61181 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 61182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 61183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 61189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 61199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 61201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 61202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61203 CLK$SB_IO_IN_$glb_clk
.sym 61204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 61205 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 61206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61207 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 61210 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 61211 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 61223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 61227 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61230 spi_out.send_data[3]
.sym 61234 spi_out.send_data[0]
.sym 61236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 61251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 61254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 61259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 61273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 61275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 61280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 61281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 61297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 61300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 61304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 61305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 61325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61326 CLK$SB_IO_IN_$glb_clk
.sym 61327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 61328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 61331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 61332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 61335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[2]
.sym 61340 spi_out.send_data[4]
.sym 61341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 61345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 61347 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 61359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[2]
.sym 61369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 61371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 61372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 61373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 61375 fft_block.reg_stage.w_cms_reg[19]
.sym 61377 fft_block.reg_stage.w_cms_reg[18]
.sym 61378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 61379 fft_block.reg_stage.w_cms_reg[25]
.sym 61382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 61386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 61391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 61400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 61402 fft_block.reg_stage.w_cms_reg[19]
.sym 61404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 61405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 61408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 61409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 61411 fft_block.reg_stage.w_cms_reg[19]
.sym 61420 fft_block.reg_stage.w_cms_reg[18]
.sym 61421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 61422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 61426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 61427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 61429 fft_block.reg_stage.w_cms_reg[25]
.sym 61432 fft_block.reg_stage.w_cms_reg[18]
.sym 61433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 61434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 61438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 61439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 61441 fft_block.reg_stage.w_cms_reg[18]
.sym 61444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 61445 fft_block.reg_stage.w_cms_reg[19]
.sym 61446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 61448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 61449 CLK$SB_IO_IN_$glb_clk
.sym 61451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 61452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 61453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 61454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 61455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 61456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 61458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 61466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 61469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 61474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 61475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 61480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 61483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 61485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 61492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 61493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 61494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 61499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 61503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 61506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 61509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 61519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 61521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 61522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 61525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 61527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 61531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 61532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 61538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 61540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 61543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 61546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 61550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 61551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 61552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 61556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 61557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 61563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 61567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 61570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 61571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61572 CLK$SB_IO_IN_$glb_clk
.sym 61573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 61574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 61577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 61578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 61579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 61580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 61598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 61601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 61616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 61625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 61626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 61628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 61630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 61637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 61640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 61650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 61657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 61661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 61681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 61687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 61691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 61692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 61693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 61695 CLK$SB_IO_IN_$glb_clk
.sym 61696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 61697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 61698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 61700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 61704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 61743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 61744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[0]
.sym 61748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 61757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[3]
.sym 61758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1]
.sym 61760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 61768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 61801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[3]
.sym 61802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[0]
.sym 61803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 61804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1]
.sym 61813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 61815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 61816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 61818 CLK$SB_IO_IN_$glb_clk
.sym 61825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 61826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 61831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 61834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 61837 spi_out.send_data[6]
.sym 61844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1]
.sym 61849 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 61872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 61876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 61878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 61924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 61932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 61940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 61941 CLK$SB_IO_IN_$glb_clk
.sym 61947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 61949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 61974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 61977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 61984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 61986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 61987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[0]
.sym 61988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 61990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 61992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 61993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 61994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 61996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 62004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 62006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 62008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 62011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 62012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 62013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 62017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 62018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 62031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 62036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 62044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 62050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 62053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 62054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 62055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 62056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[0]
.sym 62059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 62060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 62061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 62062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 62063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 62064 CLK$SB_IO_IN_$glb_clk
.sym 62066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 62068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 62069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 62070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 62071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 62097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 62109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 62113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 62121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 62123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 62125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 62126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 62127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 62130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 62131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 62133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 62134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 62135 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 62136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 62137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 62143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 62148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 62154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 62158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 62159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 62160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 62166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 62167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 62170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 62171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 62172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 62173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 62178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 62186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 62187 CLK$SB_IO_IN_$glb_clk
.sym 62189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 62191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 62195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 62216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 62219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 62222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 62224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 62230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 62232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 62233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 62238 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 62239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 62240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 62246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 62251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 62253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 62254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 62256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 62257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 62264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 62272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 62278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 62283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 62288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 62293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 62299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 62300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 62301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 62302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 62306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 62309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 62310 CLK$SB_IO_IN_$glb_clk
.sym 62313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 62319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 62326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 62334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 62336 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 62340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 62371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 62376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 62380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 62383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 62389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 62393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 62430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 62432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 62433 CLK$SB_IO_IN_$glb_clk
.sym 62435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 62436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 62437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 62438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 62440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62457 spi_out.state_SB_DFFESR_Q_R
.sym 62461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 62469 w_fft_out[34]
.sym 62470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 62487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 62491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 62502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 62505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 62522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 62530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 62534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 62535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 62555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 62556 CLK$SB_IO_IN_$glb_clk
.sym 62560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 62561 w_fft_out[34]
.sym 62573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 62582 spi_out.addr[1]
.sym 62584 spi_out.addr[0]
.sym 62585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 62589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 62592 spi_out.addr[3]
.sym 62593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 62600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 62601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 62603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 62605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 62608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 62613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 62617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62618 spi_out.addr[3]
.sym 62621 spi_out.addr[1]
.sym 62623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 62625 spi_out.addr[2]
.sym 62629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 62630 spi_out.addr[0]
.sym 62632 spi_out.addr[0]
.sym 62633 spi_out.addr[2]
.sym 62634 spi_out.addr[1]
.sym 62635 spi_out.addr[3]
.sym 62638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 62639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 62652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 62656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 62659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 62662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 62664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 62665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 62671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 62678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62679 CLK$SB_IO_IN_$glb_clk
.sym 62680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 62683 spi_out.addr[2]
.sym 62684 spi_out.addr[3]
.sym 62685 spi_out.addr[4]
.sym 62686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 62687 spi_out.addr[1]
.sym 62688 spi_out.addr[0]
.sym 62693 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 62694 PIN_21$SB_IO_OUT
.sym 62707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 62708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 62710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62712 spi_out.addr[0]
.sym 62713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 62726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 62731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 62735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 62740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 62745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 62750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 62755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 62757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 62767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 62770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 62780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 62785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 62800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 62801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 62802 CLK$SB_IO_IN_$glb_clk
.sym 62803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 62804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 62806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 62808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 62809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 62810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 62817 spi_out.addr[1]
.sym 62819 spi_out.addr[3]
.sym 62820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 62821 spi_out.addr[0]
.sym 62824 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 62826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 62827 spi_out.addr[2]
.sym 62828 spi_out.addr[2]
.sym 62830 spi_out.addr[3]
.sym 62836 spi_out.addr[1]
.sym 62837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 62838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 62845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 62847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 62850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 62852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 62853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 62857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 62858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 62861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 62863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 62866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 62869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 62870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 62875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 62880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 62884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 62885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 62886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 62887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 62890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 62892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 62896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 62899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 62902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 62905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 62908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 62909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 62924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62925 CLK$SB_IO_IN_$glb_clk
.sym 62926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 62927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 62928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 62929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 62930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 62931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 62940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 62944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 62950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 62955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 62958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 62962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 62969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 62970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 62973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 62975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 62977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 62978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 62980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 62982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 62983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 62985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 62986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 62993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 62994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 62997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 63001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 63002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 63003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 63007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 63008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 63009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 63010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 63013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 63014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 63015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 63019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 63020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 63021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 63022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 63031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 63032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 63033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 63034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 63037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 63038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 63040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 63048 CLK$SB_IO_IN_$glb_clk
.sym 63049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 63053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 63057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 63062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 63065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 63076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 63079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 63080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 63081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 63083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 63085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 63098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 63109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 63110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 63116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 63118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 63119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 63122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 63123 $nextpnr_ICESTORM_LC_32$O
.sym 63125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 63129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 63131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 63133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 63135 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 63138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 63139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 63141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 63144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 63145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 63149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 63151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 63166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 63170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 63171 CLK$SB_IO_IN_$glb_clk
.sym 63172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 63174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 63175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 63176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 63177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 63180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 63204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 63217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 63218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 63230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 63231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 63232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 63234 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 63236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 63237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 63240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 63241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 63247 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 63250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 63253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 63254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 63259 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 63260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 63265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 63266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 63271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 63274 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 63278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 63279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 63283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 63284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 63289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 63290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 63291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 63294 CLK$SB_IO_IN_$glb_clk
.sym 63295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 63296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 63297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 63298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 63299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 63300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 63301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 63303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 63338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 63340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 63341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 63344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 63345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 63346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 63350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 63355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 63356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 63360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 63364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 63366 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 63376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 63378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 63379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 63382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 63385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 63388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 63389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 63390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 63391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 63394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 63395 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 63400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 63401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 63407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 63408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 63412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 63413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 63414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 63416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 63417 CLK$SB_IO_IN_$glb_clk
.sym 63418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 63445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 64553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 64599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 64610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 64636 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 64656 fft_block.reg_stage.w_cps_in[0]
.sym 64669 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 64679 fft_block.reg_stage.w_cps_in[4]
.sym 64682 fft_block.reg_stage.w_cps_in[7]
.sym 64707 fft_block.reg_stage.w_cps_in[7]
.sym 64727 fft_block.reg_stage.w_cps_in[4]
.sym 64746 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 64747 CLK$SB_IO_IN_$glb_clk
.sym 64771 fft_block.reg_stage.w_cps_in[4]
.sym 64783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 64810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 64815 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 64822 fft_block.reg_stage.w_cps_in[7]
.sym 64830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 64832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 64833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 64834 fft_block.reg_stage.w_cps_reg[31]
.sym 64836 fft_block.start_calc
.sym 64839 fft_block.reg_stage.w_cps_reg[34]
.sym 64841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 64847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 64848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 64849 fft_block.reg_stage.w_c_reg[25]
.sym 64860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 64864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 64865 fft_block.reg_stage.w_cps_reg[31]
.sym 64866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 64869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 64871 fft_block.reg_stage.w_c_reg[25]
.sym 64872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 64875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 64876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 64877 fft_block.reg_stage.w_cps_reg[31]
.sym 64881 fft_block.reg_stage.w_c_reg[25]
.sym 64883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 64884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 64893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 64894 fft_block.reg_stage.w_cps_reg[34]
.sym 64895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 64900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 64901 fft_block.start_calc
.sym 64909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 64910 CLK$SB_IO_IN_$glb_clk
.sym 64912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 64913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 64914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 64915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 64917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 64918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 64919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 64926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 64941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 64944 fft_block.reg_stage.w_cms_reg[10]
.sym 64946 fft_block.reg_stage.w_cps_in[7]
.sym 64969 fft_block.reg_stage.w_cms_in[1]
.sym 64972 fft_block.reg_stage.w_cps_in[8]
.sym 64973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 64974 fft_block.reg_stage.w_cps_in[0]
.sym 64977 fft_block.reg_stage.w_cms_in[7]
.sym 64978 fft_block.reg_stage.w_cms_in[0]
.sym 64980 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 64989 fft_block.reg_stage.w_cps_in[8]
.sym 65000 fft_block.reg_stage.w_cms_in[0]
.sym 65006 fft_block.reg_stage.w_cms_in[7]
.sym 65017 fft_block.reg_stage.w_cms_in[1]
.sym 65023 fft_block.reg_stage.w_cps_in[0]
.sym 65029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 65032 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 65033 CLK$SB_IO_IN_$glb_clk
.sym 65037 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 65040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65042 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 65055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 65056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 65059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 65060 fft_block.reg_stage.w_cps_reg[13]
.sym 65061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 65062 fft_block.reg_stage.w_cms_reg[34]
.sym 65064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 65065 fft_block.reg_stage.w_cps_in[8]
.sym 65066 fft_block.reg_stage.w_cms_reg[28]
.sym 65078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 65080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 65081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 65082 fft_block.reg_stage.w_cps_reg[27]
.sym 65087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 65109 fft_block.reg_stage.w_cps_reg[27]
.sym 65115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 65127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 65128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 65155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 65156 CLK$SB_IO_IN_$glb_clk
.sym 65157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 65159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 65170 spi_out.spi_master.master_ready
.sym 65172 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 65182 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 65185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 65186 fft_block.reg_stage.w_cms_in[1]
.sym 65188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 65189 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 65190 fft_block.reg_stage.w_cps_reg[9]
.sym 65192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 65193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 65203 fft_block.reg_stage.w_cps_in[4]
.sym 65204 fft_block.reg_stage.w_cms_in[1]
.sym 65207 fft_block.reg_stage.w_cms_in[7]
.sym 65215 fft_block.reg_stage.w_cps_in[7]
.sym 65216 fft_block.reg_stage.w_cps_in[0]
.sym 65225 fft_block.reg_stage.w_cps_in[8]
.sym 65226 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 65228 fft_block.reg_stage.w_cms_in[0]
.sym 65233 fft_block.reg_stage.w_cps_in[0]
.sym 65239 fft_block.reg_stage.w_cps_in[7]
.sym 65247 fft_block.reg_stage.w_cps_in[8]
.sym 65257 fft_block.reg_stage.w_cms_in[1]
.sym 65263 fft_block.reg_stage.w_cms_in[0]
.sym 65268 fft_block.reg_stage.w_cps_in[4]
.sym 65276 fft_block.reg_stage.w_cms_in[7]
.sym 65278 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 65279 CLK$SB_IO_IN_$glb_clk
.sym 65281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 65282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 65283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 65284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 65285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 65287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 65288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 65299 fft_block.reg_stage.w_cps_in[4]
.sym 65306 fft_block.reg_stage.w_cps_reg[17]
.sym 65308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[2]
.sym 65309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 65312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 65323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 65327 spi_out.send_data[4]
.sym 65332 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 65335 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 65338 spi_out.send_data[3]
.sym 65342 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 65344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 65347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65349 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 65350 spi_out.send_data[0]
.sym 65355 spi_out.send_data[3]
.sym 65362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 65364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 65368 spi_out.send_data[0]
.sym 65385 spi_out.send_data[4]
.sym 65391 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 65392 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 65393 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 65401 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 65402 CLK$SB_IO_IN_$glb_clk
.sym 65404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 65405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 65407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 65408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 65411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 65417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 65418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 65425 fft_block.reg_stage.w_cms_reg[27]
.sym 65430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 65432 fft_block.reg_stage.w_cms_reg[10]
.sym 65433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 65434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 65435 fft_block.reg_stage.w_cps_reg[17]
.sym 65437 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 65438 fft_block.reg_stage.w_cms_reg[16]
.sym 65446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 65448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 65453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 65458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 65460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 65463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 65464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 65468 fft_block.start_calc
.sym 65472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 65479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 65480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 65491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 65492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 65493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 65498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 65499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 65505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 65508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 65510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 65514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 65517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 65520 fft_block.start_calc
.sym 65521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 65524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 65525 CLK$SB_IO_IN_$glb_clk
.sym 65526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 65527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 65534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 65548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65552 fft_block.reg_stage.w_cps_reg[13]
.sym 65553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 65558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 65560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 65572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 65575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 65578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 65579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[2]
.sym 65582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 65584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 65589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 65595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 65603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 65607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 65615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 65621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 65626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 65634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 65643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 65647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[2]
.sym 65648 CLK$SB_IO_IN_$glb_clk
.sym 65649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 65650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 65651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 65652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 65653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 65654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 65656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 65657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 65668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 65670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 65674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65675 fft_block.reg_stage.w_cps_reg[9]
.sym 65677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 65681 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 65684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 65691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 65693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 65694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 65699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 65701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 65704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 65705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 65706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 65712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 65713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 65714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 65720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 65722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 65724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 65725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 65726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 65732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 65736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 65737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 65738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 65744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 65748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 65750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 65754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 65757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 65760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 65761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 65763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 65769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 65770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 65771 CLK$SB_IO_IN_$glb_clk
.sym 65772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 65773 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 65796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 65798 fft_block.reg_stage.w_cps_reg[17]
.sym 65799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 65821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 65825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 65828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 65830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 65832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 65845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 65849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 65854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 65855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 65865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 65868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 65891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 65893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 65894 CLK$SB_IO_IN_$glb_clk
.sym 65895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 65923 fft_block.reg_stage.w_cps_reg[17]
.sym 65924 fft_block.reg_stage.w_cms_reg[10]
.sym 65926 fft_block.reg_stage.w_cms_reg[16]
.sym 65939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 65945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 65946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 65948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 65958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 66000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 66001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 66002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 66006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 66007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 66008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 66009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 66016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66017 CLK$SB_IO_IN_$glb_clk
.sym 66018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 66019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 66020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 66023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 66024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 66025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66044 fft_block.reg_stage.w_cps_reg[13]
.sym 66049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 66063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 66071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 66086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 66120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 66130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 66139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 66140 CLK$SB_IO_IN_$glb_clk
.sym 66142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 66143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 66144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 66145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 66147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 66148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 66149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 66156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 66167 fft_block.reg_stage.w_cps_reg[9]
.sym 66168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 66185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 66192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 66198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 66204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 66205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 66206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 66209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 66210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 66213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 66218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 66219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 66224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 66228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 66230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 66234 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 66235 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 66236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 66243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 66246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 66247 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 66249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 66253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 66255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66259 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 66261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 66262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66263 CLK$SB_IO_IN_$glb_clk
.sym 66264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 66265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 66266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 66267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66290 fft_block.reg_stage.w_cps_reg[17]
.sym 66291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 66293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 66315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 66316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 66317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 66331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 66340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 66351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 66375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 66378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 66385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 66386 CLK$SB_IO_IN_$glb_clk
.sym 66393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 66402 $PACKER_VCC_NET
.sym 66415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 66416 fft_block.reg_stage.w_cps_reg[17]
.sym 66418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 66434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 66448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 66449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 66456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 66458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 66469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 66471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 66486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 66487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 66492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 66494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 66505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 66507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 66508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66509 CLK$SB_IO_IN_$glb_clk
.sym 66510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 66513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 66514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 66515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 66517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 66518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 66541 spi_out.addr[3]
.sym 66545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 66554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 66563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 66565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 66570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 66572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 66575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 66576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 66577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 66582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 66586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 66587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 66592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 66594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 66597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 66599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 66603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 66604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 66605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 66606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 66609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 66610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 66611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 66612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 66615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 66617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 66618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 66624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 66631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66632 CLK$SB_IO_IN_$glb_clk
.sym 66633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 66637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 66639 spi_out.addr_SB_DFFESR_Q_R
.sym 66641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 66648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 66650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 66663 fft_block.start_calc
.sym 66664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 66686 fft_block.reg_stage.w_input_regs[99]
.sym 66690 fft_block.reg_stage.w_input_regs[35]
.sym 66698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 66720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 66726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66727 fft_block.reg_stage.w_input_regs[99]
.sym 66729 fft_block.reg_stage.w_input_regs[35]
.sym 66754 fft_block.start_calc_$glb_ce
.sym 66755 CLK$SB_IO_IN_$glb_clk
.sym 66757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 66760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 66762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 66774 fft_block.reg_stage.w_input_regs[99]
.sym 66781 spi_out.addr[4]
.sym 66783 fft_block.reg_stage.w_cps_reg[17]
.sym 66787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 66788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 66789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 66792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 66802 spi_out.addr[4]
.sym 66803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 66804 spi_out.addr[1]
.sym 66809 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 66811 spi_out.addr_SB_DFFESR_Q_R
.sym 66816 spi_out.addr[2]
.sym 66817 spi_out.addr[3]
.sym 66821 spi_out.addr[0]
.sym 66823 fft_block.start_calc
.sym 66830 $nextpnr_ICESTORM_LC_14$O
.sym 66832 spi_out.addr[0]
.sym 66836 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 66838 spi_out.addr[1]
.sym 66842 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 66845 spi_out.addr[2]
.sym 66846 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 66848 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 66851 spi_out.addr[3]
.sym 66852 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 66855 spi_out.addr[4]
.sym 66858 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 66861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 66864 fft_block.start_calc
.sym 66868 spi_out.addr[0]
.sym 66869 spi_out.addr[1]
.sym 66873 spi_out.addr[0]
.sym 66877 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 66878 CLK$SB_IO_IN_$glb_clk
.sym 66879 spi_out.addr_SB_DFFESR_Q_R
.sym 66881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 66883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 66884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 66885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 66886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 66887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 66895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 66898 spi_out.addr[2]
.sym 66900 spi_out.addr[3]
.sym 66909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 66910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 66911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 66914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 66922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 66923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 66930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 66932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 66935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 66939 fft_block.start_calc
.sym 66940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 66941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 66942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 66943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 66945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 66949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 66954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 66955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 66957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 66967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 66968 fft_block.start_calc
.sym 66972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 66975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 66980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 66984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 66985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 66986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 66993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 66998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 66999 fft_block.start_calc
.sym 67000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 67001 CLK$SB_IO_IN_$glb_clk
.sym 67002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 67003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 67004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 67005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 67006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 67020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 67026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 67036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 67038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 67046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[0]
.sym 67047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 67049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 67050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 67055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[1]
.sym 67057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 67062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 67068 fft_block.start_calc
.sym 67070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 67079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 67083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 67086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 67090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 67096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[0]
.sym 67098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 67101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[1]
.sym 67102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 67103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[0]
.sym 67104 fft_block.start_calc
.sym 67123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 67124 CLK$SB_IO_IN_$glb_clk
.sym 67125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 67126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 67128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 67129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 67150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 67154 fft_block.start_calc
.sym 67155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 67159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 67160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 67178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 67186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 67194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 67219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 67244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 67246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 67247 CLK$SB_IO_IN_$glb_clk
.sym 67293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 67297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 67300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 67301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 67303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 67315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 67318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 67321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 67322 $nextpnr_ICESTORM_LC_30$O
.sym 67324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 67328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 67330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 67332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 67334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 67336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 67338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 67340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 67343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 67344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 67348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 67350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 67368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 67369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 67370 CLK$SB_IO_IN_$glb_clk
.sym 67371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 67388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 67394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 67413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 67415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 67416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 67417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 67420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 67421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 67422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 67423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 67424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 67425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 67426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 67428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 67432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 67437 fft_block.start_calc
.sym 67438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 67440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 67444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 67447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 67452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 67453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 67454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 67458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 67460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 67461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 67465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 67466 fft_block.start_calc
.sym 67470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 67472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 67477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 67478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 67488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 67489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 67491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 67492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 67493 CLK$SB_IO_IN_$glb_clk
.sym 67511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 67513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 67522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 68499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68672 CLK$SB_IO_IN
.sym 68676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68844 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 68849 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 68885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 68887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 68892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 68896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 68989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 68993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 68996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 69002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 69005 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 69022 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 69031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 69032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 69036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 69038 fft_block.reg_stage.w_cps_reg[35]
.sym 69045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 69049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 69051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 69054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 69055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 69059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 69063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 69064 fft_block.reg_stage.w_cps_reg[35]
.sym 69065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 69069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 69071 fft_block.reg_stage.w_cps_reg[35]
.sym 69072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 69075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 69076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 69078 fft_block.reg_stage.w_cps_reg[35]
.sym 69082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 69083 fft_block.reg_stage.w_cps_reg[35]
.sym 69084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 69093 fft_block.reg_stage.w_cps_reg[35]
.sym 69094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 69096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 69099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 69100 fft_block.reg_stage.w_cps_reg[35]
.sym 69102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 69105 fft_block.reg_stage.w_cps_reg[35]
.sym 69106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 69107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 69109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 69110 CLK$SB_IO_IN_$glb_clk
.sym 69114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 69119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 69138 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 69146 $PACKER_VCC_NET
.sym 69153 $PACKER_VCC_NET
.sym 69156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69159 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 69171 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 69172 $PACKER_VCC_NET
.sym 69173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 69176 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 69180 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 69182 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 69185 $nextpnr_ICESTORM_LC_7$O
.sym 69188 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69191 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 69193 $PACKER_VCC_NET
.sym 69194 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 69198 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 69200 $PACKER_VCC_NET
.sym 69201 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 69217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 69218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 69228 $PACKER_VCC_NET
.sym 69229 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69230 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 69232 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 69233 CLK$SB_IO_IN_$glb_clk
.sym 69234 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 69235 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 69237 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 69239 PIN_15$SB_IO_OUT
.sym 69241 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69255 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 69259 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 69260 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 69269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 69270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 69280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 69294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 69300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 69302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 69315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 69316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 69317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 69356 CLK$SB_IO_IN_$glb_clk
.sym 69357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 69360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 69362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 69365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 69369 fft_block.reg_stage.w_c_reg[10]
.sym 69377 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 69380 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 69401 fft_block.reg_stage.w_cms_reg[27]
.sym 69405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 69409 fft_block.reg_stage.w_cms_reg[34]
.sym 69413 fft_block.reg_stage.w_cms_reg[28]
.sym 69415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 69416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 69417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[2]
.sym 69425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 69426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 69427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 69428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 69429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 69432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 69434 fft_block.reg_stage.w_cms_reg[27]
.sym 69435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 69439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 69440 fft_block.reg_stage.w_cms_reg[28]
.sym 69441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 69445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 69446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 69447 fft_block.reg_stage.w_cms_reg[28]
.sym 69450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 69451 fft_block.reg_stage.w_cms_reg[27]
.sym 69453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 69456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 69457 fft_block.reg_stage.w_cms_reg[28]
.sym 69458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 69468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 69469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 69470 fft_block.reg_stage.w_cms_reg[27]
.sym 69475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 69476 fft_block.reg_stage.w_cms_reg[34]
.sym 69477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 69478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[2]
.sym 69479 CLK$SB_IO_IN_$glb_clk
.sym 69486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 69504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 69506 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 69507 fft_block.reg_stage.w_cps_reg[16]
.sym 69508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 69511 fft_block.reg_stage.w_cms_reg[11]
.sym 69513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 69522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 69524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 69526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 69530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 69532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 69534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 69537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 69538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 69545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 69550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 69553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 69555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 69557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 69561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 69562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 69563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 69564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 69567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 69570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 69573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 69574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 69575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 69576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 69580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 69581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 69582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 69586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 69591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 69592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 69597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 69600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 69601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69602 CLK$SB_IO_IN_$glb_clk
.sym 69603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 69615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 69617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 69620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69624 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 69629 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 69652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 69654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 69655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 69656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 69658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 69665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 69673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 69674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 69676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 69678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 69681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 69708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 69709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 69710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 69711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 69720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 69721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 69724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 69725 CLK$SB_IO_IN_$glb_clk
.sym 69726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 69751 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 69753 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 69758 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 69769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 69771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 69772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 69776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 69782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 69786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 69787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 69788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 69792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 69794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 69795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 69798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 69802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 69803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 69804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 69807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 69809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 69813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 69814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 69819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 69821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 69825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 69826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 69831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 69834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 69837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 69840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 69843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 69844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 69845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 69846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 69847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69848 CLK$SB_IO_IN_$glb_clk
.sym 69849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 69850 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69852 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 69853 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 69856 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 69862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 69874 $PACKER_VCC_NET
.sym 69902 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 69913 spi_out.send_data[2]
.sym 69926 spi_out.send_data[2]
.sym 69970 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 69971 CLK$SB_IO_IN_$glb_clk
.sym 69979 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 69987 spi_out.send_data[1]
.sym 69998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 70002 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 70003 fft_block.reg_stage.w_cms_reg[11]
.sym 70004 fft_block.reg_stage.w_cps_reg[16]
.sym 70099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 70116 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 70125 spi_out.send_data[7]
.sym 70139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 70144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 70145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 70151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 70155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 70161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 70165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 70166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 70170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 70171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 70172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 70173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 70176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 70179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 70183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 70185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 70194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 70195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 70200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 70202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 70206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 70207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 70208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 70209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 70212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70214 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 70215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 70216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70217 CLK$SB_IO_IN_$glb_clk
.sym 70218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 70221 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 70233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 70244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 70245 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 70262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 70265 fft_block.reg_stage.w_cms_reg[10]
.sym 70267 fft_block.reg_stage.w_cms_reg[16]
.sym 70268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 70271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 70273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 70275 fft_block.reg_stage.w_cms_reg[11]
.sym 70276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 70278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 70285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 70287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 70291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 70294 fft_block.reg_stage.w_cms_reg[10]
.sym 70295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 70296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 70299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 70301 fft_block.reg_stage.w_cms_reg[10]
.sym 70302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 70305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 70306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 70308 fft_block.reg_stage.w_cms_reg[10]
.sym 70311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 70312 fft_block.reg_stage.w_cms_reg[11]
.sym 70314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 70323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 70324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 70326 fft_block.reg_stage.w_cms_reg[11]
.sym 70330 fft_block.reg_stage.w_cms_reg[16]
.sym 70331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 70332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 70335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 70336 fft_block.reg_stage.w_cms_reg[11]
.sym 70338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 70339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 70340 CLK$SB_IO_IN_$glb_clk
.sym 70343 $PACKER_VCC_NET
.sym 70344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 70347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 70368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 70369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 70374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 70377 $PACKER_VCC_NET
.sym 70392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 70401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 70403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 70407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 70409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 70416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 70417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 70422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 70425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 70429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 70430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 70431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 70436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 70462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70463 CLK$SB_IO_IN_$glb_clk
.sym 70464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 70465 spi_out.state_SB_DFFESR_Q_E
.sym 70466 spi_out.state_SB_DFFESR_Q_R
.sym 70469 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 70472 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 70477 fft_block.reg_stage.w_cps_reg[13]
.sym 70492 fft_block.reg_stage.w_cps_reg[16]
.sym 70493 PIN_21$SB_IO_OUT
.sym 70494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 70510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 70514 fft_block.reg_stage.w_cps_reg[9]
.sym 70524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 70569 fft_block.reg_stage.w_cps_reg[9]
.sym 70585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 70586 CLK$SB_IO_IN_$glb_clk
.sym 70587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 70588 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 70589 spi_out.addr_SB_DFFESR_Q_R
.sym 70591 spi_out.state_SB_DFFESR_Q_D[0]
.sym 70592 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 70593 spi_out.send_data[5]
.sym 70594 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 70615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 70617 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 70621 spi_out.send_data[7]
.sym 70623 spi_out.addr_SB_DFFESR_Q_R
.sym 70631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 70635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 70639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 70640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 70642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 70648 fft_block.reg_stage.w_c_reg[10]
.sym 70652 fft_block.reg_stage.w_cps_reg[16]
.sym 70656 fft_block.reg_stage.w_c_reg[10]
.sym 70657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 70660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 70674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 70675 fft_block.reg_stage.w_cps_reg[16]
.sym 70677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 70680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 70682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 70683 fft_block.reg_stage.w_c_reg[10]
.sym 70687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 70688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 70689 fft_block.reg_stage.w_c_reg[10]
.sym 70699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 70700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 70701 fft_block.reg_stage.w_c_reg[10]
.sym 70704 fft_block.reg_stage.w_c_reg[10]
.sym 70705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 70706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 70708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 70709 CLK$SB_IO_IN_$glb_clk
.sym 70713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 70716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 70723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 70724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70726 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 70729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 70731 spi_out.addr[4]
.sym 70735 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 70737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 70740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 70743 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 70746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 70753 spi_out.addr_SB_DFFESR_Q_R
.sym 70754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 70763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 70765 fft_block.reg_stage.w_cps_reg[17]
.sym 70769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 70779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 70803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 70804 fft_block.reg_stage.w_cps_reg[17]
.sym 70806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 70817 spi_out.addr_SB_DFFESR_Q_R
.sym 70828 fft_block.reg_stage.w_cps_reg[17]
.sym 70829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 70830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 70831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 70832 CLK$SB_IO_IN_$glb_clk
.sym 70834 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 70840 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 70843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 70864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 70867 spi_out.addr_SB_DFFESR_Q_R
.sym 70879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 70885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 70886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 70894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 70911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 70927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 70938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 70954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 70955 CLK$SB_IO_IN_$glb_clk
.sym 70956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 70959 spi_out.count_spi[2]
.sym 70960 spi_out.count_spi[3]
.sym 70961 spi_out.count_spi[4]
.sym 70962 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 70963 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 70964 spi_out.count_spi[1]
.sym 70984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 71001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 71004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 71005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 71007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 71009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 71012 fft_block.reg_stage.w_cps_reg[17]
.sym 71025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 71026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 71027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 71028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 71037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 71040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 71049 fft_block.reg_stage.w_cps_reg[17]
.sym 71050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 71052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 71056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 71057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 71058 fft_block.reg_stage.w_cps_reg[17]
.sym 71061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 71062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 71063 fft_block.reg_stage.w_cps_reg[17]
.sym 71068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 71069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 71070 fft_block.reg_stage.w_cps_reg[17]
.sym 71074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 71075 fft_block.reg_stage.w_cps_reg[17]
.sym 71076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 71077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 71078 CLK$SB_IO_IN_$glb_clk
.sym 71093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 71121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 71125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 71131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 71132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 71137 fft_block.start_calc
.sym 71141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 71157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 71161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 71168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 71173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 71175 fft_block.start_calc
.sym 71200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 71201 CLK$SB_IO_IN_$glb_clk
.sym 71210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 71236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 71246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 71260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 71261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 71262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 71268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 71271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 71275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 71277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 71278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 71280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 71289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 71290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 71291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 71292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 71296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 71298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 71323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 71324 CLK$SB_IO_IN_$glb_clk
.sym 71325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 71340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 71346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 72723 CLK$SB_IO_IN
.sym 72745 CLK$SB_IO_IN
.sym 72779 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 72780 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 72781 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 72782 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 72783 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 72784 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 72785 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 72906 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 72908 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 72924 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 72935 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 72941 $PACKER_VCC_NET
.sym 73107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 73108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 73116 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 73117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 73130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 73135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 73137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 73139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 73142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 73163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 73164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 73165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 73166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 73181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 73182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 73184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 73185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73186 CLK$SB_IO_IN_$glb_clk
.sym 73187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 73188 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 73189 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 73195 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73198 $PACKER_VCC_NET
.sym 73219 $PACKER_VCC_NET
.sym 73222 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 73233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 73234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 73253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 73275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 73277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 73304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 73307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 73308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73309 CLK$SB_IO_IN_$glb_clk
.sym 73310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 73312 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 73314 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 73328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 73342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 73343 fft_block.reg_stage.w_cms_reg[27]
.sym 73346 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 73352 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73358 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 73359 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73360 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 73365 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 73366 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 73368 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 73370 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 73375 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73377 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 73378 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 73379 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 73382 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 73383 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73386 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 73387 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73388 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 73397 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73398 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73399 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 73400 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 73409 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 73410 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 73411 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 73412 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 73421 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 73422 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73423 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 73424 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73431 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 73432 CLK$SB_IO_IN_$glb_clk
.sym 73446 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 73456 PIN_15$SB_IO_OUT
.sym 73475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 73477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 73479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 73481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 73489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 73498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 73501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 73502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 73503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 73521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 73522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 73523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 73532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 73533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 73534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 73535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 73550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 73551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 73554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 73555 CLK$SB_IO_IN_$glb_clk
.sym 73556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 73569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 73577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 73579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 73600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[2]
.sym 73602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 73615 fft_block.reg_stage.w_cms_reg[27]
.sym 73661 fft_block.reg_stage.w_cms_reg[27]
.sym 73677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[2]
.sym 73678 CLK$SB_IO_IN_$glb_clk
.sym 73679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 73706 $PACKER_VCC_NET
.sym 73953 spi_out.send_data[5]
.sym 73967 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 73969 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 73973 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 73978 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 73981 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73982 spi_out.send_data[1]
.sym 73986 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 73989 spi_out.send_data[6]
.sym 74000 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 74001 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 74002 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 74014 spi_out.send_data[1]
.sym 74019 spi_out.send_data[6]
.sym 74036 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 74037 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 74039 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 74046 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 74047 CLK$SB_IO_IN_$glb_clk
.sym 74101 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 74113 spi_out.send_data[5]
.sym 74162 spi_out.send_data[5]
.sym 74169 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 74170 CLK$SB_IO_IN_$glb_clk
.sym 74198 $PACKER_VCC_NET
.sym 74223 fft_block.reg_stage.w_cms_reg[11]
.sym 74226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 74231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 74264 fft_block.reg_stage.w_cms_reg[11]
.sym 74292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 74293 CLK$SB_IO_IN_$glb_clk
.sym 74294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 74321 spi_out.state_SB_DFFESR_Q_R
.sym 74326 $PACKER_VCC_NET
.sym 74337 spi_out.send_data[7]
.sym 74363 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 74382 spi_out.send_data[7]
.sym 74415 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 74416 CLK$SB_IO_IN_$glb_clk
.sym 74448 spi_out.start_tx_SB_DFFE_Q_E
.sym 74452 spi_out.send_data[5]
.sym 74464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 74469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 74472 fft_block.reg_stage.w_cps_reg[13]
.sym 74484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 74486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 74504 fft_block.reg_stage.w_cps_reg[13]
.sym 74505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 74506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 74522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 74524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 74525 fft_block.reg_stage.w_cps_reg[13]
.sym 74538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 74539 CLK$SB_IO_IN_$glb_clk
.sym 74546 spi_out.start_tx
.sym 74557 $PACKER_VCC_NET
.sym 74566 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 74571 PIN_21$SB_IO_OUT
.sym 74573 spi_out.state_SB_DFFESR_Q_E
.sym 74584 spi_out.state_SB_DFFESR_Q_E
.sym 74585 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 74590 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 74593 spi_out.state_SB_DFFESR_Q_D[0]
.sym 74594 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74602 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74611 spi_out.state_SB_DFFESR_Q_R
.sym 74613 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 74615 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 74616 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 74617 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74618 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 74622 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 74623 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74641 spi_out.state_SB_DFFESR_Q_D[0]
.sym 74658 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74660 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 74661 spi_out.state_SB_DFFESR_Q_E
.sym 74662 CLK$SB_IO_IN_$glb_clk
.sym 74663 spi_out.state_SB_DFFESR_Q_R
.sym 74665 spi_out.start_tx_SB_DFFE_Q_E
.sym 74681 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 74687 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 74688 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 74697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 74705 PIN_21$SB_IO_OUT
.sym 74706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 74708 spi_out.state_SB_DFFESR_Q_D[0]
.sym 74709 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74711 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 74712 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 74713 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 74714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 74716 spi_out.addr[4]
.sym 74717 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 74720 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 74725 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 74726 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 74731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 74738 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 74739 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 74740 PIN_21$SB_IO_OUT
.sym 74741 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74744 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 74746 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74756 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74757 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 74758 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 74759 spi_out.addr[4]
.sym 74762 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74763 spi_out.state_SB_DFFESR_Q_D[0]
.sym 74765 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 74768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 74769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 74770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 74771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 74774 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 74775 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74776 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 74777 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 74785 CLK$SB_IO_IN_$glb_clk
.sym 74803 spi_out.addr_SB_DFFESR_Q_R
.sym 74804 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 74810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 74833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 74838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 74855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 74874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 74891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 74907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 74908 CLK$SB_IO_IN_$glb_clk
.sym 74935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 74951 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 74953 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 74955 spi_out.addr_SB_DFFESR_Q_R
.sym 74956 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 74965 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 74986 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 75021 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 75022 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 75023 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 75030 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 75031 CLK$SB_IO_IN_$glb_clk
.sym 75032 spi_out.addr_SB_DFFESR_Q_R
.sym 75047 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 75051 spi_out.addr_SB_DFFESR_Q_R
.sym 75079 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 75081 spi_out.count_spi[1]
.sym 75082 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 75085 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 75086 spi_out.count_spi[4]
.sym 75087 spi_out.addr_SB_DFFESR_Q_R
.sym 75092 spi_out.count_spi[2]
.sym 75101 spi_out.count_spi[3]
.sym 75106 $nextpnr_ICESTORM_LC_6$O
.sym 75108 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 75112 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 75115 spi_out.count_spi[1]
.sym 75118 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 75121 spi_out.count_spi[2]
.sym 75122 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 75124 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 75126 spi_out.count_spi[3]
.sym 75128 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 75130 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 75132 spi_out.count_spi[4]
.sym 75134 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 75137 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 75140 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 75143 spi_out.count_spi[3]
.sym 75144 spi_out.count_spi[4]
.sym 75145 spi_out.count_spi[2]
.sym 75146 spi_out.count_spi[1]
.sym 75149 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 75151 spi_out.count_spi[1]
.sym 75153 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 75154 CLK$SB_IO_IN_$glb_clk
.sym 75155 spi_out.addr_SB_DFFESR_Q_R
.sym 75173 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 75331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 75335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 75396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 75399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_E
.sym 75400 CLK$SB_IO_IN_$glb_clk
.sym 75401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 76860 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 76861 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 76862 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 76900 $PACKER_VCC_NET
.sym 76905 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 76907 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 76908 $PACKER_VCC_NET
.sym 76909 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 76910 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 76915 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 76916 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 76922 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 76926 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 76929 $nextpnr_ICESTORM_LC_39$O
.sym 76931 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 76935 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 76937 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 76938 $PACKER_VCC_NET
.sym 76939 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 76941 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 76943 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 76944 $PACKER_VCC_NET
.sym 76945 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 76947 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 76949 $PACKER_VCC_NET
.sym 76950 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 76951 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 76954 $PACKER_VCC_NET
.sym 76955 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 76957 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 76963 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 76967 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 76972 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 76976 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 76977 CLK$SB_IO_IN_$glb_clk
.sym 76978 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 76985 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 76987 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 76988 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 77018 $PACKER_VCC_NET
.sym 77025 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 77044 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 77060 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 77070 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 77078 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 77080 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 77096 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 77107 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 77139 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 77140 CLK$SB_IO_IN_$glb_clk
.sym 77141 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 77166 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 77267 spi_out.spi_master.master_ready
.sym 77297 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 77300 $PACKER_VCC_NET
.sym 77308 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 77309 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77315 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 77321 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 77324 spi_out.spi_master.master_ready
.sym 77326 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 77335 spi_out.spi_master.master_ready
.sym 77339 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 77341 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 77345 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77346 spi_out.spi_master.master_ready
.sym 77383 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77384 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 77385 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 77386 CLK$SB_IO_IN_$glb_clk
.sym 77387 spi_out.spi_master.master_ready
.sym 77400 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 77404 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 77423 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 77438 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 77439 spi_out.spi_master.master_ready
.sym 77448 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77458 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 77468 spi_out.spi_master.master_ready
.sym 77469 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 77470 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77481 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 77509 CLK$SB_IO_IN_$glb_clk
.sym 77792 $PACKER_VCC_NET
.sym 77910 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 78284 $PACKER_VCC_NET
.sym 78378 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 78401 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 78403 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 78497 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 78498 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 78499 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 78500 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 78501 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 78502 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 78619 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 78624 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 78661 spi_out.start_tx_SB_DFFE_Q_E
.sym 78671 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 78724 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 78738 spi_out.start_tx_SB_DFFE_Q_E
.sym 78739 CLK$SB_IO_IN_$glb_clk
.sym 78749 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 78753 $PACKER_VCC_NET
.sym 78755 spi_out.start_tx
.sym 78784 PIN_21$SB_IO_OUT
.sym 78796 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 78810 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 78813 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 78821 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 78822 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 78823 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 78824 PIN_21$SB_IO_OUT
.sym 78880 spi_out.start_tx_SB_DFFE_Q_E
.sym 80364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 80934 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 80935 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 80937 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 80938 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 80977 $PACKER_VCC_NET
.sym 80979 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 80980 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 80986 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 80987 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 80989 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 80992 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 80997 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 81006 $nextpnr_ICESTORM_LC_3$O
.sym 81009 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 81012 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[1]
.sym 81015 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 81018 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[2]
.sym 81021 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 81024 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[3]
.sym 81026 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 81030 $nextpnr_ICESTORM_LC_4$I3
.sym 81032 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 81036 $nextpnr_ICESTORM_LC_4$COUT
.sym 81039 $PACKER_VCC_NET
.sym 81040 $nextpnr_ICESTORM_LC_4$I3
.sym 81043 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 81046 $nextpnr_ICESTORM_LC_4$COUT
.sym 81051 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 81062 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 81097 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 81106 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 81119 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 81142 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 81143 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 81148 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 81150 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 81151 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 81161 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 81166 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 81183 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 81194 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 81195 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 81196 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 81197 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 81201 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 81217 CLK$SB_IO_IN_$glb_clk
.sym 81218 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 81248 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 81253 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 81396 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 81398 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 81428 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 81463 CLK$SB_IO_IN_$glb_clk
.sym 81464 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 81483 spi_out.spi_master.master_ready
.sym 81490 spi_out.spi_master.master_ready
.sym 81493 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 81616 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 81721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 81745 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 81988 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 81989 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 81990 spi_out.spi_master.master_ready
.sym 82107 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 82480 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 82482 spi_out.spi_master.master_ready
.sym 82503 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 82561 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 82578 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 82579 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 82606 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 82615 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 82618 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 82619 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 82623 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 82624 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 82625 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 82631 $PACKER_VCC_NET
.sym 82632 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 82633 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 82634 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 82639 $PACKER_VCC_NET
.sym 82645 $nextpnr_ICESTORM_LC_5$O
.sym 82647 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 82651 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 82653 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 82654 $PACKER_VCC_NET
.sym 82657 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 82659 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 82660 $PACKER_VCC_NET
.sym 82661 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 82663 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 82665 $PACKER_VCC_NET
.sym 82666 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 82667 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 82669 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 82671 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 82672 $PACKER_VCC_NET
.sym 82673 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 82676 $PACKER_VCC_NET
.sym 82678 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 82679 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 82682 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 82688 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 82692 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 82693 CLK$SB_IO_IN_$glb_clk
.sym 82694 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 82696 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 82697 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 82698 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 82699 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 82700 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 82701 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 82741 $PACKER_VCC_NET
.sym 82747 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 82756 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 82758 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 82765 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 82778 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 82805 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 82806 $PACKER_VCC_NET
.sym 82807 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 82815 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 82816 CLK$SB_IO_IN_$glb_clk
.sym 82817 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 82831 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 82833 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 83197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 85064 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 85069 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 85073 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 85077 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 85078 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 85083 $nextpnr_ICESTORM_LC_13$O
.sym 85086 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 85089 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 85091 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 85097 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 85099 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 85103 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 85105 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 85115 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 85116 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 85117 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 85120 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 85130 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 85131 CLK$SB_IO_IN_$glb_clk
.sym 85132 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 85139 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 85163 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 85217 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 85220 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 85236 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 85259 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 85260 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 85261 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 85798 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 86431 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 86552 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 86556 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 86649 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 86651 spi_out.spi_master.r_SM_CS[1]
.sym 86653 spi_out.spi_master.r_SM_CS[0]
.sym 86656 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 86684 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 86697 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 86700 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 86701 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 86704 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 86705 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 86707 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 86712 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 86722 $nextpnr_ICESTORM_LC_8$O
.sym 86724 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 86728 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 86731 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 86734 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 86736 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 86740 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 86743 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 86746 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 86749 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 86752 $nextpnr_ICESTORM_LC_9$I3
.sym 86754 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 86762 $nextpnr_ICESTORM_LC_9$I3
.sym 86768 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 86772 PIN_16_SB_LUT4_O_I3
.sym 86773 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 86774 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 86775 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 86779 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 86813 spi_out.spi_master.master_ready
.sym 86815 spi_out.spi_master.r_SM_CS[1]
.sym 86817 spi_out.spi_master.r_SM_CS[0]
.sym 86821 spi_out.spi_master.master_ready
.sym 86824 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 86825 spi_out.spi_master.r_SM_CS[0]
.sym 86826 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 86827 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 86831 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 86833 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 86839 spi_out.start_tx
.sym 86852 spi_out.spi_master.r_SM_CS[0]
.sym 86853 spi_out.spi_master.master_ready
.sym 86854 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 86855 spi_out.spi_master.r_SM_CS[1]
.sym 86858 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 86864 spi_out.spi_master.master_ready
.sym 86865 spi_out.spi_master.r_SM_CS[1]
.sym 86866 spi_out.start_tx
.sym 86867 spi_out.spi_master.r_SM_CS[0]
.sym 86870 spi_out.spi_master.r_SM_CS[1]
.sym 86873 spi_out.spi_master.r_SM_CS[0]
.sym 86877 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 86882 spi_out.spi_master.master_ready
.sym 86883 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 86884 spi_out.spi_master.r_SM_CS[1]
.sym 86885 spi_out.spi_master.r_SM_CS[0]
.sym 86892 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 86893 CLK$SB_IO_IN_$glb_clk
.sym 86894 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 89293 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 89301 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 89339 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 89370 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 89371 CLK$SB_IO_IN_$glb_clk
.sym 89391 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 89757 PIN_15$SB_IO_OUT
.sym 90769 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 90771 spi_out.spi_master.r_SM_CS[0]
.sym 90780 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 90785 spi_out.spi_master.r_SM_CS[1]
.sym 90798 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 90802 spi_out.spi_master.r_SM_CS[1]
.sym 90812 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 90824 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 90843 spi_out.spi_master.r_SM_CS[0]
.sym 90845 spi_out.spi_master.r_SM_CS[1]
.sym 90846 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 90847 CLK$SB_IO_IN_$glb_clk
.sym 90848 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 90861 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 90892 spi_out.spi_master.r_SM_CS[1]
.sym 90899 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 90901 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 90902 spi_out.spi_master.r_SM_CS[0]
.sym 90913 spi_out.start_tx
.sym 90914 PIN_16_SB_LUT4_O_I3
.sym 90916 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 90921 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 90926 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 90930 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 90931 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 90932 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 90936 PIN_16_SB_LUT4_O_I3
.sym 90938 spi_out.start_tx
.sym 90944 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 90965 spi_out.spi_master.r_SM_CS[0]
.sym 90966 spi_out.spi_master.r_SM_CS[1]
.sym 90969 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 90970 CLK$SB_IO_IN_$glb_clk
.sym 90984 PIN_16_SB_LUT4_O_I3
.sym 90988 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 102794 fft_block.start_calc
.sym 104495 PIN_21$SB_IO_OUT
.sym 104669 PIN_21$SB_IO_OUT
.sym 104689 PIN_21$SB_IO_OUT
.sym 105026 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 105398 PIN_15$SB_IO_OUT
.sym 106619 PIN_16_SB_LUT4_O_I3
.sym 107356 PIN_21$SB_IO_OUT
.sym 108643 PIN_21$SB_IO_OUT
.sym 108685 PIN_21$SB_IO_OUT
.sym 113006 PIN_14$SB_IO_OUT
.sym 117182 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 117209 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 117237 CLK$SB_IO_IN_$glb_clk
.sym 117259 PIN_14$SB_IO_OUT
.sym 119093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 121706 PIN_15$SB_IO_OUT
.sym 122793 PIN_16$SB_IO_OUT
.sym 122932 PIN_16_SB_LUT4_O_I3
.sym 126889 fft_block.start_calc
.sym 126903 PIN_16$SB_IO_OUT
.sym 126924 PIN_16_SB_LUT4_O_I3
.sym 126949 PIN_16_SB_LUT4_O_I3
.sym 131802 PIN_16$SB_IO_OUT
.sym 134262 PIN_14$SB_IO_OUT
.sym 134282 PIN_14$SB_IO_OUT
.sym 134378 PIN_15$SB_IO_OUT
.sym 134382 PIN_15$SB_IO_OUT
.sym 134404 PIN_15$SB_IO_OUT
.sym 134650 fft_block.start_calc
.sym 134681 fft_block.start_calc
.sym 134694 fft_block.start_calc
.sym 134711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 134712 PIN_16$SB_IO_OUT
.sym 134732 PIN_16$SB_IO_OUT
.sym 134735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 135175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 135176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 135177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 135179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 135181 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 135183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 135184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 135187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 135188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 135189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135214 fft_block.reg_stage.w_c_reg[23]
.sym 135222 fft_block.reg_stage.w_c_reg[17]
.sym 135230 fft_block.reg_stage.w_c_reg[19]
.sym 135234 fft_block.reg_stage.w_c_reg[16]
.sym 135239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 135240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 135241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135242 fft_block.reg_stage.w_c_in[0]
.sym 135246 fft_block.reg_stage.w_c_in[1]
.sym 135250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 135252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 135253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 135254 fft_block.reg_stage.w_c_in[7]
.sym 135258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 135259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 135261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 135263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 135264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135266 fft_block.reg_stage.w_c_in[3]
.sym 135270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 135271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 135272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 135273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 135281 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 135286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[0]
.sym 135287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 135288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 135289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 135290 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 135302 fft_block.reg_stage.w_c_in[7]
.sym 135310 fft_block.reg_stage.w_c_in[0]
.sym 135317 fft_block.reg_stage.c_map.state[0]
.sym 135318 fft_block.reg_stage.w_c_in[1]
.sym 135326 fft_block.reg_stage.w_c_in[3]
.sym 135345 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 135350 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 135361 fft_block.stage[0]
.sym 135364 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 135365 fft_block.stage[0]
.sym 135367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 135372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 135373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 135376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 135377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 135380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 135381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 135384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 135385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 135388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 135389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 135391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 135392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 135393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 135396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 135397 fft_block.start_calc
.sym 135399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 135404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 135405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 135408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 135409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 135412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 135413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 135416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 135417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 135418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 135419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 135420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 135421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 135422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 135423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 135424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 135425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 135429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 135430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 135434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 135438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 135442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 135443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 135444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 135445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 135446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 135450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 135454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 135455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 135456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 135457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 135458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 135465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 135467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 135468 fft_block.reg_stage.w_input_regs[15]
.sym 135469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 135470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 135471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 135472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 135473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 135475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 135476 fft_block.reg_stage.w_input_regs[15]
.sym 135477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 135478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 135479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 135480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 135481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 135485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 135486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 135487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 135488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 135489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 135493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 135494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 135498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 135505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 135506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 135511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135512 fft_block.reg_stage.w_input_regs[13]
.sym 135513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 135517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 135519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135520 fft_block.reg_stage.w_input_regs[14]
.sym 135521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 135523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135524 fft_block.reg_stage.w_input_regs[14]
.sym 135525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 135527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135528 fft_block.reg_stage.w_input_regs[13]
.sym 135529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 135555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135556 fft_block.reg_stage.w_input_regs[12]
.sym 135557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 135559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 135565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 135569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 135572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 135573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 135576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 135577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 135580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 135581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 135584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 135585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 135586 fft_block.reg_stage.w_input_regs[79]
.sym 135589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 135591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135592 fft_block.reg_stage.w_input_regs[75]
.sym 135593 fft_block.reg_stage.w_input_regs[11]
.sym 135595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135596 fft_block.reg_stage.w_input_regs[76]
.sym 135597 fft_block.reg_stage.w_input_regs[12]
.sym 135599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135600 fft_block.reg_stage.w_input_regs[75]
.sym 135601 fft_block.reg_stage.w_input_regs[11]
.sym 135605 fft_block.reg_stage.w_input_regs[75]
.sym 135609 fft_block.reg_stage.w_input_regs[77]
.sym 135611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135612 fft_block.reg_stage.w_input_regs[77]
.sym 135613 fft_block.reg_stage.w_input_regs[13]
.sym 135617 fft_block.reg_stage.w_input_regs[76]
.sym 135619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135620 fft_block.reg_stage.w_input_regs[76]
.sym 135621 fft_block.reg_stage.w_input_regs[12]
.sym 135633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 135634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 135641 fft_block.reg_stage.w_input_regs[64]
.sym 135652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 135653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 135655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 135661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 135665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 135668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 135669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 135672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 135673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 135676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 135677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 135680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 135681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 135682 fft_block.reg_stage.w_input_regs[71]
.sym 135685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 135690 fft_block.reg_stage.w_c_reg[10]
.sym 135694 fft_block.reg_stage.w_c_reg[15]
.sym 135705 fft_block.reg_stage.w_input_regs[68]
.sym 135710 fft_block.reg_stage.w_c_reg[11]
.sym 135717 fft_block.reg_stage.w_input_regs[67]
.sym 135718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 135719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 135720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_O[0]
.sym 135724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_O[1]
.sym 135725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 135728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 135729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 135731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 135733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 135735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 135736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 135737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 135738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 135740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[2]
.sym 135741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 135742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 135743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 135744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_I2[2]
.sym 135745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_I2[3]
.sym 135746 fft_block.reg_stage.w_c_reg[8]
.sym 135751 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 135756 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 135759 $PACKER_VCC_NET
.sym 135761 $nextpnr_ICESTORM_LC_11$I3
.sym 135762 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
.sym 135763 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 135764 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]
.sym 135765 $nextpnr_ICESTORM_LC_11$COUT
.sym 135775 $PACKER_VCC_NET
.sym 135776 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 135777 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 135783 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 135787 $PACKER_VCC_NET
.sym 135788 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 135793 $nextpnr_ICESTORM_LC_46$I3
.sym 135797 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 135799 $PACKER_VCC_NET
.sym 135800 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 135801 fft_block.stage[0]
.sym 135802 fft_block.stage[0]
.sym 135803 fft_block.stage[1]
.sym 135804 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_I2[10]
.sym 135805 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]
.sym 135808 fft_block.stage[1]
.sym 135809 fft_block.stage[0]
.sym 135812 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 135813 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 135814 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 135818 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 135832 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 135833 fft_block.w_calc_finish
.sym 135838 fft_block.stage[0]
.sym 135839 fft_block.stage[1]
.sym 135840 fft_block.state_SB_DFFESR_Q_R[1]
.sym 135841 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 135845 fft_block.stage[0]
.sym 135847 fft_block.stage[0]
.sym 135848 fft_block.stage[1]
.sym 135849 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 135851 fft_block.state_SB_DFFESR_Q_R[0]
.sym 135852 fft_block.state_SB_DFFESR_Q_R[1]
.sym 135853 fft_block.state_SB_DFFESR_Q_R[2]
.sym 135856 fft_block.state[1]
.sym 135857 fft_block.state[0]
.sym 135858 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 135864 fft_block.state[0]
.sym 135865 fft_block.state[1]
.sym 135868 fft_block.state[0]
.sym 135869 fft_block.state[1]
.sym 135870 fft_block.state[1]
.sym 135871 fft_block.state_SB_DFFESR_Q_R[1]
.sym 135872 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 135873 fft_block.state_SB_DFFESR_Q_R[0]
.sym 135885 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 135890 fft_block.stage_SB_DFFESR_Q_R
.sym 135934 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 136199 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 136205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 136209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 136212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 136216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 136218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 136219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0[1]
.sym 136220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136228 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 136229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 136230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0[1]
.sym 136231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 136238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 136240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0[1]
.sym 136241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136242 fft_block.reg_stage.w_c_reg[1]
.sym 136246 fft_block.reg_stage.w_c_reg[7]
.sym 136250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[0]
.sym 136251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[1]
.sym 136252 fft_block.start_calc
.sym 136253 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 136254 fft_block.reg_stage.w_c_reg[3]
.sym 136258 fft_block.reg_stage.w_c_reg[0]
.sym 136263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 136269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 136273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 136276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 136280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 136283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 136285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 136289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136290 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[3]
.sym 136292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 136293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 136295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 136296 fft_block.start_calc
.sym 136297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 136299 fft_block.reg_stage.w_c_map_addr[0]
.sym 136300 fft_block.reg_stage.w_c_map_addr[1]
.sym 136301 fft_block.reg_stage.w_we_c_map
.sym 136302 fft_block.reg_stage.w_c_in[0]
.sym 136306 fft_block.reg_stage.w_c_in[3]
.sym 136310 fft_block.reg_stage.w_c_in[1]
.sym 136314 fft_block.reg_stage.w_c_in[7]
.sym 136319 fft_block.reg_stage.w_c_map_addr[0]
.sym 136320 fft_block.reg_stage.w_c_map_addr[1]
.sym 136321 fft_block.reg_stage.w_we_c_map
.sym 136323 fft_block.reg_stage.w_c_map_addr[0]
.sym 136324 fft_block.reg_stage.w_c_map_addr[1]
.sym 136325 fft_block.reg_stage.w_we_c_map
.sym 136328 fft_block.reg_stage.c_map.stage_data[0]
.sym 136329 fft_block.reg_stage.w_cps_in[8]
.sym 136332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 136333 fft_block.start_calc
.sym 136336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 136337 fft_block.start_calc
.sym 136338 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 136344 fft_block.reg_stage.w_c_map_addr[0]
.sym 136345 fft_block.reg_stage.w_c_map_addr[1]
.sym 136348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[0]
.sym 136349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_I0_SB_LUT4_I2_O[1]
.sym 136350 fft_block.reg_stage.w_c_map_addr[0]
.sym 136351 fft_block.reg_stage.w_c_map_addr[1]
.sym 136352 fft_block.fill_regs
.sym 136353 fft_block.reg_stage.c_map.state[0]
.sym 136356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 136357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1_SB_LUT4_I2_O[1]
.sym 136361 fft_block.reg_stage.w_c_map_addr[0]
.sym 136369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 136371 fft_block.reg_stage.w_c_map_addr[1]
.sym 136372 fft_block.stage[0]
.sym 136373 fft_block.reg_stage.w_c_map_addr[0]
.sym 136374 fft_block.reg_stage.w_c_map_addr[0]
.sym 136375 fft_block.reg_stage.w_c_map_addr[1]
.sym 136376 fft_block.fill_regs
.sym 136377 fft_block.reg_stage.c_map.state[0]
.sym 136383 fft_block.reg_stage.w_c_map_addr[1]
.sym 136384 fft_block.reg_stage.w_c_map_addr[0]
.sym 136385 fft_block.reg_stage.w_we_c_map
.sym 136388 fft_block.stage[1]
.sym 136389 fft_block.reg_stage.c_map.state[0]
.sym 136390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 136391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[1]
.sym 136392 fft_block.start_calc
.sym 136393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 136395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 136396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 136397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 136400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 136401 fft_block.start_calc
.sym 136402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 136403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 136404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 136405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 136406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 136407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 136408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 136409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 136410 fft_block.fill_regs
.sym 136415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 136416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[1]
.sym 136417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 136419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 136420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 136421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 136422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 136428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 136429 fft_block.start_calc
.sym 136430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 136431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 136432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 136433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[3]
.sym 136435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_I1[0]
.sym 136436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 136437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 136438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 136439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 136440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 136441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 136442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 136443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 136444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 136445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 136446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 136447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 136448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 136449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 136452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 136453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 136455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 136468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 136469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 136472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 136473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 136476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 136477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 136480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 136481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 136484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 136485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 136486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 136487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 136489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 136491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 136493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 136496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 136497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 136499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 136500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 136505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 136509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 136513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 136515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 136516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 136518 fft_block.w_fft_in[10]
.sym 136532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 136533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 136535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136536 fft_block.reg_stage.w_input_regs[7]
.sym 136537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 136539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136540 fft_block.reg_stage.w_input_regs[11]
.sym 136541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 136543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136544 fft_block.reg_stage.w_input_regs[7]
.sym 136545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 136549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 136551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136552 fft_block.reg_stage.w_input_regs[12]
.sym 136553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 136555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136556 fft_block.reg_stage.w_input_regs[11]
.sym 136557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 136558 fft_block.reg_stage.w_input_regs[72]
.sym 136559 fft_block.reg_stage.w_input_regs[8]
.sym 136560 fft_block.reg_stage.w_input_regs[73]
.sym 136561 fft_block.reg_stage.w_input_regs[9]
.sym 136563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 136564 fft_block.reg_stage.w_input_regs[10]
.sym 136565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 136566 fft_block.reg_stage.w_input_regs[9]
.sym 136567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 136568 fft_block.reg_stage.w_input_regs[8]
.sym 136569 fft_block.reg_stage.w_input_regs[72]
.sym 136570 fft_block.reg_stage.w_input_regs[73]
.sym 136571 fft_block.reg_stage.w_input_regs[9]
.sym 136572 fft_block.reg_stage.w_input_regs[72]
.sym 136573 fft_block.reg_stage.w_input_regs[8]
.sym 136575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 136576 fft_block.reg_stage.w_input_regs[10]
.sym 136577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 136578 fft_block.reg_stage.w_input_regs[72]
.sym 136579 fft_block.reg_stage.w_input_regs[8]
.sym 136580 fft_block.reg_stage.w_input_regs[9]
.sym 136581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 136585 fft_block.reg_stage.w_input_regs[73]
.sym 136586 fft_block.w_fft_in[9]
.sym 136593 fft_block.reg_stage.w_input_regs[72]
.sym 136597 fft_block.reg_stage.w_input_regs[74]
.sym 136598 fft_block.w_fft_in[8]
.sym 136603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136604 fft_block.reg_stage.w_input_regs[74]
.sym 136605 fft_block.reg_stage.w_input_regs[10]
.sym 136606 fft_block.w_fft_in[10]
.sym 136622 fft_block.w_fft_in[11]
.sym 136627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136628 fft_block.reg_stage.w_input_regs[77]
.sym 136629 fft_block.reg_stage.w_input_regs[13]
.sym 136633 fft_block.reg_stage.w_input_regs[78]
.sym 136634 fft_block.w_fft_in[0]
.sym 136638 fft_block.w_fft_in[13]
.sym 136642 fft_block.w_fft_in[12]
.sym 136647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136648 fft_block.reg_stage.w_input_regs[5]
.sym 136649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 136651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136652 fft_block.reg_stage.w_input_regs[6]
.sym 136653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 136654 fft_block.w_fft_in[11]
.sym 136659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136660 fft_block.reg_stage.w_input_regs[6]
.sym 136661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 136663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136664 fft_block.reg_stage.w_input_regs[4]
.sym 136665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 136667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 136668 fft_block.reg_stage.w_input_regs[1]
.sym 136669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 136671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136672 fft_block.reg_stage.w_input_regs[4]
.sym 136673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 136675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136676 fft_block.reg_stage.w_input_regs[5]
.sym 136677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 136679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136680 fft_block.reg_stage.w_input_regs[3]
.sym 136681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 136683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136684 fft_block.reg_stage.w_input_regs[3]
.sym 136685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 136687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 136688 fft_block.reg_stage.w_input_regs[1]
.sym 136689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 136691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136692 fft_block.reg_stage.w_input_regs[2]
.sym 136693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 136695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136696 fft_block.reg_stage.w_input_regs[2]
.sym 136697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 136698 fft_block.w_fft_in[2]
.sym 136702 fft_block.w_fft_in[3]
.sym 136706 fft_block.w_fft_in[1]
.sym 136710 fft_block.w_fft_in[3]
.sym 136717 fft_block.reg_stage.w_input_regs[66]
.sym 136718 fft_block.w_fft_in[1]
.sym 136725 fft_block.reg_stage.w_input_regs[65]
.sym 136729 fft_block.reg_stage.w_input_regs[70]
.sym 136733 fft_block.reg_stage.w_input_regs[69]
.sym 136734 fft_block.w_fft_in[2]
.sym 136738 fft_block.w_fft_in[4]
.sym 136743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 136749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 136753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 136756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 136760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 136764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 136769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 136770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 136771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 136772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 136773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 136776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 136777 fft_block.start_calc
.sym 136788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 136789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 136790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 136796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 136797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 136800 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0_SB_LUT4_O_I2[10]
.sym 136801 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 136802 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[0]
.sym 136803 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I0[1]
.sym 136804 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
.sym 136805 fft_block.stage[1]
.sym 136811 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 136812 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 136813 fft_block.stage[0]
.sym 136815 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 136816 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
.sym 136817 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 136822 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[0]
.sym 136823 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[1]
.sym 136824 fft_block.stage[1]
.sym 136825 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_LUT4_I3_O[3]
.sym 136827 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1[0]
.sym 136828 fft_block.stage[1]
.sym 136829 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 136834 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 136835 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 136836 fft_block.stage[1]
.sym 136837 fft_block.stage[0]
.sym 136854 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 136862 fft_block.stage[0]
.sym 136863 fft_block.stage[1]
.sym 136864 fft_block.state_SB_DFFESR_Q_R[1]
.sym 136865 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 136873 fft_block.state[0]
.sym 136875 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 136876 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 136877 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 136880 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 136881 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 136884 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 136885 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 136887 insert_data
.sym 136888 fft_block.state_SB_DFFESR_Q_R[0]
.sym 136889 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 136891 fft_block.state[0]
.sym 136892 fft_block.state[1]
.sym 136893 insert_data
.sym 136894 fft_block.stage[0]
.sym 136895 fft_block.stage[1]
.sym 136896 fft_block.state[1]
.sym 136897 fft_block.state_SB_DFFESR_Q_R[1]
.sym 136898 fft_block.fill_regs_SB_DFFE_Q_D
.sym 136903 count[0]
.sym 136908 count[1]
.sym 136912 count[2]
.sym 136913 count_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 136916 count[3]
.sym 136917 count_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 136920 count[4]
.sym 136921 count_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 136924 count[5]
.sym 136925 count_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 136928 count[6]
.sym 136929 count_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 136932 count[7]
.sym 136933 count_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 136936 count[8]
.sym 136937 count_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 136940 count[9]
.sym 136941 count_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 136944 count[10]
.sym 136945 count_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 136948 count[11]
.sym 136949 count_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 136952 count[12]
.sym 136953 count_SB_DFF_Q_D_SB_LUT4_O_I3[12]
.sym 136956 count[13]
.sym 136957 count_SB_DFF_Q_D_SB_LUT4_O_I3[13]
.sym 136960 count[14]
.sym 136961 count_SB_DFF_Q_D_SB_LUT4_O_I3[14]
.sym 136964 count[15]
.sym 136965 count_SB_DFF_Q_D_SB_LUT4_O_I3[15]
.sym 136968 count[16]
.sym 136969 count_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 136972 count[17]
.sym 136973 count_SB_DFF_Q_D_SB_LUT4_O_I3[17]
.sym 136976 count[18]
.sym 136977 count_SB_DFF_Q_D_SB_LUT4_O_I3[18]
.sym 136980 count[19]
.sym 136981 count_SB_DFF_Q_D_SB_LUT4_O_I3[19]
.sym 136984 count[20]
.sym 136985 count_SB_DFF_Q_D_SB_LUT4_O_I3[20]
.sym 136990 count[14]
.sym 136991 count[15]
.sym 136992 count[16]
.sym 136993 count[17]
.sym 136994 count[18]
.sym 136995 count[19]
.sym 136996 count[20]
.sym 136997 count[2]
.sym 137222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_1_O[0]
.sym 137223 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 137224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 137225 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 137227 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 137228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 137229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 137234 fft_block.reg_stage.w_c_reg[27]
.sym 137242 fft_block.reg_stage.w_c_reg[25]
.sym 137250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 137251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 137252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 137253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 137255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 137260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 137261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 137264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 137265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 137268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 137269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 137272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 137273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 137275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 137276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 137277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 137285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 137286 fft_block.reg_stage.w_c_reg[31]
.sym 137290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 137291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 137292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 137293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 137294 fft_block.reg_stage.w_c_reg[24]
.sym 137298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[0]
.sym 137299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[1]
.sym 137300 fft_block.start_calc
.sym 137301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 137302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3[1]
.sym 137303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 137304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 137305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 137312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 137313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3[1]
.sym 137314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 137315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 137316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3[1]
.sym 137317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 137318 fft_block.reg_stage.w_c_in[3]
.sym 137325 fft_block.reg_stage.w_cps_in[8]
.sym 137334 fft_block.reg_stage.w_c_in[1]
.sym 137338 fft_block.reg_stage.w_c_in[0]
.sym 137342 fft_block.reg_stage.w_c_in[7]
.sym 137348 fft_block.reg_stage.c_map.stage_data[0]
.sym 137349 fft_block.reg_stage.w_cps_in[8]
.sym 137353 fft_block.reg_stage.w_cps_in[7]
.sym 137356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 137357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 137359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 137360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 137361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 137364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 137365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 137367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 137368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 137369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 137371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 137373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 137374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 137375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 137376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 137377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 137378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 137379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[1]
.sym 137380 fft_block.start_calc
.sym 137381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 137383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 137388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 137389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 137392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 137393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 137396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 137397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 137400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 137401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 137402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 137403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 137404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 137405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 137408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 137409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 137413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 137415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 137416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 137417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 137421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 137423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[0]
.sym 137424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[1]
.sym 137425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 137426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 137427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 137428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 137429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 137430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 137431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 137432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 137433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 137436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 137437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 137438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 137439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 137440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 137441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 137442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 137443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 137444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 137445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 137446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 137450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 137454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 137458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 137462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 137466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 137470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 137474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 137480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 137481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 137482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 137488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 137489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 137493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 137496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 137497 fft_block.start_calc
.sym 137499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 137500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 137504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[0]
.sym 137505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_1_O[1]
.sym 137506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 137511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 137512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 137514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 137515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 137517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 137519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 137520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 137521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 137522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 137523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 137524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 137527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 137529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 137531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 137532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 137535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 137536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 137537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 137539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 137540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 137544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 137545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 137547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137548 fft_block.reg_stage.w_input_regs[38]
.sym 137549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 137550 fft_block.w_fft_in[8]
.sym 137554 fft_block.w_fft_in[10]
.sym 137558 fft_block.w_fft_in[9]
.sym 137563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 137564 fft_block.reg_stage.w_input_regs[42]
.sym 137565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 137567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137568 fft_block.reg_stage.w_input_regs[38]
.sym 137569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 137571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 137572 fft_block.reg_stage.w_input_regs[42]
.sym 137573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 137575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137576 fft_block.reg_stage.w_input_regs[37]
.sym 137577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 137583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137584 fft_block.reg_stage.w_input_regs[37]
.sym 137585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 137586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 137592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 137593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 137596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 137597 fft_block.start_calc
.sym 137607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137608 fft_block.reg_stage.w_input_regs[35]
.sym 137609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 137611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137612 fft_block.reg_stage.w_input_regs[110]
.sym 137613 fft_block.reg_stage.w_input_regs[46]
.sym 137615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137616 fft_block.reg_stage.w_input_regs[35]
.sym 137617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 137619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137620 fft_block.reg_stage.w_input_regs[74]
.sym 137621 fft_block.reg_stage.w_input_regs[10]
.sym 137623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137624 fft_block.reg_stage.w_input_regs[34]
.sym 137625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 137627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137628 fft_block.reg_stage.w_input_regs[36]
.sym 137629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 137631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137632 fft_block.reg_stage.w_input_regs[34]
.sym 137633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 137635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137636 fft_block.reg_stage.w_input_regs[36]
.sym 137637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 137639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 137652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 137653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 137656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 137657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 137660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 137661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 137664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 137665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 137666 fft_block.reg_stage.w_input_regs[103]
.sym 137669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 137677 fft_block.reg_stage.w_input_regs[101]
.sym 137684 fft_block.reg_stage.w_input_regs[64]
.sym 137685 fft_block.reg_stage.w_input_regs[0]
.sym 137686 fft_block.w_fft_in[0]
.sym 137697 fft_block.reg_stage.w_input_regs[98]
.sym 137701 fft_block.reg_stage.w_input_regs[97]
.sym 137702 fft_block.w_fft_in[13]
.sym 137714 fft_block.w_fft_in[1]
.sym 137722 fft_block.w_fft_in[2]
.sym 137733 fft_block.reg_stage.w_input_regs[99]
.sym 137734 fft_block.w_fft_in[2]
.sym 137741 fft_block.reg_stage.w_input_regs[100]
.sym 137749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 137753 fft_block.w_fft_in[1]
.sym 137758 fft_block.w_fft_in[3]
.sym 137766 fft_block.w_fft_in[5]
.sym 137771 fft_block.reg_stage.w_index_out[0]
.sym 137772 fft_block.reg_stage.w_index_out[1]
.sym 137773 fft_block.reg_stage.w_index_out[2]
.sym 137775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137776 fft_block.reg_stage.w_input_regs[67]
.sym 137777 fft_block.reg_stage.w_input_regs[3]
.sym 137778 fft_block.w_fft_in[4]
.sym 137785 fft_block.w_fft_in[4]
.sym 137787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 137788 fft_block.reg_stage.w_input_regs[65]
.sym 137789 fft_block.reg_stage.w_input_regs[1]
.sym 137791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137792 fft_block.reg_stage.w_input_regs[66]
.sym 137793 fft_block.reg_stage.w_input_regs[2]
.sym 137795 fft_block.reg_stage.w_index_out[0]
.sym 137796 fft_block.reg_stage.w_index_out[2]
.sym 137797 fft_block.reg_stage.w_index_out[1]
.sym 137799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137800 fft_block.reg_stage.w_input_regs[69]
.sym 137801 fft_block.reg_stage.w_input_regs[5]
.sym 137803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137804 fft_block.reg_stage.w_input_regs[68]
.sym 137805 fft_block.reg_stage.w_input_regs[4]
.sym 137807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137808 fft_block.reg_stage.w_input_regs[68]
.sym 137809 fft_block.reg_stage.w_input_regs[4]
.sym 137811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 137812 fft_block.reg_stage.w_input_regs[65]
.sym 137813 fft_block.reg_stage.w_input_regs[1]
.sym 137815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137816 fft_block.reg_stage.w_input_regs[67]
.sym 137817 fft_block.reg_stage.w_input_regs[3]
.sym 137819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137820 fft_block.reg_stage.w_input_regs[66]
.sym 137821 fft_block.reg_stage.w_input_regs[2]
.sym 137823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137824 fft_block.reg_stage.w_input_regs[69]
.sym 137825 fft_block.reg_stage.w_input_regs[5]
.sym 137833 fft_block.reg_stage.w_input_regs[102]
.sym 137841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 137843 fft_block.counter_N[2]
.sym 137844 addr_count[2]
.sym 137845 insert_data
.sym 137847 fft_block.reg_stage.w_index_out[0]
.sym 137848 fft_block.reg_stage.w_index_out[1]
.sym 137849 fft_block.reg_stage.w_index_out[2]
.sym 137851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137852 fft_block.reg_stage.w_input_regs[70]
.sym 137853 fft_block.reg_stage.w_input_regs[6]
.sym 137856 fft_block.counter_N[1]
.sym 137857 fft_block.counter_N[0]
.sym 137859 fft_block.counter_N[0]
.sym 137860 addr_count[0]
.sym 137861 insert_data
.sym 137863 addr_count[0]
.sym 137868 addr_count[1]
.sym 137872 addr_count[2]
.sym 137873 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 137875 fft_block.counter_N[2]
.sym 137876 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 137877 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 137889 addr_count[0]
.sym 137892 addr_count[1]
.sym 137893 addr_count[0]
.sym 137895 fft_block.counter_N[0]
.sym 137900 fft_block.counter_N[1]
.sym 137904 fft_block.counter_N[2]
.sym 137905 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 137913 fft_block.counter_N[0]
.sym 137926 count[1]
.sym 137927 count[3]
.sym 137928 count[4]
.sym 137929 count[5]
.sym 137931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137932 fft_block.reg_stage.w_input_regs[71]
.sym 137933 fft_block.reg_stage.w_input_regs[7]
.sym 137947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137948 fft_block.reg_stage.w_input_regs[71]
.sym 137949 fft_block.reg_stage.w_input_regs[7]
.sym 137958 insert_data
.sym 137959 count[0]
.sym 137960 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 137961 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 137968 count[1]
.sym 137969 count[0]
.sym 137970 count[10]
.sym 137971 count[11]
.sym 137972 count[12]
.sym 137973 count[13]
.sym 137974 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 137975 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 137976 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 137977 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 137978 count[6]
.sym 137979 count[7]
.sym 137980 count[8]
.sym 137981 count[9]
.sym 137983 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 137984 insert_data
.sym 137985 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 137989 count[0]
.sym 138247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 138249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 138255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 138257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 138259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 138261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 138263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 138265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 138267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 138269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 138271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 138273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 138275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 138277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 138279 fft_block.reg_stage.w_c_reg[1]
.sym 138280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 138281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 138283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 138285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 138287 fft_block.reg_stage.w_cps_reg[4]
.sym 138288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 138289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 138291 fft_block.reg_stage.w_cps_reg[7]
.sym 138292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 138293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 138295 fft_block.reg_stage.w_c_reg[1]
.sym 138296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 138297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 138301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 138303 fft_block.reg_stage.w_c_reg[1]
.sym 138304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 138305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 138307 fft_block.reg_stage.w_cps_reg[4]
.sym 138308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 138309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 138311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 138316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 138317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 138320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 138321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 138324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 138325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 138328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 138329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 138330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 138331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 138332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 138333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 138341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 138343 fft_block.reg_stage.w_cps_reg[8]
.sym 138344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 138345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 138347 fft_block.reg_stage.w_c_reg[1]
.sym 138348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 138349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 138351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I1[0]
.sym 138352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 138353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 138355 fft_block.reg_stage.w_cps_reg[8]
.sym 138356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 138357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 138360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 138361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 138363 fft_block.reg_stage.w_cps_reg[8]
.sym 138364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 138365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 138366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 138367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 138368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 138369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 138371 fft_block.reg_stage.w_cps_reg[8]
.sym 138372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 138373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 138374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 138375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 138376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 138377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 138378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 138379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 138380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 138381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 138382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 138383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 138384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 138385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 138386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 138387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 138388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 138389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 138390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 138391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 138392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 138393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 138395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 138397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 138400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 138401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 138402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 138403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 138404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 138405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 138409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 138410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 138414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 138421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 138429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 138433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 138439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 138440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 138448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 138449 fft_block.start_calc
.sym 138450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 138456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 138457 fft_block.start_calc
.sym 138460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 138461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 138464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 138465 fft_block.start_calc
.sym 138469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 138471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 138481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 138484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 138485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 138488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 138489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 138492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 138493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 138496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 138497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 138500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 138501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 138502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 138503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 138505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 138506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 138507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 138511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138512 fft_block.reg_stage.w_input_regs[47]
.sym 138513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 138517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 138519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138520 fft_block.reg_stage.w_input_regs[46]
.sym 138521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 138523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138524 fft_block.reg_stage.w_input_regs[44]
.sym 138525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 138526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 138527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 138529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 138531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 138532 fft_block.reg_stage.w_input_regs[47]
.sym 138533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 138536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 138537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 138539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138540 fft_block.reg_stage.w_input_regs[39]
.sym 138541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 138543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138544 fft_block.reg_stage.w_input_regs[46]
.sym 138545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 138547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 138548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 138551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138552 fft_block.reg_stage.w_input_regs[39]
.sym 138553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 138555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 138556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 138559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138560 fft_block.reg_stage.w_input_regs[43]
.sym 138561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 138563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138564 fft_block.reg_stage.w_input_regs[43]
.sym 138565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 138567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 138577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 138580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 138581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 138584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 138585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 138588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 138589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 138592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 138593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 138594 fft_block.reg_stage.w_input_regs[111]
.sym 138597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 138598 fft_block.w_fft_in[9]
.sym 138602 fft_block.w_fft_in[8]
.sym 138606 fft_block.reg_stage.w_input_regs[104]
.sym 138607 fft_block.reg_stage.w_input_regs[40]
.sym 138608 fft_block.reg_stage.w_input_regs[41]
.sym 138609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 138613 fft_block.reg_stage.w_input_regs[107]
.sym 138614 fft_block.reg_stage.w_input_regs[41]
.sym 138615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 138616 fft_block.reg_stage.w_input_regs[40]
.sym 138617 fft_block.reg_stage.w_input_regs[104]
.sym 138618 fft_block.w_fft_in[10]
.sym 138622 fft_block.w_fft_in[11]
.sym 138629 fft_block.reg_stage.w_input_regs[109]
.sym 138638 fft_block.w_fft_in[8]
.sym 138642 fft_block.w_fft_in[9]
.sym 138646 fft_block.w_fft_in[11]
.sym 138652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 138653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 138661 fft_block.reg_stage.w_input_regs[110]
.sym 138663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138664 fft_block.reg_stage.w_input_regs[51]
.sym 138665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 138667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138668 fft_block.reg_stage.w_input_regs[51]
.sym 138669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 138673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 138677 fft_block.reg_stage.w_input_regs[96]
.sym 138679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138680 fft_block.reg_stage.w_input_regs[33]
.sym 138681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 138682 fft_block.w_fft_in[0]
.sym 138687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138688 fft_block.reg_stage.w_input_regs[33]
.sym 138689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 138691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138692 fft_block.reg_stage.w_input_regs[50]
.sym 138693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 138695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 138705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 138708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 138709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 138712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 138713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 138716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 138717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 138720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 138721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 138722 fft_block.reg_stage.w_input_regs[119]
.sym 138725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 138726 fft_block.w_fft_in[3]
.sym 138733 fft_block.reg_stage.w_input_regs[98]
.sym 138737 fft_block.reg_stage.w_input_regs[116]
.sym 138738 fft_block.w_fft_in[2]
.sym 138742 fft_block.w_fft_in[1]
.sym 138746 fft_block.w_fft_in[0]
.sym 138753 fft_block.reg_stage.w_input_regs[115]
.sym 138757 fft_block.reg_stage.w_input_regs[117]
.sym 138766 fft_block.w_fft_in[3]
.sym 138777 fft_block.reg_stage.w_input_regs[50]
.sym 138795 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I1[0]
.sym 138796 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I1[1]
.sym 138797 fft_block.counter_N[2]
.sym 138798 fft_block.w_fft_in[4]
.sym 138803 fft_block.reg_stage.w_index_out[0]
.sym 138804 fft_block.reg_stage.w_index_out[1]
.sym 138805 fft_block.reg_stage.w_index_out[2]
.sym 138806 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 138807 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 138808 fft_block.sel_in
.sym 138809 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[3]
.sym 138810 fft_block.w_fft_in[15]
.sym 138814 w_fft_out[49]
.sym 138815 w_fft_out[1]
.sym 138816 fft_block.counter_N[0]
.sym 138817 fft_block.counter_N[1]
.sym 138819 fft_block.reg_stage.w_index_out[2]
.sym 138820 fft_block.reg_stage.w_index_out[1]
.sym 138821 fft_block.reg_stage.w_index_out[0]
.sym 138824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 138825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 138827 addr_count[2]
.sym 138828 addr_count[1]
.sym 138829 addr_count[0]
.sym 138830 fft_block.w_fft_in[15]
.sym 138834 addr_count[2]
.sym 138835 addr_count[1]
.sym 138836 fft_block.sel_in
.sym 138837 addr_count[0]
.sym 138838 fft_block.w_fft_in[5]
.sym 138842 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 138843 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 138844 addr_count[1]
.sym 138845 fft_block.sel_in
.sym 138849 fft_block.w_fft_in[5]
.sym 138850 fft_block.w_fft_in[4]
.sym 138855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138856 fft_block.reg_stage.w_input_regs[70]
.sym 138857 fft_block.reg_stage.w_input_regs[6]
.sym 138861 fft_block.reg_stage.w_input_regs[118]
.sym 138865 fft_block.counter_N[1]
.sym 138867 fft_block.reg_stage.w_index_out[0]
.sym 138868 fft_block.reg_stage.w_index_out[1]
.sym 138869 fft_block.reg_stage.w_index_out[2]
.sym 138871 fft_block.reg_stage.w_index_out[1]
.sym 138872 fft_block.reg_stage.w_index_out[2]
.sym 138873 fft_block.reg_stage.w_index_out[0]
.sym 138881 addr_count[2]
.sym 138883 fft_block.reg_stage.w_index_out[1]
.sym 138884 fft_block.reg_stage.w_index_out[0]
.sym 138885 fft_block.reg_stage.w_index_out[2]
.sym 138887 insert_data
.sym 138892 insert_data
.sym 138895 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 138896 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 138897 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 138898 fft_block.w_fft_in[5]
.sym 138902 fft_block.w_fft_in[7]
.sym 138906 fft_block.counter_N[1]
.sym 138907 fft_block.counter_N[0]
.sym 138909 insert_data
.sym 138910 fft_block.w_fft_in[6]
.sym 138915 addr_count[2]
.sym 138916 addr_count[1]
.sym 138917 insert_data
.sym 138922 fft_block.w_fft_in[7]
.sym 138932 addr_count[1]
.sym 138933 addr_count[0]
.sym 138935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138936 fft_block.reg_stage.w_input_regs[101]
.sym 138937 fft_block.reg_stage.w_input_regs[37]
.sym 138939 addr_count[2]
.sym 138940 addr_count[0]
.sym 138941 addr_count[1]
.sym 138944 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 138945 addr_count[2]
.sym 138946 fft_block.w_fft_in[6]
.sym 138950 fft_block.w_fft_in[7]
.sym 138978 fft_block.w_fft_in[6]
.sym 139002 fft_block.w_fft_in[7]
.sym 139270 fft_block.reg_stage.w_cps_in[7]
.sym 139274 fft_block.reg_stage.w_cps_in[8]
.sym 139278 fft_block.reg_stage.w_cms_in[1]
.sym 139290 fft_block.reg_stage.w_cps_in[0]
.sym 139298 fft_block.reg_stage.w_cps_in[4]
.sym 139309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 139321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 139322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 139332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 139333 fft_block.start_calc
.sym 139341 fft_block.reg_stage.w_c_in[7]
.sym 139348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[0]
.sym 139349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I3_SB_LUT4_I2_O[1]
.sym 139354 fft_block.reg_stage.w_cps_reg[0]
.sym 139368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 139369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 139371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 139373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 139375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 139377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 139379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 139381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 139382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 139383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 139384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 139385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 139386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 139387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 139388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 139389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 139391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 139393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 139395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 139397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 139399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 139401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 139404 fft_block.reg_stage.c_map.stage_data[0]
.sym 139405 fft_block.reg_stage.w_cps_in[8]
.sym 139406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 139407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 139414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 139415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 139417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 139421 fft_block.reg_stage.c_map.stage_data[0]
.sym 139424 fft_block.reg_stage.c_map.stage_data[0]
.sym 139425 fft_block.reg_stage.w_cps_in[8]
.sym 139426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 139427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 139428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 139429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 139431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 139433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 139435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 139437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 139439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 139441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 139443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 139445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 139447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 139449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 139451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 139453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 139455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 139457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 139459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 139461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 139464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 139465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 139467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 139469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 139470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 139471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 139472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 139473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 139475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 139477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 139478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 139480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 139481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 139485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 139487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 139489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 139491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 139493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 139495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 139496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 139499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 139500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 139501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 139502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 139503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 139505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 139507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 139509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 139510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 139511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 139512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 139516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 139517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 139519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 139520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 139523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 139524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 139525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 139527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 139529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 139531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 139532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 139535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 139536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 139539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 139540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 139543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 139545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 139546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 139547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 139549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 139552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 139553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 139555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 139556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 139557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 139560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 139561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 139564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 139565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 139566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 139567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 139569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 139571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139572 fft_block.reg_stage.w_input_regs[45]
.sym 139573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 139575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139576 fft_block.reg_stage.w_input_regs[45]
.sym 139577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 139581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 139587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139588 fft_block.reg_stage.w_input_regs[44]
.sym 139589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 139592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 139593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 139597 fft_block.reg_stage.w_input_regs[105]
.sym 139599 fft_block.reg_stage.w_cps_reg[8]
.sym 139600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 139601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 139605 fft_block.reg_stage.w_input_regs[106]
.sym 139609 fft_block.reg_stage.w_input_regs[104]
.sym 139611 fft_block.reg_stage.w_cps_reg[8]
.sym 139612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 139613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 139615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139616 fft_block.reg_stage.w_input_regs[106]
.sym 139617 fft_block.reg_stage.w_input_regs[42]
.sym 139619 fft_block.reg_stage.w_cps_reg[8]
.sym 139620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 139621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 139622 fft_block.reg_stage.w_input_regs[105]
.sym 139623 fft_block.reg_stage.w_input_regs[41]
.sym 139624 fft_block.reg_stage.w_input_regs[104]
.sym 139625 fft_block.reg_stage.w_input_regs[40]
.sym 139629 fft_block.reg_stage.w_input_regs[108]
.sym 139636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 139637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 139639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139640 fft_block.reg_stage.w_input_regs[54]
.sym 139641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 139643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139644 fft_block.reg_stage.w_input_regs[107]
.sym 139645 fft_block.reg_stage.w_input_regs[43]
.sym 139647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139648 fft_block.reg_stage.w_input_regs[54]
.sym 139649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 139655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139656 fft_block.reg_stage.w_input_regs[109]
.sym 139657 fft_block.reg_stage.w_input_regs[45]
.sym 139659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139660 fft_block.reg_stage.w_input_regs[53]
.sym 139661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 139662 fft_block.w_fft_in[14]
.sym 139667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139668 fft_block.reg_stage.w_input_regs[53]
.sym 139669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 139671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139672 fft_block.reg_stage.w_input_regs[110]
.sym 139673 fft_block.reg_stage.w_input_regs[46]
.sym 139674 fft_block.w_fft_in[12]
.sym 139683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139684 fft_block.reg_stage.w_input_regs[108]
.sym 139685 fft_block.reg_stage.w_input_regs[44]
.sym 139690 fft_block.w_fft_in[12]
.sym 139695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139696 fft_block.reg_stage.w_input_regs[52]
.sym 139697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 139701 fft_block.reg_stage.w_input_regs[121]
.sym 139703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139704 fft_block.reg_stage.w_input_regs[50]
.sym 139705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 139706 fft_block.w_fft_in[13]
.sym 139712 fft_block.reg_stage.w_input_regs[96]
.sym 139713 fft_block.reg_stage.w_input_regs[32]
.sym 139715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139716 fft_block.reg_stage.w_input_regs[52]
.sym 139717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 139719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139720 fft_block.reg_stage.w_input_regs[49]
.sym 139721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 139722 fft_block.w_fft_in[12]
.sym 139726 fft_block.w_fft_in[0]
.sym 139730 fft_block.w_fft_in[13]
.sym 139734 fft_block.w_fft_in[14]
.sym 139738 fft_block.w_fft_in[1]
.sym 139745 fft_block.reg_stage.w_input_regs[113]
.sym 139747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139748 fft_block.reg_stage.w_input_regs[49]
.sym 139749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 139753 fft_block.reg_stage.w_input_regs[112]
.sym 139755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139756 fft_block.reg_stage.w_input_regs[97]
.sym 139757 fft_block.reg_stage.w_input_regs[33]
.sym 139759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139760 fft_block.reg_stage.w_input_regs[109]
.sym 139761 fft_block.reg_stage.w_input_regs[45]
.sym 139763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139764 fft_block.reg_stage.w_input_regs[97]
.sym 139765 fft_block.reg_stage.w_input_regs[33]
.sym 139768 fft_block.reg_stage.w_input_regs[112]
.sym 139769 fft_block.reg_stage.w_input_regs[48]
.sym 139771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139772 fft_block.reg_stage.w_input_regs[78]
.sym 139773 fft_block.reg_stage.w_input_regs[14]
.sym 139775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139776 fft_block.reg_stage.w_input_regs[108]
.sym 139777 fft_block.reg_stage.w_input_regs[44]
.sym 139781 fft_block.reg_stage.w_input_regs[114]
.sym 139787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139788 fft_block.reg_stage.w_input_regs[78]
.sym 139789 fft_block.reg_stage.w_input_regs[14]
.sym 139791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139792 fft_block.reg_stage.w_input_regs[98]
.sym 139793 fft_block.reg_stage.w_input_regs[34]
.sym 139795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139796 fft_block.reg_stage.w_input_regs[114]
.sym 139797 fft_block.reg_stage.w_input_regs[50]
.sym 139799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139800 fft_block.reg_stage.w_input_regs[99]
.sym 139801 fft_block.reg_stage.w_input_regs[35]
.sym 139802 fft_block.w_fft_in[15]
.sym 139806 fft_block.w_fft_in[14]
.sym 139811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139812 fft_block.reg_stage.w_input_regs[113]
.sym 139813 fft_block.reg_stage.w_input_regs[49]
.sym 139815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139816 fft_block.reg_stage.w_input_regs[114]
.sym 139817 fft_block.reg_stage.w_input_regs[50]
.sym 139819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139820 fft_block.reg_stage.w_input_regs[116]
.sym 139821 fft_block.reg_stage.w_input_regs[52]
.sym 139822 w_fft_out[33]
.sym 139823 w_fft_out[17]
.sym 139824 fft_block.counter_N[0]
.sym 139825 fft_block.counter_N[1]
.sym 139827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139828 fft_block.reg_stage.w_input_regs[98]
.sym 139829 fft_block.reg_stage.w_input_regs[34]
.sym 139831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139832 fft_block.reg_stage.w_input_regs[115]
.sym 139833 fft_block.reg_stage.w_input_regs[51]
.sym 139835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139836 fft_block.reg_stage.w_input_regs[115]
.sym 139837 fft_block.reg_stage.w_input_regs[51]
.sym 139838 w_fft_out[33]
.sym 139839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 139840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 139841 w_fft_out[49]
.sym 139843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139844 fft_block.reg_stage.w_input_regs[117]
.sym 139845 fft_block.reg_stage.w_input_regs[53]
.sym 139846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 139847 w_fft_out[36]
.sym 139848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 139849 w_fft_out[4]
.sym 139850 fft_block.sel_in
.sym 139851 addr_count[2]
.sym 139852 addr_count[1]
.sym 139853 addr_count[0]
.sym 139855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139856 fft_block.reg_stage.w_input_regs[117]
.sym 139857 fft_block.reg_stage.w_input_regs[53]
.sym 139858 w_fft_out[19]
.sym 139859 w_fft_out[51]
.sym 139860 fft_block.counter_N[0]
.sym 139861 fft_block.counter_N[1]
.sym 139862 w_fft_out[3]
.sym 139863 w_fft_out[35]
.sym 139864 fft_block.counter_N[0]
.sym 139865 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 139867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139868 fft_block.reg_stage.w_input_regs[116]
.sym 139869 fft_block.reg_stage.w_input_regs[52]
.sym 139870 fft_block.w_fft_in[5]
.sym 139874 fft_block.w_fft_in[4]
.sym 139878 fft_block.w_fft_in[5]
.sym 139882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 139883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 139884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 139885 fft_block.sel_in
.sym 139887 addr_count[1]
.sym 139888 addr_count[2]
.sym 139889 addr_count[0]
.sym 139890 fft_block.w_fft_in[6]
.sym 139895 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I1[0]
.sym 139896 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I1[1]
.sym 139897 fft_block.counter_N[2]
.sym 139898 w_fft_out[20]
.sym 139899 w_fft_out[4]
.sym 139900 fft_block.counter_N[1]
.sym 139901 fft_block.counter_N[0]
.sym 139906 w_fft_out[36]
.sym 139907 w_fft_out[52]
.sym 139908 fft_block.counter_N[0]
.sym 139909 fft_block.counter_N[1]
.sym 139910 fft_block.w_fft_in[5]
.sym 139914 fft_block.w_fft_in[4]
.sym 139919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139920 fft_block.reg_stage.w_input_regs[118]
.sym 139921 fft_block.reg_stage.w_input_regs[54]
.sym 139922 fft_block.w_fft_in[6]
.sym 139930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 139931 w_fft_out[38]
.sym 139932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 139933 w_fft_out[6]
.sym 139934 fft_block.w_fft_in[3]
.sym 139938 fft_block.w_fft_in[7]
.sym 139943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139944 fft_block.reg_stage.w_input_regs[100]
.sym 139945 fft_block.reg_stage.w_input_regs[36]
.sym 139947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139948 fft_block.reg_stage.w_input_regs[100]
.sym 139949 fft_block.reg_stage.w_input_regs[36]
.sym 139951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139952 fft_block.reg_stage.w_input_regs[119]
.sym 139953 fft_block.reg_stage.w_input_regs[55]
.sym 139954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 139955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 139956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 139957 fft_block.sel_in
.sym 139958 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 139959 fft_block.sel_in
.sym 139960 addr_count[2]
.sym 139961 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I3[3]
.sym 139963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139964 fft_block.reg_stage.w_input_regs[118]
.sym 139965 fft_block.reg_stage.w_input_regs[54]
.sym 139967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139968 fft_block.reg_stage.w_input_regs[101]
.sym 139969 fft_block.reg_stage.w_input_regs[37]
.sym 139971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139972 fft_block.reg_stage.w_input_regs[119]
.sym 139973 fft_block.reg_stage.w_input_regs[55]
.sym 139974 w_fft_out[22]
.sym 139975 w_fft_out[6]
.sym 139976 fft_block.counter_N[1]
.sym 139977 fft_block.counter_N[0]
.sym 139979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139980 fft_block.reg_stage.w_input_regs[103]
.sym 139981 fft_block.reg_stage.w_input_regs[39]
.sym 139982 w_fft_out[38]
.sym 139983 w_fft_out[54]
.sym 139984 fft_block.counter_N[0]
.sym 139985 fft_block.counter_N[1]
.sym 139987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]
.sym 139988 fft_block.counter_N[2]
.sym 139989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 139991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139992 fft_block.reg_stage.w_input_regs[102]
.sym 139993 fft_block.reg_stage.w_input_regs[38]
.sym 139995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139996 fft_block.reg_stage.w_input_regs[103]
.sym 139997 fft_block.reg_stage.w_input_regs[39]
.sym 140003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140004 fft_block.reg_stage.w_input_regs[102]
.sym 140005 fft_block.reg_stage.w_input_regs[38]
.sym 140295 fft_block.reg_stage.w_cms_reg[1]
.sym 140296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 140297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 140303 fft_block.reg_stage.w_cms_reg[1]
.sym 140304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 140305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 140307 fft_block.reg_stage.w_cms_reg[1]
.sym 140308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 140309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 140311 fft_block.reg_stage.w_cms_reg[0]
.sym 140312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 140313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 140319 fft_block.reg_stage.w_cms_reg[0]
.sym 140320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 140321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 140323 fft_block.reg_stage.w_cms_reg[0]
.sym 140324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 140325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 140335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 140337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 140339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 140341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 140365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 140366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 140375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 140377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 140378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 140382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 140386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 140390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 140391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 140392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 140393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 140396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 140397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 140398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 140402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 140403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[1]
.sym 140404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[0]
.sym 140405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 140406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 140410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 140415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 140417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 140418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 140422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 140426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 140430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 140438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 140442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 140446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 140450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 140455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 140457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 140458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 140459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 140460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 140461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 140463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 140465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 140467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 140469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 140471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 140473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 140475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 140477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 140480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 140481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 140483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 140485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 140487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 140489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 140492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 140493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 140495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 140497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 140499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 140501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 140503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 140505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 140507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 140509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 140511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 140513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 140514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 140515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 140516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 140517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 140519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 140520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 140524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 140525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 140527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 140528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 140532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 140533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 140534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 140535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 140539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 140541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 140544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 140545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 140546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 140547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 140550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 140551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 140556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 140557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 140558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 140559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 140562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 140563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 140567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 140568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 140571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 140572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 140575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 140576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 140577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 140580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 140583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 140584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 140585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 140586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 140591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 140592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 140593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 140596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 140597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 140599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 140600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 140601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 140603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 140604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 140605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 140607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 140608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 140609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 140611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 140612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 140613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 140615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140616 fft_block.reg_stage.w_input_regs[55]
.sym 140617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 140619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140620 fft_block.reg_stage.w_input_regs[107]
.sym 140621 fft_block.reg_stage.w_input_regs[43]
.sym 140623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 140625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 140626 fft_block.reg_stage.w_input_regs[104]
.sym 140627 fft_block.reg_stage.w_input_regs[40]
.sym 140628 fft_block.reg_stage.w_input_regs[105]
.sym 140629 fft_block.reg_stage.w_input_regs[41]
.sym 140631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140632 fft_block.reg_stage.w_input_regs[62]
.sym 140633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 140635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140636 fft_block.reg_stage.w_input_regs[60]
.sym 140637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 140639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140640 fft_block.reg_stage.w_input_regs[55]
.sym 140641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 140643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140644 fft_block.reg_stage.w_input_regs[106]
.sym 140645 fft_block.reg_stage.w_input_regs[42]
.sym 140651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140652 fft_block.reg_stage.w_input_regs[59]
.sym 140653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 140655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140656 fft_block.reg_stage.w_input_regs[61]
.sym 140657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 140659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140660 fft_block.reg_stage.w_input_regs[61]
.sym 140661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 140662 fft_block.w_fft_in[11]
.sym 140667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140668 fft_block.reg_stage.w_input_regs[60]
.sym 140669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 140670 fft_block.w_fft_in[10]
.sym 140675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140676 fft_block.reg_stage.w_input_regs[62]
.sym 140677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 140679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 140692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 140696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 140697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 140700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 140701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 140704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 140706 fft_block.reg_stage.w_input_regs[127]
.sym 140709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 140713 fft_block.reg_stage.w_input_regs[122]
.sym 140717 fft_block.reg_stage.w_input_regs[124]
.sym 140718 fft_block.w_fft_in[9]
.sym 140725 fft_block.reg_stage.w_input_regs[120]
.sym 140729 fft_block.reg_stage.w_input_regs[125]
.sym 140733 fft_block.reg_stage.w_input_regs[123]
.sym 140734 fft_block.w_fft_in[8]
.sym 140738 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 140739 fft_block.counter_N[2]
.sym 140740 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[2]
.sym 140741 fft_block.sel_in
.sym 140742 fft_block.w_fft_in[9]
.sym 140746 w_fft_out[9]
.sym 140747 w_fft_out[41]
.sym 140748 fft_block.counter_N[0]
.sym 140749 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0_SB_LUT4_O_I3[3]
.sym 140750 fft_block.w_fft_in[8]
.sym 140754 fft_block.w_fft_in[11]
.sym 140758 fft_block.w_fft_in[13]
.sym 140762 fft_block.w_fft_in[10]
.sym 140766 fft_block.w_fft_in[12]
.sym 140770 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 140771 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 140772 fft_block.counter_N[2]
.sym 140773 fft_block.sel_in
.sym 140775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140776 fft_block.reg_stage.w_input_regs[124]
.sym 140777 fft_block.reg_stage.w_input_regs[60]
.sym 140778 w_fft_out[13]
.sym 140779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 140780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 140781 w_fft_out[45]
.sym 140782 w_fft_out[25]
.sym 140783 w_fft_out[57]
.sym 140784 fft_block.counter_N[0]
.sym 140785 fft_block.counter_N[1]
.sym 140786 fft_block.w_fft_in[0]
.sym 140790 w_fft_out[12]
.sym 140791 w_fft_out[44]
.sym 140792 fft_block.counter_N[0]
.sym 140793 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 140795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140796 fft_block.reg_stage.w_input_regs[123]
.sym 140797 fft_block.reg_stage.w_input_regs[59]
.sym 140798 fft_block.w_fft_in[1]
.sym 140802 w_fft_out[13]
.sym 140803 w_fft_out[45]
.sym 140804 fft_block.counter_N[0]
.sym 140805 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 140807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140808 fft_block.reg_stage.w_input_regs[126]
.sym 140809 fft_block.reg_stage.w_input_regs[62]
.sym 140810 w_fft_out[9]
.sym 140811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 140812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 140813 w_fft_out[57]
.sym 140815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1[0]
.sym 140816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1[1]
.sym 140817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1[2]
.sym 140819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140820 fft_block.reg_stage.w_input_regs[113]
.sym 140821 fft_block.reg_stage.w_input_regs[49]
.sym 140823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140824 fft_block.reg_stage.w_input_regs[125]
.sym 140825 fft_block.reg_stage.w_input_regs[61]
.sym 140827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140828 fft_block.reg_stage.w_input_regs[125]
.sym 140829 fft_block.reg_stage.w_input_regs[61]
.sym 140830 w_fft_out[28]
.sym 140831 w_fft_out[60]
.sym 140832 fft_block.counter_N[0]
.sym 140833 fft_block.counter_N[1]
.sym 140835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140836 fft_block.reg_stage.w_input_regs[126]
.sym 140837 fft_block.reg_stage.w_input_regs[62]
.sym 140838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 140839 w_fft_out[12]
.sym 140840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 140841 w_fft_out[52]
.sym 140842 w_fft_out[29]
.sym 140843 w_fft_out[61]
.sym 140844 fft_block.counter_N[0]
.sym 140845 fft_block.counter_N[1]
.sym 140846 w_fft_out[1]
.sym 140847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 140848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 140849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 140851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140852 fft_block.reg_stage.w_input_regs[127]
.sym 140853 fft_block.reg_stage.w_input_regs[63]
.sym 140854 fft_block.counter_N[2]
.sym 140855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 140856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 140857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 140859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140860 fft_block.reg_stage.w_input_regs[127]
.sym 140861 fft_block.reg_stage.w_input_regs[63]
.sym 140864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 140865 w_fft_out[41]
.sym 140869 fft_block.reg_stage.w_input_regs[126]
.sym 140870 w_fft_out[44]
.sym 140871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 140872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 140873 w_fft_out[20]
.sym 140875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140876 fft_block.reg_stage.w_input_regs[79]
.sym 140877 fft_block.reg_stage.w_input_regs[15]
.sym 140878 w_fft_out[60]
.sym 140879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 140880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 140881 w_fft_out[28]
.sym 140882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[0]
.sym 140883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[1]
.sym 140884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[2]
.sym 140885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2_SB_LUT4_O_I0[3]
.sym 140887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140888 fft_block.reg_stage.w_input_regs[111]
.sym 140889 fft_block.reg_stage.w_input_regs[47]
.sym 140891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140892 fft_block.reg_stage.w_input_regs[79]
.sym 140893 fft_block.reg_stage.w_input_regs[15]
.sym 140895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140896 fft_block.reg_stage.w_input_regs[111]
.sym 140897 fft_block.reg_stage.w_input_regs[47]
.sym 140898 w_fft_out[25]
.sym 140899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 140900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 140901 w_fft_out[17]
.sym 140902 w_fft_out[29]
.sym 140903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 140904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 140905 w_fft_out[21]
.sym 140910 w_fft_out[14]
.sym 140911 w_fft_out[30]
.sym 140912 fft_block.counter_N[1]
.sym 140913 fft_block.counter_N[0]
.sym 140914 w_fft_out[46]
.sym 140915 w_fft_out[62]
.sym 140916 fft_block.counter_N[0]
.sym 140917 fft_block.counter_N[1]
.sym 140922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 140923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 140924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 140925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 140926 fft_block.w_fft_in[5]
.sym 140930 w_fft_out[5]
.sym 140931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 140932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 140933 w_fft_out[61]
.sym 140934 w_fft_out[46]
.sym 140935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 140936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 140937 w_fft_out[22]
.sym 140938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 140939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.sym 140940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 140941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3]
.sym 140942 fft_block.w_fft_in[6]
.sym 140946 w_fft_out[14]
.sym 140947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 140948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 140949 w_fft_out[54]
.sym 140954 fft_block.w_fft_in[7]
.sym 140958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 140959 w_fft_out[62]
.sym 140960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 140961 w_fft_out[30]
.sym 140962 w_fft_out[37]
.sym 140963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 140964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 140965 w_fft_out[53]
.sym 140966 fft_block.w_fft_in[7]
.sym 140970 fft_block.w_fft_in[6]
.sym 140979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 140980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 140981 fft_block.counter_N[2]
.sym 140982 w_fft_out[37]
.sym 140983 w_fft_out[53]
.sym 140984 fft_block.counter_N[0]
.sym 140985 fft_block.counter_N[1]
.sym 140990 w_fft_out[21]
.sym 140991 w_fft_out[5]
.sym 140992 fft_block.counter_N[1]
.sym 140993 fft_block.counter_N[0]
.sym 140998 fft_block.w_fft_in[7]
.sym 141002 fft_block.w_fft_in[6]
.sym 141022 fft_block.w_fft_in[5]
.sym 141326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 141374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 141381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 141382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 141383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[2]
.sym 141384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 141385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 141386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 141387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 141388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 141389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 141390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 141394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 141398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 141404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 141405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 141410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 141411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 141412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 141413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 141414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 141420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 141421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 141422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 141423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 141424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 141425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 141426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 141427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 141428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 141429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 141430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[1]
.sym 141431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[1]
.sym 141432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 141433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[0]
.sym 141434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 141439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 141440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 141441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 141442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 141443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 141444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 141445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 141447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 141449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 141451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 141452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 141453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 141456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 141457 fft_block.start_calc
.sym 141461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 141465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 141470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 141475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 141476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 141477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 141481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 141482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 141483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 141484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 141485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 141486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 141487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 141488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 141489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 141490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 141491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 141492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 141493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 141497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 141498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 141505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 141509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 141510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 141514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 141518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 141522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 141526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 141530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 141534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 141538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 141542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 141543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 141544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 141545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 141546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 141547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 141548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 141549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 141550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 141551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 141552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 141553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 141558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 141559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 141560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 141561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 141563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 141565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 141570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 141571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 141572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 141573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 141576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 141577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 141581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 141582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 141589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 141597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 141598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 141602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 141607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 141620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 141621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 141624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 141625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 141628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 141629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 141632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 141633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 141636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 141637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 141638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 141639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 141641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 141643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 141645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 141649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 141651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 141652 fft_block.reg_stage.w_input_regs[63]
.sym 141653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 141655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 141657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 141659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 141660 fft_block.reg_stage.w_input_regs[63]
.sym 141661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 141665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 141669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 141671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 141672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 141673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 141675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 141677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 141679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141680 fft_block.reg_stage.w_input_regs[59]
.sym 141681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 141683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 141684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 141685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 141687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 141688 fft_block.reg_stage.w_input_regs[58]
.sym 141689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 141691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 141692 fft_block.reg_stage.w_input_regs[58]
.sym 141693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 141710 fft_block.reg_stage.w_input_regs[57]
.sym 141711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 141712 fft_block.reg_stage.w_input_regs[56]
.sym 141713 fft_block.reg_stage.w_input_regs[120]
.sym 141715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 141717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 141723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 141725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 141727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 141729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 141735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 141736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 141737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 141738 fft_block.reg_stage.w_input_regs[120]
.sym 141739 fft_block.reg_stage.w_input_regs[56]
.sym 141740 fft_block.reg_stage.w_input_regs[57]
.sym 141741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 141743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 141744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 141745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 141747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 141748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 141749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 141751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_I1[1]
.sym 141752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 141753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 141758 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[0]
.sym 141759 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0[1]
.sym 141760 fft_block.counter_N[2]
.sym 141761 fft_block.sel_in
.sym 141762 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[0]
.sym 141763 fft_block.counter_N[2]
.sym 141764 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I0[2]
.sym 141765 fft_block.sel_in
.sym 141766 w_fft_out[8]
.sym 141767 w_fft_out[40]
.sym 141768 fft_block.counter_N[0]
.sym 141769 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I0_SB_LUT4_O_I3[3]
.sym 141770 fft_block.w_fft_in[13]
.sym 141774 fft_block.reg_stage.w_input_regs[121]
.sym 141775 fft_block.reg_stage.w_input_regs[57]
.sym 141776 fft_block.reg_stage.w_input_regs[120]
.sym 141777 fft_block.reg_stage.w_input_regs[56]
.sym 141778 w_fft_out[11]
.sym 141779 w_fft_out[27]
.sym 141780 fft_block.counter_N[1]
.sym 141781 fft_block.counter_N[0]
.sym 141782 w_fft_out[42]
.sym 141783 w_fft_out[58]
.sym 141784 fft_block.counter_N[0]
.sym 141785 fft_block.counter_N[1]
.sym 141786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 141787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 141788 fft_block.counter_N[0]
.sym 141789 fft_block.counter_N[2]
.sym 141790 fft_block.w_fft_in[12]
.sym 141798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 141799 w_fft_out[8]
.sym 141800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 141801 w_fft_out[40]
.sym 141803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141804 fft_block.reg_stage.w_input_regs[123]
.sym 141805 fft_block.reg_stage.w_input_regs[59]
.sym 141807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141808 fft_block.reg_stage.w_input_regs[124]
.sym 141809 fft_block.reg_stage.w_input_regs[60]
.sym 141810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 141811 w_fft_out[11]
.sym 141812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 141813 w_fft_out[43]
.sym 141814 fft_block.reg_stage.w_input_regs[120]
.sym 141815 fft_block.reg_stage.w_input_regs[56]
.sym 141816 fft_block.reg_stage.w_input_regs[121]
.sym 141817 fft_block.reg_stage.w_input_regs[57]
.sym 141818 w_fft_out[43]
.sym 141819 w_fft_out[59]
.sym 141820 fft_block.counter_N[0]
.sym 141821 fft_block.counter_N[1]
.sym 141823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141824 fft_block.reg_stage.w_input_regs[122]
.sym 141825 fft_block.reg_stage.w_input_regs[58]
.sym 141827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141828 fft_block.reg_stage.w_input_regs[122]
.sym 141829 fft_block.reg_stage.w_input_regs[58]
.sym 141830 w_fft_out[24]
.sym 141831 w_fft_out[56]
.sym 141832 fft_block.counter_N[0]
.sym 141833 fft_block.counter_N[1]
.sym 141834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 141835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 141836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 141837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 141838 fft_block.w_fft_in[15]
.sym 141842 fft_block.w_fft_in[14]
.sym 141846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]
.sym 141847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]
.sym 141848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]
.sym 141849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]
.sym 141850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 141851 w_fft_out[51]
.sym 141852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 141853 w_fft_out[59]
.sym 141854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 141855 w_fft_out[48]
.sym 141856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 141857 w_fft_out[56]
.sym 141858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 141859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 141860 fft_block.sel_in
.sym 141861 fft_block.mux_data_in.data_out_SB_LUT4_O_I2[2]
.sym 141862 spi_out.addr[3]
.sym 141863 spi_out.addr[0]
.sym 141864 spi_out.addr[2]
.sym 141865 spi_out.addr[1]
.sym 141866 w_fft_out[2]
.sym 141867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 141868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 141869 w_fft_out[50]
.sym 141870 w_fft_out[32]
.sym 141871 w_fft_out[48]
.sym 141872 fft_block.counter_N[0]
.sym 141873 fft_block.counter_N[1]
.sym 141874 w_fft_out[42]
.sym 141875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 141876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 141877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 141878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 141879 w_fft_out[32]
.sym 141880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 141881 w_fft_out[0]
.sym 141883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0]
.sym 141884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]
.sym 141885 fft_block.counter_N[2]
.sym 141886 spi_out.addr[3]
.sym 141887 spi_out.addr[1]
.sym 141888 spi_out.addr[0]
.sym 141889 spi_out.addr[2]
.sym 141890 fft_block.w_fft_in[14]
.sym 141894 w_fft_out[16]
.sym 141895 w_fft_out[0]
.sym 141896 fft_block.counter_N[1]
.sym 141897 fft_block.counter_N[0]
.sym 141898 fft_block.w_fft_in[14]
.sym 141902 w_fft_out[24]
.sym 141903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 141904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 141905 w_fft_out[16]
.sym 141906 w_fft_out[3]
.sym 141907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 141908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 141909 w_fft_out[19]
.sym 141910 w_fft_out[18]
.sym 141911 w_fft_out[2]
.sym 141912 fft_block.counter_N[1]
.sym 141913 fft_block.counter_N[0]
.sym 141914 fft_block.w_fft_in[2]
.sym 141918 w_fft_out[58]
.sym 141919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 141920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 141921 w_fft_out[18]
.sym 141922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 141923 w_fft_out[35]
.sym 141924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 141925 w_fft_out[27]
.sym 141926 spi_out.addr[2]
.sym 141927 spi_out.addr[3]
.sym 141928 spi_out.addr[0]
.sym 141929 spi_out.addr[1]
.sym 141930 spi_out.addr[3]
.sym 141931 spi_out.addr[0]
.sym 141932 spi_out.addr[1]
.sym 141933 spi_out.addr[2]
.sym 141938 spi_out.addr[3]
.sym 141939 spi_out.addr[2]
.sym 141940 spi_out.addr[0]
.sym 141941 spi_out.addr[1]
.sym 141942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 141950 spi_out.addr[2]
.sym 141951 spi_out.addr[3]
.sym 141952 spi_out.addr[0]
.sym 141953 spi_out.addr[1]
.sym 141954 spi_out.addr[2]
.sym 141955 spi_out.addr[3]
.sym 141956 spi_out.addr[0]
.sym 141957 spi_out.addr[1]
.sym 141958 w_fft_out[55]
.sym 141959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 141960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 141961 w_fft_out[63]
.sym 141966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 141967 w_fft_out[47]
.sym 141968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 141969 w_fft_out[7]
.sym 141970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 141971 w_fft_out[31]
.sym 141972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 141973 w_fft_out[23]
.sym 141974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 141975 w_fft_out[15]
.sym 141976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 141977 w_fft_out[39]
.sym 141978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[0]
.sym 141979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[1]
.sym 141980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[2]
.sym 141981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I0[3]
.sym 141983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141984 fft_block.reg_stage.w_input_regs[83]
.sym 141985 fft_block.reg_stage.w_input_regs[19]
.sym 141987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141988 fft_block.reg_stage.w_input_regs[83]
.sym 141989 fft_block.reg_stage.w_input_regs[19]
.sym 141990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 141991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 141992 fft_block.counter_N[2]
.sym 141993 fft_block.sel_in
.sym 141995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141996 fft_block.reg_stage.w_input_regs[85]
.sym 141997 fft_block.reg_stage.w_input_regs[21]
.sym 141998 w_fft_out[23]
.sym 141999 w_fft_out[7]
.sym 142000 fft_block.counter_N[1]
.sym 142001 fft_block.counter_N[0]
.sym 142003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142004 fft_block.reg_stage.w_input_regs[84]
.sym 142005 fft_block.reg_stage.w_input_regs[20]
.sym 142007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142008 fft_block.reg_stage.w_input_regs[85]
.sym 142009 fft_block.reg_stage.w_input_regs[21]
.sym 142010 w_fft_out[39]
.sym 142011 w_fft_out[55]
.sym 142012 fft_block.counter_N[0]
.sym 142013 fft_block.counter_N[1]
.sym 142019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142020 fft_block.reg_stage.w_input_regs[84]
.sym 142021 fft_block.reg_stage.w_input_regs[20]
.sym 142023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142024 fft_block.reg_stage.w_input_regs[86]
.sym 142025 fft_block.reg_stage.w_input_regs[22]
.sym 142027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142028 fft_block.reg_stage.w_input_regs[87]
.sym 142029 fft_block.reg_stage.w_input_regs[23]
.sym 142039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142040 fft_block.reg_stage.w_input_regs[87]
.sym 142041 fft_block.reg_stage.w_input_regs[23]
.sym 142051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142052 fft_block.reg_stage.w_input_regs[86]
.sym 142053 fft_block.reg_stage.w_input_regs[22]
.sym 142344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 142345 fft_block.start_calc
.sym 142354 fft_block.reg_stage.w_cms_in[7]
.sym 142358 fft_block.reg_stage.w_cms_in[0]
.sym 142375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 142380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 142381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 142384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 142385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 142388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 142389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 142392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 142393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 142397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 142399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 142400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 142401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 142403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 142404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 142405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 142407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 142412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 142413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 142416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 142417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 142420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 142421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 142424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 142425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 142426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I0[0]
.sym 142427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 142428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 142429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 142430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 142431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 142432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 142433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 142437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 142439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 142441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 142447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 142449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 142455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 142457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 142459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 142461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 142463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 142465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 142467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 142469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 142471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 142473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 142475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 142477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 142480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 142481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 142483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 142485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 142489 fft_block.reg_stage.c_map.stage_data[0]
.sym 142491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 142493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 142495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 142497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 142500 fft_block.reg_stage.w_cps_in[8]
.sym 142501 fft_block.reg_stage.c_map.stage_data[0]
.sym 142502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 142503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 142504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 142505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 142509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 142510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 142511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 142512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 142513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 142515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 142517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 142519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 142521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 142525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 142528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 142529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 142531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 142532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 142533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 142535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 142540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 142544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 142545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 142548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 142549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 142552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 142553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 142556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 142557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 142560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 142561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 142564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 142565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 142568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 142569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 142572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 142573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 142576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 142577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 142580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 142581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 142584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 142585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 142588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 142589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 142590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 142593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 142594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 142598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 142602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 142607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 142609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 142611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 142612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 142613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 142614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 142620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 142621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 142625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 142629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 142630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 142653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 142658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 142662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 142663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 142664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 142665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 142666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 142667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 142668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 142669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 142672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 142673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 142681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 142684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 142685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 142686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 142687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 142688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 142689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 142691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 142692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 142693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 142705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 142706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 142712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 142713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 142714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 142715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 142716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 142717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 142718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 142722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 142726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 142727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 142728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 142729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 142731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 142733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 142736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 142737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 142739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 142741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 142743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 142744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 142745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 142747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 142749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 142751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 142753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 142757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 142758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 142762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 142767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 142769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 142774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 142778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 142784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 142785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 142790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 142791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 142792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 142793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 142795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 142797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 142799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 142800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 142801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 142803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 142804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 142805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 142807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 142809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 142811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 142813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 142815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 142817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 142818 fft_block.counter_N[2]
.sym 142819 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1[1]
.sym 142820 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2_SB_LUT4_O_I1[2]
.sym 142821 fft_block.sel_in
.sym 142822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 142823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 142824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 142825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 142834 w_fft_out[10]
.sym 142835 w_fft_out[26]
.sym 142836 fft_block.counter_N[1]
.sym 142837 fft_block.counter_N[0]
.sym 142846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 142853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 142855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 142856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 142857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 142858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 142859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 142860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 142861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 142867 fft_block.sel_in
.sym 142868 fft_block.mux_data_in.data_out_SB_LUT4_O_I2[1]
.sym 142869 fft_block.mux_data_in.data_out_SB_LUT4_O_I2[2]
.sym 142874 fft_block.w_fft_in[15]
.sym 142878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 142879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 142880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 142881 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 142882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 142883 w_fft_out[10]
.sym 142884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 142885 w_fft_out[34]
.sym 142890 fft_block.w_fft_in[15]
.sym 142894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 142895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 142896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 142897 fft_block.sel_in
.sym 142898 spi_out.addr[2]
.sym 142899 spi_out.addr[3]
.sym 142900 spi_out.addr[1]
.sym 142901 spi_out.addr[0]
.sym 142904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 142905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 142906 w_fft_out[34]
.sym 142907 w_fft_out[50]
.sym 142908 fft_block.counter_N[0]
.sym 142909 fft_block.counter_N[1]
.sym 142910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 142911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 142912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 142913 fft_block.sel_in
.sym 142915 fft_block.counter_N[2]
.sym 142916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 142917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 142918 w_fft_out[63]
.sym 142919 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 142920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 142921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 142923 w_fft_out[47]
.sym 142924 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 142925 fft_block.counter_N[2]
.sym 142926 fft_block.w_fft_in[12]
.sym 142930 w_fft_out[15]
.sym 142931 w_fft_out[31]
.sym 142932 fft_block.counter_N[1]
.sym 142933 fft_block.counter_N[0]
.sym 142934 fft_block.w_fft_in[14]
.sym 142942 fft_block.w_fft_in[13]
.sym 142946 fft_block.w_fft_in[15]
.sym 142950 fft_block.w_fft_in[3]
.sym 142954 fft_block.w_fft_in[2]
.sym 142958 fft_block.w_fft_in[14]
.sym 142962 fft_block.w_fft_in[12]
.sym 142973 fft_block.reg_stage.w_input_regs[83]
.sym 142974 fft_block.w_fft_in[1]
.sym 142983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142984 fft_block.reg_stage.w_input_regs[82]
.sym 142985 fft_block.reg_stage.w_input_regs[18]
.sym 142989 fft_block.reg_stage.w_input_regs[82]
.sym 142991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 142992 fft_block.reg_stage.w_input_regs[81]
.sym 142993 fft_block.reg_stage.w_input_regs[17]
.sym 142995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142996 fft_block.reg_stage.w_input_regs[82]
.sym 142997 fft_block.reg_stage.w_input_regs[18]
.sym 142998 fft_block.reg_stage.w_input_regs[88]
.sym 142999 fft_block.reg_stage.w_input_regs[24]
.sym 143000 fft_block.reg_stage.w_input_regs[89]
.sym 143001 fft_block.reg_stage.w_input_regs[25]
.sym 143003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143004 fft_block.reg_stage.w_input_regs[95]
.sym 143005 fft_block.reg_stage.w_input_regs[31]
.sym 143007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143008 fft_block.reg_stage.w_input_regs[95]
.sym 143009 fft_block.reg_stage.w_input_regs[31]
.sym 143011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143012 fft_block.reg_stage.w_input_regs[81]
.sym 143013 fft_block.reg_stage.w_input_regs[17]
.sym 143014 fft_block.w_fft_in[0]
.sym 143021 fft_block.reg_stage.w_input_regs[80]
.sym 143025 fft_block.reg_stage.w_input_regs[81]
.sym 143029 fft_block.reg_stage.w_input_regs[85]
.sym 143030 fft_block.w_fft_in[9]
.sym 143037 fft_block.reg_stage.w_input_regs[84]
.sym 143040 fft_block.reg_stage.w_input_regs[80]
.sym 143041 fft_block.reg_stage.w_input_regs[16]
.sym 143042 fft_block.w_fft_in[4]
.sym 143047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 143052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 143056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 143057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 143060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 143061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 143064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 143065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 143068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 143069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 143072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 143073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 143074 fft_block.reg_stage.w_input_regs[87]
.sym 143077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 143085 fft_block.reg_stage.w_input_regs[86]
.sym 143366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 143374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 143378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 143393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 143398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 143405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 143406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 143412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 143413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 143414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 143418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 143420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 143421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 143422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 143423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 143424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 143425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 143426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 143427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 143428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 143429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 143431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 143432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 143433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 143435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 143437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 143439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_I1[0]
.sym 143440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 143441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 143445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 143447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 143449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 143456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 143457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 143459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 143461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 143463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 143465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 143470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 143475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 143477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 143478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 143486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 143491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 143493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 143499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 143501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 143503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 143505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 143507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 143509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 143511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 143513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 143521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 143525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 143527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 143529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 143532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 143533 fft_block.start_calc
.sym 143537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 143539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 143541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 143543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 143545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 143546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 143547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 143548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 143549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 143551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 143553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 143555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 143557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 143559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 143560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 143561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 143563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 143565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 143569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 143571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 143572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 143573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 143575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 143576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 143577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 143579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 143580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 143581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 143583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 143584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 143585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 143586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 143587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 143588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 143589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 143591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 143593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 143595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 143596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 143597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 143599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 143600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 143601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 143603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 143604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 143605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 143607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 143608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 143609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 143611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 143612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 143613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 143615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 143616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 143617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 143619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 143620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 143621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 143623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 143625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 143627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 143629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 143631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 143632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 143633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 143635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 143637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 143638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 143639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 143640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 143641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 143643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 143645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 143647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 143649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 143651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 143652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 143653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 143654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 143655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 143656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 143657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 143664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 143665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 143667 fft_block.reg_stage.w_cms_reg[7]
.sym 143668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 143669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 143675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 143677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 143686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 143687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 143688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 143689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 143690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 143691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 143692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 143693 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 143694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 143698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 143699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 143700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 143701 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 143703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 143704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 143705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 143706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 143707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 143708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 143709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 143711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 143713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 143714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 143719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 143720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 143721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[11]
.sym 143723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 143725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 143727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 143729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 143730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 143731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 143732 fft_block.counter_N[1]
.sym 143733 fft_block.counter_N[0]
.sym 143734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 143735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 143736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 143737 fft_block.counter_N[2]
.sym 143739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 143740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 143741 fft_block.counter_N[2]
.sym 143742 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[0]
.sym 143743 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 143744 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[2]
.sym 143745 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[3]
.sym 143747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 143749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 143754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 143759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 143760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 143761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 143762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 143766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 143770 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 143771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 143772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 143773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 143774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 143782 fft_block.counter_N[0]
.sym 143783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 143784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 143785 fft_block.counter_N[1]
.sym 143786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 143787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 143788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 143789 fft_block.counter_N[1]
.sym 143790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 143791 fft_block.counter_N[2]
.sym 143792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 143793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 143794 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 143795 fft_block.counter_N[2]
.sym 143796 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[2]
.sym 143797 fft_block.sel_in
.sym 143798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 143799 spi_out.addr[0]
.sym 143800 spi_out.addr[2]
.sym 143801 spi_out.addr[3]
.sym 143802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 143803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 143804 spi_out.addr[0]
.sym 143805 spi_out.addr[1]
.sym 143807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]
.sym 143808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 143809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]
.sym 143810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 143818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 143822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 143823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 143824 fft_block.counter_N[1]
.sym 143825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 143827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 143828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 143829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 143832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 143833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 143834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 143840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 143841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 143843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 143845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 143846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 143847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 143848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 143849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 143850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 143851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 143852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 143853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 143854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 143860 fft_block.counter_N[0]
.sym 143861 fft_block.counter_N[1]
.sym 143862 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 143863 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 143864 fft_block.mux_data_in.data_out_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 143865 fft_block.counter_N[2]
.sym 143868 fft_block.counter_N[0]
.sym 143869 fft_block.counter_N[1]
.sym 143870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 143871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 143872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 143873 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 143876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 143877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 143878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 143879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 143880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 143881 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 143882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 143883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 143884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 143885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 143886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 143887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 143888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 143889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 143890 spi_out.addr[2]
.sym 143891 spi_out.addr[1]
.sym 143892 spi_out.addr[0]
.sym 143893 spi_out.addr[3]
.sym 143894 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 143895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 143896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 143897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 143898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 143903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 143904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 143905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 143906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 143907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 143908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 143909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 143910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 143911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 143912 fft_block.counter_N[2]
.sym 143913 fft_block.sel_in
.sym 143914 fft_block.w_fft_in[13]
.sym 143918 fft_block.w_fft_in[15]
.sym 143924 fft_block.counter_N[0]
.sym 143925 fft_block.counter_N[1]
.sym 143927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 143929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 143930 spi_out.addr[2]
.sym 143931 spi_out.addr[0]
.sym 143932 spi_out.addr[1]
.sym 143933 spi_out.addr[3]
.sym 143934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 143935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 143936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 143937 fft_block.counter_N[2]
.sym 143938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 143940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 143941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 143944 fft_block.counter_N[1]
.sym 143945 fft_block.counter_N[0]
.sym 143955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143956 fft_block.reg_stage.w_input_regs[92]
.sym 143957 fft_block.reg_stage.w_input_regs[28]
.sym 143959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143960 fft_block.reg_stage.w_input_regs[92]
.sym 143961 fft_block.reg_stage.w_input_regs[28]
.sym 143963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143964 fft_block.reg_stage.w_input_regs[94]
.sym 143965 fft_block.reg_stage.w_input_regs[30]
.sym 143967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143968 fft_block.reg_stage.w_input_regs[93]
.sym 143969 fft_block.reg_stage.w_input_regs[29]
.sym 143971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143972 fft_block.reg_stage.w_input_regs[93]
.sym 143973 fft_block.reg_stage.w_input_regs[29]
.sym 143979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143980 fft_block.reg_stage.w_input_regs[94]
.sym 143981 fft_block.reg_stage.w_input_regs[30]
.sym 143986 fft_block.w_fft_in[11]
.sym 144006 fft_block.w_fft_in[3]
.sym 144014 fft_block.w_fft_in[1]
.sym 144018 fft_block.w_fft_in[9]
.sym 144025 fft_block.reg_stage.w_input_regs[92]
.sym 144026 fft_block.w_fft_in[8]
.sym 144033 fft_block.reg_stage.w_input_regs[94]
.sym 144037 fft_block.reg_stage.w_input_regs[93]
.sym 144045 fft_block.reg_stage.w_input_regs[89]
.sym 144046 fft_block.reg_stage.w_input_regs[25]
.sym 144047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 144048 fft_block.reg_stage.w_input_regs[24]
.sym 144049 fft_block.reg_stage.w_input_regs[88]
.sym 144050 fft_block.reg_stage.w_input_regs[89]
.sym 144051 fft_block.reg_stage.w_input_regs[25]
.sym 144052 fft_block.reg_stage.w_input_regs[88]
.sym 144053 fft_block.reg_stage.w_input_regs[24]
.sym 144054 fft_block.w_fft_in[4]
.sym 144058 fft_block.w_fft_in[0]
.sym 144063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144064 fft_block.reg_stage.w_input_regs[17]
.sym 144065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 144067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144068 fft_block.reg_stage.w_input_regs[17]
.sym 144069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 144071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 144072 fft_block.reg_stage.w_input_regs[20]
.sym 144073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 144075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 144076 fft_block.reg_stage.w_input_regs[18]
.sym 144077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 144079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 144080 fft_block.reg_stage.w_input_regs[19]
.sym 144081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 144083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 144084 fft_block.reg_stage.w_input_regs[19]
.sym 144085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 144086 fft_block.w_fft_in[2]
.sym 144090 fft_block.w_fft_in[10]
.sym 144095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 144096 fft_block.reg_stage.w_input_regs[18]
.sym 144097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 144099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 144100 fft_block.reg_stage.w_input_regs[20]
.sym 144101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 144390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 144391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 144392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[0]
.sym 144393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 144397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 144401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 144409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 144413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 144414 fft_block.reg_stage.w_cms_reg[0]
.sym 144423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 144428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 144429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 144432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 144433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 144436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 144437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 144440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 144441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 144444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 144445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 144448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 144449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 144452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 144453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 144456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 144457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 144460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 144461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 144464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 144465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 144468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 144469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 144472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 144473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 144476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 144477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 144478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 144481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 144482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 144486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 144487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 144488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 144489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[6]
.sym 144493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 144497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 144501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 144504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 144505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 144509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 144512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 144513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 144514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 144518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 144519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 144520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 144521 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 144522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 144528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 144529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 144531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 144532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 144533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 144535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 144537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 144542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 144543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 144544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 144545 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 144550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 144554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 144558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 144562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 144566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 144570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 144577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 144578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 144582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 144583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 144584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 144585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 144586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 144590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 144591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 144592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 144593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 144596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 144597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 144598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 144606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 144610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 144611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 144612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 144613 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 144621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 144623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 144624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 144625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 144626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 144627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 144628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 144629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 144630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 144631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 144633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 144634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 144635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 144636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 144637 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 144640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 144641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 144642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 144643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 144644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 144645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 144649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 144655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 144656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 144657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 144659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]
.sym 144660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 144661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]
.sym 144662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 144664 fft_block.counter_N[1]
.sym 144665 fft_block.counter_N[0]
.sym 144668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 144669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 144670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 144674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 144682 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 144683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 144684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 144685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 144687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 144688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 144689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 144690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 144691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 144692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 144693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 144695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 144696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 144697 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 144699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I3_O[3]
.sym 144700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 144701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 144702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 144703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 144704 fft_block.counter_N[0]
.sym 144705 fft_block.counter_N[1]
.sym 144708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 144709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 144710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 144711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 144712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 144713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 144718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 144719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 144720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]
.sym 144721 fft_block.counter_N[2]
.sym 144722 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 144723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 144725 fft_block.counter_N[2]
.sym 144726 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 144727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 144728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 144729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 144733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 144738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 144739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 144740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 144741 fft_block.counter_N[2]
.sym 144742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 144746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 144747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 144748 fft_block.counter_N[0]
.sym 144749 fft_block.counter_N[1]
.sym 144750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 144754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 144756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 144757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144758 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 144759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 144760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 144761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 144762 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 144763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 144764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 144765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 144772 spi_out.addr[0]
.sym 144773 spi_out.addr[1]
.sym 144774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 144775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 144776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 144777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 144779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 144780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 144781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 144782 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 144783 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 144784 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 144785 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 144786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 144787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144788 fft_block.counter_N[1]
.sym 144789 fft_block.counter_N[0]
.sym 144790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[0]
.sym 144791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 144792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 144793 fft_block.counter_N[2]
.sym 144795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 144797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 144798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 144799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 144800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 144801 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 144804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 144805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 144807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 144809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 144812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 144813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 144814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 144816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 144817 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 144819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[0]
.sym 144820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[1]
.sym 144821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[2]
.sym 144822 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 144823 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 144824 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 144825 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 144826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 144827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[2]
.sym 144829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[3]
.sym 144831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 144833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 144834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 144836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 144837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 144838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 144840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 144841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144842 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 144843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 144844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 144845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144848 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 144849 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 144850 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 144851 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]
.sym 144852 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[2]
.sym 144853 fft_block.counter_N[2]
.sym 144856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 144857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 144858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 144859 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[1]
.sym 144860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[2]
.sym 144861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[3]
.sym 144863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 144864 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I2[0]
.sym 144865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 144868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 144869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[11]
.sym 144872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[0]
.sym 144873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[1]
.sym 144874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 144875 w_fft_out[26]
.sym 144876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 144877 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 144878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 144879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 144880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 144881 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 144885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 144886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 144887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 144888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[0]
.sym 144889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2[1]
.sym 144890 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[0]
.sym 144891 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[1]
.sym 144892 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[2]
.sym 144893 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[3]
.sym 144894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_I2_SB_LUT4_I2_O[0]
.sym 144895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 144896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 144897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 144899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 144900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 144901 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 144902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 144903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 144904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 144905 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 144906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 144907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 144908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 144909 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 144910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 144911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 144912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 144913 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 144915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 144916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 144917 fft_block.counter_N[2]
.sym 144918 spi_out.addr[1]
.sym 144919 spi_out.addr[3]
.sym 144920 spi_out.addr[0]
.sym 144921 spi_out.addr[2]
.sym 144923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 144924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 144925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 144926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 144927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 144928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 144929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 144931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 144932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 144933 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 144934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 144936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 144937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 144939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 144940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 144941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 144942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 144943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 144944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 144945 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 144946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 144947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 144948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 144949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 144950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 144952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 144953 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2[0]
.sym 144954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 144955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 144956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 144957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 144960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 144961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 144963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 144964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 144965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 144967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 144968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 144969 fft_block.counter_N[2]
.sym 144970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 144972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[14]
.sym 144973 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 144975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144976 fft_block.reg_stage.w_input_regs[91]
.sym 144977 fft_block.reg_stage.w_input_regs[27]
.sym 144980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144981 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 144982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 144984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[14]
.sym 144985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 144986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 144988 fft_block.counter_N[1]
.sym 144989 fft_block.counter_N[0]
.sym 144991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144992 fft_block.reg_stage.w_input_regs[91]
.sym 144993 fft_block.reg_stage.w_input_regs[27]
.sym 144994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 144996 fft_block.counter_N[1]
.sym 144997 fft_block.counter_N[0]
.sym 145010 fft_block.w_fft_in[11]
.sym 145014 fft_block.counter_N[2]
.sym 145015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[1]
.sym 145016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[2]
.sym 145017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_O[3]
.sym 145033 fft_block.reg_stage.w_input_regs[90]
.sym 145034 fft_block.w_fft_in[8]
.sym 145041 fft_block.reg_stage.w_input_regs[88]
.sym 145042 fft_block.reg_stage.w_input_regs[88]
.sym 145043 fft_block.reg_stage.w_input_regs[24]
.sym 145044 fft_block.reg_stage.w_input_regs[25]
.sym 145045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 145046 fft_block.w_fft_in[10]
.sym 145053 fft_block.reg_stage.w_input_regs[91]
.sym 145061 fft_block.reg_stage.w_input_regs[27]
.sym 145063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 145073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 145076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 145077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 145080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 145081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 145084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 145085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 145088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 145089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 145090 fft_block.reg_stage.w_input_regs[95]
.sym 145093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 145095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 145096 fft_block.reg_stage.w_input_regs[26]
.sym 145097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 145099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 145100 fft_block.reg_stage.w_input_regs[21]
.sym 145101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 145103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 145104 fft_block.reg_stage.w_input_regs[21]
.sym 145105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 145111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145112 fft_block.reg_stage.w_input_regs[90]
.sym 145113 fft_block.reg_stage.w_input_regs[26]
.sym 145116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 145117 fft_block.start_calc
.sym 145119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 145120 fft_block.reg_stage.w_input_regs[26]
.sym 145121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 145123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145124 fft_block.reg_stage.w_input_regs[90]
.sym 145125 fft_block.reg_stage.w_input_regs[26]
.sym 145446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 145447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 145448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 145449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 145450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 145451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 145452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 145453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 145454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 145459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 145460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 145461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 145462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 145463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 145464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 145465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 145466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 145468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[2]
.sym 145469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 145472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 145473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 145474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 145475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 145476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 145477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 145478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 145482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 145490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 145496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 145497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 145498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 145502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[1]
.sym 145503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[1]
.sym 145504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 145505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[0]
.sym 145506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 145510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 145514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 145521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 145534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 145542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 145579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 145580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 145581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[2]
.sym 145587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 145588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 145589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 145591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 145592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 145593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 145595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 145597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 145599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 145601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 145609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 145611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 145612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[1]
.sym 145613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 145617 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 145621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 145625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 145629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 145630 fft_block.reg_stage.w_cms_reg[18]
.sym 145637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 145639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 145641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 145645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 145647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 145648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 145649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 145650 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 145651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_I2_O[2]
.sym 145653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_I2_O[3]
.sym 145657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 145659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 145660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 145661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[2]
.sym 145663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 145664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 145665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 145666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 145668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 145669 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 145672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145673 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 145674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 145680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145681 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 145682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 145684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 145685 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 145686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 145687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 145688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 145689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 145690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 145694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 145698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145700 fft_block.counter_N[0]
.sym 145701 fft_block.counter_N[1]
.sym 145708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 145709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 145712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 145713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 145714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 145719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 145720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 145721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 145722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 145726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 145731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 145732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 145733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 145735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 145737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 145738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[0]
.sym 145739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 145740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 145741 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 145742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I0[0]
.sym 145743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 145744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 145745 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 145747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 145749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 145750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 145751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 145752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 145753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 145754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 145760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 145761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 145762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 145766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 145771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 145773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 145774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 145775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 145776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 145777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 145779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 145780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 145781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 145784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 145785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 145787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 145788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 145789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 145790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 145792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 145793 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 145794 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 145795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 145796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 145797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 145799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 145801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 145802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 145803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 145804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 145805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 145806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 145810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 145811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 145812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 145813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 145814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 145816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 145817 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 145818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 145820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 145821 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 145822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 145828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 145829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[11]
.sym 145830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 145836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 145837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 145839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 145841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 145842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 145843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 145844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 145845 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 145846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 145847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 145848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 145849 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 145854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 145858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145859 spi_out.addr[0]
.sym 145860 spi_out.addr[2]
.sym 145861 spi_out.addr[3]
.sym 145864 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 145865 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 145866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 145868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145869 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 145872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 145873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 145875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 145877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 145880 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 145881 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 145882 spi_out.addr[0]
.sym 145883 spi_out.addr[1]
.sym 145884 spi_out.addr[2]
.sym 145885 spi_out.addr[3]
.sym 145886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 145887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 145888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 145889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 145890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 145892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 145893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 145894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 145895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 145896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 145897 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 145898 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 145899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 145901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 145902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 145904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 145905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 145906 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 145907 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 145908 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 145909 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 145910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145912 fft_block.counter_N[1]
.sym 145913 fft_block.counter_N[0]
.sym 145914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 145916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 145917 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 145918 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 145919 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 145920 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 145921 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 145922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 145923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 145925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 145926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 145927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 145928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 145929 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 145932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 145933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 145934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145935 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 145936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 145937 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]
.sym 145938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 145939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 145940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 145941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 145942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 145943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 145944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 145945 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 145947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 145948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 145949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 145950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 145951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 145952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 145953 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 145954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 145955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 145956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 145957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 145958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 145959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 145960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 145961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 145963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 145965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 145966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 145968 fft_block.counter_N[0]
.sym 145969 fft_block.counter_N[1]
.sym 145970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145971 spi_out.addr[2]
.sym 145972 spi_out.addr[0]
.sym 145973 spi_out.addr[3]
.sym 145974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145976 spi_out.addr[2]
.sym 145977 spi_out.addr[1]
.sym 145978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 145979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 145980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 145981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 145983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 145984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 145985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 145987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 145988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 145989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 145998 spi_out.addr[2]
.sym 145999 spi_out.addr[0]
.sym 146000 spi_out.addr[3]
.sym 146001 spi_out.addr[1]
.sym 146006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146008 fft_block.counter_N[0]
.sym 146009 fft_block.counter_N[1]
.sym 146013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 146028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 146029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 146032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 146033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 146035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146036 fft_block.reg_stage.w_input_regs[30]
.sym 146037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 146040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 146041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 146042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 146043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 146044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 146045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 146049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 146059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146060 fft_block.reg_stage.w_input_regs[29]
.sym 146061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 146064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 146065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 146067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146068 fft_block.reg_stage.w_input_regs[29]
.sym 146069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 146080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 146081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 146087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146088 fft_block.reg_stage.w_input_regs[28]
.sym 146089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 146091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146092 fft_block.reg_stage.w_input_regs[28]
.sym 146093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 146095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 146096 fft_block.reg_stage.w_input_regs[23]
.sym 146097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 146099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146100 fft_block.reg_stage.w_input_regs[27]
.sym 146101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 146102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 146107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 146108 fft_block.reg_stage.w_input_regs[23]
.sym 146109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 146110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 146115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 146116 fft_block.reg_stage.w_input_regs[22]
.sym 146117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 146124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 146125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 146127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146128 fft_block.reg_stage.w_input_regs[27]
.sym 146129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 146131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 146132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 146133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 146135 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 146136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 146137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 146147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 146148 fft_block.reg_stage.w_input_regs[22]
.sym 146149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 146447 fft_block.reg_stage.w_cps_reg[26]
.sym 146448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 146449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 146451 fft_block.reg_stage.w_cps_reg[26]
.sym 146452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 146453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 146459 fft_block.reg_stage.w_cps_reg[26]
.sym 146460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 146461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 146463 fft_block.reg_stage.w_cps_reg[26]
.sym 146464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 146465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 146467 fft_block.reg_stage.w_cps_reg[26]
.sym 146468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 146469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 146471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 146473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 146475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 146477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 146479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 146481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 146482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 146486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 146490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 146495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 146497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 146498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 146503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 146505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 146507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 146509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 146511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 146512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 146513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 146515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 146517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 146519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 146521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 146523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 146525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 146527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 146529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 146530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 146531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 146532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 146533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 146542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 146546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 146550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 146554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 146558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 146562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 146568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 146569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 146578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 146584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 146585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 146594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 146599 fft_block.reg_stage.w_c_reg[25]
.sym 146600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 146601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 146605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 146609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 146613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 146615 fft_block.reg_stage.w_c_reg[25]
.sym 146616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 146617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 146618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 146619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[1]
.sym 146620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 146621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 146624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 146625 fft_block.start_calc
.sym 146626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 146627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 146628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 146629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 146631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 146636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 146639 $PACKER_VCC_NET
.sym 146641 $nextpnr_ICESTORM_LC_16$I3
.sym 146644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[2]
.sym 146648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 146649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 146652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 146653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 146656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 146657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 146660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 146661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 146664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 146665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 146668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 146669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 146672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 146673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 146676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 146677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 146680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 146681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 146684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 146685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 146688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 146689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 146690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 146693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 146694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 146698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 146700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 146701 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 146702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 146707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 146709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 146710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 146711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 146712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 146713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 146714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 146716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 146717 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 146718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 146725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 146733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 146736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 146737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 146741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 146742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 146750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 146756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 146757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 146758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 146762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 146766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 146770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 146778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 146786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 146790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 146798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 146814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 146823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 146828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 146832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 146833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 146836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 146837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 146840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 146841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 146844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 146845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 146848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 146849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 146852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 146853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 146856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 146857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 146860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 146861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 146864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 146865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 146868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 146869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 146872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 146873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 146876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 146877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 146878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 146881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 146885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 146886 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[0]
.sym 146887 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 146888 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[2]
.sym 146889 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[3]
.sym 146893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 146905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 146913 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 146915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 146916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 146917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 146920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 146921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 146923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 146925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 146927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 146928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 146929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 146931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 146933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 146934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 146935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 146936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 146937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_I3[3]
.sym 146938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 146940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 146941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 146943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 146945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 146948 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 146949 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 146950 spi_out.addr[0]
.sym 146951 spi_out.addr[3]
.sym 146952 spi_out.addr[2]
.sym 146953 spi_out.addr[1]
.sym 146956 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 146957 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 146958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 146959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 146960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 146961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 146969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 146970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 146971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 146972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 146973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 146974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 146975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 146977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 146980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 146981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 146992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 146993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 146994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 146996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 146997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 147003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 147005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 147008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 147009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 147010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 147012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 147013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 147017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 147018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 147023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 147024 fft_block.reg_stage.w_input_regs[31]
.sym 147025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 147033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 147038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 147042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 147047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 147048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 147053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 147054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 147055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 147056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 147057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 147059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147060 fft_block.reg_stage.w_input_regs[30]
.sym 147061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 147062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 147063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 147064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 147065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 147066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 147067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 147068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 147071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 147072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 147073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 147075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 147076 fft_block.reg_stage.w_input_regs[31]
.sym 147077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 147079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 147080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 147081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 147083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 147085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 147087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 147088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 147089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 147091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 147092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 147095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 147096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 147097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 147099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 147100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 147101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 147103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 147104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 147105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 147109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 147110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 147111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 147112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 147113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[3]
.sym 147115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 147116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 147117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 147118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 147122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 147123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 147124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[2]
.sym 147125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_2_O[3]
.sym 147126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 147130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 147131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 147132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 147133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 147136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 147137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 147139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 147141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 147142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 147146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 147147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[1]
.sym 147148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[2]
.sym 147149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 147150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 147151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 147152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 147153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 147154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 147159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_5_O[0]
.sym 147160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_5_O[1]
.sym 147161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 147162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 147166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 147170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 147171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 147172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 147173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 147470 fft_block.reg_stage.w_cps_in[8]
.sym 147478 fft_block.reg_stage.w_cps_in[7]
.sym 147482 fft_block.reg_stage.w_cps_in[0]
.sym 147495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 147497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 147499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 147501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 147503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 147505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 147506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 147521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 147523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 147525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 147527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 147529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 147531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 147533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 147535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 147537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 147540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 147541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 147543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 147545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 147546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 147547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 147548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 147549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 147551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 147553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 147554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 147555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 147556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 147557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 147558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 147559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 147560 fft_block.start_calc
.sym 147561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 147566 fft_block.reg_stage.w_cms_in[0]
.sym 147570 fft_block.reg_stage.w_cms_in[7]
.sym 147574 fft_block.reg_stage.w_cps_in[4]
.sym 147578 fft_block.reg_stage.w_cms_in[1]
.sym 147584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 147585 fft_block.start_calc
.sym 147591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 147593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 147595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 147597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 147600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 147601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 147603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 147605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 147606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 147607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 147608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 147609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 147611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 147613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 147614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 147615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 147616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 147617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 147619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 147621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 147622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 147626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 147633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 147634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[1]
.sym 147635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[1]
.sym 147636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 147637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[0]
.sym 147638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 147642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 147650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 147656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 147657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 147658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 147659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 147660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 147661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 147664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 147665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 147666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 147671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 147673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 147674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 147675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 147676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 147677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 147679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 147681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 147682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 147686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 147687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 147688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 147689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 147692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 147693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 147695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 147697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 147699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 147701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 147702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 147703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 147704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 147705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[6]
.sym 147707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 147709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 147711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 147713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 147715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 147717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 147718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 147722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 147726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 147730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 147731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[1]
.sym 147732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[0]
.sym 147733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 147734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 147738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 147742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 147746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 147748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[2]
.sym 147749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 147751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 147753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 147754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 147758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 147762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 147766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 147767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 147768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 147769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 147770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 147771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 147772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 147773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 147776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 147777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 147778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 147794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 147817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 147821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 147827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 147829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 147833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 147835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 147837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 147845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 147846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 147848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 147849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 147853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 147856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 147857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 147859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[6]
.sym 147860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[6]
.sym 147861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_I3[2]
.sym 147862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 147863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 147864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 147865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 147866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[6]
.sym 147867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[6]
.sym 147868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 147869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 147870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 147871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 147872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 147873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 147874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 147875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[2]
.sym 147876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[2]
.sym 147877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 147879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 147880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 147881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 147885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 147889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 147891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 147892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 147893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 147897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 147898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[1]
.sym 147899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[1]
.sym 147900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 147901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[0]
.sym 147903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 147904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 147905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 147906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 147911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 147913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 147917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 147918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 147919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 147920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 147921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 147924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 147925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 147926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 147927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 147928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 147929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 147930 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[0]
.sym 147931 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 147932 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[2]
.sym 147933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_1_I2[0]
.sym 147935 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[2]
.sym 147936 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 147937 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[0]
.sym 147940 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[1]
.sym 147941 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I1[2]
.sym 147942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 147950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 147951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 147952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 147953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 147954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 147955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I3_O[3]
.sym 147956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 147957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 147958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 147962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 147966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 147974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 147978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 147990 spi_out.addr[2]
.sym 147991 spi_out.addr[3]
.sym 147992 spi_out.addr[0]
.sym 147993 spi_out.addr[1]
.sym 147998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 148006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 148010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 148018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 148022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 148030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 148034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 148041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 148043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 148044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 148045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 148049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 148051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 148052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 148053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 148054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 148058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 148063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 148065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 148069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 148084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 148088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 148089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 148092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 148096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 148100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 148103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 148104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 148109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 148117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 148118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 148125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 148128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 148129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 148133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 148135 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 148137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 148139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 148141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 148143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 148145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 148147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 148149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 148151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 148153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 148155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 148157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 148159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 148161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 148163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 148165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 148166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 148167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 148168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 148170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 148171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 148174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 148175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 148176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 148179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 148180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 148181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 148183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 148184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 148185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 148188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 148189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 148191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 148192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 148195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 148196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 148197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 148511 fft_block.reg_stage.w_cps_reg[25]
.sym 148512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 148513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 148522 fft_block.reg_stage.w_cps_reg[18]
.sym 148531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 148533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 148551 fft_block.reg_stage.w_c_reg[17]
.sym 148552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 148553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 148555 fft_block.reg_stage.w_c_reg[17]
.sym 148556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 148557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 148559 fft_block.reg_stage.w_cps_reg[22]
.sym 148560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 148561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 148563 fft_block.reg_stage.w_cps_reg[26]
.sym 148564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 148565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 148567 fft_block.reg_stage.w_c_reg[17]
.sym 148568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 148569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 148571 fft_block.reg_stage.w_cps_reg[26]
.sym 148572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 148573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 148575 fft_block.reg_stage.w_cps_reg[22]
.sym 148576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 148577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 148579 fft_block.reg_stage.w_c_reg[17]
.sym 148580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 148581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 148583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 148585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 148587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 148589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 148591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 148593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 148595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 148597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 148599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 148601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 148605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 148607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 148609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 148611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 148613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 148619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 148621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 148627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 148629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 148631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 148633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 148635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 148637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 148643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 148645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 148647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 148649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 148659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 148661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 148663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 148665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 148679 fft_block.reg_stage.w_cms_reg[19]
.sym 148680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 148681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 148683 fft_block.reg_stage.w_cms_reg[19]
.sym 148684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 148685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 148691 fft_block.reg_stage.w_cms_reg[18]
.sym 148692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 148693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 148695 fft_block.reg_stage.w_cms_reg[25]
.sym 148696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 148697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 148699 fft_block.reg_stage.w_cms_reg[18]
.sym 148700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 148701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 148703 fft_block.reg_stage.w_cms_reg[18]
.sym 148704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 148705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 148707 fft_block.reg_stage.w_cms_reg[19]
.sym 148708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 148709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 148711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 148713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 148715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 148717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 148719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 148721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 148723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 148725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 148727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 148729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 148731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 148733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 148735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 148737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 148739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 148741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 148742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 148746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 148750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 148762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 148766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 148771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 148773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 148794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[0]
.sym 148795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[1]
.sym 148796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[2]
.sym 148797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I0_1_O[3]
.sym 148803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 148804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 148805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I2_O[2]
.sym 148826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 148830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 148840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 148841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 148846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 148850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 148854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 148858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 148862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 148863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 148864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[0]
.sym 148865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 148866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 148867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 148868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 148869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 148870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 148874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 148878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 148882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 148884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 148885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 148887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 148888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 148889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 148890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 148891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 148892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 148893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 148894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 148902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 148906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 148910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 148914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 148918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 148922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 148926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 148927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 148928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 148929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 148930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 148934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 148938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 148962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 148974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 148978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 148983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 148985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 148998 spi_out.addr[2]
.sym 148999 spi_out.addr[3]
.sym 149000 spi_out.addr[0]
.sym 149001 spi_out.addr[1]
.sym 149003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 149005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 149013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 149015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 149017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 149019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 149021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 149023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 149025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 149031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 149033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 149039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 149041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 149046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 149050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 149058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 149063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 149065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 149066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 149067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 149068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 149069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 149071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 149073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 149075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 149077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 149079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 149081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 149083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 149085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 149095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 149096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 149097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 149098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 149099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 149100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 149101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 149103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 149104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 149105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 149106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 149107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 149108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 149109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 149114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 149115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 149116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 149117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 149119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 149121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 149127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 149132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 149133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 149136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 149137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 149140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 149141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 149144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 149145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 149157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 149159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 149161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 149163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 149165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 149167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 149169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 149171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 149173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 149175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 149177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 149179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 149181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 149183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 149185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 149187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 149189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 149195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 149196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 149197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 149199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 149201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 149202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 149203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 149204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 149205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 149208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 149209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 149211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 149213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 149215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 149217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 149219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 149221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 149514 fft_block.reg_stage.w_cps_in[7]
.sym 149526 fft_block.reg_stage.w_cps_in[4]
.sym 149543 fft_block.reg_stage.w_cps_reg[31]
.sym 149544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 149545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 149547 fft_block.reg_stage.w_c_reg[25]
.sym 149548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 149549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 149551 fft_block.reg_stage.w_cps_reg[31]
.sym 149552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 149553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 149555 fft_block.reg_stage.w_c_reg[25]
.sym 149556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 149557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 149563 fft_block.reg_stage.w_cps_reg[34]
.sym 149564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 149565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 149568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 149569 fft_block.start_calc
.sym 149574 fft_block.reg_stage.w_cps_in[8]
.sym 149582 fft_block.reg_stage.w_cms_in[0]
.sym 149586 fft_block.reg_stage.w_cms_in[7]
.sym 149594 fft_block.reg_stage.w_cms_in[1]
.sym 149598 fft_block.reg_stage.w_cps_in[0]
.sym 149605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 149606 fft_block.reg_stage.w_cps_reg[27]
.sym 149613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 149619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 149621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 149638 fft_block.reg_stage.w_cps_in[0]
.sym 149642 fft_block.reg_stage.w_cps_in[7]
.sym 149646 fft_block.reg_stage.w_cps_in[8]
.sym 149654 fft_block.reg_stage.w_cms_in[1]
.sym 149658 fft_block.reg_stage.w_cms_in[0]
.sym 149662 fft_block.reg_stage.w_cps_in[4]
.sym 149666 fft_block.reg_stage.w_cms_in[7]
.sym 149670 spi_out.send_data[3]
.sym 149675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 149677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 149678 spi_out.send_data[0]
.sym 149690 spi_out.send_data[4]
.sym 149695 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 149696 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 149697 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 149703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 149705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 149711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 149713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 149715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 149717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 149719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 149721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 149723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 149725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 149727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 149729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 149732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 149733 fft_block.start_calc
.sym 149734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 149738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 149742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 149746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 149750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 149754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 149762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 149767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 149769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 149771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 149773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 149775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 149777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 149779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 149781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 149784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 149785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 149787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 149789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 149791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 149793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 149795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 149797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 149798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 149804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 149805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 149811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 149813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 149826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 149851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 149852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 149853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 149854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 149855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 149856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 149857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 149878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 149886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 149895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 149897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 149899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 149901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 149903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 149905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 149907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 149909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 149911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 149913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 149915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 149917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 149919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 149921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 149923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 149925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 149926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 149934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 149952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 149953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 149963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 149965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 149975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 149977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 149979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 149981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 149987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 149989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 149991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 149993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 149996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 149997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 149999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 150001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 150002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 150003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 150004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 150005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 150006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 150007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 150008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 150009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 150011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 150013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 150015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 150017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 150033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 150035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150036 fft_block.reg_stage.w_input_regs[99]
.sym 150037 fft_block.reg_stage.w_input_regs[35]
.sym 150055 spi_out.addr[0]
.sym 150060 spi_out.addr[1]
.sym 150064 spi_out.addr[2]
.sym 150065 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 150068 spi_out.addr[3]
.sym 150069 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 150072 spi_out.addr[4]
.sym 150073 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 150076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 150077 fft_block.start_calc
.sym 150080 spi_out.addr[1]
.sym 150081 spi_out.addr[0]
.sym 150085 spi_out.addr[0]
.sym 150087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 150089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 150095 fft_block.start_calc
.sym 150096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 150097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 150099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 150101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 150105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 150107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 150109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 150111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 150113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 150116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 150117 fft_block.start_calc
.sym 150118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 150123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 150125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 150126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 150132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[0]
.sym 150133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 150134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[0]
.sym 150135 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[1]
.sym 150136 fft_block.start_calc
.sym 150137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 150165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 150178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 150183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 150188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 150189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 150192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 150193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 150196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 150197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 150200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 150201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 150213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 150214 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_1_O
.sym 150219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 150220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 150221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 150223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 150224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 150225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 150228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 150229 fft_block.start_calc
.sym 150232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[0]
.sym 150233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I2_O[1]
.sym 150236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_2_I2[0]
.sym 150237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 150243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 150244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 150245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 150599 fft_block.reg_stage.w_cps_reg[35]
.sym 150600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 150601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 150603 fft_block.reg_stage.w_cps_reg[35]
.sym 150604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 150605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 150607 fft_block.reg_stage.w_cps_reg[35]
.sym 150608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 150609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 150611 fft_block.reg_stage.w_cps_reg[35]
.sym 150612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 150613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 150619 fft_block.reg_stage.w_cps_reg[35]
.sym 150620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 150621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 150623 fft_block.reg_stage.w_cps_reg[35]
.sym 150624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 150625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 150627 fft_block.reg_stage.w_cps_reg[35]
.sym 150628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 150629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 150631 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 150635 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 150636 $PACKER_VCC_NET
.sym 150639 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 150640 $PACKER_VCC_NET
.sym 150641 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 150651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 150653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 150659 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 150660 $PACKER_VCC_NET
.sym 150661 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 150667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 150669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 150695 fft_block.reg_stage.w_cms_reg[27]
.sym 150696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 150697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 150699 fft_block.reg_stage.w_cms_reg[28]
.sym 150700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 150701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 150703 fft_block.reg_stage.w_cms_reg[28]
.sym 150704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 150705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 150707 fft_block.reg_stage.w_cms_reg[27]
.sym 150708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 150709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 150711 fft_block.reg_stage.w_cms_reg[28]
.sym 150712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 150713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 150719 fft_block.reg_stage.w_cms_reg[27]
.sym 150720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 150721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 150723 fft_block.reg_stage.w_cms_reg[34]
.sym 150724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 150725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state[0]
.sym 150728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 150729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 150730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 150731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 150732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 150733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 150735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 150737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 150738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 150739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 150740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 150741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 150743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 150745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 150747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 150749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 150751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 150753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 150755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 150757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 150759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 150761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 150778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 150779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 150780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 150781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 150787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 150789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 150791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 150792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 150793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 150795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 150797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 150799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 150801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 150803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 150805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 150807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 150809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 150811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 150813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 150815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 150817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 150818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 150819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 150820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 150821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 150822 spi_out.send_data[2]
.sym 150886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 150887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 150888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 150889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 150891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 150893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 150895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 150897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 150904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 150905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 150907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 150909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 150910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 150911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 150912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 150913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 150915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 150917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 150919 fft_block.reg_stage.w_cms_reg[10]
.sym 150920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 150921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 150923 fft_block.reg_stage.w_cms_reg[10]
.sym 150924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 150925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 150927 fft_block.reg_stage.w_cms_reg[10]
.sym 150928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 150929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 150931 fft_block.reg_stage.w_cms_reg[11]
.sym 150932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 150933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 150939 fft_block.reg_stage.w_cms_reg[11]
.sym 150940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 150941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 150943 fft_block.reg_stage.w_cms_reg[16]
.sym 150944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 150945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 150947 fft_block.reg_stage.w_cms_reg[11]
.sym 150948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 150949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 150951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 150953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 150955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 150957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 150959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 150961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 150963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 150965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 151002 fft_block.reg_stage.w_cps_reg[9]
.sym 151023 fft_block.reg_stage.w_cps_reg[16]
.sym 151024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 151025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 151027 fft_block.reg_stage.w_c_reg[10]
.sym 151028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 151029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 151031 fft_block.reg_stage.w_c_reg[10]
.sym 151032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 151033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 151039 fft_block.reg_stage.w_c_reg[10]
.sym 151040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 151041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 151043 fft_block.reg_stage.w_c_reg[10]
.sym 151044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 151045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 151059 fft_block.reg_stage.w_cps_reg[17]
.sym 151060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 151061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 151069 spi_out.addr_SB_DFFESR_Q_R
.sym 151075 fft_block.reg_stage.w_cps_reg[17]
.sym 151076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 151077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 151081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 151093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 151098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 151116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[0]
.sym 151117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 151123 fft_block.reg_stage.w_cps_reg[17]
.sym 151124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 151125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 151127 fft_block.reg_stage.w_cps_reg[17]
.sym 151128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 151129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 151131 fft_block.reg_stage.w_cps_reg[17]
.sym 151132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 151133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 151135 fft_block.reg_stage.w_cps_reg[17]
.sym 151136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 151137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 151139 fft_block.reg_stage.w_cps_reg[17]
.sym 151140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 151141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 151142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 151146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 151153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 151156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 151157 fft_block.start_calc
.sym 151175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 151176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 151177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 151182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 151183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 151184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 151185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 151188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 151189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 151624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 151625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 151638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 151639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 151640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 151641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 151651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 151652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 151653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 151663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 151665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 151683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 151685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 151687 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 151688 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 151689 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 151694 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 151695 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 151696 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 151697 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 151702 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 151703 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 151704 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 151705 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 151710 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 151711 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 151712 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 151713 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 151727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 151728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 151729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 151734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 151735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 151736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 151737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 151748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 151749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 151770 fft_block.reg_stage.w_cms_reg[27]
.sym 151847 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 151848 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 151849 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 151854 spi_out.send_data[1]
.sym 151858 spi_out.send_data[6]
.sym 151871 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 151872 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 151873 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 151902 spi_out.send_data[5]
.sym 151922 fft_block.reg_stage.w_cms_reg[11]
.sym 151950 spi_out.send_data[7]
.sym 151983 fft_block.reg_stage.w_cps_reg[13]
.sym 151984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 151985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 151995 fft_block.reg_stage.w_cps_reg[13]
.sym 151996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 151997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[2]
.sym 152006 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 152007 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152008 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 152009 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 152012 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 152013 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152022 spi_out.state_SB_DFFESR_Q_D[0]
.sym 152036 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 152037 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152038 PIN_21$SB_IO_OUT
.sym 152039 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 152040 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152041 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 152044 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 152045 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152050 spi_out.addr[4]
.sym 152051 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152052 spi_out.state_SB_DFFESR_Q_D_SB_LUT4_O_1_I2[2]
.sym 152053 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 152055 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152056 spi_out.state_SB_DFFESR_Q_D[0]
.sym 152057 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 152058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 152059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 152060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 152061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 152062 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 152063 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 152064 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152065 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 152078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 152093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[3]
.sym 152105 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 152127 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 152128 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 152129 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 152135 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 152140 spi_out.count_spi[1]
.sym 152144 spi_out.count_spi[2]
.sym 152145 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 152148 spi_out.count_spi[3]
.sym 152149 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 152152 spi_out.count_spi[4]
.sym 152153 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 152156 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 152157 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 152158 spi_out.count_spi[1]
.sym 152159 spi_out.count_spi[2]
.sym 152160 spi_out.count_spi[3]
.sym 152161 spi_out.count_spi[4]
.sym 152164 spi_out.count_spi[1]
.sym 152165 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 152226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 152583 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 152587 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 152588 $PACKER_VCC_NET
.sym 152589 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 152591 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 152592 $PACKER_VCC_NET
.sym 152593 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 152595 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 152596 $PACKER_VCC_NET
.sym 152597 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 152599 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 152600 $PACKER_VCC_NET
.sym 152601 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 152605 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 152609 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 152613 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 152614 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 152625 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 152680 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 152681 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 152684 spi_out.spi_master.master_ready
.sym 152685 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 152708 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 152709 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 152715 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 152716 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 152717 spi_out.spi_master.master_ready
.sym 152722 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 153050 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 153066 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 153067 PIN_21$SB_IO_OUT
.sym 153068 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 153069 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 153607 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 153612 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 153616 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 153620 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 153624 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 153627 $PACKER_VCC_NET
.sym 153629 $nextpnr_ICESTORM_LC_4$I3
.sym 153632 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 153633 $nextpnr_ICESTORM_LC_4$COUT
.sym 153637 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 153646 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 153654 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 153655 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 153656 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 153657 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 153661 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 153710 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 154017 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 154023 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 154027 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 154028 $PACKER_VCC_NET
.sym 154031 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 154032 $PACKER_VCC_NET
.sym 154033 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 154035 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 154036 $PACKER_VCC_NET
.sym 154037 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 154039 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 154040 $PACKER_VCC_NET
.sym 154041 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 154043 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 154044 $PACKER_VCC_NET
.sym 154045 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 154049 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 154053 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 154061 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 154079 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 154080 $PACKER_VCC_NET
.sym 154081 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 154631 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 154636 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 154640 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 154641 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 154644 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 154645 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 154651 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 154652 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 154653 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 154657 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 154671 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 154672 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 154673 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 155047 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 155052 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 155056 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 155060 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 155064 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 155068 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 155073 $nextpnr_ICESTORM_LC_9$I3
.sym 155077 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 155082 spi_out.spi_master.master_ready
.sym 155083 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 155084 spi_out.spi_master.r_SM_CS[1]
.sym 155085 spi_out.spi_master.r_SM_CS[0]
.sym 155089 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 155090 spi_out.spi_master.r_SM_CS[1]
.sym 155091 spi_out.spi_master.master_ready
.sym 155092 spi_out.spi_master.r_SM_CS[0]
.sym 155093 spi_out.start_tx
.sym 155096 spi_out.spi_master.r_SM_CS[1]
.sym 155097 spi_out.spi_master.r_SM_CS[0]
.sym 155098 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 155102 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 155103 spi_out.spi_master.master_ready
.sym 155104 spi_out.spi_master.r_SM_CS[0]
.sym 155105 spi_out.spi_master.r_SM_CS[1]
.sym 155697 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 156073 spi_out.spi_master.r_SM_CS[1]
.sym 156078 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 156086 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 156100 spi_out.spi_master.r_SM_CS[0]
.sym 156101 spi_out.spi_master.r_SM_CS[1]
.sym 156102 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 156107 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 156108 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 156109 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 156112 PIN_16_SB_LUT4_O_I3
.sym 156113 spi_out.start_tx
.sym 156117 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 156132 spi_out.spi_master.r_SM_CS[1]
.sym 156133 spi_out.spi_master.r_SM_CS[0]
.sym 159745 PIN_21$SB_IO_OUT
.sym 161842 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 164301 PIN_16_SB_LUT4_O_I3
