-- intel_pcie_ptile_ast_hip.vhd

-- Generated using ACDS version 22.4 94

library IEEE;
library intel_pcie_ptile_ast_900;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity intel_pcie_ptile_ast_hip is
	generic (
		device_family                                               : string  := "Agilex";
		adapter_type_hwtcl                                          : string  := "NATIVE";
		xcvr_reconfig_hwtcl                                         : integer := 0;
		ptile_debug_toolkit_hwtcl                                   : integer := 0;
		ptile_enable_pciess_register_access_hwtcl                   : integer := 0;
		ptile_link_insp_en_hwtcl                                    : integer := 0;
		ptile_link_insp_avmm_en_hwtcl                               : integer := 0;
		adapter_clk_source_hwtcl                                    : string  := "IOPLL";
		avmm_enabled_hwtcl                                          : integer := 0;
		pld_clrpcs_hwtcl                                            : integer := 0;
		independent_perst_hwtcl                                     : integer := 0;
		core16_enable_power_mgnt_intf_hwtcl                         : integer := 0;
		core16_enable_cpl_timeout_hwtcl                             : integer := 1;
		core16_enable_error_intf_hwtcl                              : integer := 1;
		core16_enable_ecc_hwtcl                                     : integer := 0;
		core16_enable_hotplug_hwtcl                                 : integer := 0;
		core16_enable_pld_warm_rst_rdy_hwtcl                        : integer := 0;
		core16_user_mode_to_pld_in_use_hwtcl                        : integer := 0;
		core16_enable_10bit_tag_support_intf_hwtcl                  : integer := 0;
		hssi_ctp_u_wrpcie_top_u_core16_topology                     : string  := "pcie_x16";
		core16_enable_rx_buffer_limit_ports_hwtcl                   : integer := 1;
		core16_flr_cap_hwtcl                                        : integer := 1;
		core16_hip_reconfig_hwtcl                                   : integer := 0;
		core8_enable_rx_buffer_limit_ports_hwtcl                    : integer := 1;
		core8_enable_power_mgnt_intf_hwtcl                          : integer := 0;
		core8_enable_cpl_timeout_hwtcl                              : integer := 0;
		core8_enable_error_intf_hwtcl                               : integer := 0;
		core8_enable_ecc_hwtcl                                      : integer := 0;
		core8_enable_hotplug_hwtcl                                  : integer := 0;
		core8_enable_pld_warm_rst_rdy_hwtcl                         : integer := 0;
		core8_user_mode_to_pld_in_use_hwtcl                         : integer := 0;
		hssi_ctp_u_wrpcie_top_u_core8_topology                      : string  := "3";
		core8_virtual_refclk_init_active_hwtcl                      : integer := 1;
		core8_flr_cap_hwtcl                                         : integer := 0;
		core8_hip_reconfig_hwtcl                                    : integer := 0;
		core4_0_enable_rx_buffer_limit_ports_hwtcl                  : integer := 1;
		core4_0_enable_power_mgnt_intf_hwtcl                        : integer := 0;
		core4_0_enable_cpl_timeout_hwtcl                            : integer := 0;
		core4_0_enable_error_intf_hwtcl                             : integer := 1;
		core4_0_enable_ecc_hwtcl                                    : integer := 0;
		core4_0_enable_hotplug_hwtcl                                : integer := 0;
		core4_0_enable_pld_warm_rst_rdy_hwtcl                       : integer := 0;
		core4_0_user_mode_to_pld_in_use_hwtcl                       : integer := 0;
		hssi_ctp_u_wrpcie_top_u_core4_0_topology                    : string  := "3";
		core4_0_flr_cap_hwtcl                                       : integer := 0;
		core4_0_hip_reconfig_hwtcl                                  : integer := 0;
		core4_1_enable_rx_buffer_limit_ports_hwtcl                  : integer := 1;
		core4_1_enable_power_mgnt_intf_hwtcl                        : integer := 0;
		core4_1_enable_cpl_timeout_hwtcl                            : integer := 0;
		core4_1_enable_error_intf_hwtcl                             : integer := 1;
		core4_1_enable_ecc_hwtcl                                    : integer := 0;
		core4_1_enable_hotplug_hwtcl                                : integer := 0;
		core4_1_enable_pld_warm_rst_rdy_hwtcl                       : integer := 0;
		core4_1_user_mode_to_pld_in_use_hwtcl                       : integer := 0;
		hssi_ctp_u_wrpcie_top_u_core4_1_topology                    : string  := "3";
		core4_1_flr_cap_hwtcl                                       : integer := 0;
		core4_1_hip_reconfig_hwtcl                                  : integer := 0;
		core16_pf0_bar0_address_width_hwtcl                         : integer := 22;
		core16_pf0_bar1_address_width_hwtcl                         : integer := 0;
		core16_pf0_bar2_address_width_hwtcl                         : integer := 25;
		core16_pf0_bar3_address_width_hwtcl                         : integer := 0;
		core16_pf0_bar4_address_width_hwtcl                         : integer := 0;
		core16_pf0_bar5_address_width_hwtcl                         : integer := 0;
		core16_pf0_expansion_base_address_register_hwtcl            : integer := 0;
		core16_pf0_sriov_vf_bar0_address_width_int_hwtcl            : integer := 0;
		core16_pf0_sriov_vf_bar1_address_width_int_hwtcl            : integer := 0;
		core16_pf0_sriov_vf_bar2_address_width_int_hwtcl            : integer := 0;
		core16_pf0_sriov_vf_bar3_address_width_int_hwtcl            : integer := 0;
		core16_pf0_sriov_vf_bar4_address_width_int_hwtcl            : integer := 0;
		core16_pf0_sriov_vf_bar5_address_width_int_hwtcl            : integer := 0;
		core16_pf1_bar0_address_width_hwtcl                         : integer := 0;
		core16_pf1_bar1_address_width_hwtcl                         : integer := 0;
		core16_pf1_bar2_address_width_hwtcl                         : integer := 0;
		core16_pf1_bar3_address_width_hwtcl                         : integer := 0;
		core16_pf1_bar4_address_width_hwtcl                         : integer := 0;
		core16_pf1_bar5_address_width_hwtcl                         : integer := 0;
		core16_pf1_expansion_base_address_register_hwtcl            : integer := 0;
		core16_pf1_sriov_vf_bar0_address_width_int_hwtcl            : integer := 0;
		core16_pf1_sriov_vf_bar1_address_width_int_hwtcl            : integer := 0;
		core16_pf1_sriov_vf_bar2_address_width_int_hwtcl            : integer := 0;
		core16_pf1_sriov_vf_bar3_address_width_int_hwtcl            : integer := 0;
		core16_pf1_sriov_vf_bar4_address_width_int_hwtcl            : integer := 0;
		core16_pf1_sriov_vf_bar5_address_width_int_hwtcl            : integer := 0;
		core16_pf2_bar0_address_width_hwtcl                         : integer := 0;
		core16_pf2_bar1_address_width_hwtcl                         : integer := 0;
		core16_pf2_bar2_address_width_hwtcl                         : integer := 0;
		core16_pf2_bar3_address_width_hwtcl                         : integer := 0;
		core16_pf2_bar4_address_width_hwtcl                         : integer := 0;
		core16_pf2_bar5_address_width_hwtcl                         : integer := 0;
		core16_pf2_expansion_base_address_register_hwtcl            : integer := 0;
		core16_pf2_sriov_vf_bar0_address_width_int_hwtcl            : integer := 0;
		core16_pf2_sriov_vf_bar1_address_width_int_hwtcl            : integer := 0;
		core16_pf2_sriov_vf_bar2_address_width_int_hwtcl            : integer := 0;
		core16_pf2_sriov_vf_bar3_address_width_int_hwtcl            : integer := 0;
		core16_pf2_sriov_vf_bar4_address_width_int_hwtcl            : integer := 0;
		core16_pf2_sriov_vf_bar5_address_width_int_hwtcl            : integer := 0;
		core16_pf3_bar0_address_width_hwtcl                         : integer := 0;
		core16_pf3_bar1_address_width_hwtcl                         : integer := 0;
		core16_pf3_bar2_address_width_hwtcl                         : integer := 0;
		core16_pf3_bar3_address_width_hwtcl                         : integer := 0;
		core16_pf3_bar4_address_width_hwtcl                         : integer := 0;
		core16_pf3_bar5_address_width_hwtcl                         : integer := 0;
		core16_pf3_expansion_base_address_register_hwtcl            : integer := 0;
		core16_pf3_sriov_vf_bar0_address_width_int_hwtcl            : integer := 0;
		core16_pf3_sriov_vf_bar1_address_width_int_hwtcl            : integer := 0;
		core16_pf3_sriov_vf_bar2_address_width_int_hwtcl            : integer := 0;
		core16_pf3_sriov_vf_bar3_address_width_int_hwtcl            : integer := 0;
		core16_pf3_sriov_vf_bar4_address_width_int_hwtcl            : integer := 0;
		core16_pf3_sriov_vf_bar5_address_width_int_hwtcl            : integer := 0;
		core16_pf4_bar0_address_width_hwtcl                         : integer := 0;
		core16_pf4_bar1_address_width_hwtcl                         : integer := 0;
		core16_pf4_bar2_address_width_hwtcl                         : integer := 0;
		core16_pf4_bar3_address_width_hwtcl                         : integer := 0;
		core16_pf4_bar4_address_width_hwtcl                         : integer := 0;
		core16_pf4_bar5_address_width_hwtcl                         : integer := 0;
		core16_pf4_expansion_base_address_register_hwtcl            : integer := 0;
		core16_pf4_sriov_vf_bar0_address_width_int_hwtcl            : integer := 0;
		core16_pf4_sriov_vf_bar1_address_width_int_hwtcl            : integer := 0;
		core16_pf4_sriov_vf_bar2_address_width_int_hwtcl            : integer := 0;
		core16_pf4_sriov_vf_bar3_address_width_int_hwtcl            : integer := 0;
		core16_pf4_sriov_vf_bar4_address_width_int_hwtcl            : integer := 0;
		core16_pf4_sriov_vf_bar5_address_width_int_hwtcl            : integer := 0;
		core16_pf5_bar0_address_width_hwtcl                         : integer := 0;
		core16_pf5_bar1_address_width_hwtcl                         : integer := 0;
		core16_pf5_bar2_address_width_hwtcl                         : integer := 0;
		core16_pf5_bar3_address_width_hwtcl                         : integer := 0;
		core16_pf5_bar4_address_width_hwtcl                         : integer := 0;
		core16_pf5_bar5_address_width_hwtcl                         : integer := 0;
		core16_pf5_expansion_base_address_register_hwtcl            : integer := 0;
		core16_pf5_sriov_vf_bar0_address_width_int_hwtcl            : integer := 0;
		core16_pf5_sriov_vf_bar1_address_width_int_hwtcl            : integer := 0;
		core16_pf5_sriov_vf_bar2_address_width_int_hwtcl            : integer := 0;
		core16_pf5_sriov_vf_bar3_address_width_int_hwtcl            : integer := 0;
		core16_pf5_sriov_vf_bar4_address_width_int_hwtcl            : integer := 0;
		core16_pf5_sriov_vf_bar5_address_width_int_hwtcl            : integer := 0;
		core16_pf6_bar0_address_width_hwtcl                         : integer := 0;
		core16_pf6_bar1_address_width_hwtcl                         : integer := 0;
		core16_pf6_bar2_address_width_hwtcl                         : integer := 0;
		core16_pf6_bar3_address_width_hwtcl                         : integer := 0;
		core16_pf6_bar4_address_width_hwtcl                         : integer := 0;
		core16_pf6_bar5_address_width_hwtcl                         : integer := 0;
		core16_pf6_expansion_base_address_register_hwtcl            : integer := 0;
		core16_pf6_sriov_vf_bar0_address_width_int_hwtcl            : integer := 0;
		core16_pf6_sriov_vf_bar1_address_width_int_hwtcl            : integer := 0;
		core16_pf6_sriov_vf_bar2_address_width_int_hwtcl            : integer := 0;
		core16_pf6_sriov_vf_bar3_address_width_int_hwtcl            : integer := 0;
		core16_pf6_sriov_vf_bar4_address_width_int_hwtcl            : integer := 0;
		core16_pf6_sriov_vf_bar5_address_width_int_hwtcl            : integer := 0;
		core16_pf7_bar0_address_width_hwtcl                         : integer := 0;
		core16_pf7_bar1_address_width_hwtcl                         : integer := 0;
		core16_pf7_bar2_address_width_hwtcl                         : integer := 0;
		core16_pf7_bar3_address_width_hwtcl                         : integer := 0;
		core16_pf7_bar4_address_width_hwtcl                         : integer := 0;
		core16_pf7_bar5_address_width_hwtcl                         : integer := 0;
		core16_pf7_expansion_base_address_register_hwtcl            : integer := 0;
		core16_pf7_sriov_vf_bar0_address_width_int_hwtcl            : integer := 0;
		core16_pf7_sriov_vf_bar1_address_width_int_hwtcl            : integer := 0;
		core16_pf7_sriov_vf_bar2_address_width_int_hwtcl            : integer := 0;
		core16_pf7_sriov_vf_bar3_address_width_int_hwtcl            : integer := 0;
		core16_pf7_sriov_vf_bar4_address_width_int_hwtcl            : integer := 0;
		core16_pf7_sriov_vf_bar5_address_width_int_hwtcl            : integer := 0;
		core16_enable_multi_func_hwtcl                              : integer := 0;
		core16_total_pf_count_hwtcl                                 : integer := 1;
		core16_total_pf_count_width_hwtcl                           : integer := 1;
		core16_enable_sriov_hwtcl                                   : integer := 0;
		core16_pf0_vf_count_hwtcl                                   : integer := 0;
		core16_pf1_vf_count_hwtcl                                   : integer := 0;
		core16_pf2_vf_count_hwtcl                                   : integer := 0;
		core16_pf3_vf_count_hwtcl                                   : integer := 0;
		core16_pf4_vf_count_hwtcl                                   : integer := 0;
		core16_pf5_vf_count_hwtcl                                   : integer := 0;
		core16_pf6_vf_count_hwtcl                                   : integer := 0;
		core16_pf7_vf_count_hwtcl                                   : integer := 0;
		core16_total_vf_count_hwtcl                                 : integer := 0;
		core16_total_vf_count_width_hwtcl                           : integer := 1;
		core16_enable_virtio_hwtcl                                  : integer := 0;
		core16_virtio_start_byte_address_hwtcl                      : integer := 72;
		core16_pf0_virtio_capability_present_hwtcl                  : integer := 0;
		core16_pf0_virtio_device_specific_cap_present_hwtcl         : integer := 0;
		core16_pf0_virtio_cmn_config_bar_indicator_hwtcl            : integer := 0;
		core16_pf0_virtio_cmn_config_bar_offset_hwtcl               : integer := 0;
		core16_pf0_virtio_cmn_config_structure_length_hwtcl         : integer := 0;
		core16_pf0_virtio_notification_bar_indicator_hwtcl          : integer := 0;
		core16_pf0_virtio_notification_bar_offset_hwtcl             : integer := 0;
		core16_pf0_virtio_notification_structure_length_hwtcl       : integer := 0;
		core16_pf0_virtio_notify_off_multiplier_hwtcl               : integer := 0;
		core16_pf0_virtio_isrstatus_bar_indicator_hwtcl             : integer := 0;
		core16_pf0_virtio_isrstatus_bar_offset_hwtcl                : integer := 0;
		core16_pf0_virtio_isrstatus_structure_length_hwtcl          : integer := 0;
		core16_pf0_virtio_devspecific_bar_indicator_hwtcl           : integer := 0;
		core16_pf0_virtio_devspecific_bar_offset_hwtcl              : integer := 0;
		core16_pf0_virtio_devspecific_structure_length_hwtcl        : integer := 0;
		core16_pf0_virtio_pciconfig_access_bar_indicator_hwtcl      : integer := 0;
		core16_pf0_virtio_pciconfig_access_bar_offset_hwtcl         : integer := 0;
		core16_pf0_virtio_pciconfig_access_structure_length_hwtcl   : integer := 0;
		core16_pf1_virtio_capability_present_hwtcl                  : integer := 0;
		core16_pf1_virtio_device_specific_cap_present_hwtcl         : integer := 0;
		core16_pf1_virtio_cmn_config_bar_indicator_hwtcl            : integer := 0;
		core16_pf1_virtio_cmn_config_bar_offset_hwtcl               : integer := 0;
		core16_pf1_virtio_cmn_config_structure_length_hwtcl         : integer := 0;
		core16_pf1_virtio_notification_bar_indicator_hwtcl          : integer := 0;
		core16_pf1_virtio_notification_bar_offset_hwtcl             : integer := 0;
		core16_pf1_virtio_notification_structure_length_hwtcl       : integer := 0;
		core16_pf1_virtio_notify_off_multiplier_hwtcl               : integer := 0;
		core16_pf1_virtio_isrstatus_bar_indicator_hwtcl             : integer := 0;
		core16_pf1_virtio_isrstatus_bar_offset_hwtcl                : integer := 0;
		core16_pf1_virtio_isrstatus_structure_length_hwtcl          : integer := 0;
		core16_pf1_virtio_devspecific_bar_indicator_hwtcl           : integer := 0;
		core16_pf1_virtio_devspecific_bar_offset_hwtcl              : integer := 0;
		core16_pf1_virtio_devspecific_structure_length_hwtcl        : integer := 0;
		core16_pf1_virtio_pciconfig_access_bar_indicator_hwtcl      : integer := 0;
		core16_pf1_virtio_pciconfig_access_bar_offset_hwtcl         : integer := 0;
		core16_pf1_virtio_pciconfig_access_structure_length_hwtcl   : integer := 0;
		core16_pf2_virtio_capability_present_hwtcl                  : integer := 0;
		core16_pf2_virtio_device_specific_cap_present_hwtcl         : integer := 0;
		core16_pf2_virtio_cmn_config_bar_indicator_hwtcl            : integer := 0;
		core16_pf2_virtio_cmn_config_bar_offset_hwtcl               : integer := 0;
		core16_pf2_virtio_cmn_config_structure_length_hwtcl         : integer := 0;
		core16_pf2_virtio_notification_bar_indicator_hwtcl          : integer := 0;
		core16_pf2_virtio_notification_bar_offset_hwtcl             : integer := 0;
		core16_pf2_virtio_notification_structure_length_hwtcl       : integer := 0;
		core16_pf2_virtio_notify_off_multiplier_hwtcl               : integer := 0;
		core16_pf2_virtio_isrstatus_bar_indicator_hwtcl             : integer := 0;
		core16_pf2_virtio_isrstatus_bar_offset_hwtcl                : integer := 0;
		core16_pf2_virtio_isrstatus_structure_length_hwtcl          : integer := 0;
		core16_pf2_virtio_devspecific_bar_indicator_hwtcl           : integer := 0;
		core16_pf2_virtio_devspecific_bar_offset_hwtcl              : integer := 0;
		core16_pf2_virtio_devspecific_structure_length_hwtcl        : integer := 0;
		core16_pf2_virtio_pciconfig_access_bar_indicator_hwtcl      : integer := 0;
		core16_pf2_virtio_pciconfig_access_bar_offset_hwtcl         : integer := 0;
		core16_pf2_virtio_pciconfig_access_structure_length_hwtcl   : integer := 0;
		core16_pf3_virtio_capability_present_hwtcl                  : integer := 0;
		core16_pf3_virtio_device_specific_cap_present_hwtcl         : integer := 0;
		core16_pf3_virtio_cmn_config_bar_indicator_hwtcl            : integer := 0;
		core16_pf3_virtio_cmn_config_bar_offset_hwtcl               : integer := 0;
		core16_pf3_virtio_cmn_config_structure_length_hwtcl         : integer := 0;
		core16_pf3_virtio_notification_bar_indicator_hwtcl          : integer := 0;
		core16_pf3_virtio_notification_bar_offset_hwtcl             : integer := 0;
		core16_pf3_virtio_notification_structure_length_hwtcl       : integer := 0;
		core16_pf3_virtio_notify_off_multiplier_hwtcl               : integer := 0;
		core16_pf3_virtio_isrstatus_bar_indicator_hwtcl             : integer := 0;
		core16_pf3_virtio_isrstatus_bar_offset_hwtcl                : integer := 0;
		core16_pf3_virtio_isrstatus_structure_length_hwtcl          : integer := 0;
		core16_pf3_virtio_devspecific_bar_indicator_hwtcl           : integer := 0;
		core16_pf3_virtio_devspecific_bar_offset_hwtcl              : integer := 0;
		core16_pf3_virtio_devspecific_structure_length_hwtcl        : integer := 0;
		core16_pf3_virtio_pciconfig_access_bar_indicator_hwtcl      : integer := 0;
		core16_pf3_virtio_pciconfig_access_bar_offset_hwtcl         : integer := 0;
		core16_pf3_virtio_pciconfig_access_structure_length_hwtcl   : integer := 0;
		core16_pf4_virtio_capability_present_hwtcl                  : integer := 0;
		core16_pf4_virtio_device_specific_cap_present_hwtcl         : integer := 0;
		core16_pf4_virtio_cmn_config_bar_indicator_hwtcl            : integer := 0;
		core16_pf4_virtio_cmn_config_bar_offset_hwtcl               : integer := 0;
		core16_pf4_virtio_cmn_config_structure_length_hwtcl         : integer := 0;
		core16_pf4_virtio_notification_bar_indicator_hwtcl          : integer := 0;
		core16_pf4_virtio_notification_bar_offset_hwtcl             : integer := 0;
		core16_pf4_virtio_notification_structure_length_hwtcl       : integer := 0;
		core16_pf4_virtio_notify_off_multiplier_hwtcl               : integer := 0;
		core16_pf4_virtio_isrstatus_bar_indicator_hwtcl             : integer := 0;
		core16_pf4_virtio_isrstatus_bar_offset_hwtcl                : integer := 0;
		core16_pf4_virtio_isrstatus_structure_length_hwtcl          : integer := 0;
		core16_pf4_virtio_devspecific_bar_indicator_hwtcl           : integer := 0;
		core16_pf4_virtio_devspecific_bar_offset_hwtcl              : integer := 0;
		core16_pf4_virtio_devspecific_structure_length_hwtcl        : integer := 0;
		core16_pf4_virtio_pciconfig_access_bar_indicator_hwtcl      : integer := 0;
		core16_pf4_virtio_pciconfig_access_bar_offset_hwtcl         : integer := 0;
		core16_pf4_virtio_pciconfig_access_structure_length_hwtcl   : integer := 0;
		core16_pf5_virtio_capability_present_hwtcl                  : integer := 0;
		core16_pf5_virtio_device_specific_cap_present_hwtcl         : integer := 0;
		core16_pf5_virtio_cmn_config_bar_indicator_hwtcl            : integer := 0;
		core16_pf5_virtio_cmn_config_bar_offset_hwtcl               : integer := 0;
		core16_pf5_virtio_cmn_config_structure_length_hwtcl         : integer := 0;
		core16_pf5_virtio_notification_bar_indicator_hwtcl          : integer := 0;
		core16_pf5_virtio_notification_bar_offset_hwtcl             : integer := 0;
		core16_pf5_virtio_notification_structure_length_hwtcl       : integer := 0;
		core16_pf5_virtio_notify_off_multiplier_hwtcl               : integer := 0;
		core16_pf5_virtio_isrstatus_bar_indicator_hwtcl             : integer := 0;
		core16_pf5_virtio_isrstatus_bar_offset_hwtcl                : integer := 0;
		core16_pf5_virtio_isrstatus_structure_length_hwtcl          : integer := 0;
		core16_pf5_virtio_devspecific_bar_indicator_hwtcl           : integer := 0;
		core16_pf5_virtio_devspecific_bar_offset_hwtcl              : integer := 0;
		core16_pf5_virtio_devspecific_structure_length_hwtcl        : integer := 0;
		core16_pf5_virtio_pciconfig_access_bar_indicator_hwtcl      : integer := 0;
		core16_pf5_virtio_pciconfig_access_bar_offset_hwtcl         : integer := 0;
		core16_pf5_virtio_pciconfig_access_structure_length_hwtcl   : integer := 0;
		core16_pf6_virtio_capability_present_hwtcl                  : integer := 0;
		core16_pf6_virtio_device_specific_cap_present_hwtcl         : integer := 0;
		core16_pf6_virtio_cmn_config_bar_indicator_hwtcl            : integer := 0;
		core16_pf6_virtio_cmn_config_bar_offset_hwtcl               : integer := 0;
		core16_pf6_virtio_cmn_config_structure_length_hwtcl         : integer := 0;
		core16_pf6_virtio_notification_bar_indicator_hwtcl          : integer := 0;
		core16_pf6_virtio_notification_bar_offset_hwtcl             : integer := 0;
		core16_pf6_virtio_notification_structure_length_hwtcl       : integer := 0;
		core16_pf6_virtio_notify_off_multiplier_hwtcl               : integer := 0;
		core16_pf6_virtio_isrstatus_bar_indicator_hwtcl             : integer := 0;
		core16_pf6_virtio_isrstatus_bar_offset_hwtcl                : integer := 0;
		core16_pf6_virtio_isrstatus_structure_length_hwtcl          : integer := 0;
		core16_pf6_virtio_devspecific_bar_indicator_hwtcl           : integer := 0;
		core16_pf6_virtio_devspecific_bar_offset_hwtcl              : integer := 0;
		core16_pf6_virtio_devspecific_structure_length_hwtcl        : integer := 0;
		core16_pf6_virtio_pciconfig_access_bar_indicator_hwtcl      : integer := 0;
		core16_pf6_virtio_pciconfig_access_bar_offset_hwtcl         : integer := 0;
		core16_pf6_virtio_pciconfig_access_structure_length_hwtcl   : integer := 0;
		core16_pf7_virtio_capability_present_hwtcl                  : integer := 0;
		core16_pf7_virtio_device_specific_cap_present_hwtcl         : integer := 0;
		core16_pf7_virtio_cmn_config_bar_indicator_hwtcl            : integer := 0;
		core16_pf7_virtio_cmn_config_bar_offset_hwtcl               : integer := 0;
		core16_pf7_virtio_cmn_config_structure_length_hwtcl         : integer := 0;
		core16_pf7_virtio_notification_bar_indicator_hwtcl          : integer := 0;
		core16_pf7_virtio_notification_bar_offset_hwtcl             : integer := 0;
		core16_pf7_virtio_notification_structure_length_hwtcl       : integer := 0;
		core16_pf7_virtio_notify_off_multiplier_hwtcl               : integer := 0;
		core16_pf7_virtio_isrstatus_bar_indicator_hwtcl             : integer := 0;
		core16_pf7_virtio_isrstatus_bar_offset_hwtcl                : integer := 0;
		core16_pf7_virtio_isrstatus_structure_length_hwtcl          : integer := 0;
		core16_pf7_virtio_devspecific_bar_indicator_hwtcl           : integer := 0;
		core16_pf7_virtio_devspecific_bar_offset_hwtcl              : integer := 0;
		core16_pf7_virtio_devspecific_structure_length_hwtcl        : integer := 0;
		core16_pf7_virtio_pciconfig_access_bar_indicator_hwtcl      : integer := 0;
		core16_pf7_virtio_pciconfig_access_bar_offset_hwtcl         : integer := 0;
		core16_pf7_virtio_pciconfig_access_structure_length_hwtcl   : integer := 0;
		core16_pf0vf_virtio_capability_present_hwtcl                : integer := 0;
		core16_pf0vf_virtio_device_specific_cap_present_hwtcl       : integer := 0;
		core16_pf0vf_virtio_cmn_config_bar_indicator_hwtcl          : integer := 0;
		core16_pf0vf_virtio_cmn_config_bar_offset_hwtcl             : integer := 0;
		core16_pf0vf_virtio_cmn_config_structure_length_hwtcl       : integer := 0;
		core16_pf0vf_virtio_notification_bar_indicator_hwtcl        : integer := 0;
		core16_pf0vf_virtio_notification_bar_offset_hwtcl           : integer := 0;
		core16_pf0vf_virtio_notification_structure_length_hwtcl     : integer := 0;
		core16_pf0vf_virtio_notify_off_multiplier_hwtcl             : integer := 0;
		core16_pf0vf_virtio_isrstatus_bar_indicator_hwtcl           : integer := 0;
		core16_pf0vf_virtio_isrstatus_bar_offset_hwtcl              : integer := 0;
		core16_pf0vf_virtio_isrstatus_structure_length_hwtcl        : integer := 0;
		core16_pf0vf_virtio_devspecific_bar_indicator_hwtcl         : integer := 0;
		core16_pf0vf_virtio_devspecific_bar_offset_hwtcl            : integer := 0;
		core16_pf0vf_virtio_devspecific_structure_length_hwtcl      : integer := 0;
		core16_pf0vf_virtio_pciconfig_access_bar_indicator_hwtcl    : integer := 0;
		core16_pf0vf_virtio_pciconfig_access_bar_offset_hwtcl       : integer := 0;
		core16_pf0vf_virtio_pciconfig_access_structure_length_hwtcl : integer := 0;
		core16_pf1vf_virtio_capability_present_hwtcl                : integer := 0;
		core16_pf1vf_virtio_device_specific_cap_present_hwtcl       : integer := 0;
		core16_pf1vf_virtio_cmn_config_bar_indicator_hwtcl          : integer := 0;
		core16_pf1vf_virtio_cmn_config_bar_offset_hwtcl             : integer := 0;
		core16_pf1vf_virtio_cmn_config_structure_length_hwtcl       : integer := 0;
		core16_pf1vf_virtio_notification_bar_indicator_hwtcl        : integer := 0;
		core16_pf1vf_virtio_notification_bar_offset_hwtcl           : integer := 0;
		core16_pf1vf_virtio_notification_structure_length_hwtcl     : integer := 0;
		core16_pf1vf_virtio_notify_off_multiplier_hwtcl             : integer := 0;
		core16_pf1vf_virtio_isrstatus_bar_indicator_hwtcl           : integer := 0;
		core16_pf1vf_virtio_isrstatus_bar_offset_hwtcl              : integer := 0;
		core16_pf1vf_virtio_isrstatus_structure_length_hwtcl        : integer := 0;
		core16_pf1vf_virtio_devspecific_bar_indicator_hwtcl         : integer := 0;
		core16_pf1vf_virtio_devspecific_bar_offset_hwtcl            : integer := 0;
		core16_pf1vf_virtio_devspecific_structure_length_hwtcl      : integer := 0;
		core16_pf1vf_virtio_pciconfig_access_bar_indicator_hwtcl    : integer := 0;
		core16_pf1vf_virtio_pciconfig_access_bar_offset_hwtcl       : integer := 0;
		core16_pf1vf_virtio_pciconfig_access_structure_length_hwtcl : integer := 0;
		core16_pf2vf_virtio_capability_present_hwtcl                : integer := 0;
		core16_pf2vf_virtio_device_specific_cap_present_hwtcl       : integer := 0;
		core16_pf2vf_virtio_cmn_config_bar_indicator_hwtcl          : integer := 0;
		core16_pf2vf_virtio_cmn_config_bar_offset_hwtcl             : integer := 0;
		core16_pf2vf_virtio_cmn_config_structure_length_hwtcl       : integer := 0;
		core16_pf2vf_virtio_notification_bar_indicator_hwtcl        : integer := 0;
		core16_pf2vf_virtio_notification_bar_offset_hwtcl           : integer := 0;
		core16_pf2vf_virtio_notification_structure_length_hwtcl     : integer := 0;
		core16_pf2vf_virtio_notify_off_multiplier_hwtcl             : integer := 0;
		core16_pf2vf_virtio_isrstatus_bar_indicator_hwtcl           : integer := 0;
		core16_pf2vf_virtio_isrstatus_bar_offset_hwtcl              : integer := 0;
		core16_pf2vf_virtio_isrstatus_structure_length_hwtcl        : integer := 0;
		core16_pf2vf_virtio_devspecific_bar_indicator_hwtcl         : integer := 0;
		core16_pf2vf_virtio_devspecific_bar_offset_hwtcl            : integer := 0;
		core16_pf2vf_virtio_devspecific_structure_length_hwtcl      : integer := 0;
		core16_pf2vf_virtio_pciconfig_access_bar_indicator_hwtcl    : integer := 0;
		core16_pf2vf_virtio_pciconfig_access_bar_offset_hwtcl       : integer := 0;
		core16_pf2vf_virtio_pciconfig_access_structure_length_hwtcl : integer := 0;
		core16_pf3vf_virtio_capability_present_hwtcl                : integer := 0;
		core16_pf3vf_virtio_device_specific_cap_present_hwtcl       : integer := 0;
		core16_pf3vf_virtio_cmn_config_bar_indicator_hwtcl          : integer := 0;
		core16_pf3vf_virtio_cmn_config_bar_offset_hwtcl             : integer := 0;
		core16_pf3vf_virtio_cmn_config_structure_length_hwtcl       : integer := 0;
		core16_pf3vf_virtio_notification_bar_indicator_hwtcl        : integer := 0;
		core16_pf3vf_virtio_notification_bar_offset_hwtcl           : integer := 0;
		core16_pf3vf_virtio_notification_structure_length_hwtcl     : integer := 0;
		core16_pf3vf_virtio_notify_off_multiplier_hwtcl             : integer := 0;
		core16_pf3vf_virtio_isrstatus_bar_indicator_hwtcl           : integer := 0;
		core16_pf3vf_virtio_isrstatus_bar_offset_hwtcl              : integer := 0;
		core16_pf3vf_virtio_isrstatus_structure_length_hwtcl        : integer := 0;
		core16_pf3vf_virtio_devspecific_bar_indicator_hwtcl         : integer := 0;
		core16_pf3vf_virtio_devspecific_bar_offset_hwtcl            : integer := 0;
		core16_pf3vf_virtio_devspecific_structure_length_hwtcl      : integer := 0;
		core16_pf3vf_virtio_pciconfig_access_bar_indicator_hwtcl    : integer := 0;
		core16_pf3vf_virtio_pciconfig_access_bar_offset_hwtcl       : integer := 0;
		core16_pf3vf_virtio_pciconfig_access_structure_length_hwtcl : integer := 0;
		core16_pf4vf_virtio_capability_present_hwtcl                : integer := 0;
		core16_pf4vf_virtio_device_specific_cap_present_hwtcl       : integer := 0;
		core16_pf4vf_virtio_cmn_config_bar_indicator_hwtcl          : integer := 0;
		core16_pf4vf_virtio_cmn_config_bar_offset_hwtcl             : integer := 0;
		core16_pf4vf_virtio_cmn_config_structure_length_hwtcl       : integer := 0;
		core16_pf4vf_virtio_notification_bar_indicator_hwtcl        : integer := 0;
		core16_pf4vf_virtio_notification_bar_offset_hwtcl           : integer := 0;
		core16_pf4vf_virtio_notification_structure_length_hwtcl     : integer := 0;
		core16_pf4vf_virtio_notify_off_multiplier_hwtcl             : integer := 0;
		core16_pf4vf_virtio_isrstatus_bar_indicator_hwtcl           : integer := 0;
		core16_pf4vf_virtio_isrstatus_bar_offset_hwtcl              : integer := 0;
		core16_pf4vf_virtio_isrstatus_structure_length_hwtcl        : integer := 0;
		core16_pf4vf_virtio_devspecific_bar_indicator_hwtcl         : integer := 0;
		core16_pf4vf_virtio_devspecific_bar_offset_hwtcl            : integer := 0;
		core16_pf4vf_virtio_devspecific_structure_length_hwtcl      : integer := 0;
		core16_pf4vf_virtio_pciconfig_access_bar_indicator_hwtcl    : integer := 0;
		core16_pf4vf_virtio_pciconfig_access_bar_offset_hwtcl       : integer := 0;
		core16_pf4vf_virtio_pciconfig_access_structure_length_hwtcl : integer := 0;
		core16_pf5vf_virtio_capability_present_hwtcl                : integer := 0;
		core16_pf5vf_virtio_device_specific_cap_present_hwtcl       : integer := 0;
		core16_pf5vf_virtio_cmn_config_bar_indicator_hwtcl          : integer := 0;
		core16_pf5vf_virtio_cmn_config_bar_offset_hwtcl             : integer := 0;
		core16_pf5vf_virtio_cmn_config_structure_length_hwtcl       : integer := 0;
		core16_pf5vf_virtio_notification_bar_indicator_hwtcl        : integer := 0;
		core16_pf5vf_virtio_notification_bar_offset_hwtcl           : integer := 0;
		core16_pf5vf_virtio_notification_structure_length_hwtcl     : integer := 0;
		core16_pf5vf_virtio_notify_off_multiplier_hwtcl             : integer := 0;
		core16_pf5vf_virtio_isrstatus_bar_indicator_hwtcl           : integer := 0;
		core16_pf5vf_virtio_isrstatus_bar_offset_hwtcl              : integer := 0;
		core16_pf5vf_virtio_isrstatus_structure_length_hwtcl        : integer := 0;
		core16_pf5vf_virtio_devspecific_bar_indicator_hwtcl         : integer := 0;
		core16_pf5vf_virtio_devspecific_bar_offset_hwtcl            : integer := 0;
		core16_pf5vf_virtio_devspecific_structure_length_hwtcl      : integer := 0;
		core16_pf5vf_virtio_pciconfig_access_bar_indicator_hwtcl    : integer := 0;
		core16_pf5vf_virtio_pciconfig_access_bar_offset_hwtcl       : integer := 0;
		core16_pf5vf_virtio_pciconfig_access_structure_length_hwtcl : integer := 0;
		core16_pf6vf_virtio_capability_present_hwtcl                : integer := 0;
		core16_pf6vf_virtio_device_specific_cap_present_hwtcl       : integer := 0;
		core16_pf6vf_virtio_cmn_config_bar_indicator_hwtcl          : integer := 0;
		core16_pf6vf_virtio_cmn_config_bar_offset_hwtcl             : integer := 0;
		core16_pf6vf_virtio_cmn_config_structure_length_hwtcl       : integer := 0;
		core16_pf6vf_virtio_notification_bar_indicator_hwtcl        : integer := 0;
		core16_pf6vf_virtio_notification_bar_offset_hwtcl           : integer := 0;
		core16_pf6vf_virtio_notification_structure_length_hwtcl     : integer := 0;
		core16_pf6vf_virtio_notify_off_multiplier_hwtcl             : integer := 0;
		core16_pf6vf_virtio_isrstatus_bar_indicator_hwtcl           : integer := 0;
		core16_pf6vf_virtio_isrstatus_bar_offset_hwtcl              : integer := 0;
		core16_pf6vf_virtio_isrstatus_structure_length_hwtcl        : integer := 0;
		core16_pf6vf_virtio_devspecific_bar_indicator_hwtcl         : integer := 0;
		core16_pf6vf_virtio_devspecific_bar_offset_hwtcl            : integer := 0;
		core16_pf6vf_virtio_devspecific_structure_length_hwtcl      : integer := 0;
		core16_pf6vf_virtio_pciconfig_access_bar_indicator_hwtcl    : integer := 0;
		core16_pf6vf_virtio_pciconfig_access_bar_offset_hwtcl       : integer := 0;
		core16_pf6vf_virtio_pciconfig_access_structure_length_hwtcl : integer := 0;
		core16_pf7vf_virtio_capability_present_hwtcl                : integer := 0;
		core16_pf7vf_virtio_device_specific_cap_present_hwtcl       : integer := 0;
		core16_pf7vf_virtio_cmn_config_bar_indicator_hwtcl          : integer := 0;
		core16_pf7vf_virtio_cmn_config_bar_offset_hwtcl             : integer := 0;
		core16_pf7vf_virtio_cmn_config_structure_length_hwtcl       : integer := 0;
		core16_pf7vf_virtio_notification_bar_indicator_hwtcl        : integer := 0;
		core16_pf7vf_virtio_notification_bar_offset_hwtcl           : integer := 0;
		core16_pf7vf_virtio_notification_structure_length_hwtcl     : integer := 0;
		core16_pf7vf_virtio_notify_off_multiplier_hwtcl             : integer := 0;
		core16_pf7vf_virtio_isrstatus_bar_indicator_hwtcl           : integer := 0;
		core16_pf7vf_virtio_isrstatus_bar_offset_hwtcl              : integer := 0;
		core16_pf7vf_virtio_isrstatus_structure_length_hwtcl        : integer := 0;
		core16_pf7vf_virtio_devspecific_bar_indicator_hwtcl         : integer := 0;
		core16_pf7vf_virtio_devspecific_bar_offset_hwtcl            : integer := 0;
		core16_pf7vf_virtio_devspecific_structure_length_hwtcl      : integer := 0;
		core16_pf7vf_virtio_pciconfig_access_bar_indicator_hwtcl    : integer := 0;
		core16_pf7vf_virtio_pciconfig_access_bar_offset_hwtcl       : integer := 0;
		core16_pf7vf_virtio_pciconfig_access_structure_length_hwtcl : integer := 0;
		core16_pf_ceb_pointer_addr_hwtcl                            : integer := 0;
		core16_vf_ceb_pointer_addr_hwtcl                            : integer := 0;
		core8_pf0_bar0_address_width_hwtcl                          : integer := 16;
		core8_pf0_bar1_address_width_hwtcl                          : integer := 0;
		core8_pf0_bar2_address_width_hwtcl                          : integer := 0;
		core8_pf0_bar3_address_width_hwtcl                          : integer := 0;
		core8_pf0_bar4_address_width_hwtcl                          : integer := 0;
		core8_pf0_bar5_address_width_hwtcl                          : integer := 0;
		core8_pf0_expansion_base_address_register_hwtcl             : integer := 0;
		core8_pf0_sriov_vf_bar0_address_width_int_hwtcl             : integer := 0;
		core8_pf0_sriov_vf_bar1_address_width_int_hwtcl             : integer := 0;
		core8_pf0_sriov_vf_bar2_address_width_int_hwtcl             : integer := 0;
		core8_pf0_sriov_vf_bar3_address_width_int_hwtcl             : integer := 0;
		core8_pf0_sriov_vf_bar4_address_width_int_hwtcl             : integer := 0;
		core8_pf0_sriov_vf_bar5_address_width_int_hwtcl             : integer := 0;
		core8_pf1_bar0_address_width_hwtcl                          : integer := 0;
		core8_pf1_bar1_address_width_hwtcl                          : integer := 0;
		core8_pf1_bar2_address_width_hwtcl                          : integer := 0;
		core8_pf1_bar3_address_width_hwtcl                          : integer := 0;
		core8_pf1_bar4_address_width_hwtcl                          : integer := 0;
		core8_pf1_bar5_address_width_hwtcl                          : integer := 0;
		core8_pf1_expansion_base_address_register_hwtcl             : integer := 0;
		core8_pf1_sriov_vf_bar0_address_width_int_hwtcl             : integer := 0;
		core8_pf1_sriov_vf_bar1_address_width_int_hwtcl             : integer := 0;
		core8_pf1_sriov_vf_bar2_address_width_int_hwtcl             : integer := 0;
		core8_pf1_sriov_vf_bar3_address_width_int_hwtcl             : integer := 0;
		core8_pf1_sriov_vf_bar4_address_width_int_hwtcl             : integer := 0;
		core8_pf1_sriov_vf_bar5_address_width_int_hwtcl             : integer := 0;
		core8_pf2_bar0_address_width_hwtcl                          : integer := 0;
		core8_pf2_bar1_address_width_hwtcl                          : integer := 0;
		core8_pf2_bar2_address_width_hwtcl                          : integer := 0;
		core8_pf2_bar3_address_width_hwtcl                          : integer := 0;
		core8_pf2_bar4_address_width_hwtcl                          : integer := 0;
		core8_pf2_bar5_address_width_hwtcl                          : integer := 0;
		core8_pf2_expansion_base_address_register_hwtcl             : integer := 0;
		core8_pf2_sriov_vf_bar0_address_width_int_hwtcl             : integer := 0;
		core8_pf2_sriov_vf_bar1_address_width_int_hwtcl             : integer := 0;
		core8_pf2_sriov_vf_bar2_address_width_int_hwtcl             : integer := 0;
		core8_pf2_sriov_vf_bar3_address_width_int_hwtcl             : integer := 0;
		core8_pf2_sriov_vf_bar4_address_width_int_hwtcl             : integer := 0;
		core8_pf2_sriov_vf_bar5_address_width_int_hwtcl             : integer := 0;
		core8_pf3_bar0_address_width_hwtcl                          : integer := 0;
		core8_pf3_bar1_address_width_hwtcl                          : integer := 0;
		core8_pf3_bar2_address_width_hwtcl                          : integer := 0;
		core8_pf3_bar3_address_width_hwtcl                          : integer := 0;
		core8_pf3_bar4_address_width_hwtcl                          : integer := 0;
		core8_pf3_bar5_address_width_hwtcl                          : integer := 0;
		core8_pf3_expansion_base_address_register_hwtcl             : integer := 0;
		core8_pf3_sriov_vf_bar0_address_width_int_hwtcl             : integer := 0;
		core8_pf3_sriov_vf_bar1_address_width_int_hwtcl             : integer := 0;
		core8_pf3_sriov_vf_bar2_address_width_int_hwtcl             : integer := 0;
		core8_pf3_sriov_vf_bar3_address_width_int_hwtcl             : integer := 0;
		core8_pf3_sriov_vf_bar4_address_width_int_hwtcl             : integer := 0;
		core8_pf3_sriov_vf_bar5_address_width_int_hwtcl             : integer := 0;
		core8_pf4_bar0_address_width_hwtcl                          : integer := 0;
		core8_pf4_bar1_address_width_hwtcl                          : integer := 0;
		core8_pf4_bar2_address_width_hwtcl                          : integer := 0;
		core8_pf4_bar3_address_width_hwtcl                          : integer := 0;
		core8_pf4_bar4_address_width_hwtcl                          : integer := 0;
		core8_pf4_bar5_address_width_hwtcl                          : integer := 0;
		core8_pf4_expansion_base_address_register_hwtcl             : integer := 0;
		core8_pf4_sriov_vf_bar0_address_width_int_hwtcl             : integer := 0;
		core8_pf4_sriov_vf_bar1_address_width_int_hwtcl             : integer := 0;
		core8_pf4_sriov_vf_bar2_address_width_int_hwtcl             : integer := 0;
		core8_pf4_sriov_vf_bar3_address_width_int_hwtcl             : integer := 0;
		core8_pf4_sriov_vf_bar4_address_width_int_hwtcl             : integer := 0;
		core8_pf4_sriov_vf_bar5_address_width_int_hwtcl             : integer := 0;
		core8_pf5_bar0_address_width_hwtcl                          : integer := 0;
		core8_pf5_bar1_address_width_hwtcl                          : integer := 0;
		core8_pf5_bar2_address_width_hwtcl                          : integer := 0;
		core8_pf5_bar3_address_width_hwtcl                          : integer := 0;
		core8_pf5_bar4_address_width_hwtcl                          : integer := 0;
		core8_pf5_bar5_address_width_hwtcl                          : integer := 0;
		core8_pf5_expansion_base_address_register_hwtcl             : integer := 0;
		core8_pf5_sriov_vf_bar0_address_width_int_hwtcl             : integer := 0;
		core8_pf5_sriov_vf_bar1_address_width_int_hwtcl             : integer := 0;
		core8_pf5_sriov_vf_bar2_address_width_int_hwtcl             : integer := 0;
		core8_pf5_sriov_vf_bar3_address_width_int_hwtcl             : integer := 0;
		core8_pf5_sriov_vf_bar4_address_width_int_hwtcl             : integer := 0;
		core8_pf5_sriov_vf_bar5_address_width_int_hwtcl             : integer := 0;
		core8_pf6_bar0_address_width_hwtcl                          : integer := 0;
		core8_pf6_bar1_address_width_hwtcl                          : integer := 0;
		core8_pf6_bar2_address_width_hwtcl                          : integer := 0;
		core8_pf6_bar3_address_width_hwtcl                          : integer := 0;
		core8_pf6_bar4_address_width_hwtcl                          : integer := 0;
		core8_pf6_bar5_address_width_hwtcl                          : integer := 0;
		core8_pf6_expansion_base_address_register_hwtcl             : integer := 0;
		core8_pf6_sriov_vf_bar0_address_width_int_hwtcl             : integer := 0;
		core8_pf6_sriov_vf_bar1_address_width_int_hwtcl             : integer := 0;
		core8_pf6_sriov_vf_bar2_address_width_int_hwtcl             : integer := 0;
		core8_pf6_sriov_vf_bar3_address_width_int_hwtcl             : integer := 0;
		core8_pf6_sriov_vf_bar4_address_width_int_hwtcl             : integer := 0;
		core8_pf6_sriov_vf_bar5_address_width_int_hwtcl             : integer := 0;
		core8_pf7_bar0_address_width_hwtcl                          : integer := 0;
		core8_pf7_bar1_address_width_hwtcl                          : integer := 0;
		core8_pf7_bar2_address_width_hwtcl                          : integer := 0;
		core8_pf7_bar3_address_width_hwtcl                          : integer := 0;
		core8_pf7_bar4_address_width_hwtcl                          : integer := 0;
		core8_pf7_bar5_address_width_hwtcl                          : integer := 0;
		core8_pf7_expansion_base_address_register_hwtcl             : integer := 0;
		core8_pf7_sriov_vf_bar0_address_width_int_hwtcl             : integer := 0;
		core8_pf7_sriov_vf_bar1_address_width_int_hwtcl             : integer := 0;
		core8_pf7_sriov_vf_bar2_address_width_int_hwtcl             : integer := 0;
		core8_pf7_sriov_vf_bar3_address_width_int_hwtcl             : integer := 0;
		core8_pf7_sriov_vf_bar4_address_width_int_hwtcl             : integer := 0;
		core8_pf7_sriov_vf_bar5_address_width_int_hwtcl             : integer := 0;
		core8_enable_multi_func_hwtcl                               : integer := 0;
		core8_total_pf_count_hwtcl                                  : integer := 1;
		core8_total_pf_count_width_hwtcl                            : integer := 1;
		core8_enable_sriov_hwtcl                                    : integer := 0;
		core8_pf0_vf_count_hwtcl                                    : integer := 0;
		core8_pf1_vf_count_hwtcl                                    : integer := 0;
		core8_pf2_vf_count_hwtcl                                    : integer := 0;
		core8_pf3_vf_count_hwtcl                                    : integer := 0;
		core8_pf4_vf_count_hwtcl                                    : integer := 0;
		core8_pf5_vf_count_hwtcl                                    : integer := 0;
		core8_pf6_vf_count_hwtcl                                    : integer := 0;
		core8_pf7_vf_count_hwtcl                                    : integer := 0;
		core8_total_vf_count_hwtcl                                  : integer := 0;
		core8_total_vf_count_width_hwtcl                            : integer := 0;
		core8_enable_virtio_hwtcl                                   : integer := 0;
		core8_virtio_start_byte_address_hwtcl                       : integer := 72;
		core8_pf0_virtio_capability_present_hwtcl                   : integer := 0;
		core8_pf0_virtio_device_specific_cap_present_hwtcl          : integer := 0;
		core8_pf0_virtio_cmn_config_bar_indicator_hwtcl             : integer := 0;
		core8_pf0_virtio_cmn_config_bar_offset_hwtcl                : integer := 0;
		core8_pf0_virtio_cmn_config_structure_length_hwtcl          : integer := 0;
		core8_pf0_virtio_notification_bar_indicator_hwtcl           : integer := 0;
		core8_pf0_virtio_notification_bar_offset_hwtcl              : integer := 0;
		core8_pf0_virtio_notification_structure_length_hwtcl        : integer := 0;
		core8_pf0_virtio_notify_off_multiplier_hwtcl                : integer := 0;
		core8_pf0_virtio_isrstatus_bar_indicator_hwtcl              : integer := 0;
		core8_pf0_virtio_isrstatus_bar_offset_hwtcl                 : integer := 0;
		core8_pf0_virtio_isrstatus_structure_length_hwtcl           : integer := 0;
		core8_pf0_virtio_devspecific_bar_indicator_hwtcl            : integer := 0;
		core8_pf0_virtio_devspecific_bar_offset_hwtcl               : integer := 0;
		core8_pf0_virtio_devspecific_structure_length_hwtcl         : integer := 0;
		core8_pf0_virtio_pciconfig_access_bar_indicator_hwtcl       : integer := 0;
		core8_pf0_virtio_pciconfig_access_bar_offset_hwtcl          : integer := 0;
		core8_pf0_virtio_pciconfig_access_structure_length_hwtcl    : integer := 0;
		core8_pf1_virtio_capability_present_hwtcl                   : integer := 0;
		core8_pf1_virtio_device_specific_cap_present_hwtcl          : integer := 0;
		core8_pf1_virtio_cmn_config_bar_indicator_hwtcl             : integer := 0;
		core8_pf1_virtio_cmn_config_bar_offset_hwtcl                : integer := 0;
		core8_pf1_virtio_cmn_config_structure_length_hwtcl          : integer := 0;
		core8_pf1_virtio_notification_bar_indicator_hwtcl           : integer := 0;
		core8_pf1_virtio_notification_bar_offset_hwtcl              : integer := 0;
		core8_pf1_virtio_notification_structure_length_hwtcl        : integer := 0;
		core8_pf1_virtio_notify_off_multiplier_hwtcl                : integer := 0;
		core8_pf1_virtio_isrstatus_bar_indicator_hwtcl              : integer := 0;
		core8_pf1_virtio_isrstatus_bar_offset_hwtcl                 : integer := 0;
		core8_pf1_virtio_isrstatus_structure_length_hwtcl           : integer := 0;
		core8_pf1_virtio_devspecific_bar_indicator_hwtcl            : integer := 0;
		core8_pf1_virtio_devspecific_bar_offset_hwtcl               : integer := 0;
		core8_pf1_virtio_devspecific_structure_length_hwtcl         : integer := 0;
		core8_pf1_virtio_pciconfig_access_bar_indicator_hwtcl       : integer := 0;
		core8_pf1_virtio_pciconfig_access_bar_offset_hwtcl          : integer := 0;
		core8_pf1_virtio_pciconfig_access_structure_length_hwtcl    : integer := 0;
		core8_pf2_virtio_capability_present_hwtcl                   : integer := 0;
		core8_pf2_virtio_device_specific_cap_present_hwtcl          : integer := 0;
		core8_pf2_virtio_cmn_config_bar_indicator_hwtcl             : integer := 0;
		core8_pf2_virtio_cmn_config_bar_offset_hwtcl                : integer := 0;
		core8_pf2_virtio_cmn_config_structure_length_hwtcl          : integer := 0;
		core8_pf2_virtio_notification_bar_indicator_hwtcl           : integer := 0;
		core8_pf2_virtio_notification_bar_offset_hwtcl              : integer := 0;
		core8_pf2_virtio_notification_structure_length_hwtcl        : integer := 0;
		core8_pf2_virtio_notify_off_multiplier_hwtcl                : integer := 0;
		core8_pf2_virtio_isrstatus_bar_indicator_hwtcl              : integer := 0;
		core8_pf2_virtio_isrstatus_bar_offset_hwtcl                 : integer := 0;
		core8_pf2_virtio_isrstatus_structure_length_hwtcl           : integer := 0;
		core8_pf2_virtio_devspecific_bar_indicator_hwtcl            : integer := 0;
		core8_pf2_virtio_devspecific_bar_offset_hwtcl               : integer := 0;
		core8_pf2_virtio_devspecific_structure_length_hwtcl         : integer := 0;
		core8_pf2_virtio_pciconfig_access_bar_indicator_hwtcl       : integer := 0;
		core8_pf2_virtio_pciconfig_access_bar_offset_hwtcl          : integer := 0;
		core8_pf2_virtio_pciconfig_access_structure_length_hwtcl    : integer := 0;
		core8_pf3_virtio_capability_present_hwtcl                   : integer := 0;
		core8_pf3_virtio_device_specific_cap_present_hwtcl          : integer := 0;
		core8_pf3_virtio_cmn_config_bar_indicator_hwtcl             : integer := 0;
		core8_pf3_virtio_cmn_config_bar_offset_hwtcl                : integer := 0;
		core8_pf3_virtio_cmn_config_structure_length_hwtcl          : integer := 0;
		core8_pf3_virtio_notification_bar_indicator_hwtcl           : integer := 0;
		core8_pf3_virtio_notification_bar_offset_hwtcl              : integer := 0;
		core8_pf3_virtio_notification_structure_length_hwtcl        : integer := 0;
		core8_pf3_virtio_notify_off_multiplier_hwtcl                : integer := 0;
		core8_pf3_virtio_isrstatus_bar_indicator_hwtcl              : integer := 0;
		core8_pf3_virtio_isrstatus_bar_offset_hwtcl                 : integer := 0;
		core8_pf3_virtio_isrstatus_structure_length_hwtcl           : integer := 0;
		core8_pf3_virtio_devspecific_bar_indicator_hwtcl            : integer := 0;
		core8_pf3_virtio_devspecific_bar_offset_hwtcl               : integer := 0;
		core8_pf3_virtio_devspecific_structure_length_hwtcl         : integer := 0;
		core8_pf3_virtio_pciconfig_access_bar_indicator_hwtcl       : integer := 0;
		core8_pf3_virtio_pciconfig_access_bar_offset_hwtcl          : integer := 0;
		core8_pf3_virtio_pciconfig_access_structure_length_hwtcl    : integer := 0;
		core8_pf4_virtio_capability_present_hwtcl                   : integer := 0;
		core8_pf4_virtio_device_specific_cap_present_hwtcl          : integer := 0;
		core8_pf4_virtio_cmn_config_bar_indicator_hwtcl             : integer := 0;
		core8_pf4_virtio_cmn_config_bar_offset_hwtcl                : integer := 0;
		core8_pf4_virtio_cmn_config_structure_length_hwtcl          : integer := 0;
		core8_pf4_virtio_notification_bar_indicator_hwtcl           : integer := 0;
		core8_pf4_virtio_notification_bar_offset_hwtcl              : integer := 0;
		core8_pf4_virtio_notification_structure_length_hwtcl        : integer := 0;
		core8_pf4_virtio_notify_off_multiplier_hwtcl                : integer := 0;
		core8_pf4_virtio_isrstatus_bar_indicator_hwtcl              : integer := 0;
		core8_pf4_virtio_isrstatus_bar_offset_hwtcl                 : integer := 0;
		core8_pf4_virtio_isrstatus_structure_length_hwtcl           : integer := 0;
		core8_pf4_virtio_devspecific_bar_indicator_hwtcl            : integer := 0;
		core8_pf4_virtio_devspecific_bar_offset_hwtcl               : integer := 0;
		core8_pf4_virtio_devspecific_structure_length_hwtcl         : integer := 0;
		core8_pf4_virtio_pciconfig_access_bar_indicator_hwtcl       : integer := 0;
		core8_pf4_virtio_pciconfig_access_bar_offset_hwtcl          : integer := 0;
		core8_pf4_virtio_pciconfig_access_structure_length_hwtcl    : integer := 0;
		core8_pf5_virtio_capability_present_hwtcl                   : integer := 0;
		core8_pf5_virtio_device_specific_cap_present_hwtcl          : integer := 0;
		core8_pf5_virtio_cmn_config_bar_indicator_hwtcl             : integer := 0;
		core8_pf5_virtio_cmn_config_bar_offset_hwtcl                : integer := 0;
		core8_pf5_virtio_cmn_config_structure_length_hwtcl          : integer := 0;
		core8_pf5_virtio_notification_bar_indicator_hwtcl           : integer := 0;
		core8_pf5_virtio_notification_bar_offset_hwtcl              : integer := 0;
		core8_pf5_virtio_notification_structure_length_hwtcl        : integer := 0;
		core8_pf5_virtio_notify_off_multiplier_hwtcl                : integer := 0;
		core8_pf5_virtio_isrstatus_bar_indicator_hwtcl              : integer := 0;
		core8_pf5_virtio_isrstatus_bar_offset_hwtcl                 : integer := 0;
		core8_pf5_virtio_isrstatus_structure_length_hwtcl           : integer := 0;
		core8_pf5_virtio_devspecific_bar_indicator_hwtcl            : integer := 0;
		core8_pf5_virtio_devspecific_bar_offset_hwtcl               : integer := 0;
		core8_pf5_virtio_devspecific_structure_length_hwtcl         : integer := 0;
		core8_pf5_virtio_pciconfig_access_bar_indicator_hwtcl       : integer := 0;
		core8_pf5_virtio_pciconfig_access_bar_offset_hwtcl          : integer := 0;
		core8_pf5_virtio_pciconfig_access_structure_length_hwtcl    : integer := 0;
		core8_pf6_virtio_capability_present_hwtcl                   : integer := 0;
		core8_pf6_virtio_device_specific_cap_present_hwtcl          : integer := 0;
		core8_pf6_virtio_cmn_config_bar_indicator_hwtcl             : integer := 0;
		core8_pf6_virtio_cmn_config_bar_offset_hwtcl                : integer := 0;
		core8_pf6_virtio_cmn_config_structure_length_hwtcl          : integer := 0;
		core8_pf6_virtio_notification_bar_indicator_hwtcl           : integer := 0;
		core8_pf6_virtio_notification_bar_offset_hwtcl              : integer := 0;
		core8_pf6_virtio_notification_structure_length_hwtcl        : integer := 0;
		core8_pf6_virtio_notify_off_multiplier_hwtcl                : integer := 0;
		core8_pf6_virtio_isrstatus_bar_indicator_hwtcl              : integer := 0;
		core8_pf6_virtio_isrstatus_bar_offset_hwtcl                 : integer := 0;
		core8_pf6_virtio_isrstatus_structure_length_hwtcl           : integer := 0;
		core8_pf6_virtio_devspecific_bar_indicator_hwtcl            : integer := 0;
		core8_pf6_virtio_devspecific_bar_offset_hwtcl               : integer := 0;
		core8_pf6_virtio_devspecific_structure_length_hwtcl         : integer := 0;
		core8_pf6_virtio_pciconfig_access_bar_indicator_hwtcl       : integer := 0;
		core8_pf6_virtio_pciconfig_access_bar_offset_hwtcl          : integer := 0;
		core8_pf6_virtio_pciconfig_access_structure_length_hwtcl    : integer := 0;
		core8_pf7_virtio_capability_present_hwtcl                   : integer := 0;
		core8_pf7_virtio_device_specific_cap_present_hwtcl          : integer := 0;
		core8_pf7_virtio_cmn_config_bar_indicator_hwtcl             : integer := 0;
		core8_pf7_virtio_cmn_config_bar_offset_hwtcl                : integer := 0;
		core8_pf7_virtio_cmn_config_structure_length_hwtcl          : integer := 0;
		core8_pf7_virtio_notification_bar_indicator_hwtcl           : integer := 0;
		core8_pf7_virtio_notification_bar_offset_hwtcl              : integer := 0;
		core8_pf7_virtio_notification_structure_length_hwtcl        : integer := 0;
		core8_pf7_virtio_notify_off_multiplier_hwtcl                : integer := 0;
		core8_pf7_virtio_isrstatus_bar_indicator_hwtcl              : integer := 0;
		core8_pf7_virtio_isrstatus_bar_offset_hwtcl                 : integer := 0;
		core8_pf7_virtio_isrstatus_structure_length_hwtcl           : integer := 0;
		core8_pf7_virtio_devspecific_bar_indicator_hwtcl            : integer := 0;
		core8_pf7_virtio_devspecific_bar_offset_hwtcl               : integer := 0;
		core8_pf7_virtio_devspecific_structure_length_hwtcl         : integer := 0;
		core8_pf7_virtio_pciconfig_access_bar_indicator_hwtcl       : integer := 0;
		core8_pf7_virtio_pciconfig_access_bar_offset_hwtcl          : integer := 0;
		core8_pf7_virtio_pciconfig_access_structure_length_hwtcl    : integer := 0;
		core8_pf0vf_virtio_capability_present_hwtcl                 : integer := 0;
		core8_pf0vf_virtio_device_specific_cap_present_hwtcl        : integer := 0;
		core8_pf0vf_virtio_cmn_config_bar_indicator_hwtcl           : integer := 0;
		core8_pf0vf_virtio_cmn_config_bar_offset_hwtcl              : integer := 0;
		core8_pf0vf_virtio_cmn_config_structure_length_hwtcl        : integer := 0;
		core8_pf0vf_virtio_notification_bar_indicator_hwtcl         : integer := 0;
		core8_pf0vf_virtio_notification_bar_offset_hwtcl            : integer := 0;
		core8_pf0vf_virtio_notification_structure_length_hwtcl      : integer := 0;
		core8_pf0vf_virtio_notify_off_multiplier_hwtcl              : integer := 0;
		core8_pf0vf_virtio_isrstatus_bar_indicator_hwtcl            : integer := 0;
		core8_pf0vf_virtio_isrstatus_bar_offset_hwtcl               : integer := 0;
		core8_pf0vf_virtio_isrstatus_structure_length_hwtcl         : integer := 0;
		core8_pf0vf_virtio_devspecific_bar_indicator_hwtcl          : integer := 0;
		core8_pf0vf_virtio_devspecific_bar_offset_hwtcl             : integer := 0;
		core8_pf0vf_virtio_devspecific_structure_length_hwtcl       : integer := 0;
		core8_pf0vf_virtio_pciconfig_access_bar_indicator_hwtcl     : integer := 0;
		core8_pf0vf_virtio_pciconfig_access_bar_offset_hwtcl        : integer := 0;
		core8_pf0vf_virtio_pciconfig_access_structure_length_hwtcl  : integer := 0;
		core8_pf1vf_virtio_capability_present_hwtcl                 : integer := 0;
		core8_pf1vf_virtio_device_specific_cap_present_hwtcl        : integer := 0;
		core8_pf1vf_virtio_cmn_config_bar_indicator_hwtcl           : integer := 0;
		core8_pf1vf_virtio_cmn_config_bar_offset_hwtcl              : integer := 0;
		core8_pf1vf_virtio_cmn_config_structure_length_hwtcl        : integer := 0;
		core8_pf1vf_virtio_notification_bar_indicator_hwtcl         : integer := 0;
		core8_pf1vf_virtio_notification_bar_offset_hwtcl            : integer := 0;
		core8_pf1vf_virtio_notification_structure_length_hwtcl      : integer := 0;
		core8_pf1vf_virtio_notify_off_multiplier_hwtcl              : integer := 0;
		core8_pf1vf_virtio_isrstatus_bar_indicator_hwtcl            : integer := 0;
		core8_pf1vf_virtio_isrstatus_bar_offset_hwtcl               : integer := 0;
		core8_pf1vf_virtio_isrstatus_structure_length_hwtcl         : integer := 0;
		core8_pf1vf_virtio_devspecific_bar_indicator_hwtcl          : integer := 0;
		core8_pf1vf_virtio_devspecific_bar_offset_hwtcl             : integer := 0;
		core8_pf1vf_virtio_devspecific_structure_length_hwtcl       : integer := 0;
		core8_pf1vf_virtio_pciconfig_access_bar_indicator_hwtcl     : integer := 0;
		core8_pf1vf_virtio_pciconfig_access_bar_offset_hwtcl        : integer := 0;
		core8_pf1vf_virtio_pciconfig_access_structure_length_hwtcl  : integer := 0;
		core8_pf2vf_virtio_capability_present_hwtcl                 : integer := 0;
		core8_pf2vf_virtio_device_specific_cap_present_hwtcl        : integer := 0;
		core8_pf2vf_virtio_cmn_config_bar_indicator_hwtcl           : integer := 0;
		core8_pf2vf_virtio_cmn_config_bar_offset_hwtcl              : integer := 0;
		core8_pf2vf_virtio_cmn_config_structure_length_hwtcl        : integer := 0;
		core8_pf2vf_virtio_notification_bar_indicator_hwtcl         : integer := 0;
		core8_pf2vf_virtio_notification_bar_offset_hwtcl            : integer := 0;
		core8_pf2vf_virtio_notification_structure_length_hwtcl      : integer := 0;
		core8_pf2vf_virtio_notify_off_multiplier_hwtcl              : integer := 0;
		core8_pf2vf_virtio_isrstatus_bar_indicator_hwtcl            : integer := 0;
		core8_pf2vf_virtio_isrstatus_bar_offset_hwtcl               : integer := 0;
		core8_pf2vf_virtio_isrstatus_structure_length_hwtcl         : integer := 0;
		core8_pf2vf_virtio_devspecific_bar_indicator_hwtcl          : integer := 0;
		core8_pf2vf_virtio_devspecific_bar_offset_hwtcl             : integer := 0;
		core8_pf2vf_virtio_devspecific_structure_length_hwtcl       : integer := 0;
		core8_pf2vf_virtio_pciconfig_access_bar_indicator_hwtcl     : integer := 0;
		core8_pf2vf_virtio_pciconfig_access_bar_offset_hwtcl        : integer := 0;
		core8_pf2vf_virtio_pciconfig_access_structure_length_hwtcl  : integer := 0;
		core8_pf3vf_virtio_capability_present_hwtcl                 : integer := 0;
		core8_pf3vf_virtio_device_specific_cap_present_hwtcl        : integer := 0;
		core8_pf3vf_virtio_cmn_config_bar_indicator_hwtcl           : integer := 0;
		core8_pf3vf_virtio_cmn_config_bar_offset_hwtcl              : integer := 0;
		core8_pf3vf_virtio_cmn_config_structure_length_hwtcl        : integer := 0;
		core8_pf3vf_virtio_notification_bar_indicator_hwtcl         : integer := 0;
		core8_pf3vf_virtio_notification_bar_offset_hwtcl            : integer := 0;
		core8_pf3vf_virtio_notification_structure_length_hwtcl      : integer := 0;
		core8_pf3vf_virtio_notify_off_multiplier_hwtcl              : integer := 0;
		core8_pf3vf_virtio_isrstatus_bar_indicator_hwtcl            : integer := 0;
		core8_pf3vf_virtio_isrstatus_bar_offset_hwtcl               : integer := 0;
		core8_pf3vf_virtio_isrstatus_structure_length_hwtcl         : integer := 0;
		core8_pf3vf_virtio_devspecific_bar_indicator_hwtcl          : integer := 0;
		core8_pf3vf_virtio_devspecific_bar_offset_hwtcl             : integer := 0;
		core8_pf3vf_virtio_devspecific_structure_length_hwtcl       : integer := 0;
		core8_pf3vf_virtio_pciconfig_access_bar_indicator_hwtcl     : integer := 0;
		core8_pf3vf_virtio_pciconfig_access_bar_offset_hwtcl        : integer := 0;
		core8_pf3vf_virtio_pciconfig_access_structure_length_hwtcl  : integer := 0;
		core8_pf4vf_virtio_capability_present_hwtcl                 : integer := 0;
		core8_pf4vf_virtio_device_specific_cap_present_hwtcl        : integer := 0;
		core8_pf4vf_virtio_cmn_config_bar_indicator_hwtcl           : integer := 0;
		core8_pf4vf_virtio_cmn_config_bar_offset_hwtcl              : integer := 0;
		core8_pf4vf_virtio_cmn_config_structure_length_hwtcl        : integer := 0;
		core8_pf4vf_virtio_notification_bar_indicator_hwtcl         : integer := 0;
		core8_pf4vf_virtio_notification_bar_offset_hwtcl            : integer := 0;
		core8_pf4vf_virtio_notification_structure_length_hwtcl      : integer := 0;
		core8_pf4vf_virtio_notify_off_multiplier_hwtcl              : integer := 0;
		core8_pf4vf_virtio_isrstatus_bar_indicator_hwtcl            : integer := 0;
		core8_pf4vf_virtio_isrstatus_bar_offset_hwtcl               : integer := 0;
		core8_pf4vf_virtio_isrstatus_structure_length_hwtcl         : integer := 0;
		core8_pf4vf_virtio_devspecific_bar_indicator_hwtcl          : integer := 0;
		core8_pf4vf_virtio_devspecific_bar_offset_hwtcl             : integer := 0;
		core8_pf4vf_virtio_devspecific_structure_length_hwtcl       : integer := 0;
		core8_pf4vf_virtio_pciconfig_access_bar_indicator_hwtcl     : integer := 0;
		core8_pf4vf_virtio_pciconfig_access_bar_offset_hwtcl        : integer := 0;
		core8_pf4vf_virtio_pciconfig_access_structure_length_hwtcl  : integer := 0;
		core8_pf5vf_virtio_capability_present_hwtcl                 : integer := 0;
		core8_pf5vf_virtio_device_specific_cap_present_hwtcl        : integer := 0;
		core8_pf5vf_virtio_cmn_config_bar_indicator_hwtcl           : integer := 0;
		core8_pf5vf_virtio_cmn_config_bar_offset_hwtcl              : integer := 0;
		core8_pf5vf_virtio_cmn_config_structure_length_hwtcl        : integer := 0;
		core8_pf5vf_virtio_notification_bar_indicator_hwtcl         : integer := 0;
		core8_pf5vf_virtio_notification_bar_offset_hwtcl            : integer := 0;
		core8_pf5vf_virtio_notification_structure_length_hwtcl      : integer := 0;
		core8_pf5vf_virtio_notify_off_multiplier_hwtcl              : integer := 0;
		core8_pf5vf_virtio_isrstatus_bar_indicator_hwtcl            : integer := 0;
		core8_pf5vf_virtio_isrstatus_bar_offset_hwtcl               : integer := 0;
		core8_pf5vf_virtio_isrstatus_structure_length_hwtcl         : integer := 0;
		core8_pf5vf_virtio_devspecific_bar_indicator_hwtcl          : integer := 0;
		core8_pf5vf_virtio_devspecific_bar_offset_hwtcl             : integer := 0;
		core8_pf5vf_virtio_devspecific_structure_length_hwtcl       : integer := 0;
		core8_pf5vf_virtio_pciconfig_access_bar_indicator_hwtcl     : integer := 0;
		core8_pf5vf_virtio_pciconfig_access_bar_offset_hwtcl        : integer := 0;
		core8_pf5vf_virtio_pciconfig_access_structure_length_hwtcl  : integer := 0;
		core8_pf6vf_virtio_capability_present_hwtcl                 : integer := 0;
		core8_pf6vf_virtio_device_specific_cap_present_hwtcl        : integer := 0;
		core8_pf6vf_virtio_cmn_config_bar_indicator_hwtcl           : integer := 0;
		core8_pf6vf_virtio_cmn_config_bar_offset_hwtcl              : integer := 0;
		core8_pf6vf_virtio_cmn_config_structure_length_hwtcl        : integer := 0;
		core8_pf6vf_virtio_notification_bar_indicator_hwtcl         : integer := 0;
		core8_pf6vf_virtio_notification_bar_offset_hwtcl            : integer := 0;
		core8_pf6vf_virtio_notification_structure_length_hwtcl      : integer := 0;
		core8_pf6vf_virtio_notify_off_multiplier_hwtcl              : integer := 0;
		core8_pf6vf_virtio_isrstatus_bar_indicator_hwtcl            : integer := 0;
		core8_pf6vf_virtio_isrstatus_bar_offset_hwtcl               : integer := 0;
		core8_pf6vf_virtio_isrstatus_structure_length_hwtcl         : integer := 0;
		core8_pf6vf_virtio_devspecific_bar_indicator_hwtcl          : integer := 0;
		core8_pf6vf_virtio_devspecific_bar_offset_hwtcl             : integer := 0;
		core8_pf6vf_virtio_devspecific_structure_length_hwtcl       : integer := 0;
		core8_pf6vf_virtio_pciconfig_access_bar_indicator_hwtcl     : integer := 0;
		core8_pf6vf_virtio_pciconfig_access_bar_offset_hwtcl        : integer := 0;
		core8_pf6vf_virtio_pciconfig_access_structure_length_hwtcl  : integer := 0;
		core8_pf7vf_virtio_capability_present_hwtcl                 : integer := 0;
		core8_pf7vf_virtio_device_specific_cap_present_hwtcl        : integer := 0;
		core8_pf7vf_virtio_cmn_config_bar_indicator_hwtcl           : integer := 0;
		core8_pf7vf_virtio_cmn_config_bar_offset_hwtcl              : integer := 0;
		core8_pf7vf_virtio_cmn_config_structure_length_hwtcl        : integer := 0;
		core8_pf7vf_virtio_notification_bar_indicator_hwtcl         : integer := 0;
		core8_pf7vf_virtio_notification_bar_offset_hwtcl            : integer := 0;
		core8_pf7vf_virtio_notification_structure_length_hwtcl      : integer := 0;
		core8_pf7vf_virtio_notify_off_multiplier_hwtcl              : integer := 0;
		core8_pf7vf_virtio_isrstatus_bar_indicator_hwtcl            : integer := 0;
		core8_pf7vf_virtio_isrstatus_bar_offset_hwtcl               : integer := 0;
		core8_pf7vf_virtio_isrstatus_structure_length_hwtcl         : integer := 0;
		core8_pf7vf_virtio_devspecific_bar_indicator_hwtcl          : integer := 0;
		core8_pf7vf_virtio_devspecific_bar_offset_hwtcl             : integer := 0;
		core8_pf7vf_virtio_devspecific_structure_length_hwtcl       : integer := 0;
		core8_pf7vf_virtio_pciconfig_access_bar_indicator_hwtcl     : integer := 0;
		core8_pf7vf_virtio_pciconfig_access_bar_offset_hwtcl        : integer := 0;
		core8_pf7vf_virtio_pciconfig_access_structure_length_hwtcl  : integer := 0;
		core8_pf_ceb_pointer_addr_hwtcl                             : integer := 0;
		core8_vf_ceb_pointer_addr_hwtcl                             : integer := 0;
		core16_payload_width_integer_hwtcl                          : integer := 512;
		core16_hdr_width_integer_hwtcl                              : integer := 256;
		core16_pfx_width_integer_hwtcl                              : integer := 64;
		core16_double_width_integer_hwtcl                           : integer := 2;
		core16_empty_width_integer_hwtcl                            : integer := 6;
		core16_use_ast_parity_hwtcl                                 : integer := 0;
		core16_en_256s_to_512s_adp_hwtcl                            : integer := 0;
		core8_payload_width_integer_hwtcl                           : integer := 256;
		core8_hdr_width_integer_hwtcl                               : integer := 128;
		core8_double_width_integer_hwtcl                            : integer := 1;
		core8_pfx_width_integer_hwtcl                               : integer := 32;
		core8_empty_width_integer_hwtcl                             : integer := 3;
		core8_use_ast_parity_hwtcl                                  : integer := 0;
		core8_en_256s_to_512s_adp_hwtcl                             : integer := 0;
		core4_0_payload_width_integer_hwtcl                         : integer := 128;
		core4_0_hdr_width_integer_hwtcl                             : integer := 128;
		core4_0_double_width_integer_hwtcl                          : integer := 1;
		core4_0_pfx_width_integer_hwtcl                             : integer := 32;
		core4_0_empty_width_integer_hwtcl                           : integer := 2;
		core4_0_use_ast_parity_hwtcl                                : integer := 0;
		core4_1_payload_width_integer_hwtcl                         : integer := 128;
		core4_1_hdr_width_integer_hwtcl                             : integer := 128;
		core4_1_double_width_integer_hwtcl                          : integer := 1;
		core4_1_pfx_width_integer_hwtcl                             : integer := 32;
		core4_1_empty_width_integer_hwtcl                           : integer := 2;
		core4_1_use_ast_parity_hwtcl                                : integer := 0
	);
	port (
		p0_rx_st_ready_i                    : in  std_logic                                                          := '0';             --            p0_rx_st.ready,                 Check User Guide for details
		p0_rx_st_sop_o                      : out std_logic_vector((core16_double_width_integer_hwtcl*1)-1 downto 0);                    --                    .startofpacket,         Check User Guide for details
		p0_rx_st_eop_o                      : out std_logic_vector((core16_double_width_integer_hwtcl*1)-1 downto 0);                    --                    .endofpacket,           Check User Guide for details
		p0_rx_st_data_o                     : out std_logic_vector(core16_payload_width_integer_hwtcl-1 downto 0);                       --                    .data,                  Check User Guide for details
		p0_rx_st_valid_o                    : out std_logic_vector((core16_double_width_integer_hwtcl*1)-1 downto 0);                    --                    .valid,                 Check User Guide for details
		p0_rx_st_empty_o                    : out std_logic_vector(core16_empty_width_integer_hwtcl-1 downto 0);                         --                    .empty,                 Check User Guide for details
		p0_rx_st_hdr_o                      : out std_logic_vector(core16_hdr_width_integer_hwtcl-1 downto 0);                           --       p0_rx_st_misc.rx_st_hdr,             Check User Guide for details
		p0_rx_st_tlp_prfx_o                 : out std_logic_vector(core16_pfx_width_integer_hwtcl-1 downto 0);                           --                    .rx_st_tlp_prfx,        Check User Guide for details
		p0_rx_st_bar_range_o                : out std_logic_vector((core16_double_width_integer_hwtcl*3)-1 downto 0);                    --                    .rx_st_bar_range,       Check User Guide for details
		p0_rx_st_tlp_abort_o                : out std_logic_vector((core16_double_width_integer_hwtcl*1)-1 downto 0);                    --                    .rx_st_tlp_abort,       Check User Guide for details
		p0_rx_par_err_o                     : out std_logic;                                                                             --                    .rx_par_err,            Check User Guide for details
		p0_tx_st_sop_i                      : in  std_logic_vector((core16_double_width_integer_hwtcl*1)-1 downto 0) := (others => '0'); --            p0_tx_st.startofpacket,         Check User Guide for details
		p0_tx_st_eop_i                      : in  std_logic_vector((core16_double_width_integer_hwtcl*1)-1 downto 0) := (others => '0'); --                    .endofpacket,           Check User Guide for details
		p0_tx_st_data_i                     : in  std_logic_vector(core16_payload_width_integer_hwtcl-1 downto 0)    := (others => '0'); --                    .data,                  Check User Guide for details
		p0_tx_st_valid_i                    : in  std_logic_vector((core16_double_width_integer_hwtcl*1)-1 downto 0) := (others => '0'); --                    .valid,                 Check User Guide for details
		p0_tx_st_err_i                      : in  std_logic_vector((core16_double_width_integer_hwtcl*1)-1 downto 0) := (others => '0'); --                    .error,                 Check User Guide for details
		p0_tx_st_ready_o                    : out std_logic;                                                                             --                    .ready,                 Check User Guide for details
		p0_tx_st_hdr_i                      : in  std_logic_vector(core16_hdr_width_integer_hwtcl-1 downto 0)        := (others => '0'); --       p0_tx_st_misc.tx_st_hdr,             Check User Guide for details
		p0_tx_st_tlp_prfx_i                 : in  std_logic_vector(core16_pfx_width_integer_hwtcl-1 downto 0)        := (others => '0'); --                    .tx_st_tlp_prfx,        Check User Guide for details
		p0_tx_par_err_o                     : out std_logic;                                                                             --                    .tx_par_err,            Check User Guide for details
		p0_tx_cdts_limit_o                  : out std_logic_vector(15 downto 0);                                                         --          p0_tx_cred.tx_cdts_type,          Check User Guide for details
		p0_tx_cdts_limit_tdm_idx_o          : out std_logic_vector(2 downto 0);                                                          --                    .tx_data_cdts_consumed, Check User Guide for details
		p0_rx_buffer_limit_i                : in  std_logic_vector(11 downto 0)                                      := (others => '0'); --    p0_rx_buff_limit.rx_np_buffer_limit,    Check User Guide for details
		p0_rx_buffer_limit_tdm_idx_i        : in  std_logic_vector(1 downto 0)                                       := (others => '0'); --                    .rx_p_buffer_limit,     Check User Guide for details
		p0_tl_cfg_func_o                    : out std_logic_vector(2 downto 0);                                                          --        p0_config_tl.tl_cfg_func,           Check User Guide for details
		p0_tl_cfg_add_o                     : out std_logic_vector(4 downto 0);                                                          --                    .tl_cfg_add,            Check User Guide for details
		p0_tl_cfg_ctl_o                     : out std_logic_vector(15 downto 0);                                                         --                    .tl_cfg_ctl,            Check User Guide for details
		p0_dl_timer_update_o                : out std_logic;                                                                             --                    .dl_timer_update,       Check User Guide for details
		p0_flr_rcvd_pf_o                    : out std_logic_vector(7 downto 0);                                                          --         p0_flr_ctrl.flr_rcvd_pf,           Check User Guide for details
		p0_flr_completed_pf_i               : in  std_logic_vector(7 downto 0)                                       := (others => '0'); --                    .flr_completed_pf,      Check User Guide for details
		p0_reset_status_n                   : out std_logic;                                                                             --   p0_reset_status_n.reset_n,               Check User Guide for details
		p0_pin_perst_n                      : out std_logic;                                                                             --        p0_pin_perst.reset_n,               Check User Guide for details
		p0_cpl_timeout_avmm_clk_i           : in  std_logic                                                          := '0';             --  p0_cpl_timeout_clk.clk,                   Check User Guide for details
		p0_cpl_timeout_avmm_address_i       : in  std_logic_vector(2 downto 0)                                       := (others => '0'); --      p0_cpl_timeout.address,               Check User Guide for details
		p0_cpl_timeout_avmm_read_i          : in  std_logic                                                          := '0';             --                    .read,                  Check User Guide for details
		p0_cpl_timeout_avmm_readdata_o      : out std_logic_vector(7 downto 0);                                                          --                    .readdata,              Check User Guide for details
		p0_cpl_timeout_avmm_readdatavalid_o : out std_logic;                                                                             --                    .readdatavalid,         Check User Guide for details
		p0_cpl_timeout_avmm_write_i         : in  std_logic                                                          := '0';             --                    .write,                 Check User Guide for details
		p0_cpl_timeout_avmm_writedata_i     : in  std_logic_vector(7 downto 0)                                       := (others => '0'); --                    .writedata,             Check User Guide for details
		p0_cpl_timeout_waitrequest_o        : out std_logic;                                                                             --                    .waitrequest,           Check User Guide for details
		p0_cpl_timeout_o                    : out std_logic;                                                                             --           p0_cpl_to.cpl_to,                Check User Guide for details
		p0_link_up_o                        : out std_logic;                                                                             --       p0_hip_status.link_up,               Check User Guide for details
		p0_dl_up_o                          : out std_logic;                                                                             --                    .dl_up,                 Check User Guide for details
		p0_surprise_down_err_o              : out std_logic;                                                                             --                    .surprise_down_err,     Check User Guide for details
		p0_ltssm_state_o                    : out std_logic_vector(5 downto 0);                                                          --                    .ltssmstate,            Check User Guide for details
		p0_app_err_info_i                   : in  std_logic_vector(12 downto 0)                                      := (others => '0'); --            p0_error.err_info,              Check User Guide for details
		p0_app_err_valid_i                  : in  std_logic                                                          := '0';             --                    .err_valid,             Check User Guide for details
		p0_app_err_hdr_i                    : in  std_logic_vector(31 downto 0)                                      := (others => '0'); --                    .err_hdr,               Check User Guide for details
		p0_serr_out_o                       : out std_logic;                                                                             --                    .serr_out,              Check User Guide for details
		p0_hip_enter_err_mode_o             : out std_logic;                                                                             --                    .hip_enter_err_mode,    Check User Guide for details
		rx_n_in0                            : in  std_logic                                                          := '0';             --          hip_serial.rx_n_in0,              Check User Guide for details
		rx_n_in1                            : in  std_logic                                                          := '0';             --                    .rx_n_in1,              Check User Guide for details
		rx_n_in2                            : in  std_logic                                                          := '0';             --                    .rx_n_in2,              Check User Guide for details
		rx_n_in3                            : in  std_logic                                                          := '0';             --                    .rx_n_in3,              Check User Guide for details
		rx_n_in4                            : in  std_logic                                                          := '0';             --                    .rx_n_in4,              Check User Guide for details
		rx_n_in5                            : in  std_logic                                                          := '0';             --                    .rx_n_in5,              Check User Guide for details
		rx_n_in6                            : in  std_logic                                                          := '0';             --                    .rx_n_in6,              Check User Guide for details
		rx_n_in7                            : in  std_logic                                                          := '0';             --                    .rx_n_in7,              Check User Guide for details
		rx_n_in8                            : in  std_logic                                                          := '0';             --                    .rx_n_in8,              Check User Guide for details
		rx_n_in9                            : in  std_logic                                                          := '0';             --                    .rx_n_in9,              Check User Guide for details
		rx_n_in10                           : in  std_logic                                                          := '0';             --                    .rx_n_in10,             Check User Guide for details
		rx_n_in11                           : in  std_logic                                                          := '0';             --                    .rx_n_in11,             Check User Guide for details
		rx_n_in12                           : in  std_logic                                                          := '0';             --                    .rx_n_in12,             Check User Guide for details
		rx_n_in13                           : in  std_logic                                                          := '0';             --                    .rx_n_in13,             Check User Guide for details
		rx_n_in14                           : in  std_logic                                                          := '0';             --                    .rx_n_in14,             Check User Guide for details
		rx_n_in15                           : in  std_logic                                                          := '0';             --                    .rx_n_in15,             Check User Guide for details
		rx_p_in0                            : in  std_logic                                                          := '0';             --                    .rx_p_in0,              Check User Guide for details
		rx_p_in1                            : in  std_logic                                                          := '0';             --                    .rx_p_in1,              Check User Guide for details
		rx_p_in2                            : in  std_logic                                                          := '0';             --                    .rx_p_in2,              Check User Guide for details
		rx_p_in3                            : in  std_logic                                                          := '0';             --                    .rx_p_in3,              Check User Guide for details
		rx_p_in4                            : in  std_logic                                                          := '0';             --                    .rx_p_in4,              Check User Guide for details
		rx_p_in5                            : in  std_logic                                                          := '0';             --                    .rx_p_in5,              Check User Guide for details
		rx_p_in6                            : in  std_logic                                                          := '0';             --                    .rx_p_in6,              Check User Guide for details
		rx_p_in7                            : in  std_logic                                                          := '0';             --                    .rx_p_in7,              Check User Guide for details
		rx_p_in8                            : in  std_logic                                                          := '0';             --                    .rx_p_in8,              Check User Guide for details
		rx_p_in9                            : in  std_logic                                                          := '0';             --                    .rx_p_in9,              Check User Guide for details
		rx_p_in10                           : in  std_logic                                                          := '0';             --                    .rx_p_in10,             Check User Guide for details
		rx_p_in11                           : in  std_logic                                                          := '0';             --                    .rx_p_in11,             Check User Guide for details
		rx_p_in12                           : in  std_logic                                                          := '0';             --                    .rx_p_in12,             Check User Guide for details
		rx_p_in13                           : in  std_logic                                                          := '0';             --                    .rx_p_in13,             Check User Guide for details
		rx_p_in14                           : in  std_logic                                                          := '0';             --                    .rx_p_in14,             Check User Guide for details
		rx_p_in15                           : in  std_logic                                                          := '0';             --                    .rx_p_in15,             Check User Guide for details
		tx_n_out0                           : out std_logic;                                                                             --                    .tx_n_out0,             Check User Guide for details
		tx_n_out1                           : out std_logic;                                                                             --                    .tx_n_out1,             Check User Guide for details
		tx_n_out2                           : out std_logic;                                                                             --                    .tx_n_out2,             Check User Guide for details
		tx_n_out3                           : out std_logic;                                                                             --                    .tx_n_out3,             Check User Guide for details
		tx_n_out4                           : out std_logic;                                                                             --                    .tx_n_out4,             Check User Guide for details
		tx_n_out5                           : out std_logic;                                                                             --                    .tx_n_out5,             Check User Guide for details
		tx_n_out6                           : out std_logic;                                                                             --                    .tx_n_out6,             Check User Guide for details
		tx_n_out7                           : out std_logic;                                                                             --                    .tx_n_out7,             Check User Guide for details
		tx_n_out8                           : out std_logic;                                                                             --                    .tx_n_out8,             Check User Guide for details
		tx_n_out9                           : out std_logic;                                                                             --                    .tx_n_out9,             Check User Guide for details
		tx_n_out10                          : out std_logic;                                                                             --                    .tx_n_out10,            Check User Guide for details
		tx_n_out11                          : out std_logic;                                                                             --                    .tx_n_out11,            Check User Guide for details
		tx_n_out12                          : out std_logic;                                                                             --                    .tx_n_out12,            Check User Guide for details
		tx_n_out13                          : out std_logic;                                                                             --                    .tx_n_out13,            Check User Guide for details
		tx_n_out14                          : out std_logic;                                                                             --                    .tx_n_out14,            Check User Guide for details
		tx_n_out15                          : out std_logic;                                                                             --                    .tx_n_out15,            Check User Guide for details
		tx_p_out0                           : out std_logic;                                                                             --                    .tx_p_out0,             Check User Guide for details
		tx_p_out1                           : out std_logic;                                                                             --                    .tx_p_out1,             Check User Guide for details
		tx_p_out2                           : out std_logic;                                                                             --                    .tx_p_out2,             Check User Guide for details
		tx_p_out3                           : out std_logic;                                                                             --                    .tx_p_out3,             Check User Guide for details
		tx_p_out4                           : out std_logic;                                                                             --                    .tx_p_out4,             Check User Guide for details
		tx_p_out5                           : out std_logic;                                                                             --                    .tx_p_out5,             Check User Guide for details
		tx_p_out6                           : out std_logic;                                                                             --                    .tx_p_out6,             Check User Guide for details
		tx_p_out7                           : out std_logic;                                                                             --                    .tx_p_out7,             Check User Guide for details
		tx_p_out8                           : out std_logic;                                                                             --                    .tx_p_out8,             Check User Guide for details
		tx_p_out9                           : out std_logic;                                                                             --                    .tx_p_out9,             Check User Guide for details
		tx_p_out10                          : out std_logic;                                                                             --                    .tx_p_out10,            Check User Guide for details
		tx_p_out11                          : out std_logic;                                                                             --                    .tx_p_out11,            Check User Guide for details
		tx_p_out12                          : out std_logic;                                                                             --                    .tx_p_out12,            Check User Guide for details
		tx_p_out13                          : out std_logic;                                                                             --                    .tx_p_out13,            Check User Guide for details
		tx_p_out14                          : out std_logic;                                                                             --                    .tx_p_out14,            Check User Guide for details
		tx_p_out15                          : out std_logic;                                                                             --                    .tx_p_out15,            Check User Guide for details
		coreclkout_hip                      : out std_logic;                                                                             --      coreclkout_hip.clk,                   Check User Guide for details
		refclk0                             : in  std_logic                                                          := '0';             --             refclk0.clk,                   Check User Guide for details
		refclk1                             : in  std_logic                                                          := '0';             --             refclk1.clk,                   Check User Guide for details
		pin_perst_n                         : in  std_logic                                                          := '0';             --           pin_perst.reset_n,               Check User Guide for details
		ninit_done                          : in  std_logic                                                          := '0';             --          ninit_done.reset,                 Its a Init_done signal should be connected to Reset release IP
		dummy_user_avmm_rst                 : in  std_logic                                                          := '0'              -- dummy_user_avmm_rst.reset,                 Check User Guide for details
	);
end entity intel_pcie_ptile_ast_hip;

architecture rtl of intel_pcie_ptile_ast_hip is
	component PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0_intel_pcie_ptile_ast_900_3qmctry_cmp is
		generic (
			device_family                                               : string  := "Stratix 10";
			adapter_type_hwtcl                                          : string  := "NATIVE";
			xcvr_reconfig_hwtcl                                         : integer := 0;
			ptile_debug_toolkit_hwtcl                                   : integer := 0;
			ptile_enable_pciess_register_access_hwtcl                   : integer := 0;
			ptile_link_insp_en_hwtcl                                    : integer := 0;
			ptile_link_insp_avmm_en_hwtcl                               : integer := 0;
			adapter_clk_source_hwtcl                                    : string  := "IOPLL";
			avmm_enabled_hwtcl                                          : integer := 0;
			pld_clrpcs_hwtcl                                            : integer := 0;
			independent_perst_hwtcl                                     : integer := 0;
			core16_enable_power_mgnt_intf_hwtcl                         : integer := 0;
			core16_enable_cpl_timeout_hwtcl                             : integer := 0;
			core16_enable_error_intf_hwtcl                              : integer := 0;
			core16_enable_ecc_hwtcl                                     : integer := 0;
			core16_enable_hotplug_hwtcl                                 : integer := 0;
			core16_enable_pld_warm_rst_rdy_hwtcl                        : integer := 0;
			core16_user_mode_to_pld_in_use_hwtcl                        : integer := 0;
			core16_enable_10bit_tag_support_intf_hwtcl                  : integer := 0;
			hssi_ctp_u_wrpcie_top_u_core16_topology                     : string  := "3";
			core16_enable_rx_buffer_limit_ports_hwtcl                   : integer := 0;
			core16_flr_cap_hwtcl                                        : integer := 0;
			core16_hip_reconfig_hwtcl                                   : integer := 0;
			core8_enable_rx_buffer_limit_ports_hwtcl                    : integer := 0;
			core8_enable_power_mgnt_intf_hwtcl                          : integer := 0;
			core8_enable_cpl_timeout_hwtcl                              : integer := 0;
			core8_enable_error_intf_hwtcl                               : integer := 0;
			core8_enable_ecc_hwtcl                                      : integer := 0;
			core8_enable_hotplug_hwtcl                                  : integer := 0;
			core8_enable_pld_warm_rst_rdy_hwtcl                         : integer := 0;
			core8_user_mode_to_pld_in_use_hwtcl                         : integer := 0;
			hssi_ctp_u_wrpcie_top_u_core8_topology                      : string  := "3";
			core8_virtual_refclk_init_active_hwtcl                      : integer := 1;
			core8_flr_cap_hwtcl                                         : integer := 0;
			core8_hip_reconfig_hwtcl                                    : integer := 0;
			core4_0_enable_rx_buffer_limit_ports_hwtcl                  : integer := 0;
			core4_0_enable_power_mgnt_intf_hwtcl                        : integer := 0;
			core4_0_enable_cpl_timeout_hwtcl                            : integer := 0;
			core4_0_enable_error_intf_hwtcl                             : integer := 1;
			core4_0_enable_ecc_hwtcl                                    : integer := 0;
			core4_0_enable_hotplug_hwtcl                                : integer := 0;
			core4_0_enable_pld_warm_rst_rdy_hwtcl                       : integer := 0;
			core4_0_user_mode_to_pld_in_use_hwtcl                       : integer := 0;
			hssi_ctp_u_wrpcie_top_u_core4_0_topology                    : string  := "3";
			core4_0_flr_cap_hwtcl                                       : integer := 0;
			core4_0_hip_reconfig_hwtcl                                  : integer := 0;
			core4_1_enable_rx_buffer_limit_ports_hwtcl                  : integer := 0;
			core4_1_enable_power_mgnt_intf_hwtcl                        : integer := 0;
			core4_1_enable_cpl_timeout_hwtcl                            : integer := 0;
			core4_1_enable_error_intf_hwtcl                             : integer := 1;
			core4_1_enable_ecc_hwtcl                                    : integer := 0;
			core4_1_enable_hotplug_hwtcl                                : integer := 0;
			core4_1_enable_pld_warm_rst_rdy_hwtcl                       : integer := 0;
			core4_1_user_mode_to_pld_in_use_hwtcl                       : integer := 0;
			hssi_ctp_u_wrpcie_top_u_core4_1_topology                    : string  := "3";
			core4_1_flr_cap_hwtcl                                       : integer := 0;
			core4_1_hip_reconfig_hwtcl                                  : integer := 0;
			core16_pf0_bar0_address_width_hwtcl                         : integer := 16;
			core16_pf0_bar1_address_width_hwtcl                         : integer := 0;
			core16_pf0_bar2_address_width_hwtcl                         : integer := 0;
			core16_pf0_bar3_address_width_hwtcl                         : integer := 0;
			core16_pf0_bar4_address_width_hwtcl                         : integer := 0;
			core16_pf0_bar5_address_width_hwtcl                         : integer := 0;
			core16_pf0_expansion_base_address_register_hwtcl            : integer := 0;
			core16_pf0_sriov_vf_bar0_address_width_int_hwtcl            : integer := 0;
			core16_pf0_sriov_vf_bar1_address_width_int_hwtcl            : integer := 0;
			core16_pf0_sriov_vf_bar2_address_width_int_hwtcl            : integer := 0;
			core16_pf0_sriov_vf_bar3_address_width_int_hwtcl            : integer := 0;
			core16_pf0_sriov_vf_bar4_address_width_int_hwtcl            : integer := 0;
			core16_pf0_sriov_vf_bar5_address_width_int_hwtcl            : integer := 0;
			core16_pf1_bar0_address_width_hwtcl                         : integer := 0;
			core16_pf1_bar1_address_width_hwtcl                         : integer := 0;
			core16_pf1_bar2_address_width_hwtcl                         : integer := 0;
			core16_pf1_bar3_address_width_hwtcl                         : integer := 0;
			core16_pf1_bar4_address_width_hwtcl                         : integer := 0;
			core16_pf1_bar5_address_width_hwtcl                         : integer := 0;
			core16_pf1_expansion_base_address_register_hwtcl            : integer := 0;
			core16_pf1_sriov_vf_bar0_address_width_int_hwtcl            : integer := 0;
			core16_pf1_sriov_vf_bar1_address_width_int_hwtcl            : integer := 0;
			core16_pf1_sriov_vf_bar2_address_width_int_hwtcl            : integer := 0;
			core16_pf1_sriov_vf_bar3_address_width_int_hwtcl            : integer := 0;
			core16_pf1_sriov_vf_bar4_address_width_int_hwtcl            : integer := 0;
			core16_pf1_sriov_vf_bar5_address_width_int_hwtcl            : integer := 0;
			core16_pf2_bar0_address_width_hwtcl                         : integer := 0;
			core16_pf2_bar1_address_width_hwtcl                         : integer := 0;
			core16_pf2_bar2_address_width_hwtcl                         : integer := 0;
			core16_pf2_bar3_address_width_hwtcl                         : integer := 0;
			core16_pf2_bar4_address_width_hwtcl                         : integer := 0;
			core16_pf2_bar5_address_width_hwtcl                         : integer := 0;
			core16_pf2_expansion_base_address_register_hwtcl            : integer := 0;
			core16_pf2_sriov_vf_bar0_address_width_int_hwtcl            : integer := 0;
			core16_pf2_sriov_vf_bar1_address_width_int_hwtcl            : integer := 0;
			core16_pf2_sriov_vf_bar2_address_width_int_hwtcl            : integer := 0;
			core16_pf2_sriov_vf_bar3_address_width_int_hwtcl            : integer := 0;
			core16_pf2_sriov_vf_bar4_address_width_int_hwtcl            : integer := 0;
			core16_pf2_sriov_vf_bar5_address_width_int_hwtcl            : integer := 0;
			core16_pf3_bar0_address_width_hwtcl                         : integer := 0;
			core16_pf3_bar1_address_width_hwtcl                         : integer := 0;
			core16_pf3_bar2_address_width_hwtcl                         : integer := 0;
			core16_pf3_bar3_address_width_hwtcl                         : integer := 0;
			core16_pf3_bar4_address_width_hwtcl                         : integer := 0;
			core16_pf3_bar5_address_width_hwtcl                         : integer := 0;
			core16_pf3_expansion_base_address_register_hwtcl            : integer := 0;
			core16_pf3_sriov_vf_bar0_address_width_int_hwtcl            : integer := 0;
			core16_pf3_sriov_vf_bar1_address_width_int_hwtcl            : integer := 0;
			core16_pf3_sriov_vf_bar2_address_width_int_hwtcl            : integer := 0;
			core16_pf3_sriov_vf_bar3_address_width_int_hwtcl            : integer := 0;
			core16_pf3_sriov_vf_bar4_address_width_int_hwtcl            : integer := 0;
			core16_pf3_sriov_vf_bar5_address_width_int_hwtcl            : integer := 0;
			core16_pf4_bar0_address_width_hwtcl                         : integer := 0;
			core16_pf4_bar1_address_width_hwtcl                         : integer := 0;
			core16_pf4_bar2_address_width_hwtcl                         : integer := 0;
			core16_pf4_bar3_address_width_hwtcl                         : integer := 0;
			core16_pf4_bar4_address_width_hwtcl                         : integer := 0;
			core16_pf4_bar5_address_width_hwtcl                         : integer := 0;
			core16_pf4_expansion_base_address_register_hwtcl            : integer := 0;
			core16_pf4_sriov_vf_bar0_address_width_int_hwtcl            : integer := 0;
			core16_pf4_sriov_vf_bar1_address_width_int_hwtcl            : integer := 0;
			core16_pf4_sriov_vf_bar2_address_width_int_hwtcl            : integer := 0;
			core16_pf4_sriov_vf_bar3_address_width_int_hwtcl            : integer := 0;
			core16_pf4_sriov_vf_bar4_address_width_int_hwtcl            : integer := 0;
			core16_pf4_sriov_vf_bar5_address_width_int_hwtcl            : integer := 0;
			core16_pf5_bar0_address_width_hwtcl                         : integer := 0;
			core16_pf5_bar1_address_width_hwtcl                         : integer := 0;
			core16_pf5_bar2_address_width_hwtcl                         : integer := 0;
			core16_pf5_bar3_address_width_hwtcl                         : integer := 0;
			core16_pf5_bar4_address_width_hwtcl                         : integer := 0;
			core16_pf5_bar5_address_width_hwtcl                         : integer := 0;
			core16_pf5_expansion_base_address_register_hwtcl            : integer := 0;
			core16_pf5_sriov_vf_bar0_address_width_int_hwtcl            : integer := 0;
			core16_pf5_sriov_vf_bar1_address_width_int_hwtcl            : integer := 0;
			core16_pf5_sriov_vf_bar2_address_width_int_hwtcl            : integer := 0;
			core16_pf5_sriov_vf_bar3_address_width_int_hwtcl            : integer := 0;
			core16_pf5_sriov_vf_bar4_address_width_int_hwtcl            : integer := 0;
			core16_pf5_sriov_vf_bar5_address_width_int_hwtcl            : integer := 0;
			core16_pf6_bar0_address_width_hwtcl                         : integer := 0;
			core16_pf6_bar1_address_width_hwtcl                         : integer := 0;
			core16_pf6_bar2_address_width_hwtcl                         : integer := 0;
			core16_pf6_bar3_address_width_hwtcl                         : integer := 0;
			core16_pf6_bar4_address_width_hwtcl                         : integer := 0;
			core16_pf6_bar5_address_width_hwtcl                         : integer := 0;
			core16_pf6_expansion_base_address_register_hwtcl            : integer := 0;
			core16_pf6_sriov_vf_bar0_address_width_int_hwtcl            : integer := 0;
			core16_pf6_sriov_vf_bar1_address_width_int_hwtcl            : integer := 0;
			core16_pf6_sriov_vf_bar2_address_width_int_hwtcl            : integer := 0;
			core16_pf6_sriov_vf_bar3_address_width_int_hwtcl            : integer := 0;
			core16_pf6_sriov_vf_bar4_address_width_int_hwtcl            : integer := 0;
			core16_pf6_sriov_vf_bar5_address_width_int_hwtcl            : integer := 0;
			core16_pf7_bar0_address_width_hwtcl                         : integer := 0;
			core16_pf7_bar1_address_width_hwtcl                         : integer := 0;
			core16_pf7_bar2_address_width_hwtcl                         : integer := 0;
			core16_pf7_bar3_address_width_hwtcl                         : integer := 0;
			core16_pf7_bar4_address_width_hwtcl                         : integer := 0;
			core16_pf7_bar5_address_width_hwtcl                         : integer := 0;
			core16_pf7_expansion_base_address_register_hwtcl            : integer := 0;
			core16_pf7_sriov_vf_bar0_address_width_int_hwtcl            : integer := 0;
			core16_pf7_sriov_vf_bar1_address_width_int_hwtcl            : integer := 0;
			core16_pf7_sriov_vf_bar2_address_width_int_hwtcl            : integer := 0;
			core16_pf7_sriov_vf_bar3_address_width_int_hwtcl            : integer := 0;
			core16_pf7_sriov_vf_bar4_address_width_int_hwtcl            : integer := 0;
			core16_pf7_sriov_vf_bar5_address_width_int_hwtcl            : integer := 0;
			core16_enable_multi_func_hwtcl                              : integer := 0;
			core16_total_pf_count_hwtcl                                 : integer := 1;
			core16_total_pf_count_width_hwtcl                           : integer := 1;
			core16_enable_sriov_hwtcl                                   : integer := 0;
			core16_pf0_vf_count_hwtcl                                   : integer := 0;
			core16_pf1_vf_count_hwtcl                                   : integer := 0;
			core16_pf2_vf_count_hwtcl                                   : integer := 0;
			core16_pf3_vf_count_hwtcl                                   : integer := 0;
			core16_pf4_vf_count_hwtcl                                   : integer := 0;
			core16_pf5_vf_count_hwtcl                                   : integer := 0;
			core16_pf6_vf_count_hwtcl                                   : integer := 0;
			core16_pf7_vf_count_hwtcl                                   : integer := 0;
			core16_total_vf_count_hwtcl                                 : integer := 0;
			core16_total_vf_count_width_hwtcl                           : integer := 0;
			core16_enable_virtio_hwtcl                                  : integer := 0;
			core16_virtio_start_byte_address_hwtcl                      : integer := 72;
			core16_pf0_virtio_capability_present_hwtcl                  : integer := 0;
			core16_pf0_virtio_device_specific_cap_present_hwtcl         : integer := 0;
			core16_pf0_virtio_cmn_config_bar_indicator_hwtcl            : integer := 0;
			core16_pf0_virtio_cmn_config_bar_offset_hwtcl               : integer := 0;
			core16_pf0_virtio_cmn_config_structure_length_hwtcl         : integer := 0;
			core16_pf0_virtio_notification_bar_indicator_hwtcl          : integer := 0;
			core16_pf0_virtio_notification_bar_offset_hwtcl             : integer := 0;
			core16_pf0_virtio_notification_structure_length_hwtcl       : integer := 0;
			core16_pf0_virtio_notify_off_multiplier_hwtcl               : integer := 0;
			core16_pf0_virtio_isrstatus_bar_indicator_hwtcl             : integer := 0;
			core16_pf0_virtio_isrstatus_bar_offset_hwtcl                : integer := 0;
			core16_pf0_virtio_isrstatus_structure_length_hwtcl          : integer := 0;
			core16_pf0_virtio_devspecific_bar_indicator_hwtcl           : integer := 0;
			core16_pf0_virtio_devspecific_bar_offset_hwtcl              : integer := 0;
			core16_pf0_virtio_devspecific_structure_length_hwtcl        : integer := 0;
			core16_pf0_virtio_pciconfig_access_bar_indicator_hwtcl      : integer := 0;
			core16_pf0_virtio_pciconfig_access_bar_offset_hwtcl         : integer := 0;
			core16_pf0_virtio_pciconfig_access_structure_length_hwtcl   : integer := 0;
			core16_pf1_virtio_capability_present_hwtcl                  : integer := 0;
			core16_pf1_virtio_device_specific_cap_present_hwtcl         : integer := 0;
			core16_pf1_virtio_cmn_config_bar_indicator_hwtcl            : integer := 0;
			core16_pf1_virtio_cmn_config_bar_offset_hwtcl               : integer := 0;
			core16_pf1_virtio_cmn_config_structure_length_hwtcl         : integer := 0;
			core16_pf1_virtio_notification_bar_indicator_hwtcl          : integer := 0;
			core16_pf1_virtio_notification_bar_offset_hwtcl             : integer := 0;
			core16_pf1_virtio_notification_structure_length_hwtcl       : integer := 0;
			core16_pf1_virtio_notify_off_multiplier_hwtcl               : integer := 0;
			core16_pf1_virtio_isrstatus_bar_indicator_hwtcl             : integer := 0;
			core16_pf1_virtio_isrstatus_bar_offset_hwtcl                : integer := 0;
			core16_pf1_virtio_isrstatus_structure_length_hwtcl          : integer := 0;
			core16_pf1_virtio_devspecific_bar_indicator_hwtcl           : integer := 0;
			core16_pf1_virtio_devspecific_bar_offset_hwtcl              : integer := 0;
			core16_pf1_virtio_devspecific_structure_length_hwtcl        : integer := 0;
			core16_pf1_virtio_pciconfig_access_bar_indicator_hwtcl      : integer := 0;
			core16_pf1_virtio_pciconfig_access_bar_offset_hwtcl         : integer := 0;
			core16_pf1_virtio_pciconfig_access_structure_length_hwtcl   : integer := 0;
			core16_pf2_virtio_capability_present_hwtcl                  : integer := 0;
			core16_pf2_virtio_device_specific_cap_present_hwtcl         : integer := 0;
			core16_pf2_virtio_cmn_config_bar_indicator_hwtcl            : integer := 0;
			core16_pf2_virtio_cmn_config_bar_offset_hwtcl               : integer := 0;
			core16_pf2_virtio_cmn_config_structure_length_hwtcl         : integer := 0;
			core16_pf2_virtio_notification_bar_indicator_hwtcl          : integer := 0;
			core16_pf2_virtio_notification_bar_offset_hwtcl             : integer := 0;
			core16_pf2_virtio_notification_structure_length_hwtcl       : integer := 0;
			core16_pf2_virtio_notify_off_multiplier_hwtcl               : integer := 0;
			core16_pf2_virtio_isrstatus_bar_indicator_hwtcl             : integer := 0;
			core16_pf2_virtio_isrstatus_bar_offset_hwtcl                : integer := 0;
			core16_pf2_virtio_isrstatus_structure_length_hwtcl          : integer := 0;
			core16_pf2_virtio_devspecific_bar_indicator_hwtcl           : integer := 0;
			core16_pf2_virtio_devspecific_bar_offset_hwtcl              : integer := 0;
			core16_pf2_virtio_devspecific_structure_length_hwtcl        : integer := 0;
			core16_pf2_virtio_pciconfig_access_bar_indicator_hwtcl      : integer := 0;
			core16_pf2_virtio_pciconfig_access_bar_offset_hwtcl         : integer := 0;
			core16_pf2_virtio_pciconfig_access_structure_length_hwtcl   : integer := 0;
			core16_pf3_virtio_capability_present_hwtcl                  : integer := 0;
			core16_pf3_virtio_device_specific_cap_present_hwtcl         : integer := 0;
			core16_pf3_virtio_cmn_config_bar_indicator_hwtcl            : integer := 0;
			core16_pf3_virtio_cmn_config_bar_offset_hwtcl               : integer := 0;
			core16_pf3_virtio_cmn_config_structure_length_hwtcl         : integer := 0;
			core16_pf3_virtio_notification_bar_indicator_hwtcl          : integer := 0;
			core16_pf3_virtio_notification_bar_offset_hwtcl             : integer := 0;
			core16_pf3_virtio_notification_structure_length_hwtcl       : integer := 0;
			core16_pf3_virtio_notify_off_multiplier_hwtcl               : integer := 0;
			core16_pf3_virtio_isrstatus_bar_indicator_hwtcl             : integer := 0;
			core16_pf3_virtio_isrstatus_bar_offset_hwtcl                : integer := 0;
			core16_pf3_virtio_isrstatus_structure_length_hwtcl          : integer := 0;
			core16_pf3_virtio_devspecific_bar_indicator_hwtcl           : integer := 0;
			core16_pf3_virtio_devspecific_bar_offset_hwtcl              : integer := 0;
			core16_pf3_virtio_devspecific_structure_length_hwtcl        : integer := 0;
			core16_pf3_virtio_pciconfig_access_bar_indicator_hwtcl      : integer := 0;
			core16_pf3_virtio_pciconfig_access_bar_offset_hwtcl         : integer := 0;
			core16_pf3_virtio_pciconfig_access_structure_length_hwtcl   : integer := 0;
			core16_pf4_virtio_capability_present_hwtcl                  : integer := 0;
			core16_pf4_virtio_device_specific_cap_present_hwtcl         : integer := 0;
			core16_pf4_virtio_cmn_config_bar_indicator_hwtcl            : integer := 0;
			core16_pf4_virtio_cmn_config_bar_offset_hwtcl               : integer := 0;
			core16_pf4_virtio_cmn_config_structure_length_hwtcl         : integer := 0;
			core16_pf4_virtio_notification_bar_indicator_hwtcl          : integer := 0;
			core16_pf4_virtio_notification_bar_offset_hwtcl             : integer := 0;
			core16_pf4_virtio_notification_structure_length_hwtcl       : integer := 0;
			core16_pf4_virtio_notify_off_multiplier_hwtcl               : integer := 0;
			core16_pf4_virtio_isrstatus_bar_indicator_hwtcl             : integer := 0;
			core16_pf4_virtio_isrstatus_bar_offset_hwtcl                : integer := 0;
			core16_pf4_virtio_isrstatus_structure_length_hwtcl          : integer := 0;
			core16_pf4_virtio_devspecific_bar_indicator_hwtcl           : integer := 0;
			core16_pf4_virtio_devspecific_bar_offset_hwtcl              : integer := 0;
			core16_pf4_virtio_devspecific_structure_length_hwtcl        : integer := 0;
			core16_pf4_virtio_pciconfig_access_bar_indicator_hwtcl      : integer := 0;
			core16_pf4_virtio_pciconfig_access_bar_offset_hwtcl         : integer := 0;
			core16_pf4_virtio_pciconfig_access_structure_length_hwtcl   : integer := 0;
			core16_pf5_virtio_capability_present_hwtcl                  : integer := 0;
			core16_pf5_virtio_device_specific_cap_present_hwtcl         : integer := 0;
			core16_pf5_virtio_cmn_config_bar_indicator_hwtcl            : integer := 0;
			core16_pf5_virtio_cmn_config_bar_offset_hwtcl               : integer := 0;
			core16_pf5_virtio_cmn_config_structure_length_hwtcl         : integer := 0;
			core16_pf5_virtio_notification_bar_indicator_hwtcl          : integer := 0;
			core16_pf5_virtio_notification_bar_offset_hwtcl             : integer := 0;
			core16_pf5_virtio_notification_structure_length_hwtcl       : integer := 0;
			core16_pf5_virtio_notify_off_multiplier_hwtcl               : integer := 0;
			core16_pf5_virtio_isrstatus_bar_indicator_hwtcl             : integer := 0;
			core16_pf5_virtio_isrstatus_bar_offset_hwtcl                : integer := 0;
			core16_pf5_virtio_isrstatus_structure_length_hwtcl          : integer := 0;
			core16_pf5_virtio_devspecific_bar_indicator_hwtcl           : integer := 0;
			core16_pf5_virtio_devspecific_bar_offset_hwtcl              : integer := 0;
			core16_pf5_virtio_devspecific_structure_length_hwtcl        : integer := 0;
			core16_pf5_virtio_pciconfig_access_bar_indicator_hwtcl      : integer := 0;
			core16_pf5_virtio_pciconfig_access_bar_offset_hwtcl         : integer := 0;
			core16_pf5_virtio_pciconfig_access_structure_length_hwtcl   : integer := 0;
			core16_pf6_virtio_capability_present_hwtcl                  : integer := 0;
			core16_pf6_virtio_device_specific_cap_present_hwtcl         : integer := 0;
			core16_pf6_virtio_cmn_config_bar_indicator_hwtcl            : integer := 0;
			core16_pf6_virtio_cmn_config_bar_offset_hwtcl               : integer := 0;
			core16_pf6_virtio_cmn_config_structure_length_hwtcl         : integer := 0;
			core16_pf6_virtio_notification_bar_indicator_hwtcl          : integer := 0;
			core16_pf6_virtio_notification_bar_offset_hwtcl             : integer := 0;
			core16_pf6_virtio_notification_structure_length_hwtcl       : integer := 0;
			core16_pf6_virtio_notify_off_multiplier_hwtcl               : integer := 0;
			core16_pf6_virtio_isrstatus_bar_indicator_hwtcl             : integer := 0;
			core16_pf6_virtio_isrstatus_bar_offset_hwtcl                : integer := 0;
			core16_pf6_virtio_isrstatus_structure_length_hwtcl          : integer := 0;
			core16_pf6_virtio_devspecific_bar_indicator_hwtcl           : integer := 0;
			core16_pf6_virtio_devspecific_bar_offset_hwtcl              : integer := 0;
			core16_pf6_virtio_devspecific_structure_length_hwtcl        : integer := 0;
			core16_pf6_virtio_pciconfig_access_bar_indicator_hwtcl      : integer := 0;
			core16_pf6_virtio_pciconfig_access_bar_offset_hwtcl         : integer := 0;
			core16_pf6_virtio_pciconfig_access_structure_length_hwtcl   : integer := 0;
			core16_pf7_virtio_capability_present_hwtcl                  : integer := 0;
			core16_pf7_virtio_device_specific_cap_present_hwtcl         : integer := 0;
			core16_pf7_virtio_cmn_config_bar_indicator_hwtcl            : integer := 0;
			core16_pf7_virtio_cmn_config_bar_offset_hwtcl               : integer := 0;
			core16_pf7_virtio_cmn_config_structure_length_hwtcl         : integer := 0;
			core16_pf7_virtio_notification_bar_indicator_hwtcl          : integer := 0;
			core16_pf7_virtio_notification_bar_offset_hwtcl             : integer := 0;
			core16_pf7_virtio_notification_structure_length_hwtcl       : integer := 0;
			core16_pf7_virtio_notify_off_multiplier_hwtcl               : integer := 0;
			core16_pf7_virtio_isrstatus_bar_indicator_hwtcl             : integer := 0;
			core16_pf7_virtio_isrstatus_bar_offset_hwtcl                : integer := 0;
			core16_pf7_virtio_isrstatus_structure_length_hwtcl          : integer := 0;
			core16_pf7_virtio_devspecific_bar_indicator_hwtcl           : integer := 0;
			core16_pf7_virtio_devspecific_bar_offset_hwtcl              : integer := 0;
			core16_pf7_virtio_devspecific_structure_length_hwtcl        : integer := 0;
			core16_pf7_virtio_pciconfig_access_bar_indicator_hwtcl      : integer := 0;
			core16_pf7_virtio_pciconfig_access_bar_offset_hwtcl         : integer := 0;
			core16_pf7_virtio_pciconfig_access_structure_length_hwtcl   : integer := 0;
			core16_pf0vf_virtio_capability_present_hwtcl                : integer := 0;
			core16_pf0vf_virtio_device_specific_cap_present_hwtcl       : integer := 0;
			core16_pf0vf_virtio_cmn_config_bar_indicator_hwtcl          : integer := 0;
			core16_pf0vf_virtio_cmn_config_bar_offset_hwtcl             : integer := 0;
			core16_pf0vf_virtio_cmn_config_structure_length_hwtcl       : integer := 0;
			core16_pf0vf_virtio_notification_bar_indicator_hwtcl        : integer := 0;
			core16_pf0vf_virtio_notification_bar_offset_hwtcl           : integer := 0;
			core16_pf0vf_virtio_notification_structure_length_hwtcl     : integer := 0;
			core16_pf0vf_virtio_notify_off_multiplier_hwtcl             : integer := 0;
			core16_pf0vf_virtio_isrstatus_bar_indicator_hwtcl           : integer := 0;
			core16_pf0vf_virtio_isrstatus_bar_offset_hwtcl              : integer := 0;
			core16_pf0vf_virtio_isrstatus_structure_length_hwtcl        : integer := 0;
			core16_pf0vf_virtio_devspecific_bar_indicator_hwtcl         : integer := 0;
			core16_pf0vf_virtio_devspecific_bar_offset_hwtcl            : integer := 0;
			core16_pf0vf_virtio_devspecific_structure_length_hwtcl      : integer := 0;
			core16_pf0vf_virtio_pciconfig_access_bar_indicator_hwtcl    : integer := 0;
			core16_pf0vf_virtio_pciconfig_access_bar_offset_hwtcl       : integer := 0;
			core16_pf0vf_virtio_pciconfig_access_structure_length_hwtcl : integer := 0;
			core16_pf1vf_virtio_capability_present_hwtcl                : integer := 0;
			core16_pf1vf_virtio_device_specific_cap_present_hwtcl       : integer := 0;
			core16_pf1vf_virtio_cmn_config_bar_indicator_hwtcl          : integer := 0;
			core16_pf1vf_virtio_cmn_config_bar_offset_hwtcl             : integer := 0;
			core16_pf1vf_virtio_cmn_config_structure_length_hwtcl       : integer := 0;
			core16_pf1vf_virtio_notification_bar_indicator_hwtcl        : integer := 0;
			core16_pf1vf_virtio_notification_bar_offset_hwtcl           : integer := 0;
			core16_pf1vf_virtio_notification_structure_length_hwtcl     : integer := 0;
			core16_pf1vf_virtio_notify_off_multiplier_hwtcl             : integer := 0;
			core16_pf1vf_virtio_isrstatus_bar_indicator_hwtcl           : integer := 0;
			core16_pf1vf_virtio_isrstatus_bar_offset_hwtcl              : integer := 0;
			core16_pf1vf_virtio_isrstatus_structure_length_hwtcl        : integer := 0;
			core16_pf1vf_virtio_devspecific_bar_indicator_hwtcl         : integer := 0;
			core16_pf1vf_virtio_devspecific_bar_offset_hwtcl            : integer := 0;
			core16_pf1vf_virtio_devspecific_structure_length_hwtcl      : integer := 0;
			core16_pf1vf_virtio_pciconfig_access_bar_indicator_hwtcl    : integer := 0;
			core16_pf1vf_virtio_pciconfig_access_bar_offset_hwtcl       : integer := 0;
			core16_pf1vf_virtio_pciconfig_access_structure_length_hwtcl : integer := 0;
			core16_pf2vf_virtio_capability_present_hwtcl                : integer := 0;
			core16_pf2vf_virtio_device_specific_cap_present_hwtcl       : integer := 0;
			core16_pf2vf_virtio_cmn_config_bar_indicator_hwtcl          : integer := 0;
			core16_pf2vf_virtio_cmn_config_bar_offset_hwtcl             : integer := 0;
			core16_pf2vf_virtio_cmn_config_structure_length_hwtcl       : integer := 0;
			core16_pf2vf_virtio_notification_bar_indicator_hwtcl        : integer := 0;
			core16_pf2vf_virtio_notification_bar_offset_hwtcl           : integer := 0;
			core16_pf2vf_virtio_notification_structure_length_hwtcl     : integer := 0;
			core16_pf2vf_virtio_notify_off_multiplier_hwtcl             : integer := 0;
			core16_pf2vf_virtio_isrstatus_bar_indicator_hwtcl           : integer := 0;
			core16_pf2vf_virtio_isrstatus_bar_offset_hwtcl              : integer := 0;
			core16_pf2vf_virtio_isrstatus_structure_length_hwtcl        : integer := 0;
			core16_pf2vf_virtio_devspecific_bar_indicator_hwtcl         : integer := 0;
			core16_pf2vf_virtio_devspecific_bar_offset_hwtcl            : integer := 0;
			core16_pf2vf_virtio_devspecific_structure_length_hwtcl      : integer := 0;
			core16_pf2vf_virtio_pciconfig_access_bar_indicator_hwtcl    : integer := 0;
			core16_pf2vf_virtio_pciconfig_access_bar_offset_hwtcl       : integer := 0;
			core16_pf2vf_virtio_pciconfig_access_structure_length_hwtcl : integer := 0;
			core16_pf3vf_virtio_capability_present_hwtcl                : integer := 0;
			core16_pf3vf_virtio_device_specific_cap_present_hwtcl       : integer := 0;
			core16_pf3vf_virtio_cmn_config_bar_indicator_hwtcl          : integer := 0;
			core16_pf3vf_virtio_cmn_config_bar_offset_hwtcl             : integer := 0;
			core16_pf3vf_virtio_cmn_config_structure_length_hwtcl       : integer := 0;
			core16_pf3vf_virtio_notification_bar_indicator_hwtcl        : integer := 0;
			core16_pf3vf_virtio_notification_bar_offset_hwtcl           : integer := 0;
			core16_pf3vf_virtio_notification_structure_length_hwtcl     : integer := 0;
			core16_pf3vf_virtio_notify_off_multiplier_hwtcl             : integer := 0;
			core16_pf3vf_virtio_isrstatus_bar_indicator_hwtcl           : integer := 0;
			core16_pf3vf_virtio_isrstatus_bar_offset_hwtcl              : integer := 0;
			core16_pf3vf_virtio_isrstatus_structure_length_hwtcl        : integer := 0;
			core16_pf3vf_virtio_devspecific_bar_indicator_hwtcl         : integer := 0;
			core16_pf3vf_virtio_devspecific_bar_offset_hwtcl            : integer := 0;
			core16_pf3vf_virtio_devspecific_structure_length_hwtcl      : integer := 0;
			core16_pf3vf_virtio_pciconfig_access_bar_indicator_hwtcl    : integer := 0;
			core16_pf3vf_virtio_pciconfig_access_bar_offset_hwtcl       : integer := 0;
			core16_pf3vf_virtio_pciconfig_access_structure_length_hwtcl : integer := 0;
			core16_pf4vf_virtio_capability_present_hwtcl                : integer := 0;
			core16_pf4vf_virtio_device_specific_cap_present_hwtcl       : integer := 0;
			core16_pf4vf_virtio_cmn_config_bar_indicator_hwtcl          : integer := 0;
			core16_pf4vf_virtio_cmn_config_bar_offset_hwtcl             : integer := 0;
			core16_pf4vf_virtio_cmn_config_structure_length_hwtcl       : integer := 0;
			core16_pf4vf_virtio_notification_bar_indicator_hwtcl        : integer := 0;
			core16_pf4vf_virtio_notification_bar_offset_hwtcl           : integer := 0;
			core16_pf4vf_virtio_notification_structure_length_hwtcl     : integer := 0;
			core16_pf4vf_virtio_notify_off_multiplier_hwtcl             : integer := 0;
			core16_pf4vf_virtio_isrstatus_bar_indicator_hwtcl           : integer := 0;
			core16_pf4vf_virtio_isrstatus_bar_offset_hwtcl              : integer := 0;
			core16_pf4vf_virtio_isrstatus_structure_length_hwtcl        : integer := 0;
			core16_pf4vf_virtio_devspecific_bar_indicator_hwtcl         : integer := 0;
			core16_pf4vf_virtio_devspecific_bar_offset_hwtcl            : integer := 0;
			core16_pf4vf_virtio_devspecific_structure_length_hwtcl      : integer := 0;
			core16_pf4vf_virtio_pciconfig_access_bar_indicator_hwtcl    : integer := 0;
			core16_pf4vf_virtio_pciconfig_access_bar_offset_hwtcl       : integer := 0;
			core16_pf4vf_virtio_pciconfig_access_structure_length_hwtcl : integer := 0;
			core16_pf5vf_virtio_capability_present_hwtcl                : integer := 0;
			core16_pf5vf_virtio_device_specific_cap_present_hwtcl       : integer := 0;
			core16_pf5vf_virtio_cmn_config_bar_indicator_hwtcl          : integer := 0;
			core16_pf5vf_virtio_cmn_config_bar_offset_hwtcl             : integer := 0;
			core16_pf5vf_virtio_cmn_config_structure_length_hwtcl       : integer := 0;
			core16_pf5vf_virtio_notification_bar_indicator_hwtcl        : integer := 0;
			core16_pf5vf_virtio_notification_bar_offset_hwtcl           : integer := 0;
			core16_pf5vf_virtio_notification_structure_length_hwtcl     : integer := 0;
			core16_pf5vf_virtio_notify_off_multiplier_hwtcl             : integer := 0;
			core16_pf5vf_virtio_isrstatus_bar_indicator_hwtcl           : integer := 0;
			core16_pf5vf_virtio_isrstatus_bar_offset_hwtcl              : integer := 0;
			core16_pf5vf_virtio_isrstatus_structure_length_hwtcl        : integer := 0;
			core16_pf5vf_virtio_devspecific_bar_indicator_hwtcl         : integer := 0;
			core16_pf5vf_virtio_devspecific_bar_offset_hwtcl            : integer := 0;
			core16_pf5vf_virtio_devspecific_structure_length_hwtcl      : integer := 0;
			core16_pf5vf_virtio_pciconfig_access_bar_indicator_hwtcl    : integer := 0;
			core16_pf5vf_virtio_pciconfig_access_bar_offset_hwtcl       : integer := 0;
			core16_pf5vf_virtio_pciconfig_access_structure_length_hwtcl : integer := 0;
			core16_pf6vf_virtio_capability_present_hwtcl                : integer := 0;
			core16_pf6vf_virtio_device_specific_cap_present_hwtcl       : integer := 0;
			core16_pf6vf_virtio_cmn_config_bar_indicator_hwtcl          : integer := 0;
			core16_pf6vf_virtio_cmn_config_bar_offset_hwtcl             : integer := 0;
			core16_pf6vf_virtio_cmn_config_structure_length_hwtcl       : integer := 0;
			core16_pf6vf_virtio_notification_bar_indicator_hwtcl        : integer := 0;
			core16_pf6vf_virtio_notification_bar_offset_hwtcl           : integer := 0;
			core16_pf6vf_virtio_notification_structure_length_hwtcl     : integer := 0;
			core16_pf6vf_virtio_notify_off_multiplier_hwtcl             : integer := 0;
			core16_pf6vf_virtio_isrstatus_bar_indicator_hwtcl           : integer := 0;
			core16_pf6vf_virtio_isrstatus_bar_offset_hwtcl              : integer := 0;
			core16_pf6vf_virtio_isrstatus_structure_length_hwtcl        : integer := 0;
			core16_pf6vf_virtio_devspecific_bar_indicator_hwtcl         : integer := 0;
			core16_pf6vf_virtio_devspecific_bar_offset_hwtcl            : integer := 0;
			core16_pf6vf_virtio_devspecific_structure_length_hwtcl      : integer := 0;
			core16_pf6vf_virtio_pciconfig_access_bar_indicator_hwtcl    : integer := 0;
			core16_pf6vf_virtio_pciconfig_access_bar_offset_hwtcl       : integer := 0;
			core16_pf6vf_virtio_pciconfig_access_structure_length_hwtcl : integer := 0;
			core16_pf7vf_virtio_capability_present_hwtcl                : integer := 0;
			core16_pf7vf_virtio_device_specific_cap_present_hwtcl       : integer := 0;
			core16_pf7vf_virtio_cmn_config_bar_indicator_hwtcl          : integer := 0;
			core16_pf7vf_virtio_cmn_config_bar_offset_hwtcl             : integer := 0;
			core16_pf7vf_virtio_cmn_config_structure_length_hwtcl       : integer := 0;
			core16_pf7vf_virtio_notification_bar_indicator_hwtcl        : integer := 0;
			core16_pf7vf_virtio_notification_bar_offset_hwtcl           : integer := 0;
			core16_pf7vf_virtio_notification_structure_length_hwtcl     : integer := 0;
			core16_pf7vf_virtio_notify_off_multiplier_hwtcl             : integer := 0;
			core16_pf7vf_virtio_isrstatus_bar_indicator_hwtcl           : integer := 0;
			core16_pf7vf_virtio_isrstatus_bar_offset_hwtcl              : integer := 0;
			core16_pf7vf_virtio_isrstatus_structure_length_hwtcl        : integer := 0;
			core16_pf7vf_virtio_devspecific_bar_indicator_hwtcl         : integer := 0;
			core16_pf7vf_virtio_devspecific_bar_offset_hwtcl            : integer := 0;
			core16_pf7vf_virtio_devspecific_structure_length_hwtcl      : integer := 0;
			core16_pf7vf_virtio_pciconfig_access_bar_indicator_hwtcl    : integer := 0;
			core16_pf7vf_virtio_pciconfig_access_bar_offset_hwtcl       : integer := 0;
			core16_pf7vf_virtio_pciconfig_access_structure_length_hwtcl : integer := 0;
			core16_pf_ceb_pointer_addr_hwtcl                            : integer := 0;
			core16_vf_ceb_pointer_addr_hwtcl                            : integer := 0;
			core8_pf0_bar0_address_width_hwtcl                          : integer := 16;
			core8_pf0_bar1_address_width_hwtcl                          : integer := 0;
			core8_pf0_bar2_address_width_hwtcl                          : integer := 0;
			core8_pf0_bar3_address_width_hwtcl                          : integer := 0;
			core8_pf0_bar4_address_width_hwtcl                          : integer := 0;
			core8_pf0_bar5_address_width_hwtcl                          : integer := 0;
			core8_pf0_expansion_base_address_register_hwtcl             : integer := 0;
			core8_pf0_sriov_vf_bar0_address_width_int_hwtcl             : integer := 0;
			core8_pf0_sriov_vf_bar1_address_width_int_hwtcl             : integer := 0;
			core8_pf0_sriov_vf_bar2_address_width_int_hwtcl             : integer := 0;
			core8_pf0_sriov_vf_bar3_address_width_int_hwtcl             : integer := 0;
			core8_pf0_sriov_vf_bar4_address_width_int_hwtcl             : integer := 0;
			core8_pf0_sriov_vf_bar5_address_width_int_hwtcl             : integer := 0;
			core8_pf1_bar0_address_width_hwtcl                          : integer := 0;
			core8_pf1_bar1_address_width_hwtcl                          : integer := 0;
			core8_pf1_bar2_address_width_hwtcl                          : integer := 0;
			core8_pf1_bar3_address_width_hwtcl                          : integer := 0;
			core8_pf1_bar4_address_width_hwtcl                          : integer := 0;
			core8_pf1_bar5_address_width_hwtcl                          : integer := 0;
			core8_pf1_expansion_base_address_register_hwtcl             : integer := 0;
			core8_pf1_sriov_vf_bar0_address_width_int_hwtcl             : integer := 0;
			core8_pf1_sriov_vf_bar1_address_width_int_hwtcl             : integer := 0;
			core8_pf1_sriov_vf_bar2_address_width_int_hwtcl             : integer := 0;
			core8_pf1_sriov_vf_bar3_address_width_int_hwtcl             : integer := 0;
			core8_pf1_sriov_vf_bar4_address_width_int_hwtcl             : integer := 0;
			core8_pf1_sriov_vf_bar5_address_width_int_hwtcl             : integer := 0;
			core8_pf2_bar0_address_width_hwtcl                          : integer := 0;
			core8_pf2_bar1_address_width_hwtcl                          : integer := 0;
			core8_pf2_bar2_address_width_hwtcl                          : integer := 0;
			core8_pf2_bar3_address_width_hwtcl                          : integer := 0;
			core8_pf2_bar4_address_width_hwtcl                          : integer := 0;
			core8_pf2_bar5_address_width_hwtcl                          : integer := 0;
			core8_pf2_expansion_base_address_register_hwtcl             : integer := 0;
			core8_pf2_sriov_vf_bar0_address_width_int_hwtcl             : integer := 0;
			core8_pf2_sriov_vf_bar1_address_width_int_hwtcl             : integer := 0;
			core8_pf2_sriov_vf_bar2_address_width_int_hwtcl             : integer := 0;
			core8_pf2_sriov_vf_bar3_address_width_int_hwtcl             : integer := 0;
			core8_pf2_sriov_vf_bar4_address_width_int_hwtcl             : integer := 0;
			core8_pf2_sriov_vf_bar5_address_width_int_hwtcl             : integer := 0;
			core8_pf3_bar0_address_width_hwtcl                          : integer := 0;
			core8_pf3_bar1_address_width_hwtcl                          : integer := 0;
			core8_pf3_bar2_address_width_hwtcl                          : integer := 0;
			core8_pf3_bar3_address_width_hwtcl                          : integer := 0;
			core8_pf3_bar4_address_width_hwtcl                          : integer := 0;
			core8_pf3_bar5_address_width_hwtcl                          : integer := 0;
			core8_pf3_expansion_base_address_register_hwtcl             : integer := 0;
			core8_pf3_sriov_vf_bar0_address_width_int_hwtcl             : integer := 0;
			core8_pf3_sriov_vf_bar1_address_width_int_hwtcl             : integer := 0;
			core8_pf3_sriov_vf_bar2_address_width_int_hwtcl             : integer := 0;
			core8_pf3_sriov_vf_bar3_address_width_int_hwtcl             : integer := 0;
			core8_pf3_sriov_vf_bar4_address_width_int_hwtcl             : integer := 0;
			core8_pf3_sriov_vf_bar5_address_width_int_hwtcl             : integer := 0;
			core8_pf4_bar0_address_width_hwtcl                          : integer := 0;
			core8_pf4_bar1_address_width_hwtcl                          : integer := 0;
			core8_pf4_bar2_address_width_hwtcl                          : integer := 0;
			core8_pf4_bar3_address_width_hwtcl                          : integer := 0;
			core8_pf4_bar4_address_width_hwtcl                          : integer := 0;
			core8_pf4_bar5_address_width_hwtcl                          : integer := 0;
			core8_pf4_expansion_base_address_register_hwtcl             : integer := 0;
			core8_pf4_sriov_vf_bar0_address_width_int_hwtcl             : integer := 0;
			core8_pf4_sriov_vf_bar1_address_width_int_hwtcl             : integer := 0;
			core8_pf4_sriov_vf_bar2_address_width_int_hwtcl             : integer := 0;
			core8_pf4_sriov_vf_bar3_address_width_int_hwtcl             : integer := 0;
			core8_pf4_sriov_vf_bar4_address_width_int_hwtcl             : integer := 0;
			core8_pf4_sriov_vf_bar5_address_width_int_hwtcl             : integer := 0;
			core8_pf5_bar0_address_width_hwtcl                          : integer := 0;
			core8_pf5_bar1_address_width_hwtcl                          : integer := 0;
			core8_pf5_bar2_address_width_hwtcl                          : integer := 0;
			core8_pf5_bar3_address_width_hwtcl                          : integer := 0;
			core8_pf5_bar4_address_width_hwtcl                          : integer := 0;
			core8_pf5_bar5_address_width_hwtcl                          : integer := 0;
			core8_pf5_expansion_base_address_register_hwtcl             : integer := 0;
			core8_pf5_sriov_vf_bar0_address_width_int_hwtcl             : integer := 0;
			core8_pf5_sriov_vf_bar1_address_width_int_hwtcl             : integer := 0;
			core8_pf5_sriov_vf_bar2_address_width_int_hwtcl             : integer := 0;
			core8_pf5_sriov_vf_bar3_address_width_int_hwtcl             : integer := 0;
			core8_pf5_sriov_vf_bar4_address_width_int_hwtcl             : integer := 0;
			core8_pf5_sriov_vf_bar5_address_width_int_hwtcl             : integer := 0;
			core8_pf6_bar0_address_width_hwtcl                          : integer := 0;
			core8_pf6_bar1_address_width_hwtcl                          : integer := 0;
			core8_pf6_bar2_address_width_hwtcl                          : integer := 0;
			core8_pf6_bar3_address_width_hwtcl                          : integer := 0;
			core8_pf6_bar4_address_width_hwtcl                          : integer := 0;
			core8_pf6_bar5_address_width_hwtcl                          : integer := 0;
			core8_pf6_expansion_base_address_register_hwtcl             : integer := 0;
			core8_pf6_sriov_vf_bar0_address_width_int_hwtcl             : integer := 0;
			core8_pf6_sriov_vf_bar1_address_width_int_hwtcl             : integer := 0;
			core8_pf6_sriov_vf_bar2_address_width_int_hwtcl             : integer := 0;
			core8_pf6_sriov_vf_bar3_address_width_int_hwtcl             : integer := 0;
			core8_pf6_sriov_vf_bar4_address_width_int_hwtcl             : integer := 0;
			core8_pf6_sriov_vf_bar5_address_width_int_hwtcl             : integer := 0;
			core8_pf7_bar0_address_width_hwtcl                          : integer := 0;
			core8_pf7_bar1_address_width_hwtcl                          : integer := 0;
			core8_pf7_bar2_address_width_hwtcl                          : integer := 0;
			core8_pf7_bar3_address_width_hwtcl                          : integer := 0;
			core8_pf7_bar4_address_width_hwtcl                          : integer := 0;
			core8_pf7_bar5_address_width_hwtcl                          : integer := 0;
			core8_pf7_expansion_base_address_register_hwtcl             : integer := 0;
			core8_pf7_sriov_vf_bar0_address_width_int_hwtcl             : integer := 0;
			core8_pf7_sriov_vf_bar1_address_width_int_hwtcl             : integer := 0;
			core8_pf7_sriov_vf_bar2_address_width_int_hwtcl             : integer := 0;
			core8_pf7_sriov_vf_bar3_address_width_int_hwtcl             : integer := 0;
			core8_pf7_sriov_vf_bar4_address_width_int_hwtcl             : integer := 0;
			core8_pf7_sriov_vf_bar5_address_width_int_hwtcl             : integer := 0;
			core8_enable_multi_func_hwtcl                               : integer := 0;
			core8_total_pf_count_hwtcl                                  : integer := 1;
			core8_total_pf_count_width_hwtcl                            : integer := 1;
			core8_enable_sriov_hwtcl                                    : integer := 0;
			core8_pf0_vf_count_hwtcl                                    : integer := 0;
			core8_pf1_vf_count_hwtcl                                    : integer := 0;
			core8_pf2_vf_count_hwtcl                                    : integer := 0;
			core8_pf3_vf_count_hwtcl                                    : integer := 0;
			core8_pf4_vf_count_hwtcl                                    : integer := 0;
			core8_pf5_vf_count_hwtcl                                    : integer := 0;
			core8_pf6_vf_count_hwtcl                                    : integer := 0;
			core8_pf7_vf_count_hwtcl                                    : integer := 0;
			core8_total_vf_count_hwtcl                                  : integer := 0;
			core8_total_vf_count_width_hwtcl                            : integer := 0;
			core8_enable_virtio_hwtcl                                   : integer := 0;
			core8_virtio_start_byte_address_hwtcl                       : integer := 72;
			core8_pf0_virtio_capability_present_hwtcl                   : integer := 0;
			core8_pf0_virtio_device_specific_cap_present_hwtcl          : integer := 0;
			core8_pf0_virtio_cmn_config_bar_indicator_hwtcl             : integer := 0;
			core8_pf0_virtio_cmn_config_bar_offset_hwtcl                : integer := 0;
			core8_pf0_virtio_cmn_config_structure_length_hwtcl          : integer := 0;
			core8_pf0_virtio_notification_bar_indicator_hwtcl           : integer := 0;
			core8_pf0_virtio_notification_bar_offset_hwtcl              : integer := 0;
			core8_pf0_virtio_notification_structure_length_hwtcl        : integer := 0;
			core8_pf0_virtio_notify_off_multiplier_hwtcl                : integer := 0;
			core8_pf0_virtio_isrstatus_bar_indicator_hwtcl              : integer := 0;
			core8_pf0_virtio_isrstatus_bar_offset_hwtcl                 : integer := 0;
			core8_pf0_virtio_isrstatus_structure_length_hwtcl           : integer := 0;
			core8_pf0_virtio_devspecific_bar_indicator_hwtcl            : integer := 0;
			core8_pf0_virtio_devspecific_bar_offset_hwtcl               : integer := 0;
			core8_pf0_virtio_devspecific_structure_length_hwtcl         : integer := 0;
			core8_pf0_virtio_pciconfig_access_bar_indicator_hwtcl       : integer := 0;
			core8_pf0_virtio_pciconfig_access_bar_offset_hwtcl          : integer := 0;
			core8_pf0_virtio_pciconfig_access_structure_length_hwtcl    : integer := 0;
			core8_pf1_virtio_capability_present_hwtcl                   : integer := 0;
			core8_pf1_virtio_device_specific_cap_present_hwtcl          : integer := 0;
			core8_pf1_virtio_cmn_config_bar_indicator_hwtcl             : integer := 0;
			core8_pf1_virtio_cmn_config_bar_offset_hwtcl                : integer := 0;
			core8_pf1_virtio_cmn_config_structure_length_hwtcl          : integer := 0;
			core8_pf1_virtio_notification_bar_indicator_hwtcl           : integer := 0;
			core8_pf1_virtio_notification_bar_offset_hwtcl              : integer := 0;
			core8_pf1_virtio_notification_structure_length_hwtcl        : integer := 0;
			core8_pf1_virtio_notify_off_multiplier_hwtcl                : integer := 0;
			core8_pf1_virtio_isrstatus_bar_indicator_hwtcl              : integer := 0;
			core8_pf1_virtio_isrstatus_bar_offset_hwtcl                 : integer := 0;
			core8_pf1_virtio_isrstatus_structure_length_hwtcl           : integer := 0;
			core8_pf1_virtio_devspecific_bar_indicator_hwtcl            : integer := 0;
			core8_pf1_virtio_devspecific_bar_offset_hwtcl               : integer := 0;
			core8_pf1_virtio_devspecific_structure_length_hwtcl         : integer := 0;
			core8_pf1_virtio_pciconfig_access_bar_indicator_hwtcl       : integer := 0;
			core8_pf1_virtio_pciconfig_access_bar_offset_hwtcl          : integer := 0;
			core8_pf1_virtio_pciconfig_access_structure_length_hwtcl    : integer := 0;
			core8_pf2_virtio_capability_present_hwtcl                   : integer := 0;
			core8_pf2_virtio_device_specific_cap_present_hwtcl          : integer := 0;
			core8_pf2_virtio_cmn_config_bar_indicator_hwtcl             : integer := 0;
			core8_pf2_virtio_cmn_config_bar_offset_hwtcl                : integer := 0;
			core8_pf2_virtio_cmn_config_structure_length_hwtcl          : integer := 0;
			core8_pf2_virtio_notification_bar_indicator_hwtcl           : integer := 0;
			core8_pf2_virtio_notification_bar_offset_hwtcl              : integer := 0;
			core8_pf2_virtio_notification_structure_length_hwtcl        : integer := 0;
			core8_pf2_virtio_notify_off_multiplier_hwtcl                : integer := 0;
			core8_pf2_virtio_isrstatus_bar_indicator_hwtcl              : integer := 0;
			core8_pf2_virtio_isrstatus_bar_offset_hwtcl                 : integer := 0;
			core8_pf2_virtio_isrstatus_structure_length_hwtcl           : integer := 0;
			core8_pf2_virtio_devspecific_bar_indicator_hwtcl            : integer := 0;
			core8_pf2_virtio_devspecific_bar_offset_hwtcl               : integer := 0;
			core8_pf2_virtio_devspecific_structure_length_hwtcl         : integer := 0;
			core8_pf2_virtio_pciconfig_access_bar_indicator_hwtcl       : integer := 0;
			core8_pf2_virtio_pciconfig_access_bar_offset_hwtcl          : integer := 0;
			core8_pf2_virtio_pciconfig_access_structure_length_hwtcl    : integer := 0;
			core8_pf3_virtio_capability_present_hwtcl                   : integer := 0;
			core8_pf3_virtio_device_specific_cap_present_hwtcl          : integer := 0;
			core8_pf3_virtio_cmn_config_bar_indicator_hwtcl             : integer := 0;
			core8_pf3_virtio_cmn_config_bar_offset_hwtcl                : integer := 0;
			core8_pf3_virtio_cmn_config_structure_length_hwtcl          : integer := 0;
			core8_pf3_virtio_notification_bar_indicator_hwtcl           : integer := 0;
			core8_pf3_virtio_notification_bar_offset_hwtcl              : integer := 0;
			core8_pf3_virtio_notification_structure_length_hwtcl        : integer := 0;
			core8_pf3_virtio_notify_off_multiplier_hwtcl                : integer := 0;
			core8_pf3_virtio_isrstatus_bar_indicator_hwtcl              : integer := 0;
			core8_pf3_virtio_isrstatus_bar_offset_hwtcl                 : integer := 0;
			core8_pf3_virtio_isrstatus_structure_length_hwtcl           : integer := 0;
			core8_pf3_virtio_devspecific_bar_indicator_hwtcl            : integer := 0;
			core8_pf3_virtio_devspecific_bar_offset_hwtcl               : integer := 0;
			core8_pf3_virtio_devspecific_structure_length_hwtcl         : integer := 0;
			core8_pf3_virtio_pciconfig_access_bar_indicator_hwtcl       : integer := 0;
			core8_pf3_virtio_pciconfig_access_bar_offset_hwtcl          : integer := 0;
			core8_pf3_virtio_pciconfig_access_structure_length_hwtcl    : integer := 0;
			core8_pf4_virtio_capability_present_hwtcl                   : integer := 0;
			core8_pf4_virtio_device_specific_cap_present_hwtcl          : integer := 0;
			core8_pf4_virtio_cmn_config_bar_indicator_hwtcl             : integer := 0;
			core8_pf4_virtio_cmn_config_bar_offset_hwtcl                : integer := 0;
			core8_pf4_virtio_cmn_config_structure_length_hwtcl          : integer := 0;
			core8_pf4_virtio_notification_bar_indicator_hwtcl           : integer := 0;
			core8_pf4_virtio_notification_bar_offset_hwtcl              : integer := 0;
			core8_pf4_virtio_notification_structure_length_hwtcl        : integer := 0;
			core8_pf4_virtio_notify_off_multiplier_hwtcl                : integer := 0;
			core8_pf4_virtio_isrstatus_bar_indicator_hwtcl              : integer := 0;
			core8_pf4_virtio_isrstatus_bar_offset_hwtcl                 : integer := 0;
			core8_pf4_virtio_isrstatus_structure_length_hwtcl           : integer := 0;
			core8_pf4_virtio_devspecific_bar_indicator_hwtcl            : integer := 0;
			core8_pf4_virtio_devspecific_bar_offset_hwtcl               : integer := 0;
			core8_pf4_virtio_devspecific_structure_length_hwtcl         : integer := 0;
			core8_pf4_virtio_pciconfig_access_bar_indicator_hwtcl       : integer := 0;
			core8_pf4_virtio_pciconfig_access_bar_offset_hwtcl          : integer := 0;
			core8_pf4_virtio_pciconfig_access_structure_length_hwtcl    : integer := 0;
			core8_pf5_virtio_capability_present_hwtcl                   : integer := 0;
			core8_pf5_virtio_device_specific_cap_present_hwtcl          : integer := 0;
			core8_pf5_virtio_cmn_config_bar_indicator_hwtcl             : integer := 0;
			core8_pf5_virtio_cmn_config_bar_offset_hwtcl                : integer := 0;
			core8_pf5_virtio_cmn_config_structure_length_hwtcl          : integer := 0;
			core8_pf5_virtio_notification_bar_indicator_hwtcl           : integer := 0;
			core8_pf5_virtio_notification_bar_offset_hwtcl              : integer := 0;
			core8_pf5_virtio_notification_structure_length_hwtcl        : integer := 0;
			core8_pf5_virtio_notify_off_multiplier_hwtcl                : integer := 0;
			core8_pf5_virtio_isrstatus_bar_indicator_hwtcl              : integer := 0;
			core8_pf5_virtio_isrstatus_bar_offset_hwtcl                 : integer := 0;
			core8_pf5_virtio_isrstatus_structure_length_hwtcl           : integer := 0;
			core8_pf5_virtio_devspecific_bar_indicator_hwtcl            : integer := 0;
			core8_pf5_virtio_devspecific_bar_offset_hwtcl               : integer := 0;
			core8_pf5_virtio_devspecific_structure_length_hwtcl         : integer := 0;
			core8_pf5_virtio_pciconfig_access_bar_indicator_hwtcl       : integer := 0;
			core8_pf5_virtio_pciconfig_access_bar_offset_hwtcl          : integer := 0;
			core8_pf5_virtio_pciconfig_access_structure_length_hwtcl    : integer := 0;
			core8_pf6_virtio_capability_present_hwtcl                   : integer := 0;
			core8_pf6_virtio_device_specific_cap_present_hwtcl          : integer := 0;
			core8_pf6_virtio_cmn_config_bar_indicator_hwtcl             : integer := 0;
			core8_pf6_virtio_cmn_config_bar_offset_hwtcl                : integer := 0;
			core8_pf6_virtio_cmn_config_structure_length_hwtcl          : integer := 0;
			core8_pf6_virtio_notification_bar_indicator_hwtcl           : integer := 0;
			core8_pf6_virtio_notification_bar_offset_hwtcl              : integer := 0;
			core8_pf6_virtio_notification_structure_length_hwtcl        : integer := 0;
			core8_pf6_virtio_notify_off_multiplier_hwtcl                : integer := 0;
			core8_pf6_virtio_isrstatus_bar_indicator_hwtcl              : integer := 0;
			core8_pf6_virtio_isrstatus_bar_offset_hwtcl                 : integer := 0;
			core8_pf6_virtio_isrstatus_structure_length_hwtcl           : integer := 0;
			core8_pf6_virtio_devspecific_bar_indicator_hwtcl            : integer := 0;
			core8_pf6_virtio_devspecific_bar_offset_hwtcl               : integer := 0;
			core8_pf6_virtio_devspecific_structure_length_hwtcl         : integer := 0;
			core8_pf6_virtio_pciconfig_access_bar_indicator_hwtcl       : integer := 0;
			core8_pf6_virtio_pciconfig_access_bar_offset_hwtcl          : integer := 0;
			core8_pf6_virtio_pciconfig_access_structure_length_hwtcl    : integer := 0;
			core8_pf7_virtio_capability_present_hwtcl                   : integer := 0;
			core8_pf7_virtio_device_specific_cap_present_hwtcl          : integer := 0;
			core8_pf7_virtio_cmn_config_bar_indicator_hwtcl             : integer := 0;
			core8_pf7_virtio_cmn_config_bar_offset_hwtcl                : integer := 0;
			core8_pf7_virtio_cmn_config_structure_length_hwtcl          : integer := 0;
			core8_pf7_virtio_notification_bar_indicator_hwtcl           : integer := 0;
			core8_pf7_virtio_notification_bar_offset_hwtcl              : integer := 0;
			core8_pf7_virtio_notification_structure_length_hwtcl        : integer := 0;
			core8_pf7_virtio_notify_off_multiplier_hwtcl                : integer := 0;
			core8_pf7_virtio_isrstatus_bar_indicator_hwtcl              : integer := 0;
			core8_pf7_virtio_isrstatus_bar_offset_hwtcl                 : integer := 0;
			core8_pf7_virtio_isrstatus_structure_length_hwtcl           : integer := 0;
			core8_pf7_virtio_devspecific_bar_indicator_hwtcl            : integer := 0;
			core8_pf7_virtio_devspecific_bar_offset_hwtcl               : integer := 0;
			core8_pf7_virtio_devspecific_structure_length_hwtcl         : integer := 0;
			core8_pf7_virtio_pciconfig_access_bar_indicator_hwtcl       : integer := 0;
			core8_pf7_virtio_pciconfig_access_bar_offset_hwtcl          : integer := 0;
			core8_pf7_virtio_pciconfig_access_structure_length_hwtcl    : integer := 0;
			core8_pf0vf_virtio_capability_present_hwtcl                 : integer := 0;
			core8_pf0vf_virtio_device_specific_cap_present_hwtcl        : integer := 0;
			core8_pf0vf_virtio_cmn_config_bar_indicator_hwtcl           : integer := 0;
			core8_pf0vf_virtio_cmn_config_bar_offset_hwtcl              : integer := 0;
			core8_pf0vf_virtio_cmn_config_structure_length_hwtcl        : integer := 0;
			core8_pf0vf_virtio_notification_bar_indicator_hwtcl         : integer := 0;
			core8_pf0vf_virtio_notification_bar_offset_hwtcl            : integer := 0;
			core8_pf0vf_virtio_notification_structure_length_hwtcl      : integer := 0;
			core8_pf0vf_virtio_notify_off_multiplier_hwtcl              : integer := 0;
			core8_pf0vf_virtio_isrstatus_bar_indicator_hwtcl            : integer := 0;
			core8_pf0vf_virtio_isrstatus_bar_offset_hwtcl               : integer := 0;
			core8_pf0vf_virtio_isrstatus_structure_length_hwtcl         : integer := 0;
			core8_pf0vf_virtio_devspecific_bar_indicator_hwtcl          : integer := 0;
			core8_pf0vf_virtio_devspecific_bar_offset_hwtcl             : integer := 0;
			core8_pf0vf_virtio_devspecific_structure_length_hwtcl       : integer := 0;
			core8_pf0vf_virtio_pciconfig_access_bar_indicator_hwtcl     : integer := 0;
			core8_pf0vf_virtio_pciconfig_access_bar_offset_hwtcl        : integer := 0;
			core8_pf0vf_virtio_pciconfig_access_structure_length_hwtcl  : integer := 0;
			core8_pf1vf_virtio_capability_present_hwtcl                 : integer := 0;
			core8_pf1vf_virtio_device_specific_cap_present_hwtcl        : integer := 0;
			core8_pf1vf_virtio_cmn_config_bar_indicator_hwtcl           : integer := 0;
			core8_pf1vf_virtio_cmn_config_bar_offset_hwtcl              : integer := 0;
			core8_pf1vf_virtio_cmn_config_structure_length_hwtcl        : integer := 0;
			core8_pf1vf_virtio_notification_bar_indicator_hwtcl         : integer := 0;
			core8_pf1vf_virtio_notification_bar_offset_hwtcl            : integer := 0;
			core8_pf1vf_virtio_notification_structure_length_hwtcl      : integer := 0;
			core8_pf1vf_virtio_notify_off_multiplier_hwtcl              : integer := 0;
			core8_pf1vf_virtio_isrstatus_bar_indicator_hwtcl            : integer := 0;
			core8_pf1vf_virtio_isrstatus_bar_offset_hwtcl               : integer := 0;
			core8_pf1vf_virtio_isrstatus_structure_length_hwtcl         : integer := 0;
			core8_pf1vf_virtio_devspecific_bar_indicator_hwtcl          : integer := 0;
			core8_pf1vf_virtio_devspecific_bar_offset_hwtcl             : integer := 0;
			core8_pf1vf_virtio_devspecific_structure_length_hwtcl       : integer := 0;
			core8_pf1vf_virtio_pciconfig_access_bar_indicator_hwtcl     : integer := 0;
			core8_pf1vf_virtio_pciconfig_access_bar_offset_hwtcl        : integer := 0;
			core8_pf1vf_virtio_pciconfig_access_structure_length_hwtcl  : integer := 0;
			core8_pf2vf_virtio_capability_present_hwtcl                 : integer := 0;
			core8_pf2vf_virtio_device_specific_cap_present_hwtcl        : integer := 0;
			core8_pf2vf_virtio_cmn_config_bar_indicator_hwtcl           : integer := 0;
			core8_pf2vf_virtio_cmn_config_bar_offset_hwtcl              : integer := 0;
			core8_pf2vf_virtio_cmn_config_structure_length_hwtcl        : integer := 0;
			core8_pf2vf_virtio_notification_bar_indicator_hwtcl         : integer := 0;
			core8_pf2vf_virtio_notification_bar_offset_hwtcl            : integer := 0;
			core8_pf2vf_virtio_notification_structure_length_hwtcl      : integer := 0;
			core8_pf2vf_virtio_notify_off_multiplier_hwtcl              : integer := 0;
			core8_pf2vf_virtio_isrstatus_bar_indicator_hwtcl            : integer := 0;
			core8_pf2vf_virtio_isrstatus_bar_offset_hwtcl               : integer := 0;
			core8_pf2vf_virtio_isrstatus_structure_length_hwtcl         : integer := 0;
			core8_pf2vf_virtio_devspecific_bar_indicator_hwtcl          : integer := 0;
			core8_pf2vf_virtio_devspecific_bar_offset_hwtcl             : integer := 0;
			core8_pf2vf_virtio_devspecific_structure_length_hwtcl       : integer := 0;
			core8_pf2vf_virtio_pciconfig_access_bar_indicator_hwtcl     : integer := 0;
			core8_pf2vf_virtio_pciconfig_access_bar_offset_hwtcl        : integer := 0;
			core8_pf2vf_virtio_pciconfig_access_structure_length_hwtcl  : integer := 0;
			core8_pf3vf_virtio_capability_present_hwtcl                 : integer := 0;
			core8_pf3vf_virtio_device_specific_cap_present_hwtcl        : integer := 0;
			core8_pf3vf_virtio_cmn_config_bar_indicator_hwtcl           : integer := 0;
			core8_pf3vf_virtio_cmn_config_bar_offset_hwtcl              : integer := 0;
			core8_pf3vf_virtio_cmn_config_structure_length_hwtcl        : integer := 0;
			core8_pf3vf_virtio_notification_bar_indicator_hwtcl         : integer := 0;
			core8_pf3vf_virtio_notification_bar_offset_hwtcl            : integer := 0;
			core8_pf3vf_virtio_notification_structure_length_hwtcl      : integer := 0;
			core8_pf3vf_virtio_notify_off_multiplier_hwtcl              : integer := 0;
			core8_pf3vf_virtio_isrstatus_bar_indicator_hwtcl            : integer := 0;
			core8_pf3vf_virtio_isrstatus_bar_offset_hwtcl               : integer := 0;
			core8_pf3vf_virtio_isrstatus_structure_length_hwtcl         : integer := 0;
			core8_pf3vf_virtio_devspecific_bar_indicator_hwtcl          : integer := 0;
			core8_pf3vf_virtio_devspecific_bar_offset_hwtcl             : integer := 0;
			core8_pf3vf_virtio_devspecific_structure_length_hwtcl       : integer := 0;
			core8_pf3vf_virtio_pciconfig_access_bar_indicator_hwtcl     : integer := 0;
			core8_pf3vf_virtio_pciconfig_access_bar_offset_hwtcl        : integer := 0;
			core8_pf3vf_virtio_pciconfig_access_structure_length_hwtcl  : integer := 0;
			core8_pf4vf_virtio_capability_present_hwtcl                 : integer := 0;
			core8_pf4vf_virtio_device_specific_cap_present_hwtcl        : integer := 0;
			core8_pf4vf_virtio_cmn_config_bar_indicator_hwtcl           : integer := 0;
			core8_pf4vf_virtio_cmn_config_bar_offset_hwtcl              : integer := 0;
			core8_pf4vf_virtio_cmn_config_structure_length_hwtcl        : integer := 0;
			core8_pf4vf_virtio_notification_bar_indicator_hwtcl         : integer := 0;
			core8_pf4vf_virtio_notification_bar_offset_hwtcl            : integer := 0;
			core8_pf4vf_virtio_notification_structure_length_hwtcl      : integer := 0;
			core8_pf4vf_virtio_notify_off_multiplier_hwtcl              : integer := 0;
			core8_pf4vf_virtio_isrstatus_bar_indicator_hwtcl            : integer := 0;
			core8_pf4vf_virtio_isrstatus_bar_offset_hwtcl               : integer := 0;
			core8_pf4vf_virtio_isrstatus_structure_length_hwtcl         : integer := 0;
			core8_pf4vf_virtio_devspecific_bar_indicator_hwtcl          : integer := 0;
			core8_pf4vf_virtio_devspecific_bar_offset_hwtcl             : integer := 0;
			core8_pf4vf_virtio_devspecific_structure_length_hwtcl       : integer := 0;
			core8_pf4vf_virtio_pciconfig_access_bar_indicator_hwtcl     : integer := 0;
			core8_pf4vf_virtio_pciconfig_access_bar_offset_hwtcl        : integer := 0;
			core8_pf4vf_virtio_pciconfig_access_structure_length_hwtcl  : integer := 0;
			core8_pf5vf_virtio_capability_present_hwtcl                 : integer := 0;
			core8_pf5vf_virtio_device_specific_cap_present_hwtcl        : integer := 0;
			core8_pf5vf_virtio_cmn_config_bar_indicator_hwtcl           : integer := 0;
			core8_pf5vf_virtio_cmn_config_bar_offset_hwtcl              : integer := 0;
			core8_pf5vf_virtio_cmn_config_structure_length_hwtcl        : integer := 0;
			core8_pf5vf_virtio_notification_bar_indicator_hwtcl         : integer := 0;
			core8_pf5vf_virtio_notification_bar_offset_hwtcl            : integer := 0;
			core8_pf5vf_virtio_notification_structure_length_hwtcl      : integer := 0;
			core8_pf5vf_virtio_notify_off_multiplier_hwtcl              : integer := 0;
			core8_pf5vf_virtio_isrstatus_bar_indicator_hwtcl            : integer := 0;
			core8_pf5vf_virtio_isrstatus_bar_offset_hwtcl               : integer := 0;
			core8_pf5vf_virtio_isrstatus_structure_length_hwtcl         : integer := 0;
			core8_pf5vf_virtio_devspecific_bar_indicator_hwtcl          : integer := 0;
			core8_pf5vf_virtio_devspecific_bar_offset_hwtcl             : integer := 0;
			core8_pf5vf_virtio_devspecific_structure_length_hwtcl       : integer := 0;
			core8_pf5vf_virtio_pciconfig_access_bar_indicator_hwtcl     : integer := 0;
			core8_pf5vf_virtio_pciconfig_access_bar_offset_hwtcl        : integer := 0;
			core8_pf5vf_virtio_pciconfig_access_structure_length_hwtcl  : integer := 0;
			core8_pf6vf_virtio_capability_present_hwtcl                 : integer := 0;
			core8_pf6vf_virtio_device_specific_cap_present_hwtcl        : integer := 0;
			core8_pf6vf_virtio_cmn_config_bar_indicator_hwtcl           : integer := 0;
			core8_pf6vf_virtio_cmn_config_bar_offset_hwtcl              : integer := 0;
			core8_pf6vf_virtio_cmn_config_structure_length_hwtcl        : integer := 0;
			core8_pf6vf_virtio_notification_bar_indicator_hwtcl         : integer := 0;
			core8_pf6vf_virtio_notification_bar_offset_hwtcl            : integer := 0;
			core8_pf6vf_virtio_notification_structure_length_hwtcl      : integer := 0;
			core8_pf6vf_virtio_notify_off_multiplier_hwtcl              : integer := 0;
			core8_pf6vf_virtio_isrstatus_bar_indicator_hwtcl            : integer := 0;
			core8_pf6vf_virtio_isrstatus_bar_offset_hwtcl               : integer := 0;
			core8_pf6vf_virtio_isrstatus_structure_length_hwtcl         : integer := 0;
			core8_pf6vf_virtio_devspecific_bar_indicator_hwtcl          : integer := 0;
			core8_pf6vf_virtio_devspecific_bar_offset_hwtcl             : integer := 0;
			core8_pf6vf_virtio_devspecific_structure_length_hwtcl       : integer := 0;
			core8_pf6vf_virtio_pciconfig_access_bar_indicator_hwtcl     : integer := 0;
			core8_pf6vf_virtio_pciconfig_access_bar_offset_hwtcl        : integer := 0;
			core8_pf6vf_virtio_pciconfig_access_structure_length_hwtcl  : integer := 0;
			core8_pf7vf_virtio_capability_present_hwtcl                 : integer := 0;
			core8_pf7vf_virtio_device_specific_cap_present_hwtcl        : integer := 0;
			core8_pf7vf_virtio_cmn_config_bar_indicator_hwtcl           : integer := 0;
			core8_pf7vf_virtio_cmn_config_bar_offset_hwtcl              : integer := 0;
			core8_pf7vf_virtio_cmn_config_structure_length_hwtcl        : integer := 0;
			core8_pf7vf_virtio_notification_bar_indicator_hwtcl         : integer := 0;
			core8_pf7vf_virtio_notification_bar_offset_hwtcl            : integer := 0;
			core8_pf7vf_virtio_notification_structure_length_hwtcl      : integer := 0;
			core8_pf7vf_virtio_notify_off_multiplier_hwtcl              : integer := 0;
			core8_pf7vf_virtio_isrstatus_bar_indicator_hwtcl            : integer := 0;
			core8_pf7vf_virtio_isrstatus_bar_offset_hwtcl               : integer := 0;
			core8_pf7vf_virtio_isrstatus_structure_length_hwtcl         : integer := 0;
			core8_pf7vf_virtio_devspecific_bar_indicator_hwtcl          : integer := 0;
			core8_pf7vf_virtio_devspecific_bar_offset_hwtcl             : integer := 0;
			core8_pf7vf_virtio_devspecific_structure_length_hwtcl       : integer := 0;
			core8_pf7vf_virtio_pciconfig_access_bar_indicator_hwtcl     : integer := 0;
			core8_pf7vf_virtio_pciconfig_access_bar_offset_hwtcl        : integer := 0;
			core8_pf7vf_virtio_pciconfig_access_structure_length_hwtcl  : integer := 0;
			core8_pf_ceb_pointer_addr_hwtcl                             : integer := 0;
			core8_vf_ceb_pointer_addr_hwtcl                             : integer := 0;
			core16_payload_width_integer_hwtcl                          : integer := 512;
			core16_hdr_width_integer_hwtcl                              : integer := 256;
			core16_pfx_width_integer_hwtcl                              : integer := 64;
			core16_double_width_integer_hwtcl                           : integer := 1;
			core16_empty_width_integer_hwtcl                            : integer := 2;
			core16_use_ast_parity_hwtcl                                 : integer := 0;
			core16_en_256s_to_512s_adp_hwtcl                            : integer := 0;
			core8_payload_width_integer_hwtcl                           : integer := 256;
			core8_hdr_width_integer_hwtcl                               : integer := 128;
			core8_double_width_integer_hwtcl                            : integer := 1;
			core8_pfx_width_integer_hwtcl                               : integer := 32;
			core8_empty_width_integer_hwtcl                             : integer := 3;
			core8_use_ast_parity_hwtcl                                  : integer := 0;
			core8_en_256s_to_512s_adp_hwtcl                             : integer := 0;
			core4_0_payload_width_integer_hwtcl                         : integer := 128;
			core4_0_hdr_width_integer_hwtcl                             : integer := 128;
			core4_0_double_width_integer_hwtcl                          : integer := 1;
			core4_0_pfx_width_integer_hwtcl                             : integer := 32;
			core4_0_empty_width_integer_hwtcl                           : integer := 2;
			core4_0_use_ast_parity_hwtcl                                : integer := 0;
			core4_1_payload_width_integer_hwtcl                         : integer := 128;
			core4_1_hdr_width_integer_hwtcl                             : integer := 128;
			core4_1_double_width_integer_hwtcl                          : integer := 1;
			core4_1_pfx_width_integer_hwtcl                             : integer := 32;
			core4_1_empty_width_integer_hwtcl                           : integer := 2;
			core4_1_use_ast_parity_hwtcl                                : integer := 0
		);
		port (
			p0_rx_st_ready_i                    : in  std_logic                                                          := 'X';             -- ready
			p0_rx_st_sop_o                      : out std_logic_vector((core16_double_width_integer_hwtcl*1)-1 downto 0);                    -- startofpacket
			p0_rx_st_eop_o                      : out std_logic_vector((core16_double_width_integer_hwtcl*1)-1 downto 0);                    -- endofpacket
			p0_rx_st_data_o                     : out std_logic_vector(core16_payload_width_integer_hwtcl-1 downto 0);                       -- data
			p0_rx_st_valid_o                    : out std_logic_vector((core16_double_width_integer_hwtcl*1)-1 downto 0);                    -- valid
			p0_rx_st_empty_o                    : out std_logic_vector(core16_empty_width_integer_hwtcl-1 downto 0);                         -- empty
			p0_rx_st_hdr_o                      : out std_logic_vector(core16_hdr_width_integer_hwtcl-1 downto 0);                           -- rx_st_hdr
			p0_rx_st_tlp_prfx_o                 : out std_logic_vector(core16_pfx_width_integer_hwtcl-1 downto 0);                           -- rx_st_tlp_prfx
			p0_rx_st_bar_range_o                : out std_logic_vector((core16_double_width_integer_hwtcl*3)-1 downto 0);                    -- rx_st_bar_range
			p0_rx_st_tlp_abort_o                : out std_logic_vector((core16_double_width_integer_hwtcl*1)-1 downto 0);                    -- rx_st_tlp_abort
			p0_rx_par_err_o                     : out std_logic;                                                                             -- rx_par_err
			p0_tx_st_sop_i                      : in  std_logic_vector((core16_double_width_integer_hwtcl*1)-1 downto 0) := (others => 'X'); -- startofpacket
			p0_tx_st_eop_i                      : in  std_logic_vector((core16_double_width_integer_hwtcl*1)-1 downto 0) := (others => 'X'); -- endofpacket
			p0_tx_st_data_i                     : in  std_logic_vector(core16_payload_width_integer_hwtcl-1 downto 0)    := (others => 'X'); -- data
			p0_tx_st_valid_i                    : in  std_logic_vector((core16_double_width_integer_hwtcl*1)-1 downto 0) := (others => 'X'); -- valid
			p0_tx_st_err_i                      : in  std_logic_vector((core16_double_width_integer_hwtcl*1)-1 downto 0) := (others => 'X'); -- error
			p0_tx_st_ready_o                    : out std_logic;                                                                             -- ready
			p0_tx_st_hdr_i                      : in  std_logic_vector(core16_hdr_width_integer_hwtcl-1 downto 0)        := (others => 'X'); -- tx_st_hdr
			p0_tx_st_tlp_prfx_i                 : in  std_logic_vector(core16_pfx_width_integer_hwtcl-1 downto 0)        := (others => 'X'); -- tx_st_tlp_prfx
			p0_tx_par_err_o                     : out std_logic;                                                                             -- tx_par_err
			p0_tx_cdts_limit_o                  : out std_logic_vector(15 downto 0);                                                         -- tx_cdts_type
			p0_tx_cdts_limit_tdm_idx_o          : out std_logic_vector(2 downto 0);                                                          -- tx_data_cdts_consumed
			p0_rx_buffer_limit_i                : in  std_logic_vector(11 downto 0)                                      := (others => 'X'); -- rx_np_buffer_limit
			p0_rx_buffer_limit_tdm_idx_i        : in  std_logic_vector(1 downto 0)                                       := (others => 'X'); -- rx_p_buffer_limit
			p0_tl_cfg_func_o                    : out std_logic_vector(2 downto 0);                                                          -- tl_cfg_func
			p0_tl_cfg_add_o                     : out std_logic_vector(4 downto 0);                                                          -- tl_cfg_add
			p0_tl_cfg_ctl_o                     : out std_logic_vector(15 downto 0);                                                         -- tl_cfg_ctl
			p0_dl_timer_update_o                : out std_logic;                                                                             -- dl_timer_update
			p0_flr_rcvd_pf_o                    : out std_logic_vector(7 downto 0);                                                          -- flr_rcvd_pf
			p0_flr_completed_pf_i               : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- flr_completed_pf
			p0_reset_status_n                   : out std_logic;                                                                             -- reset_n
			p0_pin_perst_n                      : out std_logic;                                                                             -- reset_n
			p0_cpl_timeout_avmm_clk_i           : in  std_logic                                                          := 'X';             -- clk
			p0_cpl_timeout_avmm_address_i       : in  std_logic_vector(2 downto 0)                                       := (others => 'X'); -- address
			p0_cpl_timeout_avmm_read_i          : in  std_logic                                                          := 'X';             -- read
			p0_cpl_timeout_avmm_readdata_o      : out std_logic_vector(7 downto 0);                                                          -- readdata
			p0_cpl_timeout_avmm_readdatavalid_o : out std_logic;                                                                             -- readdatavalid
			p0_cpl_timeout_avmm_write_i         : in  std_logic                                                          := 'X';             -- write
			p0_cpl_timeout_avmm_writedata_i     : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- writedata
			p0_cpl_timeout_waitrequest_o        : out std_logic;                                                                             -- waitrequest
			p0_cpl_timeout_o                    : out std_logic;                                                                             -- cpl_to
			p0_link_up_o                        : out std_logic;                                                                             -- link_up
			p0_dl_up_o                          : out std_logic;                                                                             -- dl_up
			p0_surprise_down_err_o              : out std_logic;                                                                             -- surprise_down_err
			p0_ltssm_state_o                    : out std_logic_vector(5 downto 0);                                                          -- ltssmstate
			p0_app_err_info_i                   : in  std_logic_vector(12 downto 0)                                      := (others => 'X'); -- err_info
			p0_app_err_valid_i                  : in  std_logic                                                          := 'X';             -- err_valid
			p0_app_err_hdr_i                    : in  std_logic_vector(31 downto 0)                                      := (others => 'X'); -- err_hdr
			p0_serr_out_o                       : out std_logic;                                                                             -- serr_out
			p0_hip_enter_err_mode_o             : out std_logic;                                                                             -- hip_enter_err_mode
			rx_n_in0                            : in  std_logic                                                          := 'X';             -- rx_n_in0
			rx_n_in1                            : in  std_logic                                                          := 'X';             -- rx_n_in1
			rx_n_in2                            : in  std_logic                                                          := 'X';             -- rx_n_in2
			rx_n_in3                            : in  std_logic                                                          := 'X';             -- rx_n_in3
			rx_n_in4                            : in  std_logic                                                          := 'X';             -- rx_n_in4
			rx_n_in5                            : in  std_logic                                                          := 'X';             -- rx_n_in5
			rx_n_in6                            : in  std_logic                                                          := 'X';             -- rx_n_in6
			rx_n_in7                            : in  std_logic                                                          := 'X';             -- rx_n_in7
			rx_n_in8                            : in  std_logic                                                          := 'X';             -- rx_n_in8
			rx_n_in9                            : in  std_logic                                                          := 'X';             -- rx_n_in9
			rx_n_in10                           : in  std_logic                                                          := 'X';             -- rx_n_in10
			rx_n_in11                           : in  std_logic                                                          := 'X';             -- rx_n_in11
			rx_n_in12                           : in  std_logic                                                          := 'X';             -- rx_n_in12
			rx_n_in13                           : in  std_logic                                                          := 'X';             -- rx_n_in13
			rx_n_in14                           : in  std_logic                                                          := 'X';             -- rx_n_in14
			rx_n_in15                           : in  std_logic                                                          := 'X';             -- rx_n_in15
			rx_p_in0                            : in  std_logic                                                          := 'X';             -- rx_p_in0
			rx_p_in1                            : in  std_logic                                                          := 'X';             -- rx_p_in1
			rx_p_in2                            : in  std_logic                                                          := 'X';             -- rx_p_in2
			rx_p_in3                            : in  std_logic                                                          := 'X';             -- rx_p_in3
			rx_p_in4                            : in  std_logic                                                          := 'X';             -- rx_p_in4
			rx_p_in5                            : in  std_logic                                                          := 'X';             -- rx_p_in5
			rx_p_in6                            : in  std_logic                                                          := 'X';             -- rx_p_in6
			rx_p_in7                            : in  std_logic                                                          := 'X';             -- rx_p_in7
			rx_p_in8                            : in  std_logic                                                          := 'X';             -- rx_p_in8
			rx_p_in9                            : in  std_logic                                                          := 'X';             -- rx_p_in9
			rx_p_in10                           : in  std_logic                                                          := 'X';             -- rx_p_in10
			rx_p_in11                           : in  std_logic                                                          := 'X';             -- rx_p_in11
			rx_p_in12                           : in  std_logic                                                          := 'X';             -- rx_p_in12
			rx_p_in13                           : in  std_logic                                                          := 'X';             -- rx_p_in13
			rx_p_in14                           : in  std_logic                                                          := 'X';             -- rx_p_in14
			rx_p_in15                           : in  std_logic                                                          := 'X';             -- rx_p_in15
			tx_n_out0                           : out std_logic;                                                                             -- tx_n_out0
			tx_n_out1                           : out std_logic;                                                                             -- tx_n_out1
			tx_n_out2                           : out std_logic;                                                                             -- tx_n_out2
			tx_n_out3                           : out std_logic;                                                                             -- tx_n_out3
			tx_n_out4                           : out std_logic;                                                                             -- tx_n_out4
			tx_n_out5                           : out std_logic;                                                                             -- tx_n_out5
			tx_n_out6                           : out std_logic;                                                                             -- tx_n_out6
			tx_n_out7                           : out std_logic;                                                                             -- tx_n_out7
			tx_n_out8                           : out std_logic;                                                                             -- tx_n_out8
			tx_n_out9                           : out std_logic;                                                                             -- tx_n_out9
			tx_n_out10                          : out std_logic;                                                                             -- tx_n_out10
			tx_n_out11                          : out std_logic;                                                                             -- tx_n_out11
			tx_n_out12                          : out std_logic;                                                                             -- tx_n_out12
			tx_n_out13                          : out std_logic;                                                                             -- tx_n_out13
			tx_n_out14                          : out std_logic;                                                                             -- tx_n_out14
			tx_n_out15                          : out std_logic;                                                                             -- tx_n_out15
			tx_p_out0                           : out std_logic;                                                                             -- tx_p_out0
			tx_p_out1                           : out std_logic;                                                                             -- tx_p_out1
			tx_p_out2                           : out std_logic;                                                                             -- tx_p_out2
			tx_p_out3                           : out std_logic;                                                                             -- tx_p_out3
			tx_p_out4                           : out std_logic;                                                                             -- tx_p_out4
			tx_p_out5                           : out std_logic;                                                                             -- tx_p_out5
			tx_p_out6                           : out std_logic;                                                                             -- tx_p_out6
			tx_p_out7                           : out std_logic;                                                                             -- tx_p_out7
			tx_p_out8                           : out std_logic;                                                                             -- tx_p_out8
			tx_p_out9                           : out std_logic;                                                                             -- tx_p_out9
			tx_p_out10                          : out std_logic;                                                                             -- tx_p_out10
			tx_p_out11                          : out std_logic;                                                                             -- tx_p_out11
			tx_p_out12                          : out std_logic;                                                                             -- tx_p_out12
			tx_p_out13                          : out std_logic;                                                                             -- tx_p_out13
			tx_p_out14                          : out std_logic;                                                                             -- tx_p_out14
			tx_p_out15                          : out std_logic;                                                                             -- tx_p_out15
			coreclkout_hip                      : out std_logic;                                                                             -- clk
			refclk0                             : in  std_logic                                                          := 'X';             -- clk
			refclk1                             : in  std_logic                                                          := 'X';             -- clk
			pin_perst_n                         : in  std_logic                                                          := 'X';             -- reset_n
			ninit_done                          : in  std_logic                                                          := 'X';             -- reset
			dummy_user_avmm_rst                 : in  std_logic                                                          := 'X';             -- reset
			p0_rx_st_vf_active_o                : out std_logic_vector(1 downto 0);                                                          -- rx_st_vf_active
			p0_rx_st_func_num_o                 : out std_logic_vector(5 downto 0);                                                          -- rx_st_func_num
			p0_rx_st_vf_num_o                   : out std_logic_vector(21 downto 0);                                                         -- rx_st_vf_num
			p0_rx_st_data_par_o                 : out std_logic_vector(63 downto 0);                                                         -- rx_st_data_parity
			p0_rx_st_hdr_par_o                  : out std_logic_vector(31 downto 0);                                                         -- rx_st_hdr_parity
			p0_rx_st_tlp_prfx_par_o             : out std_logic_vector(7 downto 0);                                                          -- rx_st_pfx_parity
			p0_tx_st_data_par_i                 : in  std_logic_vector(63 downto 0)                                      := (others => 'X'); -- tx_st_data_parity
			p0_tx_st_hdr_par_i                  : in  std_logic_vector(31 downto 0)                                      := (others => 'X'); -- tx_st_hdr_parity
			p0_tx_st_tlp_prfx_par_i             : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- tx_st_pfx_parity
			p0_vf_err_ur_posted_s0_o            : out std_logic;                                                                             -- vf_err_ur_posted_s0
			p0_vf_err_ur_posted_s1_o            : out std_logic;                                                                             -- vf_err_ur_posted_s1
			p0_vf_err_ur_posted_s2_o            : out std_logic;                                                                             -- vf_err_ur_posted_s2
			p0_vf_err_ur_posted_s3_o            : out std_logic;                                                                             -- vf_err_ur_posted_s3
			p0_vf_err_func_num_s0_o             : out std_logic_vector(2 downto 0);                                                          -- vf_err_func_num_s0
			p0_vf_err_func_num_s1_o             : out std_logic_vector(2 downto 0);                                                          -- vf_err_func_num_s1
			p0_vf_err_func_num_s2_o             : out std_logic_vector(2 downto 0);                                                          -- vf_err_func_num_s2
			p0_vf_err_func_num_s3_o             : out std_logic_vector(2 downto 0);                                                          -- vf_err_func_num_s3
			p0_vf_err_ca_postedreq_s0_o         : out std_logic;                                                                             -- vf_err_ca_postedreq_s0
			p0_vf_err_ca_postedreq_s1_o         : out std_logic;                                                                             -- vf_err_ca_postedreq_s1
			p0_vf_err_ca_postedreq_s2_o         : out std_logic;                                                                             -- vf_err_ca_postedreq_s2
			p0_vf_err_ca_postedreq_s3_o         : out std_logic;                                                                             -- vf_err_ca_postedreq_s3
			p0_vf_err_vf_num_s0_o               : out std_logic_vector(10 downto 0);                                                         -- vf_err_vf_num_s0
			p0_vf_err_vf_num_s1_o               : out std_logic_vector(10 downto 0);                                                         -- vf_err_vf_num_s1
			p0_vf_err_vf_num_s2_o               : out std_logic_vector(10 downto 0);                                                         -- vf_err_vf_num_s2
			p0_vf_err_vf_num_s3_o               : out std_logic_vector(10 downto 0);                                                         -- vf_err_vf_num_s3
			p0_vf_err_poisonedwrreq_s0_o        : out std_logic;                                                                             -- poisonedwrreq_s0
			p0_vf_err_poisonedwrreq_s1_o        : out std_logic;                                                                             -- poisonedwrreq_s1
			p0_vf_err_poisonedwrreq_s2_o        : out std_logic;                                                                             -- poisonedwrreq_s2
			p0_vf_err_poisonedwrreq_s3_o        : out std_logic;                                                                             -- poisonedwrreq_s3
			p0_vf_err_poisonedcompl_s0_o        : out std_logic;                                                                             -- poisonedcompl_s0
			p0_vf_err_poisonedcompl_s1_o        : out std_logic;                                                                             -- poisonedcompl_s1
			p0_vf_err_poisonedcompl_s2_o        : out std_logic;                                                                             -- poisonedcompl_s2
			p0_vf_err_poisonedcompl_s3_o        : out std_logic;                                                                             -- poisonedcompl_s3
			p0_user_vfnonfatalmsg_func_num_i    : in  std_logic_vector(2 downto 0)                                       := (others => 'X'); -- user_vfnonfatalmsg_func_num
			p0_user_vfnonfatalmsg_vfnum_i       : in  std_logic_vector(10 downto 0)                                      := (others => 'X'); -- user_vfnonfatalmsg_vfnum
			p0_user_sent_vfnonfatalmsg_i        : in  std_logic                                                          := 'X';             -- user_sent_vfnonfatalmsg
			p0_vf_err_overflow_o                : out std_logic;                                                                             -- vf_err_overflow
			p0_flr_rcvd_vf_o                    : out std_logic;                                                                             -- flr_rcvd_vf
			p0_flr_rcvd_pf_num_o                : out std_logic_vector(2 downto 0);                                                          -- flr_rcvd_pf_num
			p0_flr_rcvd_vf_num_o                : out std_logic_vector(10 downto 0);                                                         -- flr_rcvd_vf_num
			p0_flr_completed_vf_i               : in  std_logic                                                          := 'X';             -- flr_completed_vf
			p0_flr_completed_pf_num_i           : in  std_logic_vector(2 downto 0)                                       := (others => 'X'); -- flr_completed_pf_num
			p0_flr_completed_vf_num_i           : in  std_logic_vector(10 downto 0)                                      := (others => 'X'); -- flr_completed_vf_num
			p0_pld_gp_ctrl_o                    : out std_logic_vector(7 downto 0);                                                          -- pld_gp_ctrl
			p0_pld_gp_status_i                  : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- pld_gp_status
			p0_pld_in_use_o                     : out std_logic;                                                                             -- pld_in_use
			p0_user_mode_to_pld_o               : out std_logic;                                                                             -- user_mode_to_pld
			p0_virtio_pcicfg_vfaccess_o         : out std_logic;                                                                             -- virtio_pcicfg_vfaccess
			p0_virtio_pcicfg_vfnum_o            : out std_logic_vector(10 downto 0);                                                         -- virtio_pcicfg_vfnum
			p0_virtio_pcicfg_pfnum_o            : out std_logic_vector(2 downto 0);                                                          -- virtio_pcicfg_pfnum
			p0_virtio_pcicfg_bar_o              : out std_logic_vector(7 downto 0);                                                          -- virtio_pcicfg_bar
			p0_virtio_pcicfg_length_o           : out std_logic_vector(31 downto 0);                                                         -- virtio_pcicfg_length
			p0_virtio_pcicfg_baroffset_o        : out std_logic_vector(31 downto 0);                                                         -- virtio_pcicfg_baroffset
			p0_virtio_pcicfg_cfgdata_o          : out std_logic_vector(31 downto 0);                                                         -- virtio_pcicfg_cfgdata
			p0_virtio_pcicfg_cfgwr_o            : out std_logic;                                                                             -- virtio_pcicfg_cfgwr
			p0_virtio_pcicfg_cfgrd_o            : out std_logic;                                                                             -- virtio_pcicfg_cfgrd
			p0_virtio_pcicfg_appvfnum_i         : in  std_logic_vector(10 downto 0)                                      := (others => 'X'); -- virtio_pcicfg_appvfnum
			p0_virtio_pcicfg_apppfnum_i         : in  std_logic_vector(2 downto 0)                                       := (others => 'X'); -- virtio_pcicfg_apppfnum
			p0_virtio_pcicfg_rdack_i            : in  std_logic                                                          := 'X';             -- virtio_pcicfg_rdack
			p0_virtio_pcicfg_rdbe_i             : in  std_logic_vector(3 downto 0)                                       := (others => 'X'); -- virtio_pcicfg_rdbe
			p0_virtio_pcicfg_data_i             : in  std_logic_vector(31 downto 0)                                      := (others => 'X'); -- virtio_pcicfg_data
			p1_rx_st_ready_i                    : in  std_logic                                                          := 'X';             -- ready
			p1_rx_st_sop_o                      : out std_logic_vector(0 downto 0);                                                          -- startofpacket
			p1_rx_st_eop_o                      : out std_logic_vector(0 downto 0);                                                          -- endofpacket
			p1_rx_st_data_o                     : out std_logic_vector(255 downto 0);                                                        -- data
			p1_rx_st_valid_o                    : out std_logic_vector(0 downto 0);                                                          -- valid
			p1_rx_st_empty_o                    : out std_logic_vector(2 downto 0);                                                          -- empty
			p1_rx_st_vf_active_o                : out std_logic_vector(0 downto 0);                                                          -- rx_st_vf_active
			p1_rx_st_func_num_o                 : out std_logic_vector(2 downto 0);                                                          -- rx_st_func_num
			p1_rx_st_vf_num_o                   : out std_logic_vector(10 downto 0);                                                         -- rx_st_vf_num
			p1_rx_st_hdr_o                      : out std_logic_vector(127 downto 0);                                                        -- rx_st_hdr
			p1_rx_st_tlp_prfx_o                 : out std_logic_vector(31 downto 0);                                                         -- rx_st_tlp_prfx
			p1_rx_st_bar_range_o                : out std_logic_vector(2 downto 0);                                                          -- rx_st_bar_range
			p1_rx_st_tlp_abort_o                : out std_logic_vector(0 downto 0);                                                          -- rx_st_tlp_abort
			p1_rx_par_err_o                     : out std_logic;                                                                             -- rx_par_err
			p1_tx_st_sop_i                      : in  std_logic_vector(0 downto 0)                                       := (others => 'X'); -- startofpacket
			p1_tx_st_eop_i                      : in  std_logic_vector(0 downto 0)                                       := (others => 'X'); -- endofpacket
			p1_tx_st_data_i                     : in  std_logic_vector(255 downto 0)                                     := (others => 'X'); -- data
			p1_tx_st_valid_i                    : in  std_logic_vector(0 downto 0)                                       := (others => 'X'); -- valid
			p1_tx_st_err_i                      : in  std_logic_vector(0 downto 0)                                       := (others => 'X'); -- error
			p1_tx_st_ready_o                    : out std_logic;                                                                             -- ready
			p1_tx_st_hdr_i                      : in  std_logic_vector(127 downto 0)                                     := (others => 'X'); -- tx_st_hdr
			p1_tx_st_tlp_prfx_i                 : in  std_logic_vector(31 downto 0)                                      := (others => 'X'); -- tx_st_tlp_prfx
			p1_tx_par_err_o                     : out std_logic;                                                                             -- tx_par_err
			p1_tx_cdts_limit_o                  : out std_logic_vector(15 downto 0);                                                         -- tx_cdts_type
			p1_tx_cdts_limit_tdm_idx_o          : out std_logic_vector(2 downto 0);                                                          -- tx_data_cdts_consumed
			p1_rx_buffer_limit_i                : in  std_logic_vector(11 downto 0)                                      := (others => 'X'); -- rx_np_buffer_limit
			p1_rx_buffer_limit_tdm_idx_i        : in  std_logic_vector(1 downto 0)                                       := (others => 'X'); -- rx_p_buffer_limit
			p1_rx_st_data_par_o                 : out std_logic_vector(31 downto 0);                                                         -- rx_st_data_parity
			p1_rx_st_hdr_par_o                  : out std_logic_vector(15 downto 0);                                                         -- rx_st_hdr_parity
			p1_rx_st_tlp_prfx_par_o             : out std_logic_vector(3 downto 0);                                                          -- rx_st_pfx_parity
			p1_tx_st_data_par_i                 : in  std_logic_vector(31 downto 0)                                      := (others => 'X'); -- tx_st_data_parity
			p1_tx_st_hdr_par_i                  : in  std_logic_vector(15 downto 0)                                      := (others => 'X'); -- tx_st_hdr_parity
			p1_tx_st_tlp_prfx_par_i             : in  std_logic_vector(3 downto 0)                                       := (others => 'X'); -- tx_st_pfx_parity
			p1_tl_cfg_func_o                    : out std_logic_vector(2 downto 0);                                                          -- tl_cfg_func
			p1_tl_cfg_add_o                     : out std_logic_vector(4 downto 0);                                                          -- tl_cfg_add
			p1_tl_cfg_ctl_o                     : out std_logic_vector(15 downto 0);                                                         -- tl_cfg_ctl
			p1_dl_timer_update_o                : out std_logic;                                                                             -- dl_timer_update
			p1_vf_err_ur_posted_s0_o            : out std_logic;                                                                             -- vf_err_ur_posted_s0
			p1_vf_err_ur_posted_s1_o            : out std_logic;                                                                             -- vf_err_ur_posted_s1
			p1_vf_err_func_num_s0_o             : out std_logic_vector(2 downto 0);                                                          -- vf_err_func_num_s0
			p1_vf_err_func_num_s1_o             : out std_logic_vector(2 downto 0);                                                          -- vf_err_func_num_s1
			p1_vf_err_ca_postedreq_s0_o         : out std_logic;                                                                             -- vf_err_ca_postedreq_s0
			p1_vf_err_ca_postedreq_s1_o         : out std_logic;                                                                             -- vf_err_ca_postedreq_s1
			p1_vf_err_vf_num_s0_o               : out std_logic_vector(10 downto 0);                                                         -- vf_err_vf_num_s0
			p1_vf_err_vf_num_s1_o               : out std_logic_vector(10 downto 0);                                                         -- vf_err_vf_num_s1
			p1_vf_err_poisonedwrreq_s0_o        : out std_logic;                                                                             -- poisonedwrreq_s0
			p1_vf_err_poisonedwrreq_s1_o        : out std_logic;                                                                             -- poisonedwrreq_s1
			p1_vf_err_poisonedcompl_s0_o        : out std_logic;                                                                             -- poisonedcompl_s0
			p1_vf_err_poisonedcompl_s1_o        : out std_logic;                                                                             -- poisonedcompl_s1
			p1_user_vfnonfatalmsg_func_num_i    : in  std_logic_vector(2 downto 0)                                       := (others => 'X'); -- user_vfnonfatalmsg_func_num
			p1_user_vfnonfatalmsg_vfnum_i       : in  std_logic_vector(10 downto 0)                                      := (others => 'X'); -- user_vfnonfatalmsg_vfnum
			p1_user_sent_vfnonfatalmsg_i        : in  std_logic                                                          := 'X';             -- user_sent_vfnonfatalmsg
			p1_vf_err_overflow_o                : out std_logic;                                                                             -- vf_err_overflow
			p1_flr_rcvd_pf_o                    : out std_logic_vector(7 downto 0);                                                          -- flr_rcvd_pf
			p1_flr_rcvd_vf_o                    : out std_logic;                                                                             -- flr_rcvd_vf
			p1_flr_rcvd_pf_num_o                : out std_logic_vector(2 downto 0);                                                          -- flr_rcvd_pf_num
			p1_flr_rcvd_vf_num_o                : out std_logic_vector(10 downto 0);                                                         -- flr_rcvd_vf_num
			p1_flr_completed_pf_i               : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- flr_completed_pf
			p1_flr_completed_vf_i               : in  std_logic                                                          := 'X';             -- flr_completed_vf
			p1_flr_completed_pf_num_i           : in  std_logic_vector(2 downto 0)                                       := (others => 'X'); -- flr_completed_pf_num
			p1_flr_completed_vf_num_i           : in  std_logic_vector(10 downto 0)                                      := (others => 'X'); -- flr_completed_vf_num
			p1_pld_in_use_o                     : out std_logic;                                                                             -- pld_in_use
			p1_user_mode_to_pld_o               : out std_logic;                                                                             -- user_mode_to_pld
			p1_virtio_pcicfg_vfaccess_o         : out std_logic;                                                                             -- virtio_pcicfg_vfaccess
			p1_virtio_pcicfg_vfnum_o            : out std_logic_vector(10 downto 0);                                                         -- virtio_pcicfg_vfnum
			p1_virtio_pcicfg_pfnum_o            : out std_logic_vector(2 downto 0);                                                          -- virtio_pcicfg_pfnum
			p1_virtio_pcicfg_bar_o              : out std_logic_vector(7 downto 0);                                                          -- virtio_pcicfg_bar
			p1_virtio_pcicfg_length_o           : out std_logic_vector(31 downto 0);                                                         -- virtio_pcicfg_length
			p1_virtio_pcicfg_baroffset_o        : out std_logic_vector(31 downto 0);                                                         -- virtio_pcicfg_baroffset
			p1_virtio_pcicfg_cfgdata_o          : out std_logic_vector(31 downto 0);                                                         -- virtio_pcicfg_cfgdata
			p1_virtio_pcicfg_cfgwr_o            : out std_logic;                                                                             -- virtio_pcicfg_cfgwr
			p1_virtio_pcicfg_cfgrd_o            : out std_logic;                                                                             -- virtio_pcicfg_cfgrd
			p1_virtio_pcicfg_appvfnum_i         : in  std_logic_vector(10 downto 0)                                      := (others => 'X'); -- virtio_pcicfg_appvfnum
			p1_virtio_pcicfg_apppfnum_i         : in  std_logic_vector(2 downto 0)                                       := (others => 'X'); -- virtio_pcicfg_apppfnum
			p1_virtio_pcicfg_rdack_i            : in  std_logic                                                          := 'X';             -- virtio_pcicfg_rdack
			p1_virtio_pcicfg_rdbe_i             : in  std_logic_vector(3 downto 0)                                       := (others => 'X'); -- virtio_pcicfg_rdbe
			p1_virtio_pcicfg_data_i             : in  std_logic_vector(31 downto 0)                                      := (others => 'X'); -- virtio_pcicfg_data
			p2_rx_st_ready_i                    : in  std_logic                                                          := 'X';             -- ready
			p2_rx_st_sop_o                      : out std_logic_vector(0 downto 0);                                                          -- startofpacket
			p2_rx_st_eop_o                      : out std_logic_vector(0 downto 0);                                                          -- endofpacket
			p2_rx_st_data_o                     : out std_logic_vector(127 downto 0);                                                        -- data
			p2_rx_st_valid_o                    : out std_logic_vector(0 downto 0);                                                          -- valid
			p2_rx_st_empty_o                    : out std_logic_vector(1 downto 0);                                                          -- empty
			p2_rx_st_hdr_o                      : out std_logic_vector(127 downto 0);                                                        -- rx_st_hdr
			p2_rx_st_tlp_prfx_o                 : out std_logic_vector(31 downto 0);                                                         -- rx_st_tlp_prfx
			p2_rx_st_bar_range_o                : out std_logic_vector(2 downto 0);                                                          -- rx_st_bar_range
			p2_rx_st_tlp_abort_o                : out std_logic_vector(0 downto 0);                                                          -- rx_st_tlp_abort
			p2_rx_par_err_o                     : out std_logic;                                                                             -- rx_par_err
			p2_tx_st_sop_i                      : in  std_logic_vector(0 downto 0)                                       := (others => 'X'); -- startofpacket
			p2_tx_st_eop_i                      : in  std_logic_vector(0 downto 0)                                       := (others => 'X'); -- endofpacket
			p2_tx_st_data_i                     : in  std_logic_vector(127 downto 0)                                     := (others => 'X'); -- data
			p2_tx_st_valid_i                    : in  std_logic_vector(0 downto 0)                                       := (others => 'X'); -- valid
			p2_tx_st_err_i                      : in  std_logic_vector(0 downto 0)                                       := (others => 'X'); -- error
			p2_tx_st_ready_o                    : out std_logic;                                                                             -- ready
			p2_tx_st_hdr_i                      : in  std_logic_vector(127 downto 0)                                     := (others => 'X'); -- tx_st_hdr
			p2_tx_st_tlp_prfx_i                 : in  std_logic_vector(31 downto 0)                                      := (others => 'X'); -- tx_st_tlp_prfx
			p2_tx_par_err_o                     : out std_logic;                                                                             -- tx_par_err
			p2_tx_cdts_limit_o                  : out std_logic_vector(15 downto 0);                                                         -- tx_cdts_type
			p2_tx_cdts_limit_tdm_idx_o          : out std_logic_vector(2 downto 0);                                                          -- tx_data_cdts_consumed
			p2_rx_buffer_limit_i                : in  std_logic_vector(11 downto 0)                                      := (others => 'X'); -- rx_np_buffer_limit
			p2_rx_buffer_limit_tdm_idx_i        : in  std_logic_vector(1 downto 0)                                       := (others => 'X'); -- rx_p_buffer_limit
			p2_rx_st_data_par_o                 : out std_logic_vector(15 downto 0);                                                         -- rx_st_data_parity
			p2_rx_st_hdr_par_o                  : out std_logic_vector(15 downto 0);                                                         -- rx_st_hdr_parity
			p2_rx_st_tlp_prfx_par_o             : out std_logic_vector(3 downto 0);                                                          -- rx_st_pfx_parity
			p2_tx_st_data_par_i                 : in  std_logic_vector(15 downto 0)                                      := (others => 'X'); -- tx_st_data_parity
			p2_tx_st_hdr_par_i                  : in  std_logic_vector(15 downto 0)                                      := (others => 'X'); -- tx_st_hdr_parity
			p2_tx_st_tlp_prfx_par_i             : in  std_logic_vector(3 downto 0)                                       := (others => 'X'); -- tx_st_pfx_parity
			p2_tl_cfg_func_o                    : out std_logic_vector(2 downto 0);                                                          -- tl_cfg_func
			p2_tl_cfg_add_o                     : out std_logic_vector(4 downto 0);                                                          -- tl_cfg_add
			p2_tl_cfg_ctl_o                     : out std_logic_vector(15 downto 0);                                                         -- tl_cfg_ctl
			p2_dl_timer_update_o                : out std_logic;                                                                             -- dl_timer_update
			p2_pld_in_use_o                     : out std_logic;                                                                             -- pld_in_use
			p2_user_mode_to_pld_o               : out std_logic;                                                                             -- user_mode_to_pld
			p3_rx_st_ready_i                    : in  std_logic                                                          := 'X';             -- ready
			p3_rx_st_sop_o                      : out std_logic_vector(0 downto 0);                                                          -- startofpacket
			p3_rx_st_eop_o                      : out std_logic_vector(0 downto 0);                                                          -- endofpacket
			p3_rx_st_data_o                     : out std_logic_vector(127 downto 0);                                                        -- data
			p3_rx_st_valid_o                    : out std_logic_vector(0 downto 0);                                                          -- valid
			p3_rx_st_empty_o                    : out std_logic_vector(1 downto 0);                                                          -- empty
			p3_rx_st_hdr_o                      : out std_logic_vector(127 downto 0);                                                        -- rx_st_hdr
			p3_rx_st_tlp_prfx_o                 : out std_logic_vector(31 downto 0);                                                         -- rx_st_tlp_prfx
			p3_rx_st_bar_range_o                : out std_logic_vector(2 downto 0);                                                          -- rx_st_bar_range
			p3_rx_st_tlp_abort_o                : out std_logic_vector(0 downto 0);                                                          -- rx_st_tlp_abort
			p3_rx_par_err_o                     : out std_logic;                                                                             -- rx_par_err
			p3_tx_st_sop_i                      : in  std_logic_vector(0 downto 0)                                       := (others => 'X'); -- startofpacket
			p3_tx_st_eop_i                      : in  std_logic_vector(0 downto 0)                                       := (others => 'X'); -- endofpacket
			p3_tx_st_data_i                     : in  std_logic_vector(127 downto 0)                                     := (others => 'X'); -- data
			p3_tx_st_valid_i                    : in  std_logic_vector(0 downto 0)                                       := (others => 'X'); -- valid
			p3_tx_st_err_i                      : in  std_logic_vector(0 downto 0)                                       := (others => 'X'); -- error
			p3_tx_st_ready_o                    : out std_logic;                                                                             -- ready
			p3_tx_st_hdr_i                      : in  std_logic_vector(127 downto 0)                                     := (others => 'X'); -- tx_st_hdr
			p3_tx_st_tlp_prfx_i                 : in  std_logic_vector(31 downto 0)                                      := (others => 'X'); -- tx_st_tlp_prfx
			p3_tx_par_err_o                     : out std_logic;                                                                             -- tx_par_err
			p3_tx_cdts_limit_o                  : out std_logic_vector(15 downto 0);                                                         -- tx_cdts_type
			p3_tx_cdts_limit_tdm_idx_o          : out std_logic_vector(2 downto 0);                                                          -- tx_data_cdts_consumed
			p3_rx_buffer_limit_i                : in  std_logic_vector(11 downto 0)                                      := (others => 'X'); -- rx_np_buffer_limit
			p3_rx_buffer_limit_tdm_idx_i        : in  std_logic_vector(1 downto 0)                                       := (others => 'X'); -- rx_p_buffer_limit
			p3_rx_st_data_par_o                 : out std_logic_vector(15 downto 0);                                                         -- rx_st_data_parity
			p3_rx_st_hdr_par_o                  : out std_logic_vector(15 downto 0);                                                         -- rx_st_hdr_parity
			p3_rx_st_tlp_prfx_par_o             : out std_logic_vector(3 downto 0);                                                          -- rx_st_pfx_parity
			p3_tx_st_data_par_i                 : in  std_logic_vector(15 downto 0)                                      := (others => 'X'); -- tx_st_data_parity
			p3_tx_st_hdr_par_i                  : in  std_logic_vector(15 downto 0)                                      := (others => 'X'); -- tx_st_hdr_parity
			p3_tx_st_tlp_prfx_par_i             : in  std_logic_vector(3 downto 0)                                       := (others => 'X'); -- tx_st_pfx_parity
			p3_tl_cfg_func_o                    : out std_logic_vector(2 downto 0);                                                          -- tl_cfg_func
			p3_tl_cfg_add_o                     : out std_logic_vector(4 downto 0);                                                          -- tl_cfg_add
			p3_tl_cfg_ctl_o                     : out std_logic_vector(15 downto 0);                                                         -- tl_cfg_ctl
			p3_dl_timer_update_o                : out std_logic;                                                                             -- dl_timer_update
			p3_pld_in_use_o                     : out std_logic;                                                                             -- pld_in_use
			p3_user_mode_to_pld_o               : out std_logic;                                                                             -- user_mode_to_pld
			p3_reset_status_n                   : out std_logic;                                                                             -- reset_n
			p3_pld_warm_rst_rdy_i               : in  std_logic                                                          := 'X';             -- pld_warm_rst_rdy
			p3_pld_link_req_rst_o               : out std_logic;                                                                             -- link_req_rst_n
			p3_pin_perst_n                      : out std_logic;                                                                             -- reset_n
			p3_hip_reconfig_clk                 : in  std_logic                                                          := 'X';             -- clk
			p3_hip_reconfig_address             : in  std_logic_vector(20 downto 0)                                      := (others => 'X'); -- address
			p3_hip_reconfig_read                : in  std_logic                                                          := 'X';             -- read
			p3_hip_reconfig_readdata            : out std_logic_vector(7 downto 0);                                                          -- readdata
			p3_hip_reconfig_readdatavalid       : out std_logic;                                                                             -- readdatavalid
			p3_hip_reconfig_write               : in  std_logic                                                          := 'X';             -- write
			p3_hip_reconfig_writedata           : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- writedata
			p3_hip_reconfig_waitrequest         : out std_logic;                                                                             -- waitrequest
			p3_int_status_o                     : out std_logic;                                                                             -- int_status
			p3_test_out_o                       : out std_logic_vector(34 downto 0);                                                         -- test_out
			p3_test_in_i                        : in  std_logic                                                          := 'X';             -- test_in
			p3_cpl_timeout_avmm_clk_i           : in  std_logic                                                          := 'X';             -- clk
			p3_cpl_timeout_avmm_address_i       : in  std_logic_vector(2 downto 0)                                       := (others => 'X'); -- address
			p3_cpl_timeout_avmm_read_i          : in  std_logic                                                          := 'X';             -- read
			p3_cpl_timeout_avmm_readdata_o      : out std_logic_vector(7 downto 0);                                                          -- readdata
			p3_cpl_timeout_avmm_readdatavalid_o : out std_logic;                                                                             -- readdatavalid
			p3_cpl_timeout_avmm_write_i         : in  std_logic                                                          := 'X';             -- write
			p3_cpl_timeout_avmm_writedata_i     : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- writedata
			p3_cpl_timeout_waitrequest_o        : out std_logic;                                                                             -- waitrequest
			p3_cpl_timeout_o                    : out std_logic;                                                                             -- cpl_to
			p3_link_up_o                        : out std_logic;                                                                             -- link_up
			p3_dl_up_o                          : out std_logic;                                                                             -- dl_up
			p3_surprise_down_err_o              : out std_logic;                                                                             -- surprise_down_err
			p3_pm_state_o                       : out std_logic_vector(2 downto 0);                                                          -- pm_state
			p3_ltssm_state_o                    : out std_logic_vector(5 downto 0);                                                          -- ltssmstate
			p3_pm_dstate_o                      : out std_logic_vector(3 downto 0);                                                          -- pm_dstate
			p3_apps_pm_xmt_turnoff_i            : in  std_logic                                                          := 'X';             -- apps_pm_xmt_turnoff
			p3_apps_pm_xmt_pme_i                : in  std_logic                                                          := 'X';             -- apps_pm_xmt_pme
			p3_app_init_rst_i                   : in  std_logic                                                          := 'X';             -- app_init_rst
			p3_app_xfer_pending_i               : in  std_logic                                                          := 'X';             -- app_xfer_pending
			p3_apps_ready_entr_l23_i            : in  std_logic                                                          := 'X';             -- apps_ready_entr_l23
			p3_app_req_retry_en_i               : in  std_logic                                                          := 'X';             -- app_req_retry_en
			p3_sys_aux_pwr_det_i                : in  std_logic                                                          := 'X';             -- aux_pwr_det
			p3_app_err_info_i                   : in  std_logic_vector(12 downto 0)                                      := (others => 'X'); -- err_info
			p3_app_err_valid_i                  : in  std_logic                                                          := 'X';             -- err_valid
			p3_app_err_hdr_i                    : in  std_logic_vector(31 downto 0)                                      := (others => 'X'); -- err_hdr
			p3_serr_out_o                       : out std_logic;                                                                             -- serr_out
			p3_hip_enter_err_mode_o             : out std_logic;                                                                             -- hip_enter_err_mode
			p3_sys_pwr_fault_det_i              : in  std_logic                                                          := 'X';             -- pwr_fault_det
			p3_sys_pre_det_chged_i              : in  std_logic                                                          := 'X';             -- pre_det_chged
			p3_sys_mrl_sensor_chged_i           : in  std_logic                                                          := 'X';             -- mrl_sensor_chged
			p3_sys_cmd_cpled_int_i              : in  std_logic                                                          := 'X';             -- cmd_cpled_int
			p3_sys_mrl_sensor_state_i           : in  std_logic                                                          := 'X';             -- mrl_sensor_state
			p3_sys_pre_det_state_i              : in  std_logic                                                          := 'X';             -- pre_det_state
			p3_sys_atten_button_pressed_i       : in  std_logic                                                          := 'X';             -- atten_button_pressed
			p3_sys_eml_interlock_engaged_i      : in  std_logic                                                          := 'X';             -- eml_interlock_engaged
			p2_reset_status_n                   : out std_logic;                                                                             -- reset_n
			p2_pld_warm_rst_rdy_i               : in  std_logic                                                          := 'X';             -- pld_warm_rst_rdy
			p2_pld_link_req_rst_o               : out std_logic;                                                                             -- link_req_rst_n
			p2_pin_perst_n                      : out std_logic;                                                                             -- reset_n
			p2_hip_reconfig_clk                 : in  std_logic                                                          := 'X';             -- clk
			p2_hip_reconfig_address             : in  std_logic_vector(20 downto 0)                                      := (others => 'X'); -- address
			p2_hip_reconfig_read                : in  std_logic                                                          := 'X';             -- read
			p2_hip_reconfig_readdata            : out std_logic_vector(7 downto 0);                                                          -- readdata
			p2_hip_reconfig_readdatavalid       : out std_logic;                                                                             -- readdatavalid
			p2_hip_reconfig_write               : in  std_logic                                                          := 'X';             -- write
			p2_hip_reconfig_writedata           : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- writedata
			p2_hip_reconfig_waitrequest         : out std_logic;                                                                             -- waitrequest
			p2_int_status_o                     : out std_logic;                                                                             -- int_status
			p2_test_out_o                       : out std_logic_vector(34 downto 0);                                                         -- test_out
			p2_test_in_i                        : in  std_logic                                                          := 'X';             -- test_in
			p2_cpl_timeout_avmm_clk_i           : in  std_logic                                                          := 'X';             -- clk
			p2_cpl_timeout_avmm_address_i       : in  std_logic_vector(2 downto 0)                                       := (others => 'X'); -- address
			p2_cpl_timeout_avmm_read_i          : in  std_logic                                                          := 'X';             -- read
			p2_cpl_timeout_avmm_readdata_o      : out std_logic_vector(7 downto 0);                                                          -- readdata
			p2_cpl_timeout_avmm_readdatavalid_o : out std_logic;                                                                             -- readdatavalid
			p2_cpl_timeout_avmm_write_i         : in  std_logic                                                          := 'X';             -- write
			p2_cpl_timeout_avmm_writedata_i     : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- writedata
			p2_cpl_timeout_waitrequest_o        : out std_logic;                                                                             -- waitrequest
			p2_cpl_timeout_o                    : out std_logic;                                                                             -- cpl_to
			p2_link_up_o                        : out std_logic;                                                                             -- link_up
			p2_dl_up_o                          : out std_logic;                                                                             -- dl_up
			p2_surprise_down_err_o              : out std_logic;                                                                             -- surprise_down_err
			p2_pm_state_o                       : out std_logic_vector(2 downto 0);                                                          -- pm_state
			p2_ltssm_state_o                    : out std_logic_vector(5 downto 0);                                                          -- ltssmstate
			p2_pm_dstate_o                      : out std_logic_vector(3 downto 0);                                                          -- pm_dstate
			p2_apps_pm_xmt_turnoff_i            : in  std_logic                                                          := 'X';             -- apps_pm_xmt_turnoff
			p2_apps_pm_xmt_pme_i                : in  std_logic                                                          := 'X';             -- apps_pm_xmt_pme
			p2_app_init_rst_i                   : in  std_logic                                                          := 'X';             -- app_init_rst
			p2_app_xfer_pending_i               : in  std_logic                                                          := 'X';             -- app_xfer_pending
			p2_apps_ready_entr_l23_i            : in  std_logic                                                          := 'X';             -- apps_ready_entr_l23
			p2_app_req_retry_en_i               : in  std_logic                                                          := 'X';             -- app_req_retry_en
			p2_sys_aux_pwr_det_i                : in  std_logic                                                          := 'X';             -- aux_pwr_det
			p2_app_err_info_i                   : in  std_logic_vector(12 downto 0)                                      := (others => 'X'); -- err_info
			p2_app_err_valid_i                  : in  std_logic                                                          := 'X';             -- err_valid
			p2_app_err_hdr_i                    : in  std_logic_vector(31 downto 0)                                      := (others => 'X'); -- err_hdr
			p2_serr_out_o                       : out std_logic;                                                                             -- serr_out
			p2_hip_enter_err_mode_o             : out std_logic;                                                                             -- hip_enter_err_mode
			p2_sys_pwr_fault_det_i              : in  std_logic                                                          := 'X';             -- pwr_fault_det
			p2_sys_pre_det_chged_i              : in  std_logic                                                          := 'X';             -- pre_det_chged
			p2_sys_mrl_sensor_chged_i           : in  std_logic                                                          := 'X';             -- mrl_sensor_chged
			p2_sys_cmd_cpled_int_i              : in  std_logic                                                          := 'X';             -- cmd_cpled_int
			p2_sys_mrl_sensor_state_i           : in  std_logic                                                          := 'X';             -- mrl_sensor_state
			p2_sys_pre_det_state_i              : in  std_logic                                                          := 'X';             -- pre_det_state
			p2_sys_atten_button_pressed_i       : in  std_logic                                                          := 'X';             -- atten_button_pressed
			p2_sys_eml_interlock_engaged_i      : in  std_logic                                                          := 'X';             -- eml_interlock_engaged
			p1_reset_status_n                   : out std_logic;                                                                             -- reset_n
			p1_pld_warm_rst_rdy_i               : in  std_logic                                                          := 'X';             -- pld_warm_rst_rdy
			p1_pld_link_req_rst_o               : out std_logic;                                                                             -- link_req_rst_n
			p1_pin_perst_n                      : out std_logic;                                                                             -- reset_n
			p1_hip_reconfig_clk                 : in  std_logic                                                          := 'X';             -- clk
			p1_hip_reconfig_address             : in  std_logic_vector(20 downto 0)                                      := (others => 'X'); -- address
			p1_hip_reconfig_read                : in  std_logic                                                          := 'X';             -- read
			p1_hip_reconfig_readdata            : out std_logic_vector(7 downto 0);                                                          -- readdata
			p1_hip_reconfig_readdatavalid       : out std_logic;                                                                             -- readdatavalid
			p1_hip_reconfig_write               : in  std_logic                                                          := 'X';             -- write
			p1_hip_reconfig_writedata           : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- writedata
			p1_hip_reconfig_waitrequest         : out std_logic;                                                                             -- waitrequest
			p1_app_int_i                        : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- app_int
			p1_int_status_o                     : out std_logic;                                                                             -- int_status
			p1_msi_pnd_func_i                   : in  std_logic_vector(2 downto 0)                                       := (others => 'X'); -- msi_pnd_func
			p1_msi_pnd_byte_i                   : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- msi_pnd_byte
			p1_msi_pnd_addr_i                   : in  std_logic_vector(1 downto 0)                                       := (others => 'X'); -- msi_pnd_addr
			p1_test_out_o                       : out std_logic_vector(69 downto 0);                                                         -- test_out
			p1_test_in_i                        : in  std_logic                                                          := 'X';             -- test_in
			p1_cpl_timeout_avmm_clk_i           : in  std_logic                                                          := 'X';             -- clk
			p1_cpl_timeout_avmm_address_i       : in  std_logic_vector(2 downto 0)                                       := (others => 'X'); -- address
			p1_cpl_timeout_avmm_read_i          : in  std_logic                                                          := 'X';             -- read
			p1_cpl_timeout_avmm_readdata_o      : out std_logic_vector(7 downto 0);                                                          -- readdata
			p1_cpl_timeout_avmm_readdatavalid_o : out std_logic;                                                                             -- readdatavalid
			p1_cpl_timeout_avmm_write_i         : in  std_logic                                                          := 'X';             -- write
			p1_cpl_timeout_avmm_writedata_i     : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- writedata
			p1_cpl_timeout_waitrequest_o        : out std_logic;                                                                             -- waitrequest
			p1_cpl_timeout_o                    : out std_logic;                                                                             -- cpl_to
			p1_link_up_o                        : out std_logic;                                                                             -- link_up
			p1_dl_up_o                          : out std_logic;                                                                             -- dl_up
			p1_surprise_down_err_o              : out std_logic;                                                                             -- surprise_down_err
			p1_pm_state_o                       : out std_logic_vector(2 downto 0);                                                          -- pm_state
			p1_ltssm_state_o                    : out std_logic_vector(5 downto 0);                                                          -- ltssmstate
			p1_pm_dstate_o                      : out std_logic_vector(31 downto 0);                                                         -- pm_dstate
			p1_apps_pm_xmt_pme_i                : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- apps_pm_xmt_pme
			p1_apps_ready_entr_l23_i            : in  std_logic                                                          := 'X';             -- apps_ready_entr_l23
			p1_apps_pm_xmt_turnoff_i            : in  std_logic                                                          := 'X';             -- apps_pm_xmt_turnoff
			p1_app_init_rst_i                   : in  std_logic                                                          := 'X';             -- app_init_rst
			p1_app_xfer_pending_i               : in  std_logic                                                          := 'X';             -- app_xfer_pending
			p1_app_req_retry_en_i               : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- app_req_retry_en
			p1_sys_aux_pwr_det_i                : in  std_logic                                                          := 'X';             -- aux_pwr_det
			p1_cii_hdr_poisoned_o               : out std_logic;                                                                             -- hdr_poisoned
			p1_cii_override_en_i                : in  std_logic                                                          := 'X';             -- override_en
			p1_cii_hdr_first_be_o               : out std_logic_vector(3 downto 0);                                                          -- hdr_first_be
			p1_cii_func_num_o                   : out std_logic_vector(2 downto 0);                                                          -- func_num
			p1_cii_dout_o                       : out std_logic_vector(31 downto 0);                                                         -- dout
			p1_cii_halt_i                       : in  std_logic                                                          := 'X';             -- halt
			p1_cii_wr_vf_active_o               : out std_logic;                                                                             -- wr_vf_active
			p1_cii_req_o                        : out std_logic;                                                                             -- req
			p1_cii_addr_o                       : out std_logic_vector(9 downto 0);                                                          -- addr
			p1_cii_wr_o                         : out std_logic;                                                                             -- write
			p1_cii_vf_num_o                     : out std_logic_vector(10 downto 0);                                                         -- vf_num
			p1_cii_override_din_i               : in  std_logic_vector(31 downto 0)                                      := (others => 'X'); -- override_din
			p1_prs_event_valid_i                : in  std_logic                                                          := 'X';             -- valid
			p1_prs_event_func_i                 : in  std_logic_vector(2 downto 0)                                       := (others => 'X'); -- func_num
			p1_prs_event_i                      : in  std_logic_vector(1 downto 0)                                       := (others => 'X'); -- event
			p1_app_err_info_i                   : in  std_logic_vector(12 downto 0)                                      := (others => 'X'); -- err_info
			p1_app_err_valid_i                  : in  std_logic                                                          := 'X';             -- err_valid
			p1_app_err_hdr_i                    : in  std_logic_vector(31 downto 0)                                      := (others => 'X'); -- err_hdr
			p1_app_err_func_num_i               : in  std_logic_vector(2 downto 0)                                       := (others => 'X'); -- func_num
			p1_serr_out_o                       : out std_logic;                                                                             -- serr_out
			p1_hip_enter_err_mode_o             : out std_logic;                                                                             -- hip_enter_err_mode
			p1_sys_pwr_fault_det_i              : in  std_logic                                                          := 'X';             -- pwr_fault_det
			p1_sys_pre_det_chged_i              : in  std_logic                                                          := 'X';             -- pre_det_chged
			p1_sys_mrl_sensor_chged_i           : in  std_logic                                                          := 'X';             -- mrl_sensor_chged
			p1_sys_cmd_cpled_int_i              : in  std_logic                                                          := 'X';             -- cmd_cpled_int
			p1_sys_mrl_sensor_state_i           : in  std_logic                                                          := 'X';             -- mrl_sensor_state
			p1_sys_pre_det_state_i              : in  std_logic                                                          := 'X';             -- pre_det_state
			p1_sys_atten_button_pressed_i       : in  std_logic                                                          := 'X';             -- atten_button_pressed
			p1_sys_eml_interlock_engaged_i      : in  std_logic                                                          := 'X';             -- eml_interlock_engaged
			p0_pld_warm_rst_rdy_i               : in  std_logic                                                          := 'X';             -- pld_warm_rst_rdy
			p0_pld_link_req_rst_o               : out std_logic;                                                                             -- link_req_rst_n
			p0_hip_reconfig_clk                 : in  std_logic                                                          := 'X';             -- clk
			p0_hip_reconfig_address             : in  std_logic_vector(20 downto 0)                                      := (others => 'X'); -- address
			p0_hip_reconfig_read                : in  std_logic                                                          := 'X';             -- read
			p0_hip_reconfig_readdata            : out std_logic_vector(7 downto 0);                                                          -- readdata
			p0_hip_reconfig_readdatavalid       : out std_logic;                                                                             -- readdatavalid
			p0_hip_reconfig_write               : in  std_logic                                                          := 'X';             -- write
			p0_hip_reconfig_writedata           : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- writedata
			p0_hip_reconfig_waitrequest         : out std_logic;                                                                             -- waitrequest
			p0_app_int_i                        : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- app_int
			p0_int_status_o                     : out std_logic;                                                                             -- int_status
			p0_msi_pnd_func_i                   : in  std_logic_vector(2 downto 0)                                       := (others => 'X'); -- msi_pnd_func
			p0_msi_pnd_byte_i                   : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- msi_pnd_byte
			p0_msi_pnd_addr_i                   : in  std_logic_vector(1 downto 0)                                       := (others => 'X'); -- msi_pnd_addr
			p0_test_out_o                       : out std_logic_vector(139 downto 0);                                                        -- test_out
			p0_test_in_i                        : in  std_logic_vector(1 downto 0)                                       := (others => 'X'); -- test_in
			p0_pm_state_o                       : out std_logic_vector(2 downto 0);                                                          -- pm_state
			p0_pm_dstate_o                      : out std_logic_vector(31 downto 0);                                                         -- pm_dstate
			p0_apps_pm_xmt_pme_i                : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- apps_pm_xmt_pme
			p0_apps_ready_entr_l23_i            : in  std_logic                                                          := 'X';             -- apps_ready_entr_l23
			p0_apps_pm_xmt_turnoff_i            : in  std_logic                                                          := 'X';             -- apps_pm_xmt_turnoff
			p0_app_init_rst_i                   : in  std_logic                                                          := 'X';             -- app_init_rst
			p0_app_xfer_pending_i               : in  std_logic                                                          := 'X';             -- app_xfer_pending
			p0_app_req_retry_en_i               : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- app_req_retry_en
			p0_sys_aux_pwr_det_i                : in  std_logic                                                          := 'X';             -- aux_pwr_det
			p0_cii_hdr_poisoned_o               : out std_logic;                                                                             -- hdr_poisoned
			p0_cii_override_en_i                : in  std_logic                                                          := 'X';             -- override_en
			p0_cii_hdr_first_be_o               : out std_logic_vector(3 downto 0);                                                          -- hdr_first_be
			p0_cii_func_num_o                   : out std_logic_vector(2 downto 0);                                                          -- func_num
			p0_cii_dout_o                       : out std_logic_vector(31 downto 0);                                                         -- dout
			p0_cii_halt_i                       : in  std_logic                                                          := 'X';             -- halt
			p0_cii_wr_vf_active_o               : out std_logic;                                                                             -- wr_vf_active
			p0_cii_req_o                        : out std_logic;                                                                             -- req
			p0_cii_addr_o                       : out std_logic_vector(9 downto 0);                                                          -- addr
			p0_cii_wr_o                         : out std_logic;                                                                             -- write
			p0_cii_vf_num_o                     : out std_logic_vector(10 downto 0);                                                         -- vf_num
			p0_cii_override_din_i               : in  std_logic_vector(31 downto 0)                                      := (others => 'X'); -- override_din
			p0_10bits_tag_req_en_o              : out std_logic_vector(7 downto 0);                                                          -- 10bits_tag_req_en
			p0_prs_event_valid_i                : in  std_logic                                                          := 'X';             -- valid
			p0_prs_event_func_i                 : in  std_logic_vector(2 downto 0)                                       := (others => 'X'); -- func_num
			p0_prs_event_i                      : in  std_logic_vector(1 downto 0)                                       := (others => 'X'); -- event
			p0_app_err_func_num_i               : in  std_logic_vector(2 downto 0)                                       := (others => 'X'); -- func_num
			p0_sys_pwr_fault_det_i              : in  std_logic                                                          := 'X';             -- pwr_fault_det
			p0_sys_pre_det_chged_i              : in  std_logic                                                          := 'X';             -- pre_det_chged
			p0_sys_mrl_sensor_chged_i           : in  std_logic                                                          := 'X';             -- mrl_sensor_chged
			p0_sys_cmd_cpled_int_i              : in  std_logic                                                          := 'X';             -- cmd_cpled_int
			p0_sys_mrl_sensor_state_i           : in  std_logic                                                          := 'X';             -- mrl_sensor_state
			p0_sys_pre_det_state_i              : in  std_logic                                                          := 'X';             -- pre_det_state
			p0_sys_atten_button_pressed_i       : in  std_logic                                                          := 'X';             -- atten_button_pressed
			p0_sys_eml_interlock_engaged_i      : in  std_logic                                                          := 'X';             -- eml_interlock_engaged
			xcvr_reconfig_clk                   : in  std_logic                                                          := 'X';             -- clk
			xcvr_reconfig_address               : in  std_logic_vector(25 downto 0)                                      := (others => 'X'); -- address
			xcvr_reconfig_read                  : in  std_logic                                                          := 'X';             -- read
			xcvr_reconfig_readdata              : out std_logic_vector(7 downto 0);                                                          -- readdata
			xcvr_reconfig_readdatavalid         : out std_logic;                                                                             -- readdatavalid
			xcvr_reconfig_write                 : in  std_logic                                                          := 'X';             -- write
			xcvr_reconfig_writedata             : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- writedata
			xcvr_reconfig_waitrequest           : out std_logic;                                                                             -- waitrequest
			pli_avmm_master_address             : in  std_logic_vector(23 downto 0)                                      := (others => 'X'); -- address
			pli_avmm_master_read                : in  std_logic                                                          := 'X';             -- read
			pli_avmm_master_readdata            : out std_logic_vector(31 downto 0);                                                         -- readdata
			pli_avmm_master_readdatavalid       : out std_logic;                                                                             -- readdatavalid
			pli_avmm_master_write               : in  std_logic                                                          := 'X';             -- write
			pli_avmm_master_writedata           : in  std_logic_vector(31 downto 0)                                      := (others => 'X'); -- writedata
			pli_avmm_master_waitrequest         : out std_logic;                                                                             -- waitrequest
			p0_pld_clrpcs_n_i                   : in  std_logic                                                          := 'X';             -- p0_pld_clrpcs_n
			p1_pld_clrpcs_n_i                   : in  std_logic                                                          := 'X';             -- p1_pld_clrpcs_n
			p2_pld_clrpcs_n_i                   : in  std_logic                                                          := 'X';             -- p2_pld_clrpcs_n
			p3_pld_clrpcs_n_i                   : in  std_logic                                                          := 'X';             -- p3_pld_clrpcs_n
			p0_warm_perst_n_i                   : in  std_logic                                                          := 'X';             -- p0_warm_perst_n
			p1_warm_perst_n_i                   : in  std_logic                                                          := 'X';             -- p1_warm_perst_n
			p2_warm_perst_n_i                   : in  std_logic                                                          := 'X';             -- p2_warm_perst_n
			p3_warm_perst_n_i                   : in  std_logic                                                          := 'X';             -- p3_warm_perst_n
			p1_pld_clrphy_n_i                   : in  std_logic                                                          := 'X';             -- p1_pld_clrphy_n
			p0_cold_perst_n_i                   : in  std_logic                                                          := 'X';             -- reset_n
			p1_cold_perst_n_i                   : in  std_logic                                                          := 'X';             -- reset_n
			p2_cold_perst_n_i                   : in  std_logic                                                          := 'X';             -- reset_n
			p3_cold_perst_n_i                   : in  std_logic                                                          := 'X';             -- reset_n
			p0_dtk_hip_reconfig_clk             : out std_logic;                                                                             -- clk
			p1_dtk_hip_reconfig_clk             : out std_logic;                                                                             -- clk
			p2_dtk_hip_reconfig_clk             : out std_logic;                                                                             -- clk
			p3_dtk_hip_reconfig_clk             : out std_logic;                                                                             -- clk
			pciess_reconfig_clk                 : out std_logic;                                                                             -- clk
			pciess_reconfig_address             : out std_logic_vector(20 downto 0);                                                         -- address
			pciess_reconfig_read                : out std_logic;                                                                             -- read
			pciess_reconfig_readdata            : in  std_logic_vector(7 downto 0)                                       := (others => 'X'); -- readdata
			pciess_reconfig_readdatavalid       : in  std_logic                                                          := 'X';             -- readdatavalid
			pciess_reconfig_write               : out std_logic;                                                                             -- write
			pciess_reconfig_writedata           : out std_logic_vector(7 downto 0);                                                          -- writedata
			pciess_reconfig_waitrequest         : in  std_logic                                                          := 'X'              -- waitrequest
		);
	end component PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0_intel_pcie_ptile_ast_900_3qmctry_cmp;

	for intel_pcie_ptile_ast_hip : PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0_intel_pcie_ptile_ast_900_3qmctry_cmp
		use entity intel_pcie_ptile_ast_900.PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0_intel_pcie_ptile_ast_900_3qmctry;
begin

	device_family_check : if device_family /= "Agilex" generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	adapter_type_hwtcl_check : if adapter_type_hwtcl /= "NATIVE" generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	xcvr_reconfig_hwtcl_check : if xcvr_reconfig_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	ptile_debug_toolkit_hwtcl_check : if ptile_debug_toolkit_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	ptile_enable_pciess_register_access_hwtcl_check : if ptile_enable_pciess_register_access_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	ptile_link_insp_en_hwtcl_check : if ptile_link_insp_en_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	ptile_link_insp_avmm_en_hwtcl_check : if ptile_link_insp_avmm_en_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	adapter_clk_source_hwtcl_check : if adapter_clk_source_hwtcl /= "IOPLL" generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	avmm_enabled_hwtcl_check : if avmm_enabled_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	pld_clrpcs_hwtcl_check : if pld_clrpcs_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	independent_perst_hwtcl_check : if independent_perst_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_enable_power_mgnt_intf_hwtcl_check : if core16_enable_power_mgnt_intf_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_enable_cpl_timeout_hwtcl_check : if core16_enable_cpl_timeout_hwtcl /= 1 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_enable_error_intf_hwtcl_check : if core16_enable_error_intf_hwtcl /= 1 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_enable_ecc_hwtcl_check : if core16_enable_ecc_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_enable_hotplug_hwtcl_check : if core16_enable_hotplug_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_enable_pld_warm_rst_rdy_hwtcl_check : if core16_enable_pld_warm_rst_rdy_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_user_mode_to_pld_in_use_hwtcl_check : if core16_user_mode_to_pld_in_use_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_enable_10bit_tag_support_intf_hwtcl_check : if core16_enable_10bit_tag_support_intf_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	hssi_ctp_u_wrpcie_top_u_core16_topology_check : if hssi_ctp_u_wrpcie_top_u_core16_topology /= "pcie_x16" generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_enable_rx_buffer_limit_ports_hwtcl_check : if core16_enable_rx_buffer_limit_ports_hwtcl /= 1 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_flr_cap_hwtcl_check : if core16_flr_cap_hwtcl /= 1 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_hip_reconfig_hwtcl_check : if core16_hip_reconfig_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_enable_rx_buffer_limit_ports_hwtcl_check : if core8_enable_rx_buffer_limit_ports_hwtcl /= 1 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_enable_power_mgnt_intf_hwtcl_check : if core8_enable_power_mgnt_intf_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_enable_cpl_timeout_hwtcl_check : if core8_enable_cpl_timeout_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_enable_error_intf_hwtcl_check : if core8_enable_error_intf_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_enable_ecc_hwtcl_check : if core8_enable_ecc_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_enable_hotplug_hwtcl_check : if core8_enable_hotplug_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_enable_pld_warm_rst_rdy_hwtcl_check : if core8_enable_pld_warm_rst_rdy_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_user_mode_to_pld_in_use_hwtcl_check : if core8_user_mode_to_pld_in_use_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	hssi_ctp_u_wrpcie_top_u_core8_topology_check : if hssi_ctp_u_wrpcie_top_u_core8_topology /= "3" generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_virtual_refclk_init_active_hwtcl_check : if core8_virtual_refclk_init_active_hwtcl /= 1 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_flr_cap_hwtcl_check : if core8_flr_cap_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_hip_reconfig_hwtcl_check : if core8_hip_reconfig_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_0_enable_rx_buffer_limit_ports_hwtcl_check : if core4_0_enable_rx_buffer_limit_ports_hwtcl /= 1 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_0_enable_power_mgnt_intf_hwtcl_check : if core4_0_enable_power_mgnt_intf_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_0_enable_cpl_timeout_hwtcl_check : if core4_0_enable_cpl_timeout_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_0_enable_error_intf_hwtcl_check : if core4_0_enable_error_intf_hwtcl /= 1 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_0_enable_ecc_hwtcl_check : if core4_0_enable_ecc_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_0_enable_hotplug_hwtcl_check : if core4_0_enable_hotplug_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_0_enable_pld_warm_rst_rdy_hwtcl_check : if core4_0_enable_pld_warm_rst_rdy_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_0_user_mode_to_pld_in_use_hwtcl_check : if core4_0_user_mode_to_pld_in_use_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	hssi_ctp_u_wrpcie_top_u_core4_0_topology_check : if hssi_ctp_u_wrpcie_top_u_core4_0_topology /= "3" generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_0_flr_cap_hwtcl_check : if core4_0_flr_cap_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_0_hip_reconfig_hwtcl_check : if core4_0_hip_reconfig_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_1_enable_rx_buffer_limit_ports_hwtcl_check : if core4_1_enable_rx_buffer_limit_ports_hwtcl /= 1 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_1_enable_power_mgnt_intf_hwtcl_check : if core4_1_enable_power_mgnt_intf_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_1_enable_cpl_timeout_hwtcl_check : if core4_1_enable_cpl_timeout_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_1_enable_error_intf_hwtcl_check : if core4_1_enable_error_intf_hwtcl /= 1 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_1_enable_ecc_hwtcl_check : if core4_1_enable_ecc_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_1_enable_hotplug_hwtcl_check : if core4_1_enable_hotplug_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_1_enable_pld_warm_rst_rdy_hwtcl_check : if core4_1_enable_pld_warm_rst_rdy_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_1_user_mode_to_pld_in_use_hwtcl_check : if core4_1_user_mode_to_pld_in_use_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	hssi_ctp_u_wrpcie_top_u_core4_1_topology_check : if hssi_ctp_u_wrpcie_top_u_core4_1_topology /= "3" generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_1_flr_cap_hwtcl_check : if core4_1_flr_cap_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_1_hip_reconfig_hwtcl_check : if core4_1_hip_reconfig_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_bar0_address_width_hwtcl_check : if core16_pf0_bar0_address_width_hwtcl /= 22 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_bar1_address_width_hwtcl_check : if core16_pf0_bar1_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_bar2_address_width_hwtcl_check : if core16_pf0_bar2_address_width_hwtcl /= 25 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_bar3_address_width_hwtcl_check : if core16_pf0_bar3_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_bar4_address_width_hwtcl_check : if core16_pf0_bar4_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_bar5_address_width_hwtcl_check : if core16_pf0_bar5_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_expansion_base_address_register_hwtcl_check : if core16_pf0_expansion_base_address_register_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_sriov_vf_bar0_address_width_int_hwtcl_check : if core16_pf0_sriov_vf_bar0_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_sriov_vf_bar1_address_width_int_hwtcl_check : if core16_pf0_sriov_vf_bar1_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_sriov_vf_bar2_address_width_int_hwtcl_check : if core16_pf0_sriov_vf_bar2_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_sriov_vf_bar3_address_width_int_hwtcl_check : if core16_pf0_sriov_vf_bar3_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_sriov_vf_bar4_address_width_int_hwtcl_check : if core16_pf0_sriov_vf_bar4_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_sriov_vf_bar5_address_width_int_hwtcl_check : if core16_pf0_sriov_vf_bar5_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_bar0_address_width_hwtcl_check : if core16_pf1_bar0_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_bar1_address_width_hwtcl_check : if core16_pf1_bar1_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_bar2_address_width_hwtcl_check : if core16_pf1_bar2_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_bar3_address_width_hwtcl_check : if core16_pf1_bar3_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_bar4_address_width_hwtcl_check : if core16_pf1_bar4_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_bar5_address_width_hwtcl_check : if core16_pf1_bar5_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_expansion_base_address_register_hwtcl_check : if core16_pf1_expansion_base_address_register_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_sriov_vf_bar0_address_width_int_hwtcl_check : if core16_pf1_sriov_vf_bar0_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_sriov_vf_bar1_address_width_int_hwtcl_check : if core16_pf1_sriov_vf_bar1_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_sriov_vf_bar2_address_width_int_hwtcl_check : if core16_pf1_sriov_vf_bar2_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_sriov_vf_bar3_address_width_int_hwtcl_check : if core16_pf1_sriov_vf_bar3_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_sriov_vf_bar4_address_width_int_hwtcl_check : if core16_pf1_sriov_vf_bar4_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_sriov_vf_bar5_address_width_int_hwtcl_check : if core16_pf1_sriov_vf_bar5_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_bar0_address_width_hwtcl_check : if core16_pf2_bar0_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_bar1_address_width_hwtcl_check : if core16_pf2_bar1_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_bar2_address_width_hwtcl_check : if core16_pf2_bar2_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_bar3_address_width_hwtcl_check : if core16_pf2_bar3_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_bar4_address_width_hwtcl_check : if core16_pf2_bar4_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_bar5_address_width_hwtcl_check : if core16_pf2_bar5_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_expansion_base_address_register_hwtcl_check : if core16_pf2_expansion_base_address_register_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_sriov_vf_bar0_address_width_int_hwtcl_check : if core16_pf2_sriov_vf_bar0_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_sriov_vf_bar1_address_width_int_hwtcl_check : if core16_pf2_sriov_vf_bar1_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_sriov_vf_bar2_address_width_int_hwtcl_check : if core16_pf2_sriov_vf_bar2_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_sriov_vf_bar3_address_width_int_hwtcl_check : if core16_pf2_sriov_vf_bar3_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_sriov_vf_bar4_address_width_int_hwtcl_check : if core16_pf2_sriov_vf_bar4_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_sriov_vf_bar5_address_width_int_hwtcl_check : if core16_pf2_sriov_vf_bar5_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_bar0_address_width_hwtcl_check : if core16_pf3_bar0_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_bar1_address_width_hwtcl_check : if core16_pf3_bar1_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_bar2_address_width_hwtcl_check : if core16_pf3_bar2_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_bar3_address_width_hwtcl_check : if core16_pf3_bar3_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_bar4_address_width_hwtcl_check : if core16_pf3_bar4_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_bar5_address_width_hwtcl_check : if core16_pf3_bar5_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_expansion_base_address_register_hwtcl_check : if core16_pf3_expansion_base_address_register_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_sriov_vf_bar0_address_width_int_hwtcl_check : if core16_pf3_sriov_vf_bar0_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_sriov_vf_bar1_address_width_int_hwtcl_check : if core16_pf3_sriov_vf_bar1_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_sriov_vf_bar2_address_width_int_hwtcl_check : if core16_pf3_sriov_vf_bar2_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_sriov_vf_bar3_address_width_int_hwtcl_check : if core16_pf3_sriov_vf_bar3_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_sriov_vf_bar4_address_width_int_hwtcl_check : if core16_pf3_sriov_vf_bar4_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_sriov_vf_bar5_address_width_int_hwtcl_check : if core16_pf3_sriov_vf_bar5_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_bar0_address_width_hwtcl_check : if core16_pf4_bar0_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_bar1_address_width_hwtcl_check : if core16_pf4_bar1_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_bar2_address_width_hwtcl_check : if core16_pf4_bar2_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_bar3_address_width_hwtcl_check : if core16_pf4_bar3_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_bar4_address_width_hwtcl_check : if core16_pf4_bar4_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_bar5_address_width_hwtcl_check : if core16_pf4_bar5_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_expansion_base_address_register_hwtcl_check : if core16_pf4_expansion_base_address_register_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_sriov_vf_bar0_address_width_int_hwtcl_check : if core16_pf4_sriov_vf_bar0_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_sriov_vf_bar1_address_width_int_hwtcl_check : if core16_pf4_sriov_vf_bar1_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_sriov_vf_bar2_address_width_int_hwtcl_check : if core16_pf4_sriov_vf_bar2_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_sriov_vf_bar3_address_width_int_hwtcl_check : if core16_pf4_sriov_vf_bar3_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_sriov_vf_bar4_address_width_int_hwtcl_check : if core16_pf4_sriov_vf_bar4_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_sriov_vf_bar5_address_width_int_hwtcl_check : if core16_pf4_sriov_vf_bar5_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_bar0_address_width_hwtcl_check : if core16_pf5_bar0_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_bar1_address_width_hwtcl_check : if core16_pf5_bar1_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_bar2_address_width_hwtcl_check : if core16_pf5_bar2_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_bar3_address_width_hwtcl_check : if core16_pf5_bar3_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_bar4_address_width_hwtcl_check : if core16_pf5_bar4_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_bar5_address_width_hwtcl_check : if core16_pf5_bar5_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_expansion_base_address_register_hwtcl_check : if core16_pf5_expansion_base_address_register_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_sriov_vf_bar0_address_width_int_hwtcl_check : if core16_pf5_sriov_vf_bar0_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_sriov_vf_bar1_address_width_int_hwtcl_check : if core16_pf5_sriov_vf_bar1_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_sriov_vf_bar2_address_width_int_hwtcl_check : if core16_pf5_sriov_vf_bar2_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_sriov_vf_bar3_address_width_int_hwtcl_check : if core16_pf5_sriov_vf_bar3_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_sriov_vf_bar4_address_width_int_hwtcl_check : if core16_pf5_sriov_vf_bar4_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_sriov_vf_bar5_address_width_int_hwtcl_check : if core16_pf5_sriov_vf_bar5_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_bar0_address_width_hwtcl_check : if core16_pf6_bar0_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_bar1_address_width_hwtcl_check : if core16_pf6_bar1_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_bar2_address_width_hwtcl_check : if core16_pf6_bar2_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_bar3_address_width_hwtcl_check : if core16_pf6_bar3_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_bar4_address_width_hwtcl_check : if core16_pf6_bar4_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_bar5_address_width_hwtcl_check : if core16_pf6_bar5_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_expansion_base_address_register_hwtcl_check : if core16_pf6_expansion_base_address_register_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_sriov_vf_bar0_address_width_int_hwtcl_check : if core16_pf6_sriov_vf_bar0_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_sriov_vf_bar1_address_width_int_hwtcl_check : if core16_pf6_sriov_vf_bar1_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_sriov_vf_bar2_address_width_int_hwtcl_check : if core16_pf6_sriov_vf_bar2_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_sriov_vf_bar3_address_width_int_hwtcl_check : if core16_pf6_sriov_vf_bar3_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_sriov_vf_bar4_address_width_int_hwtcl_check : if core16_pf6_sriov_vf_bar4_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_sriov_vf_bar5_address_width_int_hwtcl_check : if core16_pf6_sriov_vf_bar5_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_bar0_address_width_hwtcl_check : if core16_pf7_bar0_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_bar1_address_width_hwtcl_check : if core16_pf7_bar1_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_bar2_address_width_hwtcl_check : if core16_pf7_bar2_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_bar3_address_width_hwtcl_check : if core16_pf7_bar3_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_bar4_address_width_hwtcl_check : if core16_pf7_bar4_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_bar5_address_width_hwtcl_check : if core16_pf7_bar5_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_expansion_base_address_register_hwtcl_check : if core16_pf7_expansion_base_address_register_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_sriov_vf_bar0_address_width_int_hwtcl_check : if core16_pf7_sriov_vf_bar0_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_sriov_vf_bar1_address_width_int_hwtcl_check : if core16_pf7_sriov_vf_bar1_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_sriov_vf_bar2_address_width_int_hwtcl_check : if core16_pf7_sriov_vf_bar2_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_sriov_vf_bar3_address_width_int_hwtcl_check : if core16_pf7_sriov_vf_bar3_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_sriov_vf_bar4_address_width_int_hwtcl_check : if core16_pf7_sriov_vf_bar4_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_sriov_vf_bar5_address_width_int_hwtcl_check : if core16_pf7_sriov_vf_bar5_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_enable_multi_func_hwtcl_check : if core16_enable_multi_func_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_total_pf_count_hwtcl_check : if core16_total_pf_count_hwtcl /= 1 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_total_pf_count_width_hwtcl_check : if core16_total_pf_count_width_hwtcl /= 1 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_enable_sriov_hwtcl_check : if core16_enable_sriov_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_vf_count_hwtcl_check : if core16_pf0_vf_count_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_vf_count_hwtcl_check : if core16_pf1_vf_count_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_vf_count_hwtcl_check : if core16_pf2_vf_count_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_vf_count_hwtcl_check : if core16_pf3_vf_count_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_vf_count_hwtcl_check : if core16_pf4_vf_count_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_vf_count_hwtcl_check : if core16_pf5_vf_count_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_vf_count_hwtcl_check : if core16_pf6_vf_count_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_vf_count_hwtcl_check : if core16_pf7_vf_count_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_total_vf_count_hwtcl_check : if core16_total_vf_count_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_total_vf_count_width_hwtcl_check : if core16_total_vf_count_width_hwtcl /= 1 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_enable_virtio_hwtcl_check : if core16_enable_virtio_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_virtio_start_byte_address_hwtcl_check : if core16_virtio_start_byte_address_hwtcl /= 72 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_virtio_capability_present_hwtcl_check : if core16_pf0_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_virtio_device_specific_cap_present_hwtcl_check : if core16_pf0_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_virtio_cmn_config_bar_indicator_hwtcl_check : if core16_pf0_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_virtio_cmn_config_bar_offset_hwtcl_check : if core16_pf0_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_virtio_cmn_config_structure_length_hwtcl_check : if core16_pf0_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_virtio_notification_bar_indicator_hwtcl_check : if core16_pf0_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_virtio_notification_bar_offset_hwtcl_check : if core16_pf0_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_virtio_notification_structure_length_hwtcl_check : if core16_pf0_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_virtio_notify_off_multiplier_hwtcl_check : if core16_pf0_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_virtio_isrstatus_bar_indicator_hwtcl_check : if core16_pf0_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_virtio_isrstatus_bar_offset_hwtcl_check : if core16_pf0_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_virtio_isrstatus_structure_length_hwtcl_check : if core16_pf0_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_virtio_devspecific_bar_indicator_hwtcl_check : if core16_pf0_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_virtio_devspecific_bar_offset_hwtcl_check : if core16_pf0_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_virtio_devspecific_structure_length_hwtcl_check : if core16_pf0_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core16_pf0_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_virtio_pciconfig_access_bar_offset_hwtcl_check : if core16_pf0_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0_virtio_pciconfig_access_structure_length_hwtcl_check : if core16_pf0_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_virtio_capability_present_hwtcl_check : if core16_pf1_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_virtio_device_specific_cap_present_hwtcl_check : if core16_pf1_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_virtio_cmn_config_bar_indicator_hwtcl_check : if core16_pf1_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_virtio_cmn_config_bar_offset_hwtcl_check : if core16_pf1_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_virtio_cmn_config_structure_length_hwtcl_check : if core16_pf1_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_virtio_notification_bar_indicator_hwtcl_check : if core16_pf1_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_virtio_notification_bar_offset_hwtcl_check : if core16_pf1_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_virtio_notification_structure_length_hwtcl_check : if core16_pf1_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_virtio_notify_off_multiplier_hwtcl_check : if core16_pf1_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_virtio_isrstatus_bar_indicator_hwtcl_check : if core16_pf1_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_virtio_isrstatus_bar_offset_hwtcl_check : if core16_pf1_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_virtio_isrstatus_structure_length_hwtcl_check : if core16_pf1_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_virtio_devspecific_bar_indicator_hwtcl_check : if core16_pf1_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_virtio_devspecific_bar_offset_hwtcl_check : if core16_pf1_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_virtio_devspecific_structure_length_hwtcl_check : if core16_pf1_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core16_pf1_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_virtio_pciconfig_access_bar_offset_hwtcl_check : if core16_pf1_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1_virtio_pciconfig_access_structure_length_hwtcl_check : if core16_pf1_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_virtio_capability_present_hwtcl_check : if core16_pf2_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_virtio_device_specific_cap_present_hwtcl_check : if core16_pf2_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_virtio_cmn_config_bar_indicator_hwtcl_check : if core16_pf2_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_virtio_cmn_config_bar_offset_hwtcl_check : if core16_pf2_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_virtio_cmn_config_structure_length_hwtcl_check : if core16_pf2_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_virtio_notification_bar_indicator_hwtcl_check : if core16_pf2_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_virtio_notification_bar_offset_hwtcl_check : if core16_pf2_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_virtio_notification_structure_length_hwtcl_check : if core16_pf2_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_virtio_notify_off_multiplier_hwtcl_check : if core16_pf2_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_virtio_isrstatus_bar_indicator_hwtcl_check : if core16_pf2_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_virtio_isrstatus_bar_offset_hwtcl_check : if core16_pf2_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_virtio_isrstatus_structure_length_hwtcl_check : if core16_pf2_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_virtio_devspecific_bar_indicator_hwtcl_check : if core16_pf2_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_virtio_devspecific_bar_offset_hwtcl_check : if core16_pf2_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_virtio_devspecific_structure_length_hwtcl_check : if core16_pf2_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core16_pf2_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_virtio_pciconfig_access_bar_offset_hwtcl_check : if core16_pf2_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2_virtio_pciconfig_access_structure_length_hwtcl_check : if core16_pf2_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_virtio_capability_present_hwtcl_check : if core16_pf3_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_virtio_device_specific_cap_present_hwtcl_check : if core16_pf3_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_virtio_cmn_config_bar_indicator_hwtcl_check : if core16_pf3_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_virtio_cmn_config_bar_offset_hwtcl_check : if core16_pf3_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_virtio_cmn_config_structure_length_hwtcl_check : if core16_pf3_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_virtio_notification_bar_indicator_hwtcl_check : if core16_pf3_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_virtio_notification_bar_offset_hwtcl_check : if core16_pf3_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_virtio_notification_structure_length_hwtcl_check : if core16_pf3_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_virtio_notify_off_multiplier_hwtcl_check : if core16_pf3_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_virtio_isrstatus_bar_indicator_hwtcl_check : if core16_pf3_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_virtio_isrstatus_bar_offset_hwtcl_check : if core16_pf3_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_virtio_isrstatus_structure_length_hwtcl_check : if core16_pf3_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_virtio_devspecific_bar_indicator_hwtcl_check : if core16_pf3_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_virtio_devspecific_bar_offset_hwtcl_check : if core16_pf3_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_virtio_devspecific_structure_length_hwtcl_check : if core16_pf3_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core16_pf3_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_virtio_pciconfig_access_bar_offset_hwtcl_check : if core16_pf3_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3_virtio_pciconfig_access_structure_length_hwtcl_check : if core16_pf3_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_virtio_capability_present_hwtcl_check : if core16_pf4_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_virtio_device_specific_cap_present_hwtcl_check : if core16_pf4_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_virtio_cmn_config_bar_indicator_hwtcl_check : if core16_pf4_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_virtio_cmn_config_bar_offset_hwtcl_check : if core16_pf4_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_virtio_cmn_config_structure_length_hwtcl_check : if core16_pf4_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_virtio_notification_bar_indicator_hwtcl_check : if core16_pf4_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_virtio_notification_bar_offset_hwtcl_check : if core16_pf4_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_virtio_notification_structure_length_hwtcl_check : if core16_pf4_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_virtio_notify_off_multiplier_hwtcl_check : if core16_pf4_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_virtio_isrstatus_bar_indicator_hwtcl_check : if core16_pf4_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_virtio_isrstatus_bar_offset_hwtcl_check : if core16_pf4_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_virtio_isrstatus_structure_length_hwtcl_check : if core16_pf4_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_virtio_devspecific_bar_indicator_hwtcl_check : if core16_pf4_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_virtio_devspecific_bar_offset_hwtcl_check : if core16_pf4_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_virtio_devspecific_structure_length_hwtcl_check : if core16_pf4_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core16_pf4_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_virtio_pciconfig_access_bar_offset_hwtcl_check : if core16_pf4_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4_virtio_pciconfig_access_structure_length_hwtcl_check : if core16_pf4_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_virtio_capability_present_hwtcl_check : if core16_pf5_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_virtio_device_specific_cap_present_hwtcl_check : if core16_pf5_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_virtio_cmn_config_bar_indicator_hwtcl_check : if core16_pf5_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_virtio_cmn_config_bar_offset_hwtcl_check : if core16_pf5_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_virtio_cmn_config_structure_length_hwtcl_check : if core16_pf5_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_virtio_notification_bar_indicator_hwtcl_check : if core16_pf5_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_virtio_notification_bar_offset_hwtcl_check : if core16_pf5_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_virtio_notification_structure_length_hwtcl_check : if core16_pf5_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_virtio_notify_off_multiplier_hwtcl_check : if core16_pf5_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_virtio_isrstatus_bar_indicator_hwtcl_check : if core16_pf5_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_virtio_isrstatus_bar_offset_hwtcl_check : if core16_pf5_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_virtio_isrstatus_structure_length_hwtcl_check : if core16_pf5_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_virtio_devspecific_bar_indicator_hwtcl_check : if core16_pf5_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_virtio_devspecific_bar_offset_hwtcl_check : if core16_pf5_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_virtio_devspecific_structure_length_hwtcl_check : if core16_pf5_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core16_pf5_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_virtio_pciconfig_access_bar_offset_hwtcl_check : if core16_pf5_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5_virtio_pciconfig_access_structure_length_hwtcl_check : if core16_pf5_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_virtio_capability_present_hwtcl_check : if core16_pf6_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_virtio_device_specific_cap_present_hwtcl_check : if core16_pf6_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_virtio_cmn_config_bar_indicator_hwtcl_check : if core16_pf6_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_virtio_cmn_config_bar_offset_hwtcl_check : if core16_pf6_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_virtio_cmn_config_structure_length_hwtcl_check : if core16_pf6_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_virtio_notification_bar_indicator_hwtcl_check : if core16_pf6_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_virtio_notification_bar_offset_hwtcl_check : if core16_pf6_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_virtio_notification_structure_length_hwtcl_check : if core16_pf6_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_virtio_notify_off_multiplier_hwtcl_check : if core16_pf6_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_virtio_isrstatus_bar_indicator_hwtcl_check : if core16_pf6_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_virtio_isrstatus_bar_offset_hwtcl_check : if core16_pf6_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_virtio_isrstatus_structure_length_hwtcl_check : if core16_pf6_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_virtio_devspecific_bar_indicator_hwtcl_check : if core16_pf6_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_virtio_devspecific_bar_offset_hwtcl_check : if core16_pf6_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_virtio_devspecific_structure_length_hwtcl_check : if core16_pf6_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core16_pf6_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_virtio_pciconfig_access_bar_offset_hwtcl_check : if core16_pf6_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6_virtio_pciconfig_access_structure_length_hwtcl_check : if core16_pf6_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_virtio_capability_present_hwtcl_check : if core16_pf7_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_virtio_device_specific_cap_present_hwtcl_check : if core16_pf7_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_virtio_cmn_config_bar_indicator_hwtcl_check : if core16_pf7_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_virtio_cmn_config_bar_offset_hwtcl_check : if core16_pf7_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_virtio_cmn_config_structure_length_hwtcl_check : if core16_pf7_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_virtio_notification_bar_indicator_hwtcl_check : if core16_pf7_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_virtio_notification_bar_offset_hwtcl_check : if core16_pf7_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_virtio_notification_structure_length_hwtcl_check : if core16_pf7_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_virtio_notify_off_multiplier_hwtcl_check : if core16_pf7_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_virtio_isrstatus_bar_indicator_hwtcl_check : if core16_pf7_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_virtio_isrstatus_bar_offset_hwtcl_check : if core16_pf7_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_virtio_isrstatus_structure_length_hwtcl_check : if core16_pf7_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_virtio_devspecific_bar_indicator_hwtcl_check : if core16_pf7_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_virtio_devspecific_bar_offset_hwtcl_check : if core16_pf7_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_virtio_devspecific_structure_length_hwtcl_check : if core16_pf7_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core16_pf7_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_virtio_pciconfig_access_bar_offset_hwtcl_check : if core16_pf7_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7_virtio_pciconfig_access_structure_length_hwtcl_check : if core16_pf7_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0vf_virtio_capability_present_hwtcl_check : if core16_pf0vf_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0vf_virtio_device_specific_cap_present_hwtcl_check : if core16_pf0vf_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0vf_virtio_cmn_config_bar_indicator_hwtcl_check : if core16_pf0vf_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0vf_virtio_cmn_config_bar_offset_hwtcl_check : if core16_pf0vf_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0vf_virtio_cmn_config_structure_length_hwtcl_check : if core16_pf0vf_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0vf_virtio_notification_bar_indicator_hwtcl_check : if core16_pf0vf_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0vf_virtio_notification_bar_offset_hwtcl_check : if core16_pf0vf_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0vf_virtio_notification_structure_length_hwtcl_check : if core16_pf0vf_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0vf_virtio_notify_off_multiplier_hwtcl_check : if core16_pf0vf_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0vf_virtio_isrstatus_bar_indicator_hwtcl_check : if core16_pf0vf_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0vf_virtio_isrstatus_bar_offset_hwtcl_check : if core16_pf0vf_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0vf_virtio_isrstatus_structure_length_hwtcl_check : if core16_pf0vf_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0vf_virtio_devspecific_bar_indicator_hwtcl_check : if core16_pf0vf_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0vf_virtio_devspecific_bar_offset_hwtcl_check : if core16_pf0vf_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0vf_virtio_devspecific_structure_length_hwtcl_check : if core16_pf0vf_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0vf_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core16_pf0vf_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0vf_virtio_pciconfig_access_bar_offset_hwtcl_check : if core16_pf0vf_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf0vf_virtio_pciconfig_access_structure_length_hwtcl_check : if core16_pf0vf_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1vf_virtio_capability_present_hwtcl_check : if core16_pf1vf_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1vf_virtio_device_specific_cap_present_hwtcl_check : if core16_pf1vf_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1vf_virtio_cmn_config_bar_indicator_hwtcl_check : if core16_pf1vf_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1vf_virtio_cmn_config_bar_offset_hwtcl_check : if core16_pf1vf_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1vf_virtio_cmn_config_structure_length_hwtcl_check : if core16_pf1vf_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1vf_virtio_notification_bar_indicator_hwtcl_check : if core16_pf1vf_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1vf_virtio_notification_bar_offset_hwtcl_check : if core16_pf1vf_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1vf_virtio_notification_structure_length_hwtcl_check : if core16_pf1vf_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1vf_virtio_notify_off_multiplier_hwtcl_check : if core16_pf1vf_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1vf_virtio_isrstatus_bar_indicator_hwtcl_check : if core16_pf1vf_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1vf_virtio_isrstatus_bar_offset_hwtcl_check : if core16_pf1vf_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1vf_virtio_isrstatus_structure_length_hwtcl_check : if core16_pf1vf_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1vf_virtio_devspecific_bar_indicator_hwtcl_check : if core16_pf1vf_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1vf_virtio_devspecific_bar_offset_hwtcl_check : if core16_pf1vf_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1vf_virtio_devspecific_structure_length_hwtcl_check : if core16_pf1vf_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1vf_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core16_pf1vf_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1vf_virtio_pciconfig_access_bar_offset_hwtcl_check : if core16_pf1vf_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf1vf_virtio_pciconfig_access_structure_length_hwtcl_check : if core16_pf1vf_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2vf_virtio_capability_present_hwtcl_check : if core16_pf2vf_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2vf_virtio_device_specific_cap_present_hwtcl_check : if core16_pf2vf_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2vf_virtio_cmn_config_bar_indicator_hwtcl_check : if core16_pf2vf_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2vf_virtio_cmn_config_bar_offset_hwtcl_check : if core16_pf2vf_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2vf_virtio_cmn_config_structure_length_hwtcl_check : if core16_pf2vf_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2vf_virtio_notification_bar_indicator_hwtcl_check : if core16_pf2vf_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2vf_virtio_notification_bar_offset_hwtcl_check : if core16_pf2vf_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2vf_virtio_notification_structure_length_hwtcl_check : if core16_pf2vf_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2vf_virtio_notify_off_multiplier_hwtcl_check : if core16_pf2vf_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2vf_virtio_isrstatus_bar_indicator_hwtcl_check : if core16_pf2vf_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2vf_virtio_isrstatus_bar_offset_hwtcl_check : if core16_pf2vf_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2vf_virtio_isrstatus_structure_length_hwtcl_check : if core16_pf2vf_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2vf_virtio_devspecific_bar_indicator_hwtcl_check : if core16_pf2vf_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2vf_virtio_devspecific_bar_offset_hwtcl_check : if core16_pf2vf_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2vf_virtio_devspecific_structure_length_hwtcl_check : if core16_pf2vf_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2vf_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core16_pf2vf_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2vf_virtio_pciconfig_access_bar_offset_hwtcl_check : if core16_pf2vf_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf2vf_virtio_pciconfig_access_structure_length_hwtcl_check : if core16_pf2vf_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3vf_virtio_capability_present_hwtcl_check : if core16_pf3vf_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3vf_virtio_device_specific_cap_present_hwtcl_check : if core16_pf3vf_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3vf_virtio_cmn_config_bar_indicator_hwtcl_check : if core16_pf3vf_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3vf_virtio_cmn_config_bar_offset_hwtcl_check : if core16_pf3vf_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3vf_virtio_cmn_config_structure_length_hwtcl_check : if core16_pf3vf_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3vf_virtio_notification_bar_indicator_hwtcl_check : if core16_pf3vf_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3vf_virtio_notification_bar_offset_hwtcl_check : if core16_pf3vf_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3vf_virtio_notification_structure_length_hwtcl_check : if core16_pf3vf_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3vf_virtio_notify_off_multiplier_hwtcl_check : if core16_pf3vf_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3vf_virtio_isrstatus_bar_indicator_hwtcl_check : if core16_pf3vf_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3vf_virtio_isrstatus_bar_offset_hwtcl_check : if core16_pf3vf_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3vf_virtio_isrstatus_structure_length_hwtcl_check : if core16_pf3vf_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3vf_virtio_devspecific_bar_indicator_hwtcl_check : if core16_pf3vf_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3vf_virtio_devspecific_bar_offset_hwtcl_check : if core16_pf3vf_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3vf_virtio_devspecific_structure_length_hwtcl_check : if core16_pf3vf_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3vf_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core16_pf3vf_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3vf_virtio_pciconfig_access_bar_offset_hwtcl_check : if core16_pf3vf_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf3vf_virtio_pciconfig_access_structure_length_hwtcl_check : if core16_pf3vf_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4vf_virtio_capability_present_hwtcl_check : if core16_pf4vf_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4vf_virtio_device_specific_cap_present_hwtcl_check : if core16_pf4vf_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4vf_virtio_cmn_config_bar_indicator_hwtcl_check : if core16_pf4vf_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4vf_virtio_cmn_config_bar_offset_hwtcl_check : if core16_pf4vf_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4vf_virtio_cmn_config_structure_length_hwtcl_check : if core16_pf4vf_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4vf_virtio_notification_bar_indicator_hwtcl_check : if core16_pf4vf_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4vf_virtio_notification_bar_offset_hwtcl_check : if core16_pf4vf_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4vf_virtio_notification_structure_length_hwtcl_check : if core16_pf4vf_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4vf_virtio_notify_off_multiplier_hwtcl_check : if core16_pf4vf_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4vf_virtio_isrstatus_bar_indicator_hwtcl_check : if core16_pf4vf_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4vf_virtio_isrstatus_bar_offset_hwtcl_check : if core16_pf4vf_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4vf_virtio_isrstatus_structure_length_hwtcl_check : if core16_pf4vf_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4vf_virtio_devspecific_bar_indicator_hwtcl_check : if core16_pf4vf_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4vf_virtio_devspecific_bar_offset_hwtcl_check : if core16_pf4vf_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4vf_virtio_devspecific_structure_length_hwtcl_check : if core16_pf4vf_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4vf_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core16_pf4vf_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4vf_virtio_pciconfig_access_bar_offset_hwtcl_check : if core16_pf4vf_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf4vf_virtio_pciconfig_access_structure_length_hwtcl_check : if core16_pf4vf_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5vf_virtio_capability_present_hwtcl_check : if core16_pf5vf_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5vf_virtio_device_specific_cap_present_hwtcl_check : if core16_pf5vf_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5vf_virtio_cmn_config_bar_indicator_hwtcl_check : if core16_pf5vf_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5vf_virtio_cmn_config_bar_offset_hwtcl_check : if core16_pf5vf_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5vf_virtio_cmn_config_structure_length_hwtcl_check : if core16_pf5vf_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5vf_virtio_notification_bar_indicator_hwtcl_check : if core16_pf5vf_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5vf_virtio_notification_bar_offset_hwtcl_check : if core16_pf5vf_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5vf_virtio_notification_structure_length_hwtcl_check : if core16_pf5vf_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5vf_virtio_notify_off_multiplier_hwtcl_check : if core16_pf5vf_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5vf_virtio_isrstatus_bar_indicator_hwtcl_check : if core16_pf5vf_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5vf_virtio_isrstatus_bar_offset_hwtcl_check : if core16_pf5vf_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5vf_virtio_isrstatus_structure_length_hwtcl_check : if core16_pf5vf_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5vf_virtio_devspecific_bar_indicator_hwtcl_check : if core16_pf5vf_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5vf_virtio_devspecific_bar_offset_hwtcl_check : if core16_pf5vf_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5vf_virtio_devspecific_structure_length_hwtcl_check : if core16_pf5vf_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5vf_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core16_pf5vf_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5vf_virtio_pciconfig_access_bar_offset_hwtcl_check : if core16_pf5vf_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf5vf_virtio_pciconfig_access_structure_length_hwtcl_check : if core16_pf5vf_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6vf_virtio_capability_present_hwtcl_check : if core16_pf6vf_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6vf_virtio_device_specific_cap_present_hwtcl_check : if core16_pf6vf_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6vf_virtio_cmn_config_bar_indicator_hwtcl_check : if core16_pf6vf_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6vf_virtio_cmn_config_bar_offset_hwtcl_check : if core16_pf6vf_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6vf_virtio_cmn_config_structure_length_hwtcl_check : if core16_pf6vf_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6vf_virtio_notification_bar_indicator_hwtcl_check : if core16_pf6vf_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6vf_virtio_notification_bar_offset_hwtcl_check : if core16_pf6vf_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6vf_virtio_notification_structure_length_hwtcl_check : if core16_pf6vf_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6vf_virtio_notify_off_multiplier_hwtcl_check : if core16_pf6vf_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6vf_virtio_isrstatus_bar_indicator_hwtcl_check : if core16_pf6vf_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6vf_virtio_isrstatus_bar_offset_hwtcl_check : if core16_pf6vf_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6vf_virtio_isrstatus_structure_length_hwtcl_check : if core16_pf6vf_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6vf_virtio_devspecific_bar_indicator_hwtcl_check : if core16_pf6vf_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6vf_virtio_devspecific_bar_offset_hwtcl_check : if core16_pf6vf_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6vf_virtio_devspecific_structure_length_hwtcl_check : if core16_pf6vf_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6vf_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core16_pf6vf_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6vf_virtio_pciconfig_access_bar_offset_hwtcl_check : if core16_pf6vf_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf6vf_virtio_pciconfig_access_structure_length_hwtcl_check : if core16_pf6vf_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7vf_virtio_capability_present_hwtcl_check : if core16_pf7vf_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7vf_virtio_device_specific_cap_present_hwtcl_check : if core16_pf7vf_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7vf_virtio_cmn_config_bar_indicator_hwtcl_check : if core16_pf7vf_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7vf_virtio_cmn_config_bar_offset_hwtcl_check : if core16_pf7vf_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7vf_virtio_cmn_config_structure_length_hwtcl_check : if core16_pf7vf_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7vf_virtio_notification_bar_indicator_hwtcl_check : if core16_pf7vf_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7vf_virtio_notification_bar_offset_hwtcl_check : if core16_pf7vf_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7vf_virtio_notification_structure_length_hwtcl_check : if core16_pf7vf_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7vf_virtio_notify_off_multiplier_hwtcl_check : if core16_pf7vf_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7vf_virtio_isrstatus_bar_indicator_hwtcl_check : if core16_pf7vf_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7vf_virtio_isrstatus_bar_offset_hwtcl_check : if core16_pf7vf_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7vf_virtio_isrstatus_structure_length_hwtcl_check : if core16_pf7vf_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7vf_virtio_devspecific_bar_indicator_hwtcl_check : if core16_pf7vf_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7vf_virtio_devspecific_bar_offset_hwtcl_check : if core16_pf7vf_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7vf_virtio_devspecific_structure_length_hwtcl_check : if core16_pf7vf_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7vf_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core16_pf7vf_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7vf_virtio_pciconfig_access_bar_offset_hwtcl_check : if core16_pf7vf_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf7vf_virtio_pciconfig_access_structure_length_hwtcl_check : if core16_pf7vf_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pf_ceb_pointer_addr_hwtcl_check : if core16_pf_ceb_pointer_addr_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_vf_ceb_pointer_addr_hwtcl_check : if core16_vf_ceb_pointer_addr_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_bar0_address_width_hwtcl_check : if core8_pf0_bar0_address_width_hwtcl /= 16 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_bar1_address_width_hwtcl_check : if core8_pf0_bar1_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_bar2_address_width_hwtcl_check : if core8_pf0_bar2_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_bar3_address_width_hwtcl_check : if core8_pf0_bar3_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_bar4_address_width_hwtcl_check : if core8_pf0_bar4_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_bar5_address_width_hwtcl_check : if core8_pf0_bar5_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_expansion_base_address_register_hwtcl_check : if core8_pf0_expansion_base_address_register_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_sriov_vf_bar0_address_width_int_hwtcl_check : if core8_pf0_sriov_vf_bar0_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_sriov_vf_bar1_address_width_int_hwtcl_check : if core8_pf0_sriov_vf_bar1_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_sriov_vf_bar2_address_width_int_hwtcl_check : if core8_pf0_sriov_vf_bar2_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_sriov_vf_bar3_address_width_int_hwtcl_check : if core8_pf0_sriov_vf_bar3_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_sriov_vf_bar4_address_width_int_hwtcl_check : if core8_pf0_sriov_vf_bar4_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_sriov_vf_bar5_address_width_int_hwtcl_check : if core8_pf0_sriov_vf_bar5_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_bar0_address_width_hwtcl_check : if core8_pf1_bar0_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_bar1_address_width_hwtcl_check : if core8_pf1_bar1_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_bar2_address_width_hwtcl_check : if core8_pf1_bar2_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_bar3_address_width_hwtcl_check : if core8_pf1_bar3_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_bar4_address_width_hwtcl_check : if core8_pf1_bar4_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_bar5_address_width_hwtcl_check : if core8_pf1_bar5_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_expansion_base_address_register_hwtcl_check : if core8_pf1_expansion_base_address_register_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_sriov_vf_bar0_address_width_int_hwtcl_check : if core8_pf1_sriov_vf_bar0_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_sriov_vf_bar1_address_width_int_hwtcl_check : if core8_pf1_sriov_vf_bar1_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_sriov_vf_bar2_address_width_int_hwtcl_check : if core8_pf1_sriov_vf_bar2_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_sriov_vf_bar3_address_width_int_hwtcl_check : if core8_pf1_sriov_vf_bar3_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_sriov_vf_bar4_address_width_int_hwtcl_check : if core8_pf1_sriov_vf_bar4_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_sriov_vf_bar5_address_width_int_hwtcl_check : if core8_pf1_sriov_vf_bar5_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_bar0_address_width_hwtcl_check : if core8_pf2_bar0_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_bar1_address_width_hwtcl_check : if core8_pf2_bar1_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_bar2_address_width_hwtcl_check : if core8_pf2_bar2_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_bar3_address_width_hwtcl_check : if core8_pf2_bar3_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_bar4_address_width_hwtcl_check : if core8_pf2_bar4_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_bar5_address_width_hwtcl_check : if core8_pf2_bar5_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_expansion_base_address_register_hwtcl_check : if core8_pf2_expansion_base_address_register_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_sriov_vf_bar0_address_width_int_hwtcl_check : if core8_pf2_sriov_vf_bar0_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_sriov_vf_bar1_address_width_int_hwtcl_check : if core8_pf2_sriov_vf_bar1_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_sriov_vf_bar2_address_width_int_hwtcl_check : if core8_pf2_sriov_vf_bar2_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_sriov_vf_bar3_address_width_int_hwtcl_check : if core8_pf2_sriov_vf_bar3_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_sriov_vf_bar4_address_width_int_hwtcl_check : if core8_pf2_sriov_vf_bar4_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_sriov_vf_bar5_address_width_int_hwtcl_check : if core8_pf2_sriov_vf_bar5_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_bar0_address_width_hwtcl_check : if core8_pf3_bar0_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_bar1_address_width_hwtcl_check : if core8_pf3_bar1_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_bar2_address_width_hwtcl_check : if core8_pf3_bar2_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_bar3_address_width_hwtcl_check : if core8_pf3_bar3_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_bar4_address_width_hwtcl_check : if core8_pf3_bar4_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_bar5_address_width_hwtcl_check : if core8_pf3_bar5_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_expansion_base_address_register_hwtcl_check : if core8_pf3_expansion_base_address_register_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_sriov_vf_bar0_address_width_int_hwtcl_check : if core8_pf3_sriov_vf_bar0_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_sriov_vf_bar1_address_width_int_hwtcl_check : if core8_pf3_sriov_vf_bar1_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_sriov_vf_bar2_address_width_int_hwtcl_check : if core8_pf3_sriov_vf_bar2_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_sriov_vf_bar3_address_width_int_hwtcl_check : if core8_pf3_sriov_vf_bar3_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_sriov_vf_bar4_address_width_int_hwtcl_check : if core8_pf3_sriov_vf_bar4_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_sriov_vf_bar5_address_width_int_hwtcl_check : if core8_pf3_sriov_vf_bar5_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_bar0_address_width_hwtcl_check : if core8_pf4_bar0_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_bar1_address_width_hwtcl_check : if core8_pf4_bar1_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_bar2_address_width_hwtcl_check : if core8_pf4_bar2_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_bar3_address_width_hwtcl_check : if core8_pf4_bar3_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_bar4_address_width_hwtcl_check : if core8_pf4_bar4_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_bar5_address_width_hwtcl_check : if core8_pf4_bar5_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_expansion_base_address_register_hwtcl_check : if core8_pf4_expansion_base_address_register_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_sriov_vf_bar0_address_width_int_hwtcl_check : if core8_pf4_sriov_vf_bar0_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_sriov_vf_bar1_address_width_int_hwtcl_check : if core8_pf4_sriov_vf_bar1_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_sriov_vf_bar2_address_width_int_hwtcl_check : if core8_pf4_sriov_vf_bar2_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_sriov_vf_bar3_address_width_int_hwtcl_check : if core8_pf4_sriov_vf_bar3_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_sriov_vf_bar4_address_width_int_hwtcl_check : if core8_pf4_sriov_vf_bar4_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_sriov_vf_bar5_address_width_int_hwtcl_check : if core8_pf4_sriov_vf_bar5_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_bar0_address_width_hwtcl_check : if core8_pf5_bar0_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_bar1_address_width_hwtcl_check : if core8_pf5_bar1_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_bar2_address_width_hwtcl_check : if core8_pf5_bar2_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_bar3_address_width_hwtcl_check : if core8_pf5_bar3_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_bar4_address_width_hwtcl_check : if core8_pf5_bar4_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_bar5_address_width_hwtcl_check : if core8_pf5_bar5_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_expansion_base_address_register_hwtcl_check : if core8_pf5_expansion_base_address_register_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_sriov_vf_bar0_address_width_int_hwtcl_check : if core8_pf5_sriov_vf_bar0_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_sriov_vf_bar1_address_width_int_hwtcl_check : if core8_pf5_sriov_vf_bar1_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_sriov_vf_bar2_address_width_int_hwtcl_check : if core8_pf5_sriov_vf_bar2_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_sriov_vf_bar3_address_width_int_hwtcl_check : if core8_pf5_sriov_vf_bar3_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_sriov_vf_bar4_address_width_int_hwtcl_check : if core8_pf5_sriov_vf_bar4_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_sriov_vf_bar5_address_width_int_hwtcl_check : if core8_pf5_sriov_vf_bar5_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_bar0_address_width_hwtcl_check : if core8_pf6_bar0_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_bar1_address_width_hwtcl_check : if core8_pf6_bar1_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_bar2_address_width_hwtcl_check : if core8_pf6_bar2_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_bar3_address_width_hwtcl_check : if core8_pf6_bar3_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_bar4_address_width_hwtcl_check : if core8_pf6_bar4_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_bar5_address_width_hwtcl_check : if core8_pf6_bar5_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_expansion_base_address_register_hwtcl_check : if core8_pf6_expansion_base_address_register_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_sriov_vf_bar0_address_width_int_hwtcl_check : if core8_pf6_sriov_vf_bar0_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_sriov_vf_bar1_address_width_int_hwtcl_check : if core8_pf6_sriov_vf_bar1_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_sriov_vf_bar2_address_width_int_hwtcl_check : if core8_pf6_sriov_vf_bar2_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_sriov_vf_bar3_address_width_int_hwtcl_check : if core8_pf6_sriov_vf_bar3_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_sriov_vf_bar4_address_width_int_hwtcl_check : if core8_pf6_sriov_vf_bar4_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_sriov_vf_bar5_address_width_int_hwtcl_check : if core8_pf6_sriov_vf_bar5_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_bar0_address_width_hwtcl_check : if core8_pf7_bar0_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_bar1_address_width_hwtcl_check : if core8_pf7_bar1_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_bar2_address_width_hwtcl_check : if core8_pf7_bar2_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_bar3_address_width_hwtcl_check : if core8_pf7_bar3_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_bar4_address_width_hwtcl_check : if core8_pf7_bar4_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_bar5_address_width_hwtcl_check : if core8_pf7_bar5_address_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_expansion_base_address_register_hwtcl_check : if core8_pf7_expansion_base_address_register_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_sriov_vf_bar0_address_width_int_hwtcl_check : if core8_pf7_sriov_vf_bar0_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_sriov_vf_bar1_address_width_int_hwtcl_check : if core8_pf7_sriov_vf_bar1_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_sriov_vf_bar2_address_width_int_hwtcl_check : if core8_pf7_sriov_vf_bar2_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_sriov_vf_bar3_address_width_int_hwtcl_check : if core8_pf7_sriov_vf_bar3_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_sriov_vf_bar4_address_width_int_hwtcl_check : if core8_pf7_sriov_vf_bar4_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_sriov_vf_bar5_address_width_int_hwtcl_check : if core8_pf7_sriov_vf_bar5_address_width_int_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_enable_multi_func_hwtcl_check : if core8_enable_multi_func_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_total_pf_count_hwtcl_check : if core8_total_pf_count_hwtcl /= 1 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_total_pf_count_width_hwtcl_check : if core8_total_pf_count_width_hwtcl /= 1 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_enable_sriov_hwtcl_check : if core8_enable_sriov_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_vf_count_hwtcl_check : if core8_pf0_vf_count_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_vf_count_hwtcl_check : if core8_pf1_vf_count_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_vf_count_hwtcl_check : if core8_pf2_vf_count_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_vf_count_hwtcl_check : if core8_pf3_vf_count_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_vf_count_hwtcl_check : if core8_pf4_vf_count_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_vf_count_hwtcl_check : if core8_pf5_vf_count_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_vf_count_hwtcl_check : if core8_pf6_vf_count_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_vf_count_hwtcl_check : if core8_pf7_vf_count_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_total_vf_count_hwtcl_check : if core8_total_vf_count_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_total_vf_count_width_hwtcl_check : if core8_total_vf_count_width_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_enable_virtio_hwtcl_check : if core8_enable_virtio_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_virtio_start_byte_address_hwtcl_check : if core8_virtio_start_byte_address_hwtcl /= 72 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_virtio_capability_present_hwtcl_check : if core8_pf0_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_virtio_device_specific_cap_present_hwtcl_check : if core8_pf0_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_virtio_cmn_config_bar_indicator_hwtcl_check : if core8_pf0_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_virtio_cmn_config_bar_offset_hwtcl_check : if core8_pf0_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_virtio_cmn_config_structure_length_hwtcl_check : if core8_pf0_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_virtio_notification_bar_indicator_hwtcl_check : if core8_pf0_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_virtio_notification_bar_offset_hwtcl_check : if core8_pf0_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_virtio_notification_structure_length_hwtcl_check : if core8_pf0_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_virtio_notify_off_multiplier_hwtcl_check : if core8_pf0_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_virtio_isrstatus_bar_indicator_hwtcl_check : if core8_pf0_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_virtio_isrstatus_bar_offset_hwtcl_check : if core8_pf0_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_virtio_isrstatus_structure_length_hwtcl_check : if core8_pf0_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_virtio_devspecific_bar_indicator_hwtcl_check : if core8_pf0_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_virtio_devspecific_bar_offset_hwtcl_check : if core8_pf0_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_virtio_devspecific_structure_length_hwtcl_check : if core8_pf0_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core8_pf0_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_virtio_pciconfig_access_bar_offset_hwtcl_check : if core8_pf0_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0_virtio_pciconfig_access_structure_length_hwtcl_check : if core8_pf0_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_virtio_capability_present_hwtcl_check : if core8_pf1_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_virtio_device_specific_cap_present_hwtcl_check : if core8_pf1_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_virtio_cmn_config_bar_indicator_hwtcl_check : if core8_pf1_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_virtio_cmn_config_bar_offset_hwtcl_check : if core8_pf1_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_virtio_cmn_config_structure_length_hwtcl_check : if core8_pf1_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_virtio_notification_bar_indicator_hwtcl_check : if core8_pf1_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_virtio_notification_bar_offset_hwtcl_check : if core8_pf1_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_virtio_notification_structure_length_hwtcl_check : if core8_pf1_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_virtio_notify_off_multiplier_hwtcl_check : if core8_pf1_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_virtio_isrstatus_bar_indicator_hwtcl_check : if core8_pf1_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_virtio_isrstatus_bar_offset_hwtcl_check : if core8_pf1_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_virtio_isrstatus_structure_length_hwtcl_check : if core8_pf1_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_virtio_devspecific_bar_indicator_hwtcl_check : if core8_pf1_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_virtio_devspecific_bar_offset_hwtcl_check : if core8_pf1_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_virtio_devspecific_structure_length_hwtcl_check : if core8_pf1_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core8_pf1_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_virtio_pciconfig_access_bar_offset_hwtcl_check : if core8_pf1_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1_virtio_pciconfig_access_structure_length_hwtcl_check : if core8_pf1_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_virtio_capability_present_hwtcl_check : if core8_pf2_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_virtio_device_specific_cap_present_hwtcl_check : if core8_pf2_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_virtio_cmn_config_bar_indicator_hwtcl_check : if core8_pf2_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_virtio_cmn_config_bar_offset_hwtcl_check : if core8_pf2_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_virtio_cmn_config_structure_length_hwtcl_check : if core8_pf2_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_virtio_notification_bar_indicator_hwtcl_check : if core8_pf2_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_virtio_notification_bar_offset_hwtcl_check : if core8_pf2_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_virtio_notification_structure_length_hwtcl_check : if core8_pf2_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_virtio_notify_off_multiplier_hwtcl_check : if core8_pf2_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_virtio_isrstatus_bar_indicator_hwtcl_check : if core8_pf2_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_virtio_isrstatus_bar_offset_hwtcl_check : if core8_pf2_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_virtio_isrstatus_structure_length_hwtcl_check : if core8_pf2_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_virtio_devspecific_bar_indicator_hwtcl_check : if core8_pf2_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_virtio_devspecific_bar_offset_hwtcl_check : if core8_pf2_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_virtio_devspecific_structure_length_hwtcl_check : if core8_pf2_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core8_pf2_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_virtio_pciconfig_access_bar_offset_hwtcl_check : if core8_pf2_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2_virtio_pciconfig_access_structure_length_hwtcl_check : if core8_pf2_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_virtio_capability_present_hwtcl_check : if core8_pf3_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_virtio_device_specific_cap_present_hwtcl_check : if core8_pf3_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_virtio_cmn_config_bar_indicator_hwtcl_check : if core8_pf3_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_virtio_cmn_config_bar_offset_hwtcl_check : if core8_pf3_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_virtio_cmn_config_structure_length_hwtcl_check : if core8_pf3_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_virtio_notification_bar_indicator_hwtcl_check : if core8_pf3_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_virtio_notification_bar_offset_hwtcl_check : if core8_pf3_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_virtio_notification_structure_length_hwtcl_check : if core8_pf3_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_virtio_notify_off_multiplier_hwtcl_check : if core8_pf3_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_virtio_isrstatus_bar_indicator_hwtcl_check : if core8_pf3_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_virtio_isrstatus_bar_offset_hwtcl_check : if core8_pf3_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_virtio_isrstatus_structure_length_hwtcl_check : if core8_pf3_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_virtio_devspecific_bar_indicator_hwtcl_check : if core8_pf3_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_virtio_devspecific_bar_offset_hwtcl_check : if core8_pf3_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_virtio_devspecific_structure_length_hwtcl_check : if core8_pf3_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core8_pf3_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_virtio_pciconfig_access_bar_offset_hwtcl_check : if core8_pf3_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3_virtio_pciconfig_access_structure_length_hwtcl_check : if core8_pf3_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_virtio_capability_present_hwtcl_check : if core8_pf4_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_virtio_device_specific_cap_present_hwtcl_check : if core8_pf4_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_virtio_cmn_config_bar_indicator_hwtcl_check : if core8_pf4_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_virtio_cmn_config_bar_offset_hwtcl_check : if core8_pf4_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_virtio_cmn_config_structure_length_hwtcl_check : if core8_pf4_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_virtio_notification_bar_indicator_hwtcl_check : if core8_pf4_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_virtio_notification_bar_offset_hwtcl_check : if core8_pf4_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_virtio_notification_structure_length_hwtcl_check : if core8_pf4_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_virtio_notify_off_multiplier_hwtcl_check : if core8_pf4_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_virtio_isrstatus_bar_indicator_hwtcl_check : if core8_pf4_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_virtio_isrstatus_bar_offset_hwtcl_check : if core8_pf4_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_virtio_isrstatus_structure_length_hwtcl_check : if core8_pf4_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_virtio_devspecific_bar_indicator_hwtcl_check : if core8_pf4_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_virtio_devspecific_bar_offset_hwtcl_check : if core8_pf4_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_virtio_devspecific_structure_length_hwtcl_check : if core8_pf4_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core8_pf4_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_virtio_pciconfig_access_bar_offset_hwtcl_check : if core8_pf4_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4_virtio_pciconfig_access_structure_length_hwtcl_check : if core8_pf4_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_virtio_capability_present_hwtcl_check : if core8_pf5_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_virtio_device_specific_cap_present_hwtcl_check : if core8_pf5_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_virtio_cmn_config_bar_indicator_hwtcl_check : if core8_pf5_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_virtio_cmn_config_bar_offset_hwtcl_check : if core8_pf5_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_virtio_cmn_config_structure_length_hwtcl_check : if core8_pf5_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_virtio_notification_bar_indicator_hwtcl_check : if core8_pf5_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_virtio_notification_bar_offset_hwtcl_check : if core8_pf5_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_virtio_notification_structure_length_hwtcl_check : if core8_pf5_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_virtio_notify_off_multiplier_hwtcl_check : if core8_pf5_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_virtio_isrstatus_bar_indicator_hwtcl_check : if core8_pf5_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_virtio_isrstatus_bar_offset_hwtcl_check : if core8_pf5_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_virtio_isrstatus_structure_length_hwtcl_check : if core8_pf5_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_virtio_devspecific_bar_indicator_hwtcl_check : if core8_pf5_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_virtio_devspecific_bar_offset_hwtcl_check : if core8_pf5_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_virtio_devspecific_structure_length_hwtcl_check : if core8_pf5_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core8_pf5_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_virtio_pciconfig_access_bar_offset_hwtcl_check : if core8_pf5_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5_virtio_pciconfig_access_structure_length_hwtcl_check : if core8_pf5_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_virtio_capability_present_hwtcl_check : if core8_pf6_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_virtio_device_specific_cap_present_hwtcl_check : if core8_pf6_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_virtio_cmn_config_bar_indicator_hwtcl_check : if core8_pf6_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_virtio_cmn_config_bar_offset_hwtcl_check : if core8_pf6_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_virtio_cmn_config_structure_length_hwtcl_check : if core8_pf6_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_virtio_notification_bar_indicator_hwtcl_check : if core8_pf6_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_virtio_notification_bar_offset_hwtcl_check : if core8_pf6_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_virtio_notification_structure_length_hwtcl_check : if core8_pf6_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_virtio_notify_off_multiplier_hwtcl_check : if core8_pf6_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_virtio_isrstatus_bar_indicator_hwtcl_check : if core8_pf6_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_virtio_isrstatus_bar_offset_hwtcl_check : if core8_pf6_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_virtio_isrstatus_structure_length_hwtcl_check : if core8_pf6_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_virtio_devspecific_bar_indicator_hwtcl_check : if core8_pf6_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_virtio_devspecific_bar_offset_hwtcl_check : if core8_pf6_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_virtio_devspecific_structure_length_hwtcl_check : if core8_pf6_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core8_pf6_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_virtio_pciconfig_access_bar_offset_hwtcl_check : if core8_pf6_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6_virtio_pciconfig_access_structure_length_hwtcl_check : if core8_pf6_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_virtio_capability_present_hwtcl_check : if core8_pf7_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_virtio_device_specific_cap_present_hwtcl_check : if core8_pf7_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_virtio_cmn_config_bar_indicator_hwtcl_check : if core8_pf7_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_virtio_cmn_config_bar_offset_hwtcl_check : if core8_pf7_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_virtio_cmn_config_structure_length_hwtcl_check : if core8_pf7_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_virtio_notification_bar_indicator_hwtcl_check : if core8_pf7_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_virtio_notification_bar_offset_hwtcl_check : if core8_pf7_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_virtio_notification_structure_length_hwtcl_check : if core8_pf7_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_virtio_notify_off_multiplier_hwtcl_check : if core8_pf7_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_virtio_isrstatus_bar_indicator_hwtcl_check : if core8_pf7_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_virtio_isrstatus_bar_offset_hwtcl_check : if core8_pf7_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_virtio_isrstatus_structure_length_hwtcl_check : if core8_pf7_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_virtio_devspecific_bar_indicator_hwtcl_check : if core8_pf7_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_virtio_devspecific_bar_offset_hwtcl_check : if core8_pf7_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_virtio_devspecific_structure_length_hwtcl_check : if core8_pf7_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core8_pf7_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_virtio_pciconfig_access_bar_offset_hwtcl_check : if core8_pf7_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7_virtio_pciconfig_access_structure_length_hwtcl_check : if core8_pf7_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0vf_virtio_capability_present_hwtcl_check : if core8_pf0vf_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0vf_virtio_device_specific_cap_present_hwtcl_check : if core8_pf0vf_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0vf_virtio_cmn_config_bar_indicator_hwtcl_check : if core8_pf0vf_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0vf_virtio_cmn_config_bar_offset_hwtcl_check : if core8_pf0vf_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0vf_virtio_cmn_config_structure_length_hwtcl_check : if core8_pf0vf_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0vf_virtio_notification_bar_indicator_hwtcl_check : if core8_pf0vf_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0vf_virtio_notification_bar_offset_hwtcl_check : if core8_pf0vf_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0vf_virtio_notification_structure_length_hwtcl_check : if core8_pf0vf_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0vf_virtio_notify_off_multiplier_hwtcl_check : if core8_pf0vf_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0vf_virtio_isrstatus_bar_indicator_hwtcl_check : if core8_pf0vf_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0vf_virtio_isrstatus_bar_offset_hwtcl_check : if core8_pf0vf_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0vf_virtio_isrstatus_structure_length_hwtcl_check : if core8_pf0vf_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0vf_virtio_devspecific_bar_indicator_hwtcl_check : if core8_pf0vf_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0vf_virtio_devspecific_bar_offset_hwtcl_check : if core8_pf0vf_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0vf_virtio_devspecific_structure_length_hwtcl_check : if core8_pf0vf_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0vf_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core8_pf0vf_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0vf_virtio_pciconfig_access_bar_offset_hwtcl_check : if core8_pf0vf_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf0vf_virtio_pciconfig_access_structure_length_hwtcl_check : if core8_pf0vf_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1vf_virtio_capability_present_hwtcl_check : if core8_pf1vf_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1vf_virtio_device_specific_cap_present_hwtcl_check : if core8_pf1vf_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1vf_virtio_cmn_config_bar_indicator_hwtcl_check : if core8_pf1vf_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1vf_virtio_cmn_config_bar_offset_hwtcl_check : if core8_pf1vf_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1vf_virtio_cmn_config_structure_length_hwtcl_check : if core8_pf1vf_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1vf_virtio_notification_bar_indicator_hwtcl_check : if core8_pf1vf_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1vf_virtio_notification_bar_offset_hwtcl_check : if core8_pf1vf_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1vf_virtio_notification_structure_length_hwtcl_check : if core8_pf1vf_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1vf_virtio_notify_off_multiplier_hwtcl_check : if core8_pf1vf_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1vf_virtio_isrstatus_bar_indicator_hwtcl_check : if core8_pf1vf_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1vf_virtio_isrstatus_bar_offset_hwtcl_check : if core8_pf1vf_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1vf_virtio_isrstatus_structure_length_hwtcl_check : if core8_pf1vf_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1vf_virtio_devspecific_bar_indicator_hwtcl_check : if core8_pf1vf_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1vf_virtio_devspecific_bar_offset_hwtcl_check : if core8_pf1vf_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1vf_virtio_devspecific_structure_length_hwtcl_check : if core8_pf1vf_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1vf_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core8_pf1vf_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1vf_virtio_pciconfig_access_bar_offset_hwtcl_check : if core8_pf1vf_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf1vf_virtio_pciconfig_access_structure_length_hwtcl_check : if core8_pf1vf_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2vf_virtio_capability_present_hwtcl_check : if core8_pf2vf_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2vf_virtio_device_specific_cap_present_hwtcl_check : if core8_pf2vf_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2vf_virtio_cmn_config_bar_indicator_hwtcl_check : if core8_pf2vf_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2vf_virtio_cmn_config_bar_offset_hwtcl_check : if core8_pf2vf_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2vf_virtio_cmn_config_structure_length_hwtcl_check : if core8_pf2vf_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2vf_virtio_notification_bar_indicator_hwtcl_check : if core8_pf2vf_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2vf_virtio_notification_bar_offset_hwtcl_check : if core8_pf2vf_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2vf_virtio_notification_structure_length_hwtcl_check : if core8_pf2vf_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2vf_virtio_notify_off_multiplier_hwtcl_check : if core8_pf2vf_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2vf_virtio_isrstatus_bar_indicator_hwtcl_check : if core8_pf2vf_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2vf_virtio_isrstatus_bar_offset_hwtcl_check : if core8_pf2vf_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2vf_virtio_isrstatus_structure_length_hwtcl_check : if core8_pf2vf_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2vf_virtio_devspecific_bar_indicator_hwtcl_check : if core8_pf2vf_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2vf_virtio_devspecific_bar_offset_hwtcl_check : if core8_pf2vf_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2vf_virtio_devspecific_structure_length_hwtcl_check : if core8_pf2vf_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2vf_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core8_pf2vf_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2vf_virtio_pciconfig_access_bar_offset_hwtcl_check : if core8_pf2vf_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf2vf_virtio_pciconfig_access_structure_length_hwtcl_check : if core8_pf2vf_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3vf_virtio_capability_present_hwtcl_check : if core8_pf3vf_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3vf_virtio_device_specific_cap_present_hwtcl_check : if core8_pf3vf_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3vf_virtio_cmn_config_bar_indicator_hwtcl_check : if core8_pf3vf_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3vf_virtio_cmn_config_bar_offset_hwtcl_check : if core8_pf3vf_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3vf_virtio_cmn_config_structure_length_hwtcl_check : if core8_pf3vf_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3vf_virtio_notification_bar_indicator_hwtcl_check : if core8_pf3vf_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3vf_virtio_notification_bar_offset_hwtcl_check : if core8_pf3vf_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3vf_virtio_notification_structure_length_hwtcl_check : if core8_pf3vf_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3vf_virtio_notify_off_multiplier_hwtcl_check : if core8_pf3vf_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3vf_virtio_isrstatus_bar_indicator_hwtcl_check : if core8_pf3vf_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3vf_virtio_isrstatus_bar_offset_hwtcl_check : if core8_pf3vf_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3vf_virtio_isrstatus_structure_length_hwtcl_check : if core8_pf3vf_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3vf_virtio_devspecific_bar_indicator_hwtcl_check : if core8_pf3vf_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3vf_virtio_devspecific_bar_offset_hwtcl_check : if core8_pf3vf_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3vf_virtio_devspecific_structure_length_hwtcl_check : if core8_pf3vf_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3vf_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core8_pf3vf_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3vf_virtio_pciconfig_access_bar_offset_hwtcl_check : if core8_pf3vf_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf3vf_virtio_pciconfig_access_structure_length_hwtcl_check : if core8_pf3vf_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4vf_virtio_capability_present_hwtcl_check : if core8_pf4vf_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4vf_virtio_device_specific_cap_present_hwtcl_check : if core8_pf4vf_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4vf_virtio_cmn_config_bar_indicator_hwtcl_check : if core8_pf4vf_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4vf_virtio_cmn_config_bar_offset_hwtcl_check : if core8_pf4vf_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4vf_virtio_cmn_config_structure_length_hwtcl_check : if core8_pf4vf_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4vf_virtio_notification_bar_indicator_hwtcl_check : if core8_pf4vf_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4vf_virtio_notification_bar_offset_hwtcl_check : if core8_pf4vf_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4vf_virtio_notification_structure_length_hwtcl_check : if core8_pf4vf_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4vf_virtio_notify_off_multiplier_hwtcl_check : if core8_pf4vf_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4vf_virtio_isrstatus_bar_indicator_hwtcl_check : if core8_pf4vf_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4vf_virtio_isrstatus_bar_offset_hwtcl_check : if core8_pf4vf_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4vf_virtio_isrstatus_structure_length_hwtcl_check : if core8_pf4vf_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4vf_virtio_devspecific_bar_indicator_hwtcl_check : if core8_pf4vf_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4vf_virtio_devspecific_bar_offset_hwtcl_check : if core8_pf4vf_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4vf_virtio_devspecific_structure_length_hwtcl_check : if core8_pf4vf_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4vf_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core8_pf4vf_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4vf_virtio_pciconfig_access_bar_offset_hwtcl_check : if core8_pf4vf_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf4vf_virtio_pciconfig_access_structure_length_hwtcl_check : if core8_pf4vf_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5vf_virtio_capability_present_hwtcl_check : if core8_pf5vf_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5vf_virtio_device_specific_cap_present_hwtcl_check : if core8_pf5vf_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5vf_virtio_cmn_config_bar_indicator_hwtcl_check : if core8_pf5vf_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5vf_virtio_cmn_config_bar_offset_hwtcl_check : if core8_pf5vf_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5vf_virtio_cmn_config_structure_length_hwtcl_check : if core8_pf5vf_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5vf_virtio_notification_bar_indicator_hwtcl_check : if core8_pf5vf_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5vf_virtio_notification_bar_offset_hwtcl_check : if core8_pf5vf_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5vf_virtio_notification_structure_length_hwtcl_check : if core8_pf5vf_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5vf_virtio_notify_off_multiplier_hwtcl_check : if core8_pf5vf_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5vf_virtio_isrstatus_bar_indicator_hwtcl_check : if core8_pf5vf_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5vf_virtio_isrstatus_bar_offset_hwtcl_check : if core8_pf5vf_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5vf_virtio_isrstatus_structure_length_hwtcl_check : if core8_pf5vf_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5vf_virtio_devspecific_bar_indicator_hwtcl_check : if core8_pf5vf_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5vf_virtio_devspecific_bar_offset_hwtcl_check : if core8_pf5vf_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5vf_virtio_devspecific_structure_length_hwtcl_check : if core8_pf5vf_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5vf_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core8_pf5vf_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5vf_virtio_pciconfig_access_bar_offset_hwtcl_check : if core8_pf5vf_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf5vf_virtio_pciconfig_access_structure_length_hwtcl_check : if core8_pf5vf_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6vf_virtio_capability_present_hwtcl_check : if core8_pf6vf_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6vf_virtio_device_specific_cap_present_hwtcl_check : if core8_pf6vf_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6vf_virtio_cmn_config_bar_indicator_hwtcl_check : if core8_pf6vf_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6vf_virtio_cmn_config_bar_offset_hwtcl_check : if core8_pf6vf_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6vf_virtio_cmn_config_structure_length_hwtcl_check : if core8_pf6vf_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6vf_virtio_notification_bar_indicator_hwtcl_check : if core8_pf6vf_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6vf_virtio_notification_bar_offset_hwtcl_check : if core8_pf6vf_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6vf_virtio_notification_structure_length_hwtcl_check : if core8_pf6vf_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6vf_virtio_notify_off_multiplier_hwtcl_check : if core8_pf6vf_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6vf_virtio_isrstatus_bar_indicator_hwtcl_check : if core8_pf6vf_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6vf_virtio_isrstatus_bar_offset_hwtcl_check : if core8_pf6vf_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6vf_virtio_isrstatus_structure_length_hwtcl_check : if core8_pf6vf_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6vf_virtio_devspecific_bar_indicator_hwtcl_check : if core8_pf6vf_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6vf_virtio_devspecific_bar_offset_hwtcl_check : if core8_pf6vf_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6vf_virtio_devspecific_structure_length_hwtcl_check : if core8_pf6vf_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6vf_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core8_pf6vf_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6vf_virtio_pciconfig_access_bar_offset_hwtcl_check : if core8_pf6vf_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf6vf_virtio_pciconfig_access_structure_length_hwtcl_check : if core8_pf6vf_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7vf_virtio_capability_present_hwtcl_check : if core8_pf7vf_virtio_capability_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7vf_virtio_device_specific_cap_present_hwtcl_check : if core8_pf7vf_virtio_device_specific_cap_present_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7vf_virtio_cmn_config_bar_indicator_hwtcl_check : if core8_pf7vf_virtio_cmn_config_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7vf_virtio_cmn_config_bar_offset_hwtcl_check : if core8_pf7vf_virtio_cmn_config_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7vf_virtio_cmn_config_structure_length_hwtcl_check : if core8_pf7vf_virtio_cmn_config_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7vf_virtio_notification_bar_indicator_hwtcl_check : if core8_pf7vf_virtio_notification_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7vf_virtio_notification_bar_offset_hwtcl_check : if core8_pf7vf_virtio_notification_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7vf_virtio_notification_structure_length_hwtcl_check : if core8_pf7vf_virtio_notification_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7vf_virtio_notify_off_multiplier_hwtcl_check : if core8_pf7vf_virtio_notify_off_multiplier_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7vf_virtio_isrstatus_bar_indicator_hwtcl_check : if core8_pf7vf_virtio_isrstatus_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7vf_virtio_isrstatus_bar_offset_hwtcl_check : if core8_pf7vf_virtio_isrstatus_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7vf_virtio_isrstatus_structure_length_hwtcl_check : if core8_pf7vf_virtio_isrstatus_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7vf_virtio_devspecific_bar_indicator_hwtcl_check : if core8_pf7vf_virtio_devspecific_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7vf_virtio_devspecific_bar_offset_hwtcl_check : if core8_pf7vf_virtio_devspecific_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7vf_virtio_devspecific_structure_length_hwtcl_check : if core8_pf7vf_virtio_devspecific_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7vf_virtio_pciconfig_access_bar_indicator_hwtcl_check : if core8_pf7vf_virtio_pciconfig_access_bar_indicator_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7vf_virtio_pciconfig_access_bar_offset_hwtcl_check : if core8_pf7vf_virtio_pciconfig_access_bar_offset_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf7vf_virtio_pciconfig_access_structure_length_hwtcl_check : if core8_pf7vf_virtio_pciconfig_access_structure_length_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pf_ceb_pointer_addr_hwtcl_check : if core8_pf_ceb_pointer_addr_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_vf_ceb_pointer_addr_hwtcl_check : if core8_vf_ceb_pointer_addr_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_payload_width_integer_hwtcl_check : if core16_payload_width_integer_hwtcl /= 512 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_hdr_width_integer_hwtcl_check : if core16_hdr_width_integer_hwtcl /= 256 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_pfx_width_integer_hwtcl_check : if core16_pfx_width_integer_hwtcl /= 64 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_double_width_integer_hwtcl_check : if core16_double_width_integer_hwtcl /= 2 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_empty_width_integer_hwtcl_check : if core16_empty_width_integer_hwtcl /= 6 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_use_ast_parity_hwtcl_check : if core16_use_ast_parity_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core16_en_256s_to_512s_adp_hwtcl_check : if core16_en_256s_to_512s_adp_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_payload_width_integer_hwtcl_check : if core8_payload_width_integer_hwtcl /= 256 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_hdr_width_integer_hwtcl_check : if core8_hdr_width_integer_hwtcl /= 128 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_double_width_integer_hwtcl_check : if core8_double_width_integer_hwtcl /= 1 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_pfx_width_integer_hwtcl_check : if core8_pfx_width_integer_hwtcl /= 32 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_empty_width_integer_hwtcl_check : if core8_empty_width_integer_hwtcl /= 3 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_use_ast_parity_hwtcl_check : if core8_use_ast_parity_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core8_en_256s_to_512s_adp_hwtcl_check : if core8_en_256s_to_512s_adp_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_0_payload_width_integer_hwtcl_check : if core4_0_payload_width_integer_hwtcl /= 128 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_0_hdr_width_integer_hwtcl_check : if core4_0_hdr_width_integer_hwtcl /= 128 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_0_double_width_integer_hwtcl_check : if core4_0_double_width_integer_hwtcl /= 1 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_0_pfx_width_integer_hwtcl_check : if core4_0_pfx_width_integer_hwtcl /= 32 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_0_empty_width_integer_hwtcl_check : if core4_0_empty_width_integer_hwtcl /= 2 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_0_use_ast_parity_hwtcl_check : if core4_0_use_ast_parity_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_1_payload_width_integer_hwtcl_check : if core4_1_payload_width_integer_hwtcl /= 128 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_1_hdr_width_integer_hwtcl_check : if core4_1_hdr_width_integer_hwtcl /= 128 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_1_double_width_integer_hwtcl_check : if core4_1_double_width_integer_hwtcl /= 1 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_1_pfx_width_integer_hwtcl_check : if core4_1_pfx_width_integer_hwtcl /= 32 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_1_empty_width_integer_hwtcl_check : if core4_1_empty_width_integer_hwtcl /= 2 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	core4_1_use_ast_parity_hwtcl_check : if core4_1_use_ast_parity_hwtcl /= 0 generate
		assert false report "Supplied generics do not match expected generics" severity Failure;
	end generate;

	intel_pcie_ptile_ast_hip : component PCIE_HIP_FDAS_intel_pcie_ptile_mcdma_0_intel_pcie_ptile_ast_900_3qmctry_cmp
		generic map (
			device_family                                               => "Agilex",
			adapter_type_hwtcl                                          => "NATIVE",
			xcvr_reconfig_hwtcl                                         => 0,
			ptile_debug_toolkit_hwtcl                                   => 0,
			ptile_enable_pciess_register_access_hwtcl                   => 0,
			ptile_link_insp_en_hwtcl                                    => 0,
			ptile_link_insp_avmm_en_hwtcl                               => 0,
			adapter_clk_source_hwtcl                                    => "IOPLL",
			avmm_enabled_hwtcl                                          => 0,
			pld_clrpcs_hwtcl                                            => 0,
			independent_perst_hwtcl                                     => 0,
			core16_enable_power_mgnt_intf_hwtcl                         => 0,
			core16_enable_cpl_timeout_hwtcl                             => 1,
			core16_enable_error_intf_hwtcl                              => 1,
			core16_enable_ecc_hwtcl                                     => 0,
			core16_enable_hotplug_hwtcl                                 => 0,
			core16_enable_pld_warm_rst_rdy_hwtcl                        => 0,
			core16_user_mode_to_pld_in_use_hwtcl                        => 0,
			core16_enable_10bit_tag_support_intf_hwtcl                  => 0,
			hssi_ctp_u_wrpcie_top_u_core16_topology                     => "pcie_x16",
			core16_enable_rx_buffer_limit_ports_hwtcl                   => 1,
			core16_flr_cap_hwtcl                                        => 1,
			core16_hip_reconfig_hwtcl                                   => 0,
			core8_enable_rx_buffer_limit_ports_hwtcl                    => 1,
			core8_enable_power_mgnt_intf_hwtcl                          => 0,
			core8_enable_cpl_timeout_hwtcl                              => 0,
			core8_enable_error_intf_hwtcl                               => 0,
			core8_enable_ecc_hwtcl                                      => 0,
			core8_enable_hotplug_hwtcl                                  => 0,
			core8_enable_pld_warm_rst_rdy_hwtcl                         => 0,
			core8_user_mode_to_pld_in_use_hwtcl                         => 0,
			hssi_ctp_u_wrpcie_top_u_core8_topology                      => "3",
			core8_virtual_refclk_init_active_hwtcl                      => 1,
			core8_flr_cap_hwtcl                                         => 0,
			core8_hip_reconfig_hwtcl                                    => 0,
			core4_0_enable_rx_buffer_limit_ports_hwtcl                  => 1,
			core4_0_enable_power_mgnt_intf_hwtcl                        => 0,
			core4_0_enable_cpl_timeout_hwtcl                            => 0,
			core4_0_enable_error_intf_hwtcl                             => 1,
			core4_0_enable_ecc_hwtcl                                    => 0,
			core4_0_enable_hotplug_hwtcl                                => 0,
			core4_0_enable_pld_warm_rst_rdy_hwtcl                       => 0,
			core4_0_user_mode_to_pld_in_use_hwtcl                       => 0,
			hssi_ctp_u_wrpcie_top_u_core4_0_topology                    => "3",
			core4_0_flr_cap_hwtcl                                       => 0,
			core4_0_hip_reconfig_hwtcl                                  => 0,
			core4_1_enable_rx_buffer_limit_ports_hwtcl                  => 1,
			core4_1_enable_power_mgnt_intf_hwtcl                        => 0,
			core4_1_enable_cpl_timeout_hwtcl                            => 0,
			core4_1_enable_error_intf_hwtcl                             => 1,
			core4_1_enable_ecc_hwtcl                                    => 0,
			core4_1_enable_hotplug_hwtcl                                => 0,
			core4_1_enable_pld_warm_rst_rdy_hwtcl                       => 0,
			core4_1_user_mode_to_pld_in_use_hwtcl                       => 0,
			hssi_ctp_u_wrpcie_top_u_core4_1_topology                    => "3",
			core4_1_flr_cap_hwtcl                                       => 0,
			core4_1_hip_reconfig_hwtcl                                  => 0,
			core16_pf0_bar0_address_width_hwtcl                         => 22,
			core16_pf0_bar1_address_width_hwtcl                         => 0,
			core16_pf0_bar2_address_width_hwtcl                         => 25,
			core16_pf0_bar3_address_width_hwtcl                         => 0,
			core16_pf0_bar4_address_width_hwtcl                         => 0,
			core16_pf0_bar5_address_width_hwtcl                         => 0,
			core16_pf0_expansion_base_address_register_hwtcl            => 0,
			core16_pf0_sriov_vf_bar0_address_width_int_hwtcl            => 0,
			core16_pf0_sriov_vf_bar1_address_width_int_hwtcl            => 0,
			core16_pf0_sriov_vf_bar2_address_width_int_hwtcl            => 0,
			core16_pf0_sriov_vf_bar3_address_width_int_hwtcl            => 0,
			core16_pf0_sriov_vf_bar4_address_width_int_hwtcl            => 0,
			core16_pf0_sriov_vf_bar5_address_width_int_hwtcl            => 0,
			core16_pf1_bar0_address_width_hwtcl                         => 0,
			core16_pf1_bar1_address_width_hwtcl                         => 0,
			core16_pf1_bar2_address_width_hwtcl                         => 0,
			core16_pf1_bar3_address_width_hwtcl                         => 0,
			core16_pf1_bar4_address_width_hwtcl                         => 0,
			core16_pf1_bar5_address_width_hwtcl                         => 0,
			core16_pf1_expansion_base_address_register_hwtcl            => 0,
			core16_pf1_sriov_vf_bar0_address_width_int_hwtcl            => 0,
			core16_pf1_sriov_vf_bar1_address_width_int_hwtcl            => 0,
			core16_pf1_sriov_vf_bar2_address_width_int_hwtcl            => 0,
			core16_pf1_sriov_vf_bar3_address_width_int_hwtcl            => 0,
			core16_pf1_sriov_vf_bar4_address_width_int_hwtcl            => 0,
			core16_pf1_sriov_vf_bar5_address_width_int_hwtcl            => 0,
			core16_pf2_bar0_address_width_hwtcl                         => 0,
			core16_pf2_bar1_address_width_hwtcl                         => 0,
			core16_pf2_bar2_address_width_hwtcl                         => 0,
			core16_pf2_bar3_address_width_hwtcl                         => 0,
			core16_pf2_bar4_address_width_hwtcl                         => 0,
			core16_pf2_bar5_address_width_hwtcl                         => 0,
			core16_pf2_expansion_base_address_register_hwtcl            => 0,
			core16_pf2_sriov_vf_bar0_address_width_int_hwtcl            => 0,
			core16_pf2_sriov_vf_bar1_address_width_int_hwtcl            => 0,
			core16_pf2_sriov_vf_bar2_address_width_int_hwtcl            => 0,
			core16_pf2_sriov_vf_bar3_address_width_int_hwtcl            => 0,
			core16_pf2_sriov_vf_bar4_address_width_int_hwtcl            => 0,
			core16_pf2_sriov_vf_bar5_address_width_int_hwtcl            => 0,
			core16_pf3_bar0_address_width_hwtcl                         => 0,
			core16_pf3_bar1_address_width_hwtcl                         => 0,
			core16_pf3_bar2_address_width_hwtcl                         => 0,
			core16_pf3_bar3_address_width_hwtcl                         => 0,
			core16_pf3_bar4_address_width_hwtcl                         => 0,
			core16_pf3_bar5_address_width_hwtcl                         => 0,
			core16_pf3_expansion_base_address_register_hwtcl            => 0,
			core16_pf3_sriov_vf_bar0_address_width_int_hwtcl            => 0,
			core16_pf3_sriov_vf_bar1_address_width_int_hwtcl            => 0,
			core16_pf3_sriov_vf_bar2_address_width_int_hwtcl            => 0,
			core16_pf3_sriov_vf_bar3_address_width_int_hwtcl            => 0,
			core16_pf3_sriov_vf_bar4_address_width_int_hwtcl            => 0,
			core16_pf3_sriov_vf_bar5_address_width_int_hwtcl            => 0,
			core16_pf4_bar0_address_width_hwtcl                         => 0,
			core16_pf4_bar1_address_width_hwtcl                         => 0,
			core16_pf4_bar2_address_width_hwtcl                         => 0,
			core16_pf4_bar3_address_width_hwtcl                         => 0,
			core16_pf4_bar4_address_width_hwtcl                         => 0,
			core16_pf4_bar5_address_width_hwtcl                         => 0,
			core16_pf4_expansion_base_address_register_hwtcl            => 0,
			core16_pf4_sriov_vf_bar0_address_width_int_hwtcl            => 0,
			core16_pf4_sriov_vf_bar1_address_width_int_hwtcl            => 0,
			core16_pf4_sriov_vf_bar2_address_width_int_hwtcl            => 0,
			core16_pf4_sriov_vf_bar3_address_width_int_hwtcl            => 0,
			core16_pf4_sriov_vf_bar4_address_width_int_hwtcl            => 0,
			core16_pf4_sriov_vf_bar5_address_width_int_hwtcl            => 0,
			core16_pf5_bar0_address_width_hwtcl                         => 0,
			core16_pf5_bar1_address_width_hwtcl                         => 0,
			core16_pf5_bar2_address_width_hwtcl                         => 0,
			core16_pf5_bar3_address_width_hwtcl                         => 0,
			core16_pf5_bar4_address_width_hwtcl                         => 0,
			core16_pf5_bar5_address_width_hwtcl                         => 0,
			core16_pf5_expansion_base_address_register_hwtcl            => 0,
			core16_pf5_sriov_vf_bar0_address_width_int_hwtcl            => 0,
			core16_pf5_sriov_vf_bar1_address_width_int_hwtcl            => 0,
			core16_pf5_sriov_vf_bar2_address_width_int_hwtcl            => 0,
			core16_pf5_sriov_vf_bar3_address_width_int_hwtcl            => 0,
			core16_pf5_sriov_vf_bar4_address_width_int_hwtcl            => 0,
			core16_pf5_sriov_vf_bar5_address_width_int_hwtcl            => 0,
			core16_pf6_bar0_address_width_hwtcl                         => 0,
			core16_pf6_bar1_address_width_hwtcl                         => 0,
			core16_pf6_bar2_address_width_hwtcl                         => 0,
			core16_pf6_bar3_address_width_hwtcl                         => 0,
			core16_pf6_bar4_address_width_hwtcl                         => 0,
			core16_pf6_bar5_address_width_hwtcl                         => 0,
			core16_pf6_expansion_base_address_register_hwtcl            => 0,
			core16_pf6_sriov_vf_bar0_address_width_int_hwtcl            => 0,
			core16_pf6_sriov_vf_bar1_address_width_int_hwtcl            => 0,
			core16_pf6_sriov_vf_bar2_address_width_int_hwtcl            => 0,
			core16_pf6_sriov_vf_bar3_address_width_int_hwtcl            => 0,
			core16_pf6_sriov_vf_bar4_address_width_int_hwtcl            => 0,
			core16_pf6_sriov_vf_bar5_address_width_int_hwtcl            => 0,
			core16_pf7_bar0_address_width_hwtcl                         => 0,
			core16_pf7_bar1_address_width_hwtcl                         => 0,
			core16_pf7_bar2_address_width_hwtcl                         => 0,
			core16_pf7_bar3_address_width_hwtcl                         => 0,
			core16_pf7_bar4_address_width_hwtcl                         => 0,
			core16_pf7_bar5_address_width_hwtcl                         => 0,
			core16_pf7_expansion_base_address_register_hwtcl            => 0,
			core16_pf7_sriov_vf_bar0_address_width_int_hwtcl            => 0,
			core16_pf7_sriov_vf_bar1_address_width_int_hwtcl            => 0,
			core16_pf7_sriov_vf_bar2_address_width_int_hwtcl            => 0,
			core16_pf7_sriov_vf_bar3_address_width_int_hwtcl            => 0,
			core16_pf7_sriov_vf_bar4_address_width_int_hwtcl            => 0,
			core16_pf7_sriov_vf_bar5_address_width_int_hwtcl            => 0,
			core16_enable_multi_func_hwtcl                              => 0,
			core16_total_pf_count_hwtcl                                 => 1,
			core16_total_pf_count_width_hwtcl                           => 1,
			core16_enable_sriov_hwtcl                                   => 0,
			core16_pf0_vf_count_hwtcl                                   => 0,
			core16_pf1_vf_count_hwtcl                                   => 0,
			core16_pf2_vf_count_hwtcl                                   => 0,
			core16_pf3_vf_count_hwtcl                                   => 0,
			core16_pf4_vf_count_hwtcl                                   => 0,
			core16_pf5_vf_count_hwtcl                                   => 0,
			core16_pf6_vf_count_hwtcl                                   => 0,
			core16_pf7_vf_count_hwtcl                                   => 0,
			core16_total_vf_count_hwtcl                                 => 0,
			core16_total_vf_count_width_hwtcl                           => 1,
			core16_enable_virtio_hwtcl                                  => 0,
			core16_virtio_start_byte_address_hwtcl                      => 72,
			core16_pf0_virtio_capability_present_hwtcl                  => 0,
			core16_pf0_virtio_device_specific_cap_present_hwtcl         => 0,
			core16_pf0_virtio_cmn_config_bar_indicator_hwtcl            => 0,
			core16_pf0_virtio_cmn_config_bar_offset_hwtcl               => 0,
			core16_pf0_virtio_cmn_config_structure_length_hwtcl         => 0,
			core16_pf0_virtio_notification_bar_indicator_hwtcl          => 0,
			core16_pf0_virtio_notification_bar_offset_hwtcl             => 0,
			core16_pf0_virtio_notification_structure_length_hwtcl       => 0,
			core16_pf0_virtio_notify_off_multiplier_hwtcl               => 0,
			core16_pf0_virtio_isrstatus_bar_indicator_hwtcl             => 0,
			core16_pf0_virtio_isrstatus_bar_offset_hwtcl                => 0,
			core16_pf0_virtio_isrstatus_structure_length_hwtcl          => 0,
			core16_pf0_virtio_devspecific_bar_indicator_hwtcl           => 0,
			core16_pf0_virtio_devspecific_bar_offset_hwtcl              => 0,
			core16_pf0_virtio_devspecific_structure_length_hwtcl        => 0,
			core16_pf0_virtio_pciconfig_access_bar_indicator_hwtcl      => 0,
			core16_pf0_virtio_pciconfig_access_bar_offset_hwtcl         => 0,
			core16_pf0_virtio_pciconfig_access_structure_length_hwtcl   => 0,
			core16_pf1_virtio_capability_present_hwtcl                  => 0,
			core16_pf1_virtio_device_specific_cap_present_hwtcl         => 0,
			core16_pf1_virtio_cmn_config_bar_indicator_hwtcl            => 0,
			core16_pf1_virtio_cmn_config_bar_offset_hwtcl               => 0,
			core16_pf1_virtio_cmn_config_structure_length_hwtcl         => 0,
			core16_pf1_virtio_notification_bar_indicator_hwtcl          => 0,
			core16_pf1_virtio_notification_bar_offset_hwtcl             => 0,
			core16_pf1_virtio_notification_structure_length_hwtcl       => 0,
			core16_pf1_virtio_notify_off_multiplier_hwtcl               => 0,
			core16_pf1_virtio_isrstatus_bar_indicator_hwtcl             => 0,
			core16_pf1_virtio_isrstatus_bar_offset_hwtcl                => 0,
			core16_pf1_virtio_isrstatus_structure_length_hwtcl          => 0,
			core16_pf1_virtio_devspecific_bar_indicator_hwtcl           => 0,
			core16_pf1_virtio_devspecific_bar_offset_hwtcl              => 0,
			core16_pf1_virtio_devspecific_structure_length_hwtcl        => 0,
			core16_pf1_virtio_pciconfig_access_bar_indicator_hwtcl      => 0,
			core16_pf1_virtio_pciconfig_access_bar_offset_hwtcl         => 0,
			core16_pf1_virtio_pciconfig_access_structure_length_hwtcl   => 0,
			core16_pf2_virtio_capability_present_hwtcl                  => 0,
			core16_pf2_virtio_device_specific_cap_present_hwtcl         => 0,
			core16_pf2_virtio_cmn_config_bar_indicator_hwtcl            => 0,
			core16_pf2_virtio_cmn_config_bar_offset_hwtcl               => 0,
			core16_pf2_virtio_cmn_config_structure_length_hwtcl         => 0,
			core16_pf2_virtio_notification_bar_indicator_hwtcl          => 0,
			core16_pf2_virtio_notification_bar_offset_hwtcl             => 0,
			core16_pf2_virtio_notification_structure_length_hwtcl       => 0,
			core16_pf2_virtio_notify_off_multiplier_hwtcl               => 0,
			core16_pf2_virtio_isrstatus_bar_indicator_hwtcl             => 0,
			core16_pf2_virtio_isrstatus_bar_offset_hwtcl                => 0,
			core16_pf2_virtio_isrstatus_structure_length_hwtcl          => 0,
			core16_pf2_virtio_devspecific_bar_indicator_hwtcl           => 0,
			core16_pf2_virtio_devspecific_bar_offset_hwtcl              => 0,
			core16_pf2_virtio_devspecific_structure_length_hwtcl        => 0,
			core16_pf2_virtio_pciconfig_access_bar_indicator_hwtcl      => 0,
			core16_pf2_virtio_pciconfig_access_bar_offset_hwtcl         => 0,
			core16_pf2_virtio_pciconfig_access_structure_length_hwtcl   => 0,
			core16_pf3_virtio_capability_present_hwtcl                  => 0,
			core16_pf3_virtio_device_specific_cap_present_hwtcl         => 0,
			core16_pf3_virtio_cmn_config_bar_indicator_hwtcl            => 0,
			core16_pf3_virtio_cmn_config_bar_offset_hwtcl               => 0,
			core16_pf3_virtio_cmn_config_structure_length_hwtcl         => 0,
			core16_pf3_virtio_notification_bar_indicator_hwtcl          => 0,
			core16_pf3_virtio_notification_bar_offset_hwtcl             => 0,
			core16_pf3_virtio_notification_structure_length_hwtcl       => 0,
			core16_pf3_virtio_notify_off_multiplier_hwtcl               => 0,
			core16_pf3_virtio_isrstatus_bar_indicator_hwtcl             => 0,
			core16_pf3_virtio_isrstatus_bar_offset_hwtcl                => 0,
			core16_pf3_virtio_isrstatus_structure_length_hwtcl          => 0,
			core16_pf3_virtio_devspecific_bar_indicator_hwtcl           => 0,
			core16_pf3_virtio_devspecific_bar_offset_hwtcl              => 0,
			core16_pf3_virtio_devspecific_structure_length_hwtcl        => 0,
			core16_pf3_virtio_pciconfig_access_bar_indicator_hwtcl      => 0,
			core16_pf3_virtio_pciconfig_access_bar_offset_hwtcl         => 0,
			core16_pf3_virtio_pciconfig_access_structure_length_hwtcl   => 0,
			core16_pf4_virtio_capability_present_hwtcl                  => 0,
			core16_pf4_virtio_device_specific_cap_present_hwtcl         => 0,
			core16_pf4_virtio_cmn_config_bar_indicator_hwtcl            => 0,
			core16_pf4_virtio_cmn_config_bar_offset_hwtcl               => 0,
			core16_pf4_virtio_cmn_config_structure_length_hwtcl         => 0,
			core16_pf4_virtio_notification_bar_indicator_hwtcl          => 0,
			core16_pf4_virtio_notification_bar_offset_hwtcl             => 0,
			core16_pf4_virtio_notification_structure_length_hwtcl       => 0,
			core16_pf4_virtio_notify_off_multiplier_hwtcl               => 0,
			core16_pf4_virtio_isrstatus_bar_indicator_hwtcl             => 0,
			core16_pf4_virtio_isrstatus_bar_offset_hwtcl                => 0,
			core16_pf4_virtio_isrstatus_structure_length_hwtcl          => 0,
			core16_pf4_virtio_devspecific_bar_indicator_hwtcl           => 0,
			core16_pf4_virtio_devspecific_bar_offset_hwtcl              => 0,
			core16_pf4_virtio_devspecific_structure_length_hwtcl        => 0,
			core16_pf4_virtio_pciconfig_access_bar_indicator_hwtcl      => 0,
			core16_pf4_virtio_pciconfig_access_bar_offset_hwtcl         => 0,
			core16_pf4_virtio_pciconfig_access_structure_length_hwtcl   => 0,
			core16_pf5_virtio_capability_present_hwtcl                  => 0,
			core16_pf5_virtio_device_specific_cap_present_hwtcl         => 0,
			core16_pf5_virtio_cmn_config_bar_indicator_hwtcl            => 0,
			core16_pf5_virtio_cmn_config_bar_offset_hwtcl               => 0,
			core16_pf5_virtio_cmn_config_structure_length_hwtcl         => 0,
			core16_pf5_virtio_notification_bar_indicator_hwtcl          => 0,
			core16_pf5_virtio_notification_bar_offset_hwtcl             => 0,
			core16_pf5_virtio_notification_structure_length_hwtcl       => 0,
			core16_pf5_virtio_notify_off_multiplier_hwtcl               => 0,
			core16_pf5_virtio_isrstatus_bar_indicator_hwtcl             => 0,
			core16_pf5_virtio_isrstatus_bar_offset_hwtcl                => 0,
			core16_pf5_virtio_isrstatus_structure_length_hwtcl          => 0,
			core16_pf5_virtio_devspecific_bar_indicator_hwtcl           => 0,
			core16_pf5_virtio_devspecific_bar_offset_hwtcl              => 0,
			core16_pf5_virtio_devspecific_structure_length_hwtcl        => 0,
			core16_pf5_virtio_pciconfig_access_bar_indicator_hwtcl      => 0,
			core16_pf5_virtio_pciconfig_access_bar_offset_hwtcl         => 0,
			core16_pf5_virtio_pciconfig_access_structure_length_hwtcl   => 0,
			core16_pf6_virtio_capability_present_hwtcl                  => 0,
			core16_pf6_virtio_device_specific_cap_present_hwtcl         => 0,
			core16_pf6_virtio_cmn_config_bar_indicator_hwtcl            => 0,
			core16_pf6_virtio_cmn_config_bar_offset_hwtcl               => 0,
			core16_pf6_virtio_cmn_config_structure_length_hwtcl         => 0,
			core16_pf6_virtio_notification_bar_indicator_hwtcl          => 0,
			core16_pf6_virtio_notification_bar_offset_hwtcl             => 0,
			core16_pf6_virtio_notification_structure_length_hwtcl       => 0,
			core16_pf6_virtio_notify_off_multiplier_hwtcl               => 0,
			core16_pf6_virtio_isrstatus_bar_indicator_hwtcl             => 0,
			core16_pf6_virtio_isrstatus_bar_offset_hwtcl                => 0,
			core16_pf6_virtio_isrstatus_structure_length_hwtcl          => 0,
			core16_pf6_virtio_devspecific_bar_indicator_hwtcl           => 0,
			core16_pf6_virtio_devspecific_bar_offset_hwtcl              => 0,
			core16_pf6_virtio_devspecific_structure_length_hwtcl        => 0,
			core16_pf6_virtio_pciconfig_access_bar_indicator_hwtcl      => 0,
			core16_pf6_virtio_pciconfig_access_bar_offset_hwtcl         => 0,
			core16_pf6_virtio_pciconfig_access_structure_length_hwtcl   => 0,
			core16_pf7_virtio_capability_present_hwtcl                  => 0,
			core16_pf7_virtio_device_specific_cap_present_hwtcl         => 0,
			core16_pf7_virtio_cmn_config_bar_indicator_hwtcl            => 0,
			core16_pf7_virtio_cmn_config_bar_offset_hwtcl               => 0,
			core16_pf7_virtio_cmn_config_structure_length_hwtcl         => 0,
			core16_pf7_virtio_notification_bar_indicator_hwtcl          => 0,
			core16_pf7_virtio_notification_bar_offset_hwtcl             => 0,
			core16_pf7_virtio_notification_structure_length_hwtcl       => 0,
			core16_pf7_virtio_notify_off_multiplier_hwtcl               => 0,
			core16_pf7_virtio_isrstatus_bar_indicator_hwtcl             => 0,
			core16_pf7_virtio_isrstatus_bar_offset_hwtcl                => 0,
			core16_pf7_virtio_isrstatus_structure_length_hwtcl          => 0,
			core16_pf7_virtio_devspecific_bar_indicator_hwtcl           => 0,
			core16_pf7_virtio_devspecific_bar_offset_hwtcl              => 0,
			core16_pf7_virtio_devspecific_structure_length_hwtcl        => 0,
			core16_pf7_virtio_pciconfig_access_bar_indicator_hwtcl      => 0,
			core16_pf7_virtio_pciconfig_access_bar_offset_hwtcl         => 0,
			core16_pf7_virtio_pciconfig_access_structure_length_hwtcl   => 0,
			core16_pf0vf_virtio_capability_present_hwtcl                => 0,
			core16_pf0vf_virtio_device_specific_cap_present_hwtcl       => 0,
			core16_pf0vf_virtio_cmn_config_bar_indicator_hwtcl          => 0,
			core16_pf0vf_virtio_cmn_config_bar_offset_hwtcl             => 0,
			core16_pf0vf_virtio_cmn_config_structure_length_hwtcl       => 0,
			core16_pf0vf_virtio_notification_bar_indicator_hwtcl        => 0,
			core16_pf0vf_virtio_notification_bar_offset_hwtcl           => 0,
			core16_pf0vf_virtio_notification_structure_length_hwtcl     => 0,
			core16_pf0vf_virtio_notify_off_multiplier_hwtcl             => 0,
			core16_pf0vf_virtio_isrstatus_bar_indicator_hwtcl           => 0,
			core16_pf0vf_virtio_isrstatus_bar_offset_hwtcl              => 0,
			core16_pf0vf_virtio_isrstatus_structure_length_hwtcl        => 0,
			core16_pf0vf_virtio_devspecific_bar_indicator_hwtcl         => 0,
			core16_pf0vf_virtio_devspecific_bar_offset_hwtcl            => 0,
			core16_pf0vf_virtio_devspecific_structure_length_hwtcl      => 0,
			core16_pf0vf_virtio_pciconfig_access_bar_indicator_hwtcl    => 0,
			core16_pf0vf_virtio_pciconfig_access_bar_offset_hwtcl       => 0,
			core16_pf0vf_virtio_pciconfig_access_structure_length_hwtcl => 0,
			core16_pf1vf_virtio_capability_present_hwtcl                => 0,
			core16_pf1vf_virtio_device_specific_cap_present_hwtcl       => 0,
			core16_pf1vf_virtio_cmn_config_bar_indicator_hwtcl          => 0,
			core16_pf1vf_virtio_cmn_config_bar_offset_hwtcl             => 0,
			core16_pf1vf_virtio_cmn_config_structure_length_hwtcl       => 0,
			core16_pf1vf_virtio_notification_bar_indicator_hwtcl        => 0,
			core16_pf1vf_virtio_notification_bar_offset_hwtcl           => 0,
			core16_pf1vf_virtio_notification_structure_length_hwtcl     => 0,
			core16_pf1vf_virtio_notify_off_multiplier_hwtcl             => 0,
			core16_pf1vf_virtio_isrstatus_bar_indicator_hwtcl           => 0,
			core16_pf1vf_virtio_isrstatus_bar_offset_hwtcl              => 0,
			core16_pf1vf_virtio_isrstatus_structure_length_hwtcl        => 0,
			core16_pf1vf_virtio_devspecific_bar_indicator_hwtcl         => 0,
			core16_pf1vf_virtio_devspecific_bar_offset_hwtcl            => 0,
			core16_pf1vf_virtio_devspecific_structure_length_hwtcl      => 0,
			core16_pf1vf_virtio_pciconfig_access_bar_indicator_hwtcl    => 0,
			core16_pf1vf_virtio_pciconfig_access_bar_offset_hwtcl       => 0,
			core16_pf1vf_virtio_pciconfig_access_structure_length_hwtcl => 0,
			core16_pf2vf_virtio_capability_present_hwtcl                => 0,
			core16_pf2vf_virtio_device_specific_cap_present_hwtcl       => 0,
			core16_pf2vf_virtio_cmn_config_bar_indicator_hwtcl          => 0,
			core16_pf2vf_virtio_cmn_config_bar_offset_hwtcl             => 0,
			core16_pf2vf_virtio_cmn_config_structure_length_hwtcl       => 0,
			core16_pf2vf_virtio_notification_bar_indicator_hwtcl        => 0,
			core16_pf2vf_virtio_notification_bar_offset_hwtcl           => 0,
			core16_pf2vf_virtio_notification_structure_length_hwtcl     => 0,
			core16_pf2vf_virtio_notify_off_multiplier_hwtcl             => 0,
			core16_pf2vf_virtio_isrstatus_bar_indicator_hwtcl           => 0,
			core16_pf2vf_virtio_isrstatus_bar_offset_hwtcl              => 0,
			core16_pf2vf_virtio_isrstatus_structure_length_hwtcl        => 0,
			core16_pf2vf_virtio_devspecific_bar_indicator_hwtcl         => 0,
			core16_pf2vf_virtio_devspecific_bar_offset_hwtcl            => 0,
			core16_pf2vf_virtio_devspecific_structure_length_hwtcl      => 0,
			core16_pf2vf_virtio_pciconfig_access_bar_indicator_hwtcl    => 0,
			core16_pf2vf_virtio_pciconfig_access_bar_offset_hwtcl       => 0,
			core16_pf2vf_virtio_pciconfig_access_structure_length_hwtcl => 0,
			core16_pf3vf_virtio_capability_present_hwtcl                => 0,
			core16_pf3vf_virtio_device_specific_cap_present_hwtcl       => 0,
			core16_pf3vf_virtio_cmn_config_bar_indicator_hwtcl          => 0,
			core16_pf3vf_virtio_cmn_config_bar_offset_hwtcl             => 0,
			core16_pf3vf_virtio_cmn_config_structure_length_hwtcl       => 0,
			core16_pf3vf_virtio_notification_bar_indicator_hwtcl        => 0,
			core16_pf3vf_virtio_notification_bar_offset_hwtcl           => 0,
			core16_pf3vf_virtio_notification_structure_length_hwtcl     => 0,
			core16_pf3vf_virtio_notify_off_multiplier_hwtcl             => 0,
			core16_pf3vf_virtio_isrstatus_bar_indicator_hwtcl           => 0,
			core16_pf3vf_virtio_isrstatus_bar_offset_hwtcl              => 0,
			core16_pf3vf_virtio_isrstatus_structure_length_hwtcl        => 0,
			core16_pf3vf_virtio_devspecific_bar_indicator_hwtcl         => 0,
			core16_pf3vf_virtio_devspecific_bar_offset_hwtcl            => 0,
			core16_pf3vf_virtio_devspecific_structure_length_hwtcl      => 0,
			core16_pf3vf_virtio_pciconfig_access_bar_indicator_hwtcl    => 0,
			core16_pf3vf_virtio_pciconfig_access_bar_offset_hwtcl       => 0,
			core16_pf3vf_virtio_pciconfig_access_structure_length_hwtcl => 0,
			core16_pf4vf_virtio_capability_present_hwtcl                => 0,
			core16_pf4vf_virtio_device_specific_cap_present_hwtcl       => 0,
			core16_pf4vf_virtio_cmn_config_bar_indicator_hwtcl          => 0,
			core16_pf4vf_virtio_cmn_config_bar_offset_hwtcl             => 0,
			core16_pf4vf_virtio_cmn_config_structure_length_hwtcl       => 0,
			core16_pf4vf_virtio_notification_bar_indicator_hwtcl        => 0,
			core16_pf4vf_virtio_notification_bar_offset_hwtcl           => 0,
			core16_pf4vf_virtio_notification_structure_length_hwtcl     => 0,
			core16_pf4vf_virtio_notify_off_multiplier_hwtcl             => 0,
			core16_pf4vf_virtio_isrstatus_bar_indicator_hwtcl           => 0,
			core16_pf4vf_virtio_isrstatus_bar_offset_hwtcl              => 0,
			core16_pf4vf_virtio_isrstatus_structure_length_hwtcl        => 0,
			core16_pf4vf_virtio_devspecific_bar_indicator_hwtcl         => 0,
			core16_pf4vf_virtio_devspecific_bar_offset_hwtcl            => 0,
			core16_pf4vf_virtio_devspecific_structure_length_hwtcl      => 0,
			core16_pf4vf_virtio_pciconfig_access_bar_indicator_hwtcl    => 0,
			core16_pf4vf_virtio_pciconfig_access_bar_offset_hwtcl       => 0,
			core16_pf4vf_virtio_pciconfig_access_structure_length_hwtcl => 0,
			core16_pf5vf_virtio_capability_present_hwtcl                => 0,
			core16_pf5vf_virtio_device_specific_cap_present_hwtcl       => 0,
			core16_pf5vf_virtio_cmn_config_bar_indicator_hwtcl          => 0,
			core16_pf5vf_virtio_cmn_config_bar_offset_hwtcl             => 0,
			core16_pf5vf_virtio_cmn_config_structure_length_hwtcl       => 0,
			core16_pf5vf_virtio_notification_bar_indicator_hwtcl        => 0,
			core16_pf5vf_virtio_notification_bar_offset_hwtcl           => 0,
			core16_pf5vf_virtio_notification_structure_length_hwtcl     => 0,
			core16_pf5vf_virtio_notify_off_multiplier_hwtcl             => 0,
			core16_pf5vf_virtio_isrstatus_bar_indicator_hwtcl           => 0,
			core16_pf5vf_virtio_isrstatus_bar_offset_hwtcl              => 0,
			core16_pf5vf_virtio_isrstatus_structure_length_hwtcl        => 0,
			core16_pf5vf_virtio_devspecific_bar_indicator_hwtcl         => 0,
			core16_pf5vf_virtio_devspecific_bar_offset_hwtcl            => 0,
			core16_pf5vf_virtio_devspecific_structure_length_hwtcl      => 0,
			core16_pf5vf_virtio_pciconfig_access_bar_indicator_hwtcl    => 0,
			core16_pf5vf_virtio_pciconfig_access_bar_offset_hwtcl       => 0,
			core16_pf5vf_virtio_pciconfig_access_structure_length_hwtcl => 0,
			core16_pf6vf_virtio_capability_present_hwtcl                => 0,
			core16_pf6vf_virtio_device_specific_cap_present_hwtcl       => 0,
			core16_pf6vf_virtio_cmn_config_bar_indicator_hwtcl          => 0,
			core16_pf6vf_virtio_cmn_config_bar_offset_hwtcl             => 0,
			core16_pf6vf_virtio_cmn_config_structure_length_hwtcl       => 0,
			core16_pf6vf_virtio_notification_bar_indicator_hwtcl        => 0,
			core16_pf6vf_virtio_notification_bar_offset_hwtcl           => 0,
			core16_pf6vf_virtio_notification_structure_length_hwtcl     => 0,
			core16_pf6vf_virtio_notify_off_multiplier_hwtcl             => 0,
			core16_pf6vf_virtio_isrstatus_bar_indicator_hwtcl           => 0,
			core16_pf6vf_virtio_isrstatus_bar_offset_hwtcl              => 0,
			core16_pf6vf_virtio_isrstatus_structure_length_hwtcl        => 0,
			core16_pf6vf_virtio_devspecific_bar_indicator_hwtcl         => 0,
			core16_pf6vf_virtio_devspecific_bar_offset_hwtcl            => 0,
			core16_pf6vf_virtio_devspecific_structure_length_hwtcl      => 0,
			core16_pf6vf_virtio_pciconfig_access_bar_indicator_hwtcl    => 0,
			core16_pf6vf_virtio_pciconfig_access_bar_offset_hwtcl       => 0,
			core16_pf6vf_virtio_pciconfig_access_structure_length_hwtcl => 0,
			core16_pf7vf_virtio_capability_present_hwtcl                => 0,
			core16_pf7vf_virtio_device_specific_cap_present_hwtcl       => 0,
			core16_pf7vf_virtio_cmn_config_bar_indicator_hwtcl          => 0,
			core16_pf7vf_virtio_cmn_config_bar_offset_hwtcl             => 0,
			core16_pf7vf_virtio_cmn_config_structure_length_hwtcl       => 0,
			core16_pf7vf_virtio_notification_bar_indicator_hwtcl        => 0,
			core16_pf7vf_virtio_notification_bar_offset_hwtcl           => 0,
			core16_pf7vf_virtio_notification_structure_length_hwtcl     => 0,
			core16_pf7vf_virtio_notify_off_multiplier_hwtcl             => 0,
			core16_pf7vf_virtio_isrstatus_bar_indicator_hwtcl           => 0,
			core16_pf7vf_virtio_isrstatus_bar_offset_hwtcl              => 0,
			core16_pf7vf_virtio_isrstatus_structure_length_hwtcl        => 0,
			core16_pf7vf_virtio_devspecific_bar_indicator_hwtcl         => 0,
			core16_pf7vf_virtio_devspecific_bar_offset_hwtcl            => 0,
			core16_pf7vf_virtio_devspecific_structure_length_hwtcl      => 0,
			core16_pf7vf_virtio_pciconfig_access_bar_indicator_hwtcl    => 0,
			core16_pf7vf_virtio_pciconfig_access_bar_offset_hwtcl       => 0,
			core16_pf7vf_virtio_pciconfig_access_structure_length_hwtcl => 0,
			core16_pf_ceb_pointer_addr_hwtcl                            => 0,
			core16_vf_ceb_pointer_addr_hwtcl                            => 0,
			core8_pf0_bar0_address_width_hwtcl                          => 16,
			core8_pf0_bar1_address_width_hwtcl                          => 0,
			core8_pf0_bar2_address_width_hwtcl                          => 0,
			core8_pf0_bar3_address_width_hwtcl                          => 0,
			core8_pf0_bar4_address_width_hwtcl                          => 0,
			core8_pf0_bar5_address_width_hwtcl                          => 0,
			core8_pf0_expansion_base_address_register_hwtcl             => 0,
			core8_pf0_sriov_vf_bar0_address_width_int_hwtcl             => 0,
			core8_pf0_sriov_vf_bar1_address_width_int_hwtcl             => 0,
			core8_pf0_sriov_vf_bar2_address_width_int_hwtcl             => 0,
			core8_pf0_sriov_vf_bar3_address_width_int_hwtcl             => 0,
			core8_pf0_sriov_vf_bar4_address_width_int_hwtcl             => 0,
			core8_pf0_sriov_vf_bar5_address_width_int_hwtcl             => 0,
			core8_pf1_bar0_address_width_hwtcl                          => 0,
			core8_pf1_bar1_address_width_hwtcl                          => 0,
			core8_pf1_bar2_address_width_hwtcl                          => 0,
			core8_pf1_bar3_address_width_hwtcl                          => 0,
			core8_pf1_bar4_address_width_hwtcl                          => 0,
			core8_pf1_bar5_address_width_hwtcl                          => 0,
			core8_pf1_expansion_base_address_register_hwtcl             => 0,
			core8_pf1_sriov_vf_bar0_address_width_int_hwtcl             => 0,
			core8_pf1_sriov_vf_bar1_address_width_int_hwtcl             => 0,
			core8_pf1_sriov_vf_bar2_address_width_int_hwtcl             => 0,
			core8_pf1_sriov_vf_bar3_address_width_int_hwtcl             => 0,
			core8_pf1_sriov_vf_bar4_address_width_int_hwtcl             => 0,
			core8_pf1_sriov_vf_bar5_address_width_int_hwtcl             => 0,
			core8_pf2_bar0_address_width_hwtcl                          => 0,
			core8_pf2_bar1_address_width_hwtcl                          => 0,
			core8_pf2_bar2_address_width_hwtcl                          => 0,
			core8_pf2_bar3_address_width_hwtcl                          => 0,
			core8_pf2_bar4_address_width_hwtcl                          => 0,
			core8_pf2_bar5_address_width_hwtcl                          => 0,
			core8_pf2_expansion_base_address_register_hwtcl             => 0,
			core8_pf2_sriov_vf_bar0_address_width_int_hwtcl             => 0,
			core8_pf2_sriov_vf_bar1_address_width_int_hwtcl             => 0,
			core8_pf2_sriov_vf_bar2_address_width_int_hwtcl             => 0,
			core8_pf2_sriov_vf_bar3_address_width_int_hwtcl             => 0,
			core8_pf2_sriov_vf_bar4_address_width_int_hwtcl             => 0,
			core8_pf2_sriov_vf_bar5_address_width_int_hwtcl             => 0,
			core8_pf3_bar0_address_width_hwtcl                          => 0,
			core8_pf3_bar1_address_width_hwtcl                          => 0,
			core8_pf3_bar2_address_width_hwtcl                          => 0,
			core8_pf3_bar3_address_width_hwtcl                          => 0,
			core8_pf3_bar4_address_width_hwtcl                          => 0,
			core8_pf3_bar5_address_width_hwtcl                          => 0,
			core8_pf3_expansion_base_address_register_hwtcl             => 0,
			core8_pf3_sriov_vf_bar0_address_width_int_hwtcl             => 0,
			core8_pf3_sriov_vf_bar1_address_width_int_hwtcl             => 0,
			core8_pf3_sriov_vf_bar2_address_width_int_hwtcl             => 0,
			core8_pf3_sriov_vf_bar3_address_width_int_hwtcl             => 0,
			core8_pf3_sriov_vf_bar4_address_width_int_hwtcl             => 0,
			core8_pf3_sriov_vf_bar5_address_width_int_hwtcl             => 0,
			core8_pf4_bar0_address_width_hwtcl                          => 0,
			core8_pf4_bar1_address_width_hwtcl                          => 0,
			core8_pf4_bar2_address_width_hwtcl                          => 0,
			core8_pf4_bar3_address_width_hwtcl                          => 0,
			core8_pf4_bar4_address_width_hwtcl                          => 0,
			core8_pf4_bar5_address_width_hwtcl                          => 0,
			core8_pf4_expansion_base_address_register_hwtcl             => 0,
			core8_pf4_sriov_vf_bar0_address_width_int_hwtcl             => 0,
			core8_pf4_sriov_vf_bar1_address_width_int_hwtcl             => 0,
			core8_pf4_sriov_vf_bar2_address_width_int_hwtcl             => 0,
			core8_pf4_sriov_vf_bar3_address_width_int_hwtcl             => 0,
			core8_pf4_sriov_vf_bar4_address_width_int_hwtcl             => 0,
			core8_pf4_sriov_vf_bar5_address_width_int_hwtcl             => 0,
			core8_pf5_bar0_address_width_hwtcl                          => 0,
			core8_pf5_bar1_address_width_hwtcl                          => 0,
			core8_pf5_bar2_address_width_hwtcl                          => 0,
			core8_pf5_bar3_address_width_hwtcl                          => 0,
			core8_pf5_bar4_address_width_hwtcl                          => 0,
			core8_pf5_bar5_address_width_hwtcl                          => 0,
			core8_pf5_expansion_base_address_register_hwtcl             => 0,
			core8_pf5_sriov_vf_bar0_address_width_int_hwtcl             => 0,
			core8_pf5_sriov_vf_bar1_address_width_int_hwtcl             => 0,
			core8_pf5_sriov_vf_bar2_address_width_int_hwtcl             => 0,
			core8_pf5_sriov_vf_bar3_address_width_int_hwtcl             => 0,
			core8_pf5_sriov_vf_bar4_address_width_int_hwtcl             => 0,
			core8_pf5_sriov_vf_bar5_address_width_int_hwtcl             => 0,
			core8_pf6_bar0_address_width_hwtcl                          => 0,
			core8_pf6_bar1_address_width_hwtcl                          => 0,
			core8_pf6_bar2_address_width_hwtcl                          => 0,
			core8_pf6_bar3_address_width_hwtcl                          => 0,
			core8_pf6_bar4_address_width_hwtcl                          => 0,
			core8_pf6_bar5_address_width_hwtcl                          => 0,
			core8_pf6_expansion_base_address_register_hwtcl             => 0,
			core8_pf6_sriov_vf_bar0_address_width_int_hwtcl             => 0,
			core8_pf6_sriov_vf_bar1_address_width_int_hwtcl             => 0,
			core8_pf6_sriov_vf_bar2_address_width_int_hwtcl             => 0,
			core8_pf6_sriov_vf_bar3_address_width_int_hwtcl             => 0,
			core8_pf6_sriov_vf_bar4_address_width_int_hwtcl             => 0,
			core8_pf6_sriov_vf_bar5_address_width_int_hwtcl             => 0,
			core8_pf7_bar0_address_width_hwtcl                          => 0,
			core8_pf7_bar1_address_width_hwtcl                          => 0,
			core8_pf7_bar2_address_width_hwtcl                          => 0,
			core8_pf7_bar3_address_width_hwtcl                          => 0,
			core8_pf7_bar4_address_width_hwtcl                          => 0,
			core8_pf7_bar5_address_width_hwtcl                          => 0,
			core8_pf7_expansion_base_address_register_hwtcl             => 0,
			core8_pf7_sriov_vf_bar0_address_width_int_hwtcl             => 0,
			core8_pf7_sriov_vf_bar1_address_width_int_hwtcl             => 0,
			core8_pf7_sriov_vf_bar2_address_width_int_hwtcl             => 0,
			core8_pf7_sriov_vf_bar3_address_width_int_hwtcl             => 0,
			core8_pf7_sriov_vf_bar4_address_width_int_hwtcl             => 0,
			core8_pf7_sriov_vf_bar5_address_width_int_hwtcl             => 0,
			core8_enable_multi_func_hwtcl                               => 0,
			core8_total_pf_count_hwtcl                                  => 1,
			core8_total_pf_count_width_hwtcl                            => 1,
			core8_enable_sriov_hwtcl                                    => 0,
			core8_pf0_vf_count_hwtcl                                    => 0,
			core8_pf1_vf_count_hwtcl                                    => 0,
			core8_pf2_vf_count_hwtcl                                    => 0,
			core8_pf3_vf_count_hwtcl                                    => 0,
			core8_pf4_vf_count_hwtcl                                    => 0,
			core8_pf5_vf_count_hwtcl                                    => 0,
			core8_pf6_vf_count_hwtcl                                    => 0,
			core8_pf7_vf_count_hwtcl                                    => 0,
			core8_total_vf_count_hwtcl                                  => 0,
			core8_total_vf_count_width_hwtcl                            => 0,
			core8_enable_virtio_hwtcl                                   => 0,
			core8_virtio_start_byte_address_hwtcl                       => 72,
			core8_pf0_virtio_capability_present_hwtcl                   => 0,
			core8_pf0_virtio_device_specific_cap_present_hwtcl          => 0,
			core8_pf0_virtio_cmn_config_bar_indicator_hwtcl             => 0,
			core8_pf0_virtio_cmn_config_bar_offset_hwtcl                => 0,
			core8_pf0_virtio_cmn_config_structure_length_hwtcl          => 0,
			core8_pf0_virtio_notification_bar_indicator_hwtcl           => 0,
			core8_pf0_virtio_notification_bar_offset_hwtcl              => 0,
			core8_pf0_virtio_notification_structure_length_hwtcl        => 0,
			core8_pf0_virtio_notify_off_multiplier_hwtcl                => 0,
			core8_pf0_virtio_isrstatus_bar_indicator_hwtcl              => 0,
			core8_pf0_virtio_isrstatus_bar_offset_hwtcl                 => 0,
			core8_pf0_virtio_isrstatus_structure_length_hwtcl           => 0,
			core8_pf0_virtio_devspecific_bar_indicator_hwtcl            => 0,
			core8_pf0_virtio_devspecific_bar_offset_hwtcl               => 0,
			core8_pf0_virtio_devspecific_structure_length_hwtcl         => 0,
			core8_pf0_virtio_pciconfig_access_bar_indicator_hwtcl       => 0,
			core8_pf0_virtio_pciconfig_access_bar_offset_hwtcl          => 0,
			core8_pf0_virtio_pciconfig_access_structure_length_hwtcl    => 0,
			core8_pf1_virtio_capability_present_hwtcl                   => 0,
			core8_pf1_virtio_device_specific_cap_present_hwtcl          => 0,
			core8_pf1_virtio_cmn_config_bar_indicator_hwtcl             => 0,
			core8_pf1_virtio_cmn_config_bar_offset_hwtcl                => 0,
			core8_pf1_virtio_cmn_config_structure_length_hwtcl          => 0,
			core8_pf1_virtio_notification_bar_indicator_hwtcl           => 0,
			core8_pf1_virtio_notification_bar_offset_hwtcl              => 0,
			core8_pf1_virtio_notification_structure_length_hwtcl        => 0,
			core8_pf1_virtio_notify_off_multiplier_hwtcl                => 0,
			core8_pf1_virtio_isrstatus_bar_indicator_hwtcl              => 0,
			core8_pf1_virtio_isrstatus_bar_offset_hwtcl                 => 0,
			core8_pf1_virtio_isrstatus_structure_length_hwtcl           => 0,
			core8_pf1_virtio_devspecific_bar_indicator_hwtcl            => 0,
			core8_pf1_virtio_devspecific_bar_offset_hwtcl               => 0,
			core8_pf1_virtio_devspecific_structure_length_hwtcl         => 0,
			core8_pf1_virtio_pciconfig_access_bar_indicator_hwtcl       => 0,
			core8_pf1_virtio_pciconfig_access_bar_offset_hwtcl          => 0,
			core8_pf1_virtio_pciconfig_access_structure_length_hwtcl    => 0,
			core8_pf2_virtio_capability_present_hwtcl                   => 0,
			core8_pf2_virtio_device_specific_cap_present_hwtcl          => 0,
			core8_pf2_virtio_cmn_config_bar_indicator_hwtcl             => 0,
			core8_pf2_virtio_cmn_config_bar_offset_hwtcl                => 0,
			core8_pf2_virtio_cmn_config_structure_length_hwtcl          => 0,
			core8_pf2_virtio_notification_bar_indicator_hwtcl           => 0,
			core8_pf2_virtio_notification_bar_offset_hwtcl              => 0,
			core8_pf2_virtio_notification_structure_length_hwtcl        => 0,
			core8_pf2_virtio_notify_off_multiplier_hwtcl                => 0,
			core8_pf2_virtio_isrstatus_bar_indicator_hwtcl              => 0,
			core8_pf2_virtio_isrstatus_bar_offset_hwtcl                 => 0,
			core8_pf2_virtio_isrstatus_structure_length_hwtcl           => 0,
			core8_pf2_virtio_devspecific_bar_indicator_hwtcl            => 0,
			core8_pf2_virtio_devspecific_bar_offset_hwtcl               => 0,
			core8_pf2_virtio_devspecific_structure_length_hwtcl         => 0,
			core8_pf2_virtio_pciconfig_access_bar_indicator_hwtcl       => 0,
			core8_pf2_virtio_pciconfig_access_bar_offset_hwtcl          => 0,
			core8_pf2_virtio_pciconfig_access_structure_length_hwtcl    => 0,
			core8_pf3_virtio_capability_present_hwtcl                   => 0,
			core8_pf3_virtio_device_specific_cap_present_hwtcl          => 0,
			core8_pf3_virtio_cmn_config_bar_indicator_hwtcl             => 0,
			core8_pf3_virtio_cmn_config_bar_offset_hwtcl                => 0,
			core8_pf3_virtio_cmn_config_structure_length_hwtcl          => 0,
			core8_pf3_virtio_notification_bar_indicator_hwtcl           => 0,
			core8_pf3_virtio_notification_bar_offset_hwtcl              => 0,
			core8_pf3_virtio_notification_structure_length_hwtcl        => 0,
			core8_pf3_virtio_notify_off_multiplier_hwtcl                => 0,
			core8_pf3_virtio_isrstatus_bar_indicator_hwtcl              => 0,
			core8_pf3_virtio_isrstatus_bar_offset_hwtcl                 => 0,
			core8_pf3_virtio_isrstatus_structure_length_hwtcl           => 0,
			core8_pf3_virtio_devspecific_bar_indicator_hwtcl            => 0,
			core8_pf3_virtio_devspecific_bar_offset_hwtcl               => 0,
			core8_pf3_virtio_devspecific_structure_length_hwtcl         => 0,
			core8_pf3_virtio_pciconfig_access_bar_indicator_hwtcl       => 0,
			core8_pf3_virtio_pciconfig_access_bar_offset_hwtcl          => 0,
			core8_pf3_virtio_pciconfig_access_structure_length_hwtcl    => 0,
			core8_pf4_virtio_capability_present_hwtcl                   => 0,
			core8_pf4_virtio_device_specific_cap_present_hwtcl          => 0,
			core8_pf4_virtio_cmn_config_bar_indicator_hwtcl             => 0,
			core8_pf4_virtio_cmn_config_bar_offset_hwtcl                => 0,
			core8_pf4_virtio_cmn_config_structure_length_hwtcl          => 0,
			core8_pf4_virtio_notification_bar_indicator_hwtcl           => 0,
			core8_pf4_virtio_notification_bar_offset_hwtcl              => 0,
			core8_pf4_virtio_notification_structure_length_hwtcl        => 0,
			core8_pf4_virtio_notify_off_multiplier_hwtcl                => 0,
			core8_pf4_virtio_isrstatus_bar_indicator_hwtcl              => 0,
			core8_pf4_virtio_isrstatus_bar_offset_hwtcl                 => 0,
			core8_pf4_virtio_isrstatus_structure_length_hwtcl           => 0,
			core8_pf4_virtio_devspecific_bar_indicator_hwtcl            => 0,
			core8_pf4_virtio_devspecific_bar_offset_hwtcl               => 0,
			core8_pf4_virtio_devspecific_structure_length_hwtcl         => 0,
			core8_pf4_virtio_pciconfig_access_bar_indicator_hwtcl       => 0,
			core8_pf4_virtio_pciconfig_access_bar_offset_hwtcl          => 0,
			core8_pf4_virtio_pciconfig_access_structure_length_hwtcl    => 0,
			core8_pf5_virtio_capability_present_hwtcl                   => 0,
			core8_pf5_virtio_device_specific_cap_present_hwtcl          => 0,
			core8_pf5_virtio_cmn_config_bar_indicator_hwtcl             => 0,
			core8_pf5_virtio_cmn_config_bar_offset_hwtcl                => 0,
			core8_pf5_virtio_cmn_config_structure_length_hwtcl          => 0,
			core8_pf5_virtio_notification_bar_indicator_hwtcl           => 0,
			core8_pf5_virtio_notification_bar_offset_hwtcl              => 0,
			core8_pf5_virtio_notification_structure_length_hwtcl        => 0,
			core8_pf5_virtio_notify_off_multiplier_hwtcl                => 0,
			core8_pf5_virtio_isrstatus_bar_indicator_hwtcl              => 0,
			core8_pf5_virtio_isrstatus_bar_offset_hwtcl                 => 0,
			core8_pf5_virtio_isrstatus_structure_length_hwtcl           => 0,
			core8_pf5_virtio_devspecific_bar_indicator_hwtcl            => 0,
			core8_pf5_virtio_devspecific_bar_offset_hwtcl               => 0,
			core8_pf5_virtio_devspecific_structure_length_hwtcl         => 0,
			core8_pf5_virtio_pciconfig_access_bar_indicator_hwtcl       => 0,
			core8_pf5_virtio_pciconfig_access_bar_offset_hwtcl          => 0,
			core8_pf5_virtio_pciconfig_access_structure_length_hwtcl    => 0,
			core8_pf6_virtio_capability_present_hwtcl                   => 0,
			core8_pf6_virtio_device_specific_cap_present_hwtcl          => 0,
			core8_pf6_virtio_cmn_config_bar_indicator_hwtcl             => 0,
			core8_pf6_virtio_cmn_config_bar_offset_hwtcl                => 0,
			core8_pf6_virtio_cmn_config_structure_length_hwtcl          => 0,
			core8_pf6_virtio_notification_bar_indicator_hwtcl           => 0,
			core8_pf6_virtio_notification_bar_offset_hwtcl              => 0,
			core8_pf6_virtio_notification_structure_length_hwtcl        => 0,
			core8_pf6_virtio_notify_off_multiplier_hwtcl                => 0,
			core8_pf6_virtio_isrstatus_bar_indicator_hwtcl              => 0,
			core8_pf6_virtio_isrstatus_bar_offset_hwtcl                 => 0,
			core8_pf6_virtio_isrstatus_structure_length_hwtcl           => 0,
			core8_pf6_virtio_devspecific_bar_indicator_hwtcl            => 0,
			core8_pf6_virtio_devspecific_bar_offset_hwtcl               => 0,
			core8_pf6_virtio_devspecific_structure_length_hwtcl         => 0,
			core8_pf6_virtio_pciconfig_access_bar_indicator_hwtcl       => 0,
			core8_pf6_virtio_pciconfig_access_bar_offset_hwtcl          => 0,
			core8_pf6_virtio_pciconfig_access_structure_length_hwtcl    => 0,
			core8_pf7_virtio_capability_present_hwtcl                   => 0,
			core8_pf7_virtio_device_specific_cap_present_hwtcl          => 0,
			core8_pf7_virtio_cmn_config_bar_indicator_hwtcl             => 0,
			core8_pf7_virtio_cmn_config_bar_offset_hwtcl                => 0,
			core8_pf7_virtio_cmn_config_structure_length_hwtcl          => 0,
			core8_pf7_virtio_notification_bar_indicator_hwtcl           => 0,
			core8_pf7_virtio_notification_bar_offset_hwtcl              => 0,
			core8_pf7_virtio_notification_structure_length_hwtcl        => 0,
			core8_pf7_virtio_notify_off_multiplier_hwtcl                => 0,
			core8_pf7_virtio_isrstatus_bar_indicator_hwtcl              => 0,
			core8_pf7_virtio_isrstatus_bar_offset_hwtcl                 => 0,
			core8_pf7_virtio_isrstatus_structure_length_hwtcl           => 0,
			core8_pf7_virtio_devspecific_bar_indicator_hwtcl            => 0,
			core8_pf7_virtio_devspecific_bar_offset_hwtcl               => 0,
			core8_pf7_virtio_devspecific_structure_length_hwtcl         => 0,
			core8_pf7_virtio_pciconfig_access_bar_indicator_hwtcl       => 0,
			core8_pf7_virtio_pciconfig_access_bar_offset_hwtcl          => 0,
			core8_pf7_virtio_pciconfig_access_structure_length_hwtcl    => 0,
			core8_pf0vf_virtio_capability_present_hwtcl                 => 0,
			core8_pf0vf_virtio_device_specific_cap_present_hwtcl        => 0,
			core8_pf0vf_virtio_cmn_config_bar_indicator_hwtcl           => 0,
			core8_pf0vf_virtio_cmn_config_bar_offset_hwtcl              => 0,
			core8_pf0vf_virtio_cmn_config_structure_length_hwtcl        => 0,
			core8_pf0vf_virtio_notification_bar_indicator_hwtcl         => 0,
			core8_pf0vf_virtio_notification_bar_offset_hwtcl            => 0,
			core8_pf0vf_virtio_notification_structure_length_hwtcl      => 0,
			core8_pf0vf_virtio_notify_off_multiplier_hwtcl              => 0,
			core8_pf0vf_virtio_isrstatus_bar_indicator_hwtcl            => 0,
			core8_pf0vf_virtio_isrstatus_bar_offset_hwtcl               => 0,
			core8_pf0vf_virtio_isrstatus_structure_length_hwtcl         => 0,
			core8_pf0vf_virtio_devspecific_bar_indicator_hwtcl          => 0,
			core8_pf0vf_virtio_devspecific_bar_offset_hwtcl             => 0,
			core8_pf0vf_virtio_devspecific_structure_length_hwtcl       => 0,
			core8_pf0vf_virtio_pciconfig_access_bar_indicator_hwtcl     => 0,
			core8_pf0vf_virtio_pciconfig_access_bar_offset_hwtcl        => 0,
			core8_pf0vf_virtio_pciconfig_access_structure_length_hwtcl  => 0,
			core8_pf1vf_virtio_capability_present_hwtcl                 => 0,
			core8_pf1vf_virtio_device_specific_cap_present_hwtcl        => 0,
			core8_pf1vf_virtio_cmn_config_bar_indicator_hwtcl           => 0,
			core8_pf1vf_virtio_cmn_config_bar_offset_hwtcl              => 0,
			core8_pf1vf_virtio_cmn_config_structure_length_hwtcl        => 0,
			core8_pf1vf_virtio_notification_bar_indicator_hwtcl         => 0,
			core8_pf1vf_virtio_notification_bar_offset_hwtcl            => 0,
			core8_pf1vf_virtio_notification_structure_length_hwtcl      => 0,
			core8_pf1vf_virtio_notify_off_multiplier_hwtcl              => 0,
			core8_pf1vf_virtio_isrstatus_bar_indicator_hwtcl            => 0,
			core8_pf1vf_virtio_isrstatus_bar_offset_hwtcl               => 0,
			core8_pf1vf_virtio_isrstatus_structure_length_hwtcl         => 0,
			core8_pf1vf_virtio_devspecific_bar_indicator_hwtcl          => 0,
			core8_pf1vf_virtio_devspecific_bar_offset_hwtcl             => 0,
			core8_pf1vf_virtio_devspecific_structure_length_hwtcl       => 0,
			core8_pf1vf_virtio_pciconfig_access_bar_indicator_hwtcl     => 0,
			core8_pf1vf_virtio_pciconfig_access_bar_offset_hwtcl        => 0,
			core8_pf1vf_virtio_pciconfig_access_structure_length_hwtcl  => 0,
			core8_pf2vf_virtio_capability_present_hwtcl                 => 0,
			core8_pf2vf_virtio_device_specific_cap_present_hwtcl        => 0,
			core8_pf2vf_virtio_cmn_config_bar_indicator_hwtcl           => 0,
			core8_pf2vf_virtio_cmn_config_bar_offset_hwtcl              => 0,
			core8_pf2vf_virtio_cmn_config_structure_length_hwtcl        => 0,
			core8_pf2vf_virtio_notification_bar_indicator_hwtcl         => 0,
			core8_pf2vf_virtio_notification_bar_offset_hwtcl            => 0,
			core8_pf2vf_virtio_notification_structure_length_hwtcl      => 0,
			core8_pf2vf_virtio_notify_off_multiplier_hwtcl              => 0,
			core8_pf2vf_virtio_isrstatus_bar_indicator_hwtcl            => 0,
			core8_pf2vf_virtio_isrstatus_bar_offset_hwtcl               => 0,
			core8_pf2vf_virtio_isrstatus_structure_length_hwtcl         => 0,
			core8_pf2vf_virtio_devspecific_bar_indicator_hwtcl          => 0,
			core8_pf2vf_virtio_devspecific_bar_offset_hwtcl             => 0,
			core8_pf2vf_virtio_devspecific_structure_length_hwtcl       => 0,
			core8_pf2vf_virtio_pciconfig_access_bar_indicator_hwtcl     => 0,
			core8_pf2vf_virtio_pciconfig_access_bar_offset_hwtcl        => 0,
			core8_pf2vf_virtio_pciconfig_access_structure_length_hwtcl  => 0,
			core8_pf3vf_virtio_capability_present_hwtcl                 => 0,
			core8_pf3vf_virtio_device_specific_cap_present_hwtcl        => 0,
			core8_pf3vf_virtio_cmn_config_bar_indicator_hwtcl           => 0,
			core8_pf3vf_virtio_cmn_config_bar_offset_hwtcl              => 0,
			core8_pf3vf_virtio_cmn_config_structure_length_hwtcl        => 0,
			core8_pf3vf_virtio_notification_bar_indicator_hwtcl         => 0,
			core8_pf3vf_virtio_notification_bar_offset_hwtcl            => 0,
			core8_pf3vf_virtio_notification_structure_length_hwtcl      => 0,
			core8_pf3vf_virtio_notify_off_multiplier_hwtcl              => 0,
			core8_pf3vf_virtio_isrstatus_bar_indicator_hwtcl            => 0,
			core8_pf3vf_virtio_isrstatus_bar_offset_hwtcl               => 0,
			core8_pf3vf_virtio_isrstatus_structure_length_hwtcl         => 0,
			core8_pf3vf_virtio_devspecific_bar_indicator_hwtcl          => 0,
			core8_pf3vf_virtio_devspecific_bar_offset_hwtcl             => 0,
			core8_pf3vf_virtio_devspecific_structure_length_hwtcl       => 0,
			core8_pf3vf_virtio_pciconfig_access_bar_indicator_hwtcl     => 0,
			core8_pf3vf_virtio_pciconfig_access_bar_offset_hwtcl        => 0,
			core8_pf3vf_virtio_pciconfig_access_structure_length_hwtcl  => 0,
			core8_pf4vf_virtio_capability_present_hwtcl                 => 0,
			core8_pf4vf_virtio_device_specific_cap_present_hwtcl        => 0,
			core8_pf4vf_virtio_cmn_config_bar_indicator_hwtcl           => 0,
			core8_pf4vf_virtio_cmn_config_bar_offset_hwtcl              => 0,
			core8_pf4vf_virtio_cmn_config_structure_length_hwtcl        => 0,
			core8_pf4vf_virtio_notification_bar_indicator_hwtcl         => 0,
			core8_pf4vf_virtio_notification_bar_offset_hwtcl            => 0,
			core8_pf4vf_virtio_notification_structure_length_hwtcl      => 0,
			core8_pf4vf_virtio_notify_off_multiplier_hwtcl              => 0,
			core8_pf4vf_virtio_isrstatus_bar_indicator_hwtcl            => 0,
			core8_pf4vf_virtio_isrstatus_bar_offset_hwtcl               => 0,
			core8_pf4vf_virtio_isrstatus_structure_length_hwtcl         => 0,
			core8_pf4vf_virtio_devspecific_bar_indicator_hwtcl          => 0,
			core8_pf4vf_virtio_devspecific_bar_offset_hwtcl             => 0,
			core8_pf4vf_virtio_devspecific_structure_length_hwtcl       => 0,
			core8_pf4vf_virtio_pciconfig_access_bar_indicator_hwtcl     => 0,
			core8_pf4vf_virtio_pciconfig_access_bar_offset_hwtcl        => 0,
			core8_pf4vf_virtio_pciconfig_access_structure_length_hwtcl  => 0,
			core8_pf5vf_virtio_capability_present_hwtcl                 => 0,
			core8_pf5vf_virtio_device_specific_cap_present_hwtcl        => 0,
			core8_pf5vf_virtio_cmn_config_bar_indicator_hwtcl           => 0,
			core8_pf5vf_virtio_cmn_config_bar_offset_hwtcl              => 0,
			core8_pf5vf_virtio_cmn_config_structure_length_hwtcl        => 0,
			core8_pf5vf_virtio_notification_bar_indicator_hwtcl         => 0,
			core8_pf5vf_virtio_notification_bar_offset_hwtcl            => 0,
			core8_pf5vf_virtio_notification_structure_length_hwtcl      => 0,
			core8_pf5vf_virtio_notify_off_multiplier_hwtcl              => 0,
			core8_pf5vf_virtio_isrstatus_bar_indicator_hwtcl            => 0,
			core8_pf5vf_virtio_isrstatus_bar_offset_hwtcl               => 0,
			core8_pf5vf_virtio_isrstatus_structure_length_hwtcl         => 0,
			core8_pf5vf_virtio_devspecific_bar_indicator_hwtcl          => 0,
			core8_pf5vf_virtio_devspecific_bar_offset_hwtcl             => 0,
			core8_pf5vf_virtio_devspecific_structure_length_hwtcl       => 0,
			core8_pf5vf_virtio_pciconfig_access_bar_indicator_hwtcl     => 0,
			core8_pf5vf_virtio_pciconfig_access_bar_offset_hwtcl        => 0,
			core8_pf5vf_virtio_pciconfig_access_structure_length_hwtcl  => 0,
			core8_pf6vf_virtio_capability_present_hwtcl                 => 0,
			core8_pf6vf_virtio_device_specific_cap_present_hwtcl        => 0,
			core8_pf6vf_virtio_cmn_config_bar_indicator_hwtcl           => 0,
			core8_pf6vf_virtio_cmn_config_bar_offset_hwtcl              => 0,
			core8_pf6vf_virtio_cmn_config_structure_length_hwtcl        => 0,
			core8_pf6vf_virtio_notification_bar_indicator_hwtcl         => 0,
			core8_pf6vf_virtio_notification_bar_offset_hwtcl            => 0,
			core8_pf6vf_virtio_notification_structure_length_hwtcl      => 0,
			core8_pf6vf_virtio_notify_off_multiplier_hwtcl              => 0,
			core8_pf6vf_virtio_isrstatus_bar_indicator_hwtcl            => 0,
			core8_pf6vf_virtio_isrstatus_bar_offset_hwtcl               => 0,
			core8_pf6vf_virtio_isrstatus_structure_length_hwtcl         => 0,
			core8_pf6vf_virtio_devspecific_bar_indicator_hwtcl          => 0,
			core8_pf6vf_virtio_devspecific_bar_offset_hwtcl             => 0,
			core8_pf6vf_virtio_devspecific_structure_length_hwtcl       => 0,
			core8_pf6vf_virtio_pciconfig_access_bar_indicator_hwtcl     => 0,
			core8_pf6vf_virtio_pciconfig_access_bar_offset_hwtcl        => 0,
			core8_pf6vf_virtio_pciconfig_access_structure_length_hwtcl  => 0,
			core8_pf7vf_virtio_capability_present_hwtcl                 => 0,
			core8_pf7vf_virtio_device_specific_cap_present_hwtcl        => 0,
			core8_pf7vf_virtio_cmn_config_bar_indicator_hwtcl           => 0,
			core8_pf7vf_virtio_cmn_config_bar_offset_hwtcl              => 0,
			core8_pf7vf_virtio_cmn_config_structure_length_hwtcl        => 0,
			core8_pf7vf_virtio_notification_bar_indicator_hwtcl         => 0,
			core8_pf7vf_virtio_notification_bar_offset_hwtcl            => 0,
			core8_pf7vf_virtio_notification_structure_length_hwtcl      => 0,
			core8_pf7vf_virtio_notify_off_multiplier_hwtcl              => 0,
			core8_pf7vf_virtio_isrstatus_bar_indicator_hwtcl            => 0,
			core8_pf7vf_virtio_isrstatus_bar_offset_hwtcl               => 0,
			core8_pf7vf_virtio_isrstatus_structure_length_hwtcl         => 0,
			core8_pf7vf_virtio_devspecific_bar_indicator_hwtcl          => 0,
			core8_pf7vf_virtio_devspecific_bar_offset_hwtcl             => 0,
			core8_pf7vf_virtio_devspecific_structure_length_hwtcl       => 0,
			core8_pf7vf_virtio_pciconfig_access_bar_indicator_hwtcl     => 0,
			core8_pf7vf_virtio_pciconfig_access_bar_offset_hwtcl        => 0,
			core8_pf7vf_virtio_pciconfig_access_structure_length_hwtcl  => 0,
			core8_pf_ceb_pointer_addr_hwtcl                             => 0,
			core8_vf_ceb_pointer_addr_hwtcl                             => 0,
			core16_payload_width_integer_hwtcl                          => 512,
			core16_hdr_width_integer_hwtcl                              => 256,
			core16_pfx_width_integer_hwtcl                              => 64,
			core16_double_width_integer_hwtcl                           => 2,
			core16_empty_width_integer_hwtcl                            => 6,
			core16_use_ast_parity_hwtcl                                 => 0,
			core16_en_256s_to_512s_adp_hwtcl                            => 0,
			core8_payload_width_integer_hwtcl                           => 256,
			core8_hdr_width_integer_hwtcl                               => 128,
			core8_double_width_integer_hwtcl                            => 1,
			core8_pfx_width_integer_hwtcl                               => 32,
			core8_empty_width_integer_hwtcl                             => 3,
			core8_use_ast_parity_hwtcl                                  => 0,
			core8_en_256s_to_512s_adp_hwtcl                             => 0,
			core4_0_payload_width_integer_hwtcl                         => 128,
			core4_0_hdr_width_integer_hwtcl                             => 128,
			core4_0_double_width_integer_hwtcl                          => 1,
			core4_0_pfx_width_integer_hwtcl                             => 32,
			core4_0_empty_width_integer_hwtcl                           => 2,
			core4_0_use_ast_parity_hwtcl                                => 0,
			core4_1_payload_width_integer_hwtcl                         => 128,
			core4_1_hdr_width_integer_hwtcl                             => 128,
			core4_1_double_width_integer_hwtcl                          => 1,
			core4_1_pfx_width_integer_hwtcl                             => 32,
			core4_1_empty_width_integer_hwtcl                           => 2,
			core4_1_use_ast_parity_hwtcl                                => 0
		)
		port map (
			p0_rx_st_ready_i                    => p0_rx_st_ready_i,                                                                                                                                                                                                                                                   --            p0_rx_st.ready
			p0_rx_st_sop_o                      => p0_rx_st_sop_o,                                                                                                                                                                                                                                                     --                    .startofpacket
			p0_rx_st_eop_o                      => p0_rx_st_eop_o,                                                                                                                                                                                                                                                     --                    .endofpacket
			p0_rx_st_data_o                     => p0_rx_st_data_o,                                                                                                                                                                                                                                                    --                    .data
			p0_rx_st_valid_o                    => p0_rx_st_valid_o,                                                                                                                                                                                                                                                   --                    .valid
			p0_rx_st_empty_o                    => p0_rx_st_empty_o,                                                                                                                                                                                                                                                   --                    .empty
			p0_rx_st_hdr_o                      => p0_rx_st_hdr_o,                                                                                                                                                                                                                                                     --       p0_rx_st_misc.rx_st_hdr
			p0_rx_st_tlp_prfx_o                 => p0_rx_st_tlp_prfx_o,                                                                                                                                                                                                                                                --                    .rx_st_tlp_prfx
			p0_rx_st_bar_range_o                => p0_rx_st_bar_range_o,                                                                                                                                                                                                                                               --                    .rx_st_bar_range
			p0_rx_st_tlp_abort_o                => p0_rx_st_tlp_abort_o,                                                                                                                                                                                                                                               --                    .rx_st_tlp_abort
			p0_rx_par_err_o                     => p0_rx_par_err_o,                                                                                                                                                                                                                                                    --                    .rx_par_err
			p0_tx_st_sop_i                      => p0_tx_st_sop_i,                                                                                                                                                                                                                                                     --            p0_tx_st.startofpacket
			p0_tx_st_eop_i                      => p0_tx_st_eop_i,                                                                                                                                                                                                                                                     --                    .endofpacket
			p0_tx_st_data_i                     => p0_tx_st_data_i,                                                                                                                                                                                                                                                    --                    .data
			p0_tx_st_valid_i                    => p0_tx_st_valid_i,                                                                                                                                                                                                                                                   --                    .valid
			p0_tx_st_err_i                      => p0_tx_st_err_i,                                                                                                                                                                                                                                                     --                    .error
			p0_tx_st_ready_o                    => p0_tx_st_ready_o,                                                                                                                                                                                                                                                   --                    .ready
			p0_tx_st_hdr_i                      => p0_tx_st_hdr_i,                                                                                                                                                                                                                                                     --       p0_tx_st_misc.tx_st_hdr
			p0_tx_st_tlp_prfx_i                 => p0_tx_st_tlp_prfx_i,                                                                                                                                                                                                                                                --                    .tx_st_tlp_prfx
			p0_tx_par_err_o                     => p0_tx_par_err_o,                                                                                                                                                                                                                                                    --                    .tx_par_err
			p0_tx_cdts_limit_o                  => p0_tx_cdts_limit_o,                                                                                                                                                                                                                                                 --          p0_tx_cred.tx_cdts_type
			p0_tx_cdts_limit_tdm_idx_o          => p0_tx_cdts_limit_tdm_idx_o,                                                                                                                                                                                                                                         --                    .tx_data_cdts_consumed
			p0_rx_buffer_limit_i                => p0_rx_buffer_limit_i,                                                                                                                                                                                                                                               --    p0_rx_buff_limit.rx_np_buffer_limit
			p0_rx_buffer_limit_tdm_idx_i        => p0_rx_buffer_limit_tdm_idx_i,                                                                                                                                                                                                                                       --                    .rx_p_buffer_limit
			p0_tl_cfg_func_o                    => p0_tl_cfg_func_o,                                                                                                                                                                                                                                                   --        p0_config_tl.tl_cfg_func
			p0_tl_cfg_add_o                     => p0_tl_cfg_add_o,                                                                                                                                                                                                                                                    --                    .tl_cfg_add
			p0_tl_cfg_ctl_o                     => p0_tl_cfg_ctl_o,                                                                                                                                                                                                                                                    --                    .tl_cfg_ctl
			p0_dl_timer_update_o                => p0_dl_timer_update_o,                                                                                                                                                                                                                                               --                    .dl_timer_update
			p0_flr_rcvd_pf_o                    => p0_flr_rcvd_pf_o,                                                                                                                                                                                                                                                   --         p0_flr_ctrl.flr_rcvd_pf
			p0_flr_completed_pf_i               => p0_flr_completed_pf_i,                                                                                                                                                                                                                                              --                    .flr_completed_pf
			p0_reset_status_n                   => p0_reset_status_n,                                                                                                                                                                                                                                                  --   p0_reset_status_n.reset_n
			p0_pin_perst_n                      => p0_pin_perst_n,                                                                                                                                                                                                                                                     --        p0_pin_perst.reset_n
			p0_cpl_timeout_avmm_clk_i           => p0_cpl_timeout_avmm_clk_i,                                                                                                                                                                                                                                          --  p0_cpl_timeout_clk.clk
			p0_cpl_timeout_avmm_address_i       => p0_cpl_timeout_avmm_address_i,                                                                                                                                                                                                                                      --      p0_cpl_timeout.address
			p0_cpl_timeout_avmm_read_i          => p0_cpl_timeout_avmm_read_i,                                                                                                                                                                                                                                         --                    .read
			p0_cpl_timeout_avmm_readdata_o      => p0_cpl_timeout_avmm_readdata_o,                                                                                                                                                                                                                                     --                    .readdata
			p0_cpl_timeout_avmm_readdatavalid_o => p0_cpl_timeout_avmm_readdatavalid_o,                                                                                                                                                                                                                                --                    .readdatavalid
			p0_cpl_timeout_avmm_write_i         => p0_cpl_timeout_avmm_write_i,                                                                                                                                                                                                                                        --                    .write
			p0_cpl_timeout_avmm_writedata_i     => p0_cpl_timeout_avmm_writedata_i,                                                                                                                                                                                                                                    --                    .writedata
			p0_cpl_timeout_waitrequest_o        => p0_cpl_timeout_waitrequest_o,                                                                                                                                                                                                                                       --                    .waitrequest
			p0_cpl_timeout_o                    => p0_cpl_timeout_o,                                                                                                                                                                                                                                                   --           p0_cpl_to.cpl_to
			p0_link_up_o                        => p0_link_up_o,                                                                                                                                                                                                                                                       --       p0_hip_status.link_up
			p0_dl_up_o                          => p0_dl_up_o,                                                                                                                                                                                                                                                         --                    .dl_up
			p0_surprise_down_err_o              => p0_surprise_down_err_o,                                                                                                                                                                                                                                             --                    .surprise_down_err
			p0_ltssm_state_o                    => p0_ltssm_state_o,                                                                                                                                                                                                                                                   --                    .ltssmstate
			p0_app_err_info_i                   => p0_app_err_info_i,                                                                                                                                                                                                                                                  --            p0_error.err_info
			p0_app_err_valid_i                  => p0_app_err_valid_i,                                                                                                                                                                                                                                                 --                    .err_valid
			p0_app_err_hdr_i                    => p0_app_err_hdr_i,                                                                                                                                                                                                                                                   --                    .err_hdr
			p0_serr_out_o                       => p0_serr_out_o,                                                                                                                                                                                                                                                      --                    .serr_out
			p0_hip_enter_err_mode_o             => p0_hip_enter_err_mode_o,                                                                                                                                                                                                                                            --                    .hip_enter_err_mode
			rx_n_in0                            => rx_n_in0,                                                                                                                                                                                                                                                           --          hip_serial.rx_n_in0
			rx_n_in1                            => rx_n_in1,                                                                                                                                                                                                                                                           --                    .rx_n_in1
			rx_n_in2                            => rx_n_in2,                                                                                                                                                                                                                                                           --                    .rx_n_in2
			rx_n_in3                            => rx_n_in3,                                                                                                                                                                                                                                                           --                    .rx_n_in3
			rx_n_in4                            => rx_n_in4,                                                                                                                                                                                                                                                           --                    .rx_n_in4
			rx_n_in5                            => rx_n_in5,                                                                                                                                                                                                                                                           --                    .rx_n_in5
			rx_n_in6                            => rx_n_in6,                                                                                                                                                                                                                                                           --                    .rx_n_in6
			rx_n_in7                            => rx_n_in7,                                                                                                                                                                                                                                                           --                    .rx_n_in7
			rx_n_in8                            => rx_n_in8,                                                                                                                                                                                                                                                           --                    .rx_n_in8
			rx_n_in9                            => rx_n_in9,                                                                                                                                                                                                                                                           --                    .rx_n_in9
			rx_n_in10                           => rx_n_in10,                                                                                                                                                                                                                                                          --                    .rx_n_in10
			rx_n_in11                           => rx_n_in11,                                                                                                                                                                                                                                                          --                    .rx_n_in11
			rx_n_in12                           => rx_n_in12,                                                                                                                                                                                                                                                          --                    .rx_n_in12
			rx_n_in13                           => rx_n_in13,                                                                                                                                                                                                                                                          --                    .rx_n_in13
			rx_n_in14                           => rx_n_in14,                                                                                                                                                                                                                                                          --                    .rx_n_in14
			rx_n_in15                           => rx_n_in15,                                                                                                                                                                                                                                                          --                    .rx_n_in15
			rx_p_in0                            => rx_p_in0,                                                                                                                                                                                                                                                           --                    .rx_p_in0
			rx_p_in1                            => rx_p_in1,                                                                                                                                                                                                                                                           --                    .rx_p_in1
			rx_p_in2                            => rx_p_in2,                                                                                                                                                                                                                                                           --                    .rx_p_in2
			rx_p_in3                            => rx_p_in3,                                                                                                                                                                                                                                                           --                    .rx_p_in3
			rx_p_in4                            => rx_p_in4,                                                                                                                                                                                                                                                           --                    .rx_p_in4
			rx_p_in5                            => rx_p_in5,                                                                                                                                                                                                                                                           --                    .rx_p_in5
			rx_p_in6                            => rx_p_in6,                                                                                                                                                                                                                                                           --                    .rx_p_in6
			rx_p_in7                            => rx_p_in7,                                                                                                                                                                                                                                                           --                    .rx_p_in7
			rx_p_in8                            => rx_p_in8,                                                                                                                                                                                                                                                           --                    .rx_p_in8
			rx_p_in9                            => rx_p_in9,                                                                                                                                                                                                                                                           --                    .rx_p_in9
			rx_p_in10                           => rx_p_in10,                                                                                                                                                                                                                                                          --                    .rx_p_in10
			rx_p_in11                           => rx_p_in11,                                                                                                                                                                                                                                                          --                    .rx_p_in11
			rx_p_in12                           => rx_p_in12,                                                                                                                                                                                                                                                          --                    .rx_p_in12
			rx_p_in13                           => rx_p_in13,                                                                                                                                                                                                                                                          --                    .rx_p_in13
			rx_p_in14                           => rx_p_in14,                                                                                                                                                                                                                                                          --                    .rx_p_in14
			rx_p_in15                           => rx_p_in15,                                                                                                                                                                                                                                                          --                    .rx_p_in15
			tx_n_out0                           => tx_n_out0,                                                                                                                                                                                                                                                          --                    .tx_n_out0
			tx_n_out1                           => tx_n_out1,                                                                                                                                                                                                                                                          --                    .tx_n_out1
			tx_n_out2                           => tx_n_out2,                                                                                                                                                                                                                                                          --                    .tx_n_out2
			tx_n_out3                           => tx_n_out3,                                                                                                                                                                                                                                                          --                    .tx_n_out3
			tx_n_out4                           => tx_n_out4,                                                                                                                                                                                                                                                          --                    .tx_n_out4
			tx_n_out5                           => tx_n_out5,                                                                                                                                                                                                                                                          --                    .tx_n_out5
			tx_n_out6                           => tx_n_out6,                                                                                                                                                                                                                                                          --                    .tx_n_out6
			tx_n_out7                           => tx_n_out7,                                                                                                                                                                                                                                                          --                    .tx_n_out7
			tx_n_out8                           => tx_n_out8,                                                                                                                                                                                                                                                          --                    .tx_n_out8
			tx_n_out9                           => tx_n_out9,                                                                                                                                                                                                                                                          --                    .tx_n_out9
			tx_n_out10                          => tx_n_out10,                                                                                                                                                                                                                                                         --                    .tx_n_out10
			tx_n_out11                          => tx_n_out11,                                                                                                                                                                                                                                                         --                    .tx_n_out11
			tx_n_out12                          => tx_n_out12,                                                                                                                                                                                                                                                         --                    .tx_n_out12
			tx_n_out13                          => tx_n_out13,                                                                                                                                                                                                                                                         --                    .tx_n_out13
			tx_n_out14                          => tx_n_out14,                                                                                                                                                                                                                                                         --                    .tx_n_out14
			tx_n_out15                          => tx_n_out15,                                                                                                                                                                                                                                                         --                    .tx_n_out15
			tx_p_out0                           => tx_p_out0,                                                                                                                                                                                                                                                          --                    .tx_p_out0
			tx_p_out1                           => tx_p_out1,                                                                                                                                                                                                                                                          --                    .tx_p_out1
			tx_p_out2                           => tx_p_out2,                                                                                                                                                                                                                                                          --                    .tx_p_out2
			tx_p_out3                           => tx_p_out3,                                                                                                                                                                                                                                                          --                    .tx_p_out3
			tx_p_out4                           => tx_p_out4,                                                                                                                                                                                                                                                          --                    .tx_p_out4
			tx_p_out5                           => tx_p_out5,                                                                                                                                                                                                                                                          --                    .tx_p_out5
			tx_p_out6                           => tx_p_out6,                                                                                                                                                                                                                                                          --                    .tx_p_out6
			tx_p_out7                           => tx_p_out7,                                                                                                                                                                                                                                                          --                    .tx_p_out7
			tx_p_out8                           => tx_p_out8,                                                                                                                                                                                                                                                          --                    .tx_p_out8
			tx_p_out9                           => tx_p_out9,                                                                                                                                                                                                                                                          --                    .tx_p_out9
			tx_p_out10                          => tx_p_out10,                                                                                                                                                                                                                                                         --                    .tx_p_out10
			tx_p_out11                          => tx_p_out11,                                                                                                                                                                                                                                                         --                    .tx_p_out11
			tx_p_out12                          => tx_p_out12,                                                                                                                                                                                                                                                         --                    .tx_p_out12
			tx_p_out13                          => tx_p_out13,                                                                                                                                                                                                                                                         --                    .tx_p_out13
			tx_p_out14                          => tx_p_out14,                                                                                                                                                                                                                                                         --                    .tx_p_out14
			tx_p_out15                          => tx_p_out15,                                                                                                                                                                                                                                                         --                    .tx_p_out15
			coreclkout_hip                      => coreclkout_hip,                                                                                                                                                                                                                                                     --      coreclkout_hip.clk
			refclk0                             => refclk0,                                                                                                                                                                                                                                                            --             refclk0.clk
			refclk1                             => refclk1,                                                                                                                                                                                                                                                            --             refclk1.clk
			pin_perst_n                         => pin_perst_n,                                                                                                                                                                                                                                                        --           pin_perst.reset_n
			ninit_done                          => ninit_done,                                                                                                                                                                                                                                                         --          ninit_done.reset
			dummy_user_avmm_rst                 => dummy_user_avmm_rst,                                                                                                                                                                                                                                                -- dummy_user_avmm_rst.reset
			p0_rx_st_vf_active_o                => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_rx_st_func_num_o                 => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_rx_st_vf_num_o                   => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_rx_st_data_par_o                 => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_rx_st_hdr_par_o                  => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_rx_st_tlp_prfx_par_o             => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_tx_st_data_par_i                 => "0000000000000000000000000000000000000000000000000000000000000000",                                                                                                                                                                                                 --         (terminated)
			p0_tx_st_hdr_par_i                  => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --         (terminated)
			p0_tx_st_tlp_prfx_par_i             => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			p0_vf_err_ur_posted_s0_o            => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_ur_posted_s1_o            => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_ur_posted_s2_o            => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_ur_posted_s3_o            => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_func_num_s0_o             => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_func_num_s1_o             => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_func_num_s2_o             => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_func_num_s3_o             => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_ca_postedreq_s0_o         => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_ca_postedreq_s1_o         => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_ca_postedreq_s2_o         => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_ca_postedreq_s3_o         => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_vf_num_s0_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_vf_num_s1_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_vf_num_s2_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_vf_num_s3_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_poisonedwrreq_s0_o        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_poisonedwrreq_s1_o        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_poisonedwrreq_s2_o        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_poisonedwrreq_s3_o        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_poisonedcompl_s0_o        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_poisonedcompl_s1_o        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_poisonedcompl_s2_o        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_vf_err_poisonedcompl_s3_o        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_user_vfnonfatalmsg_func_num_i    => "000",                                                                                                                                                                                                                                                              --         (terminated)
			p0_user_vfnonfatalmsg_vfnum_i       => "00000000000",                                                                                                                                                                                                                                                      --         (terminated)
			p0_user_sent_vfnonfatalmsg_i        => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_vf_err_overflow_o                => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_flr_rcvd_vf_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_flr_rcvd_pf_num_o                => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_flr_rcvd_vf_num_o                => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_flr_completed_vf_i               => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_flr_completed_pf_num_i           => "000",                                                                                                                                                                                                                                                              --         (terminated)
			p0_flr_completed_vf_num_i           => "00000000000",                                                                                                                                                                                                                                                      --         (terminated)
			p0_pld_gp_ctrl_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_pld_gp_status_i                  => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			p0_pld_in_use_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_user_mode_to_pld_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_virtio_pcicfg_vfaccess_o         => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_virtio_pcicfg_vfnum_o            => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_virtio_pcicfg_pfnum_o            => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_virtio_pcicfg_bar_o              => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_virtio_pcicfg_length_o           => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_virtio_pcicfg_baroffset_o        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_virtio_pcicfg_cfgdata_o          => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_virtio_pcicfg_cfgwr_o            => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_virtio_pcicfg_cfgrd_o            => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_virtio_pcicfg_appvfnum_i         => "00000000000",                                                                                                                                                                                                                                                      --         (terminated)
			p0_virtio_pcicfg_apppfnum_i         => "000",                                                                                                                                                                                                                                                              --         (terminated)
			p0_virtio_pcicfg_rdack_i            => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p0_virtio_pcicfg_rdbe_i             => "0000",                                                                                                                                                                                                                                                             --         (terminated)
			p0_virtio_pcicfg_data_i             => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --         (terminated)
			p1_rx_st_ready_i                    => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_rx_st_sop_o                      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_rx_st_eop_o                      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_rx_st_data_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_rx_st_valid_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_rx_st_empty_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_rx_st_vf_active_o                => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_rx_st_func_num_o                 => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_rx_st_vf_num_o                   => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_rx_st_hdr_o                      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_rx_st_tlp_prfx_o                 => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_rx_st_bar_range_o                => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_rx_st_tlp_abort_o                => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_rx_par_err_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_tx_st_sop_i                      => "0",                                                                                                                                                                                                                                                                --         (terminated)
			p1_tx_st_eop_i                      => "0",                                                                                                                                                                                                                                                                --         (terminated)
			p1_tx_st_data_i                     => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000", --         (terminated)
			p1_tx_st_valid_i                    => "0",                                                                                                                                                                                                                                                                --         (terminated)
			p1_tx_st_err_i                      => "0",                                                                                                                                                                                                                                                                --         (terminated)
			p1_tx_st_ready_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_tx_st_hdr_i                      => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",                                                                                                                                 --         (terminated)
			p1_tx_st_tlp_prfx_i                 => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --         (terminated)
			p1_tx_par_err_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_tx_cdts_limit_o                  => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_tx_cdts_limit_tdm_idx_o          => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_rx_buffer_limit_i                => "000000000000",                                                                                                                                                                                                                                                     --         (terminated)
			p1_rx_buffer_limit_tdm_idx_i        => "00",                                                                                                                                                                                                                                                               --         (terminated)
			p1_rx_st_data_par_o                 => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_rx_st_hdr_par_o                  => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_rx_st_tlp_prfx_par_o             => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_tx_st_data_par_i                 => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --         (terminated)
			p1_tx_st_hdr_par_i                  => "0000000000000000",                                                                                                                                                                                                                                                 --         (terminated)
			p1_tx_st_tlp_prfx_par_i             => "0000",                                                                                                                                                                                                                                                             --         (terminated)
			p1_tl_cfg_func_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_tl_cfg_add_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_tl_cfg_ctl_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_dl_timer_update_o                => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_vf_err_ur_posted_s0_o            => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_vf_err_ur_posted_s1_o            => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_vf_err_func_num_s0_o             => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_vf_err_func_num_s1_o             => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_vf_err_ca_postedreq_s0_o         => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_vf_err_ca_postedreq_s1_o         => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_vf_err_vf_num_s0_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_vf_err_vf_num_s1_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_vf_err_poisonedwrreq_s0_o        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_vf_err_poisonedwrreq_s1_o        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_vf_err_poisonedcompl_s0_o        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_vf_err_poisonedcompl_s1_o        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_user_vfnonfatalmsg_func_num_i    => "000",                                                                                                                                                                                                                                                              --         (terminated)
			p1_user_vfnonfatalmsg_vfnum_i       => "00000000000",                                                                                                                                                                                                                                                      --         (terminated)
			p1_user_sent_vfnonfatalmsg_i        => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_vf_err_overflow_o                => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_flr_rcvd_pf_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_flr_rcvd_vf_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_flr_rcvd_pf_num_o                => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_flr_rcvd_vf_num_o                => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_flr_completed_pf_i               => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			p1_flr_completed_vf_i               => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_flr_completed_pf_num_i           => "000",                                                                                                                                                                                                                                                              --         (terminated)
			p1_flr_completed_vf_num_i           => "00000000000",                                                                                                                                                                                                                                                      --         (terminated)
			p1_pld_in_use_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_user_mode_to_pld_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_virtio_pcicfg_vfaccess_o         => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_virtio_pcicfg_vfnum_o            => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_virtio_pcicfg_pfnum_o            => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_virtio_pcicfg_bar_o              => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_virtio_pcicfg_length_o           => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_virtio_pcicfg_baroffset_o        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_virtio_pcicfg_cfgdata_o          => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_virtio_pcicfg_cfgwr_o            => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_virtio_pcicfg_cfgrd_o            => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_virtio_pcicfg_appvfnum_i         => "00000000000",                                                                                                                                                                                                                                                      --         (terminated)
			p1_virtio_pcicfg_apppfnum_i         => "000",                                                                                                                                                                                                                                                              --         (terminated)
			p1_virtio_pcicfg_rdack_i            => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p1_virtio_pcicfg_rdbe_i             => "0000",                                                                                                                                                                                                                                                             --         (terminated)
			p1_virtio_pcicfg_data_i             => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --         (terminated)
			p2_rx_st_ready_i                    => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_rx_st_sop_o                      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_rx_st_eop_o                      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_rx_st_data_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_rx_st_valid_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_rx_st_empty_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_rx_st_hdr_o                      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_rx_st_tlp_prfx_o                 => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_rx_st_bar_range_o                => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_rx_st_tlp_abort_o                => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_rx_par_err_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_tx_st_sop_i                      => "0",                                                                                                                                                                                                                                                                --         (terminated)
			p2_tx_st_eop_i                      => "0",                                                                                                                                                                                                                                                                --         (terminated)
			p2_tx_st_data_i                     => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",                                                                                                                                 --         (terminated)
			p2_tx_st_valid_i                    => "0",                                                                                                                                                                                                                                                                --         (terminated)
			p2_tx_st_err_i                      => "0",                                                                                                                                                                                                                                                                --         (terminated)
			p2_tx_st_ready_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_tx_st_hdr_i                      => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",                                                                                                                                 --         (terminated)
			p2_tx_st_tlp_prfx_i                 => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --         (terminated)
			p2_tx_par_err_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_tx_cdts_limit_o                  => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_tx_cdts_limit_tdm_idx_o          => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_rx_buffer_limit_i                => "000000000000",                                                                                                                                                                                                                                                     --         (terminated)
			p2_rx_buffer_limit_tdm_idx_i        => "00",                                                                                                                                                                                                                                                               --         (terminated)
			p2_rx_st_data_par_o                 => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_rx_st_hdr_par_o                  => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_rx_st_tlp_prfx_par_o             => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_tx_st_data_par_i                 => "0000000000000000",                                                                                                                                                                                                                                                 --         (terminated)
			p2_tx_st_hdr_par_i                  => "0000000000000000",                                                                                                                                                                                                                                                 --         (terminated)
			p2_tx_st_tlp_prfx_par_i             => "0000",                                                                                                                                                                                                                                                             --         (terminated)
			p2_tl_cfg_func_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_tl_cfg_add_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_tl_cfg_ctl_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_dl_timer_update_o                => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_pld_in_use_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_user_mode_to_pld_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_rx_st_ready_i                    => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_rx_st_sop_o                      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_rx_st_eop_o                      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_rx_st_data_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_rx_st_valid_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_rx_st_empty_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_rx_st_hdr_o                      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_rx_st_tlp_prfx_o                 => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_rx_st_bar_range_o                => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_rx_st_tlp_abort_o                => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_rx_par_err_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_tx_st_sop_i                      => "0",                                                                                                                                                                                                                                                                --         (terminated)
			p3_tx_st_eop_i                      => "0",                                                                                                                                                                                                                                                                --         (terminated)
			p3_tx_st_data_i                     => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",                                                                                                                                 --         (terminated)
			p3_tx_st_valid_i                    => "0",                                                                                                                                                                                                                                                                --         (terminated)
			p3_tx_st_err_i                      => "0",                                                                                                                                                                                                                                                                --         (terminated)
			p3_tx_st_ready_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_tx_st_hdr_i                      => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",                                                                                                                                 --         (terminated)
			p3_tx_st_tlp_prfx_i                 => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --         (terminated)
			p3_tx_par_err_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_tx_cdts_limit_o                  => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_tx_cdts_limit_tdm_idx_o          => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_rx_buffer_limit_i                => "000000000000",                                                                                                                                                                                                                                                     --         (terminated)
			p3_rx_buffer_limit_tdm_idx_i        => "00",                                                                                                                                                                                                                                                               --         (terminated)
			p3_rx_st_data_par_o                 => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_rx_st_hdr_par_o                  => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_rx_st_tlp_prfx_par_o             => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_tx_st_data_par_i                 => "0000000000000000",                                                                                                                                                                                                                                                 --         (terminated)
			p3_tx_st_hdr_par_i                  => "0000000000000000",                                                                                                                                                                                                                                                 --         (terminated)
			p3_tx_st_tlp_prfx_par_i             => "0000",                                                                                                                                                                                                                                                             --         (terminated)
			p3_tl_cfg_func_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_tl_cfg_add_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_tl_cfg_ctl_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_dl_timer_update_o                => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_pld_in_use_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_user_mode_to_pld_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_reset_status_n                   => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_pld_warm_rst_rdy_i               => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p3_pld_link_req_rst_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_pin_perst_n                      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_hip_reconfig_clk                 => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_hip_reconfig_address             => "000000000000000000000",                                                                                                                                                                                                                                            --         (terminated)
			p3_hip_reconfig_read                => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_hip_reconfig_readdata            => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_hip_reconfig_readdatavalid       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_hip_reconfig_write               => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_hip_reconfig_writedata           => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			p3_hip_reconfig_waitrequest         => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_int_status_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_test_out_o                       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_test_in_i                        => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_cpl_timeout_avmm_clk_i           => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_cpl_timeout_avmm_address_i       => "000",                                                                                                                                                                                                                                                              --         (terminated)
			p3_cpl_timeout_avmm_read_i          => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_cpl_timeout_avmm_readdata_o      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_cpl_timeout_avmm_readdatavalid_o => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_cpl_timeout_avmm_write_i         => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_cpl_timeout_avmm_writedata_i     => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			p3_cpl_timeout_waitrequest_o        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_cpl_timeout_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_link_up_o                        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_dl_up_o                          => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_surprise_down_err_o              => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_pm_state_o                       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_ltssm_state_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_pm_dstate_o                      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_apps_pm_xmt_turnoff_i            => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_apps_pm_xmt_pme_i                => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_app_init_rst_i                   => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_app_xfer_pending_i               => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_apps_ready_entr_l23_i            => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_app_req_retry_en_i               => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_sys_aux_pwr_det_i                => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_app_err_info_i                   => "0000000000000",                                                                                                                                                                                                                                                    --         (terminated)
			p3_app_err_valid_i                  => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_app_err_hdr_i                    => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --         (terminated)
			p3_serr_out_o                       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_hip_enter_err_mode_o             => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_sys_pwr_fault_det_i              => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_sys_pre_det_chged_i              => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_sys_mrl_sensor_chged_i           => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_sys_cmd_cpled_int_i              => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_sys_mrl_sensor_state_i           => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_sys_pre_det_state_i              => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_sys_atten_button_pressed_i       => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p3_sys_eml_interlock_engaged_i      => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_reset_status_n                   => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_pld_warm_rst_rdy_i               => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p2_pld_link_req_rst_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_pin_perst_n                      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_hip_reconfig_clk                 => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_hip_reconfig_address             => "000000000000000000000",                                                                                                                                                                                                                                            --         (terminated)
			p2_hip_reconfig_read                => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_hip_reconfig_readdata            => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_hip_reconfig_readdatavalid       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_hip_reconfig_write               => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_hip_reconfig_writedata           => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			p2_hip_reconfig_waitrequest         => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_int_status_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_test_out_o                       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_test_in_i                        => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_cpl_timeout_avmm_clk_i           => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_cpl_timeout_avmm_address_i       => "000",                                                                                                                                                                                                                                                              --         (terminated)
			p2_cpl_timeout_avmm_read_i          => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_cpl_timeout_avmm_readdata_o      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_cpl_timeout_avmm_readdatavalid_o => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_cpl_timeout_avmm_write_i         => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_cpl_timeout_avmm_writedata_i     => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			p2_cpl_timeout_waitrequest_o        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_cpl_timeout_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_link_up_o                        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_dl_up_o                          => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_surprise_down_err_o              => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_pm_state_o                       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_ltssm_state_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_pm_dstate_o                      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_apps_pm_xmt_turnoff_i            => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_apps_pm_xmt_pme_i                => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_app_init_rst_i                   => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_app_xfer_pending_i               => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_apps_ready_entr_l23_i            => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_app_req_retry_en_i               => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_sys_aux_pwr_det_i                => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_app_err_info_i                   => "0000000000000",                                                                                                                                                                                                                                                    --         (terminated)
			p2_app_err_valid_i                  => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_app_err_hdr_i                    => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --         (terminated)
			p2_serr_out_o                       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_hip_enter_err_mode_o             => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_sys_pwr_fault_det_i              => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_sys_pre_det_chged_i              => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_sys_mrl_sensor_chged_i           => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_sys_cmd_cpled_int_i              => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_sys_mrl_sensor_state_i           => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_sys_pre_det_state_i              => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_sys_atten_button_pressed_i       => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p2_sys_eml_interlock_engaged_i      => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_reset_status_n                   => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_pld_warm_rst_rdy_i               => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p1_pld_link_req_rst_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_pin_perst_n                      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_hip_reconfig_clk                 => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_hip_reconfig_address             => "000000000000000000000",                                                                                                                                                                                                                                            --         (terminated)
			p1_hip_reconfig_read                => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_hip_reconfig_readdata            => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_hip_reconfig_readdatavalid       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_hip_reconfig_write               => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_hip_reconfig_writedata           => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			p1_hip_reconfig_waitrequest         => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_app_int_i                        => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			p1_int_status_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_msi_pnd_func_i                   => "000",                                                                                                                                                                                                                                                              --         (terminated)
			p1_msi_pnd_byte_i                   => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			p1_msi_pnd_addr_i                   => "00",                                                                                                                                                                                                                                                               --         (terminated)
			p1_test_out_o                       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_test_in_i                        => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_cpl_timeout_avmm_clk_i           => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_cpl_timeout_avmm_address_i       => "000",                                                                                                                                                                                                                                                              --         (terminated)
			p1_cpl_timeout_avmm_read_i          => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_cpl_timeout_avmm_readdata_o      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_cpl_timeout_avmm_readdatavalid_o => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_cpl_timeout_avmm_write_i         => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_cpl_timeout_avmm_writedata_i     => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			p1_cpl_timeout_waitrequest_o        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_cpl_timeout_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_link_up_o                        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_dl_up_o                          => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_surprise_down_err_o              => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_pm_state_o                       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_ltssm_state_o                    => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_pm_dstate_o                      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_apps_pm_xmt_pme_i                => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			p1_apps_ready_entr_l23_i            => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_apps_pm_xmt_turnoff_i            => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_app_init_rst_i                   => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_app_xfer_pending_i               => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_app_req_retry_en_i               => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			p1_sys_aux_pwr_det_i                => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_cii_hdr_poisoned_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_cii_override_en_i                => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_cii_hdr_first_be_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_cii_func_num_o                   => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_cii_dout_o                       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_cii_halt_i                       => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_cii_wr_vf_active_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_cii_req_o                        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_cii_addr_o                       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_cii_wr_o                         => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_cii_vf_num_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_cii_override_din_i               => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --         (terminated)
			p1_prs_event_valid_i                => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_prs_event_func_i                 => "000",                                                                                                                                                                                                                                                              --         (terminated)
			p1_prs_event_i                      => "00",                                                                                                                                                                                                                                                               --         (terminated)
			p1_app_err_info_i                   => "0000000000000",                                                                                                                                                                                                                                                    --         (terminated)
			p1_app_err_valid_i                  => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_app_err_hdr_i                    => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --         (terminated)
			p1_app_err_func_num_i               => "000",                                                                                                                                                                                                                                                              --         (terminated)
			p1_serr_out_o                       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_hip_enter_err_mode_o             => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_sys_pwr_fault_det_i              => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_sys_pre_det_chged_i              => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_sys_mrl_sensor_chged_i           => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_sys_cmd_cpled_int_i              => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_sys_mrl_sensor_state_i           => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_sys_pre_det_state_i              => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_sys_atten_button_pressed_i       => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p1_sys_eml_interlock_engaged_i      => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_pld_warm_rst_rdy_i               => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p0_pld_link_req_rst_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_hip_reconfig_clk                 => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_hip_reconfig_address             => "000000000000000000000",                                                                                                                                                                                                                                            --         (terminated)
			p0_hip_reconfig_read                => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_hip_reconfig_readdata            => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_hip_reconfig_readdatavalid       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_hip_reconfig_write               => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_hip_reconfig_writedata           => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			p0_hip_reconfig_waitrequest         => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_app_int_i                        => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			p0_int_status_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_msi_pnd_func_i                   => "000",                                                                                                                                                                                                                                                              --         (terminated)
			p0_msi_pnd_byte_i                   => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			p0_msi_pnd_addr_i                   => "00",                                                                                                                                                                                                                                                               --         (terminated)
			p0_test_out_o                       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_test_in_i                        => "00",                                                                                                                                                                                                                                                               --         (terminated)
			p0_pm_state_o                       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_pm_dstate_o                      => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_apps_pm_xmt_pme_i                => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			p0_apps_ready_entr_l23_i            => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_apps_pm_xmt_turnoff_i            => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_app_init_rst_i                   => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_app_xfer_pending_i               => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_app_req_retry_en_i               => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			p0_sys_aux_pwr_det_i                => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_cii_hdr_poisoned_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_cii_override_en_i                => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_cii_hdr_first_be_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_cii_func_num_o                   => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_cii_dout_o                       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_cii_halt_i                       => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_cii_wr_vf_active_o               => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_cii_req_o                        => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_cii_addr_o                       => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_cii_wr_o                         => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_cii_vf_num_o                     => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_cii_override_din_i               => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --         (terminated)
			p0_10bits_tag_req_en_o              => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_prs_event_valid_i                => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_prs_event_func_i                 => "000",                                                                                                                                                                                                                                                              --         (terminated)
			p0_prs_event_i                      => "00",                                                                                                                                                                                                                                                               --         (terminated)
			p0_app_err_func_num_i               => "000",                                                                                                                                                                                                                                                              --         (terminated)
			p0_sys_pwr_fault_det_i              => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_sys_pre_det_chged_i              => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_sys_mrl_sensor_chged_i           => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_sys_cmd_cpled_int_i              => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_sys_mrl_sensor_state_i           => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_sys_pre_det_state_i              => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_sys_atten_button_pressed_i       => '0',                                                                                                                                                                                                                                                                --         (terminated)
			p0_sys_eml_interlock_engaged_i      => '0',                                                                                                                                                                                                                                                                --         (terminated)
			xcvr_reconfig_clk                   => '0',                                                                                                                                                                                                                                                                --         (terminated)
			xcvr_reconfig_address               => "00000000000000000000000000",                                                                                                                                                                                                                                       --         (terminated)
			xcvr_reconfig_read                  => '0',                                                                                                                                                                                                                                                                --         (terminated)
			xcvr_reconfig_readdata              => open,                                                                                                                                                                                                                                                               --         (terminated)
			xcvr_reconfig_readdatavalid         => open,                                                                                                                                                                                                                                                               --         (terminated)
			xcvr_reconfig_write                 => '0',                                                                                                                                                                                                                                                                --         (terminated)
			xcvr_reconfig_writedata             => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			xcvr_reconfig_waitrequest           => open,                                                                                                                                                                                                                                                               --         (terminated)
			pli_avmm_master_address             => "000000000000000000000000",                                                                                                                                                                                                                                         --         (terminated)
			pli_avmm_master_read                => '0',                                                                                                                                                                                                                                                                --         (terminated)
			pli_avmm_master_readdata            => open,                                                                                                                                                                                                                                                               --         (terminated)
			pli_avmm_master_readdatavalid       => open,                                                                                                                                                                                                                                                               --         (terminated)
			pli_avmm_master_write               => '0',                                                                                                                                                                                                                                                                --         (terminated)
			pli_avmm_master_writedata           => "00000000000000000000000000000000",                                                                                                                                                                                                                                 --         (terminated)
			pli_avmm_master_waitrequest         => open,                                                                                                                                                                                                                                                               --         (terminated)
			p0_pld_clrpcs_n_i                   => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p1_pld_clrpcs_n_i                   => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p2_pld_clrpcs_n_i                   => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p3_pld_clrpcs_n_i                   => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p0_warm_perst_n_i                   => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p1_warm_perst_n_i                   => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p2_warm_perst_n_i                   => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p3_warm_perst_n_i                   => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p1_pld_clrphy_n_i                   => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p0_cold_perst_n_i                   => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p1_cold_perst_n_i                   => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p2_cold_perst_n_i                   => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p3_cold_perst_n_i                   => '1',                                                                                                                                                                                                                                                                --         (terminated)
			p0_dtk_hip_reconfig_clk             => open,                                                                                                                                                                                                                                                               --         (terminated)
			p1_dtk_hip_reconfig_clk             => open,                                                                                                                                                                                                                                                               --         (terminated)
			p2_dtk_hip_reconfig_clk             => open,                                                                                                                                                                                                                                                               --         (terminated)
			p3_dtk_hip_reconfig_clk             => open,                                                                                                                                                                                                                                                               --         (terminated)
			pciess_reconfig_clk                 => open,                                                                                                                                                                                                                                                               --         (terminated)
			pciess_reconfig_address             => open,                                                                                                                                                                                                                                                               --         (terminated)
			pciess_reconfig_read                => open,                                                                                                                                                                                                                                                               --         (terminated)
			pciess_reconfig_readdata            => "00000000",                                                                                                                                                                                                                                                         --         (terminated)
			pciess_reconfig_readdatavalid       => '0',                                                                                                                                                                                                                                                                --         (terminated)
			pciess_reconfig_write               => open,                                                                                                                                                                                                                                                               --         (terminated)
			pciess_reconfig_writedata           => open,                                                                                                                                                                                                                                                               --         (terminated)
			pciess_reconfig_waitrequest         => '0'                                                                                                                                                                                                                                                                 --         (terminated)
		);

end architecture rtl; -- of intel_pcie_ptile_ast_hip
