% Strings

@String{ACM_TODAES = "ACM Transaction on Design Automation and Electronic System" }
@String{ICCAD = "Proc. of ICCAD"}
@String{ISPD = "Proc. of ISPD"}
@String{DATE = "Proc. of DATE"}
@String{ISQED = "Proc. of ISQED"}
@String{ICM = "International Conference on Microelectronics"}
@String{DAC = "Proc. of DAC"}
@String{ASPDAC = "Proc. of ASPDAC"}
@String{CICC = "Proc. of CICC"}
@String{ISCAS= "Prof. of ISCAS "}
@String{VLSIDAT= "International Symposium on VLSI Design, Automation and Test"}

% Analog Design

@INPROCEEDINGS{Mark_ASPDAC16,
author    = {M. P. H. Lin and Y. W. Chang and C. M. Hung}, 
booktitle = ASPDAC, 
title     = {Recent research development and new challenges in analog layout synthesis}, 
year      = {2016}, 
pages     = {617-622}, 
month     = {Jan},
}

@INPROCEEDINGS{Lin:2008uc, 
  author= {Po-Hung Lin and Shyh-Chang Lin}, 
  booktitle= DAC, 
  title={Analog placement based on hierarchical module clustering}, 
  year={2008}, 
  pages={50-55}, 
  ISSN={0738-100X}, 
  month={June},
}

@INPROCEEDINGS{Chou:2011dj,
author = {Chou, Pang-Yen and Ou, Hung-Chih and Chang, Yao-Wen},
title = {{Heterogeneous B*-trees for analog placement with symmetry and regularity considerations}},
booktitle = ICCAD,
year = {2011},
pages = {512--516},
month = nov
}

@ARTICLE{PoHungLin:2009gx,
author = {Po-Hung Lin and Yao-Wen Chang and Shyh-Chang Lin},
title = {{Analog Placement Based on Symmetry-Island Formulation}},
journal = IEEE_J_CAD,
year = {2009},
volume = {28},
number = {6},
pages = {791--804},
month = jun
}

@INPROCEEDINGS{Lin:2007vp, 
  author    = {P. H. Lin and S. C. Lin}, 
  booktitle = DAC, 
  title     = {Analog Placement Based on Novel Symmetry-Island Formulation}, 
  year      = {2007}, 
  pages     = {465-470}, 
  ISSN={0738-100X}, 
  month ={June},
}

@INPROCEEDINGS{Lin:2010vt, 
  author={C. W. Lin and J. M. Lin and C. P. Huang and S. J. Chang}, 
  booktitle =DAC, 
  title= {Performance-driven analog placement considering boundary constraint}, 
  year={2010}, 
  pages={292-297}, 
  ISSN={0738-100X}, 
  month={June},
}

@ARTICLE{Lin:2011gz,
author = {Lin, Mark Po-Hung and Zhang, Hongbo and Wong, Martin D F and Chang, Yao-Wen},
title = {{Thermal-Driven Analog Placement Considering Device Matching}},
journal = IEEE_J_CAD,
year = {2011},
volume = {30},
number = {3},
pages = {325--336},
month = mar
}

@INPROCEEDINGS{SAPR_DAC13,
  author = {Ou, Hung-Chih and Chien, Hsing-Chih Chang and Chang, Yao-Wen},
  title = {Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations},
  booktitle = DAC,
  series = {DAC '13},
  year = {2013},
  isbn = {978-1-4503-2071-9},
  location = {Austin, Texas},
  pages = {5:1--5:6},
  articleno = {5},
  numpages = {6},
  url = {http://doi.acm.org/10.1145/2463209.2488739},
  doi = {10.1145/2463209.2488739},
  acmid = {2488739},
  keywords = {analog ICs, physical design, placement, routing},
}

@INPROCEEDINGS{Strasser:2008kf,
  author = {Strasser, Martin and Eick, Michael and Grab, Helmut and Schlichtmann, Ulf and Johannes, Frank M},
  title = {{Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions}},
  booktitle = ICCAD,
  year = {2008},
  pages = {306--313},
  month = nov
}

@INPROCEEDINGS{CBTree_ICCAD11, 
  author    = {H. F. Tsao and P. Y. Chou and S. L. Huang and Y. W. Chang and M. P. H. Lin and D. P. Chen and D. Liu}, 
  booktitle = ICCAD, 
  title     = {A corner stitching compliant {B}*-tree representation and its applications to analog placement}, 
  year      = {2011}, 
  pages     = {507-511},  
  month     = {Nov},
}

@INPROCEEDINGS{Wu:2016jw,
author = {Wu, I-Peng and Ou, Hung-Chih and Chang, Yao-Wen},
title = {{QB-trees}},
booktitle = DAC,
year = {2016},
pages = {1--6},
publisher = {ACM Press},
month = jun
}

@ARTICLE{Lin:2016dmg, 
author={M. P. H. Lin and P. H. Chang and S. Y. Lee and H. E. Graeb}, 
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
title={DeMixGen: Deterministic Mixed-Signal Layout Generation With Separated Analog and Digital Signal Paths}, 
year={2016}, 
volume={35}, 
number={8}, 
pages={1229-1242}, 
keywords={integrated circuit design;mixed analogue-digital integrated circuits;network routing;sigma-delta modulation;system-on-chip;DeMixGen;analog nets;analog signal paths separation;crosstalk coupling;digital nets;digital signal paths separation;hierarchical deterministic mixed-signal layout synthesis approach;mixed-signal layouts;modern mixed-signal system-on-chip design;noise reduction;routing paths;shrinking process technology;switching noise elimination;third-order Σ Δ modulator;Couplings;Crosstalk;Integrated circuit interconnections;Layout;Routing;Shape;Analog layout;analog placement;analog routing;crosstalk;mixed-signal design;noise;physical design;signal path separation;slicing tree;symmetry}, 
doi={10.1109/TCAD.2015.2501295}, 
ISSN={0278-0070}, 
month={Aug}
}

@ARTICLE{AnaLayoutGen_TCAD09, 
  author  = {E. Yilmaz and G. Dundar}, 
  journal = IEEE_J_CAD, 
  title   = {Analog Layout Generator for CMOS Circuits}, 
  year    = {2009}, 
  volume  = {28}, 
  number  = {1}, 
  pages   = {32-45}, 
  doi     = {10.1109/TCAD.2008.2009137}, 
  ISSN    = {0278-0070}, 
  month   = {Jan},
}

@ARTICLE{LAYGENII_TCAD13, 
  author={Martins, R. and Lourenco, N. and Horta, N.}, 
  journal=IEEE_J_CAD, 
  title={{L}{A}{Y}{G}{E}{N} {I}{I}-Automatic Layout Generation of Analog Integrated Circuits}, 
  year={2013}, 
  month={Nov}, 
  volume={32}, 
  number={11}, 
  pages={1641-1654}, 
  keywords={analogue integrated circuits;electronic design automation;evolutionary computation;integrated circuit layout;LAYGEN II;analog integrated circuits;automatic layout generation;circuit level structure;design automation tool;evolutionary computation techniques;multiobjective multiconstraint evolutionary algorithm;optimization kernel;template descriptions;Design automation;Generators;Graphical user interfaces;Guidelines;Integrated circuits;Layout;Routing;Analog integrated circuits;Layout Generation;computer aided design;electronic design automation;evolutionary computation}, 
  doi={10.1109/TCAD.2013.2269050}, 
  ISSN={0278-0070},
}

@ARTICLE{Bhattacharya:cw,
  author  = {Bhattacharya, S and Jangkrajarng, N and Shi, C J R},
  title   = {{Multilevel symmetry-constraint generation for retargeting large analog layouts}},
  journal = IEEE_J_CAD,
  volume  = {25},
  number  = {6},
  pages   = {945--960},
  year = {2006},
  month = may
}

@INPROCEEDINGS{cart-hammouda-dac06,
  author    = "S. Hammouda and H. Said and M. Dessouky and M. Tawfik and Q. Nguyen and W. Badawy and H. Abbas and H. Shahein",
  booktitle = DAC, 
  title   = "Chameleon {A}{R}{T}: a non-optimization based analog design migration framework",
  year    = "2006",
  pages   = "885---888" 
}

@INPROCEEDINGS{Jangkrajarng:2006cn,
  author = {Jangkrajarng, Nuttorn and Zhang, Lihong and Bhattacharya, Sambuddha and Kohagen, Nathan and Shi, C J},
  title = {Template-Based Parasitic-Aware Optimization and Retargeting of Analog and RF Integrated Circuit Layouts},
  booktitle = ICCAD,
  year = {2006},
  pages = {342--348},
  month = nov
}

@ARTICLE{Zhang:2008fh,
  author = {Zhang, Lihong and Jangkrajarng, Nuttorn and Bhattacharya, Sambuddha and Shi, C-J Richard},
  title = {{Parasitic-Aware Optimization and Retargeting of Analog Layouts: A Symbolic-Template Approach}},
  journal = IEEE_J_CAD,
  year = {2008},
  volume = {27},
  number = {5},
  pages = {791--802},
  month = apr
}

@INPROCEEDINGS{ZhengLiu:2010cy,
author = {Zheng Liu and Zhang, Lihong},
title = {{A performance-constrained template-based layout retargeting algorithm for analog integrated circuits}},
booktitle = ASPAC,
year = {2010},
pages = {293--298},
month = jan
}

@INPROCEEDINGS{Weng:2011gz,
  author = {Weng, Yi-Peng and Chen, Hung-Ming and Chen, Tung-Chieh and Pan, Po-Cheng and Chen, Chien-Hung and Chen, Wei-Zen},
  title = {{Fast Analog Layout Prototyping for Nanometer Design Migration}},
  booktitle = ICCAD,
  year = {2011},
  pages = {726--733},
  month = nov
}

@INPROCEEDINGS{Chin_DMR_ICCAD2013,
  author        = {Ching-Yu Chin and Po-Cheng Pan and Hung-Ming Cheng and Tung-Chien Chen and Jou-Chun Lin},
  booktitle=    ICCAD,
  title         = {Efficient Analog Layout Prototyping by Layout Reuse with Routing Preservation},
  year          = {2013},
  month={Nov}, 
  pages         = {40-47},
}

@ARTICLE{pcpan_adm_tcad15, 
  author  ={Po-Cheng Pan and Ching-Yu Chin and Hung-Ming Chen and Tung-Chieh Chen and Chin-Chieh Lee and Jou-Chun Lin}, 
  journal = IEEE_J_CAD, 
  title   ={A Fast Prototyping Framework for Analog Layout Migration With Planar Preservation}, 
  year    ={2015}, 
  volume  ={34}, 
  number  ={9}, 
  pages   ={1373-1386}, 
  doi     ={10.1109/TCAD.2015.2418312}, 
  ISSN    ={0278-0070}, 
  month   =sep,
}

@ARTICLE{Wu:2015ix,
author = {Wu, Po-Hsun and Lin, Mark Po-Hung and Chen, Tung-Chieh and Yeh, Ching-Feng and Li, Xin and Ho, Tsung-Yi},
title = {{A novel analog physical synthesis methodology integrating existent design expertise}},
journal = IEEE_J_CAD,
year = {2015},
volume = {34},
number = {2},
pages = {199--212},
month = feb
}

@ARTICLE{Lourenco:2016dv,
author = "Nuno Lourenço and Ricardo Martins and António Canelas and Ricardo Póvoa and Nuno Horta",
title = "AIDA: Layout-aware analog circuit-level sizing with in-loop layout generation ",
journal = "Integration, the {VLSI} Journal ",
volume = "55",
number = "",
pages = "316 - 329",
year = "2016",
note = "",
issn = "0167-9260",
doi = "http://dx.doi.org/10.1016/j.vlsi.2016.04.009",
url = "http://www.sciencedirect.com/science/article/pii/S0167926016300128",
}

@inproceedings{Wu:2015ds,
  author = {Wu, Po-Hsun and Lin, Mark Po-Hung and Ho, Tsung-Yi},
  title = {{Analog layout synthesis with knowledge mining}},
  booktitle = {Proc. of European Conference on Circuit Theory and Design},
  year = {2015},
  pages = {1--4},
  month = aug
}