blk_mem_gen_v8_2=xsim.dir/blk_mem_gen_v8_2
fifo_generator_v12_0=xsim.dir/fifo_generator_v12_0
proc_common_v4_0=xsim.dir/proc_common_v4_0
axi_lite_ipif_v2_0=xsim.dir/axi_lite_ipif_v2_0
interrupt_control_v3_0=xsim.dir/interrupt_control_v3_0
axi_gpio_v2_0=xsim.dir/axi_gpio_v2_0
xil_defaultlib=xsim.dir/xil_defaultlib
axi_i2s_adi_v1_00_a=xsim.dir/axi_i2s_adi_v1_00_a
adi_common_v1_00_a=xsim.dir/adi_common_v1_00_a
generic_baseblocks_v2_1=xsim.dir/generic_baseblocks_v2_1
axi_data_fifo_v2_1=xsim.dir/axi_data_fifo_v2_1
axi_infrastructure_v1_1=xsim.dir/axi_infrastructure_v1_1
axi_register_slice_v2_1=xsim.dir/axi_register_slice_v2_1
axi_protocol_converter_v2_1=xsim.dir/axi_protocol_converter_v2_1
axi_datamover_v5_1=xsim.dir/axi_datamover_v5_1
axi_sg_v4_03=xsim.dir/axi_sg_v4_03
axi_vdma_v6_2=xsim.dir/axi_vdma_v6_2
axi_crossbar_v2_1=xsim.dir/axi_crossbar_v2_1
proc_sys_reset_v5_0=xsim.dir/proc_sys_reset_v5_0
axi_clock_converter_v2_1=xsim.dir/axi_clock_converter_v2_1
axi_dwidth_converter_v2_1=xsim.dir/axi_dwidth_converter_v2_1
