# Advanced-Computer-Architecture

## Advanced Computer Architecture, 2018

**Teaching Staff**
  - Prof. Jeong-Gun Lee
  
**Time & Place**
  - Tuesday 6 PM.
  - 1219 Engineering Building.

Welcome to Advanced Computer Architecture. In this class, we learn an internal structure of a modern computer architecture and how to implement the architecture using Verilog HDL on an FPGA.

1. **Review of Computer Architecture** ([PPT](https://github.com/jeonggunlee/Advanced-Computer-Architecture/blob/master/PPTs/01_ACA_MIPS_SIMPLE_REVIEW.pptx))
    - MIPS Processor Architecture https://en.wikipedia.org/wiki/MIPS_architecture
    - Simple MIPS Instrucion Set
    - Single Cycle MIPS Processor
2. **[Verilog HDL](https://en.wikipedia.org/wiki/Verilog)([한글버전](https://ko.wikipedia.org/wiki/%EB%B2%A0%EB%A6%B4%EB%A1%9C%EA%B7%B8)), a Hardware Description Language (HDL)**
    - Altera Verilog HDL Basic @ Youtube [LINK](https://www.youtube.com/watch?v=PJGvZSlsLKs)
3. **Introduction to an FPGA and Logic Implementation on an FPGA (Intel FPGA Board)**
    - Intel Quartus II CAD Tool [Download Site](https://www.altera.com/downloads/download-center.html)
    - ModelSim Simulator
    - Combination Circuit Design: Switches & LEDs
    - Sequential Circuit Design: Counter & Digital Watch Design
    - [DE0 Nano FPGA board](http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=165&No=593&PartNo=1) will be used in this course.
4. **Design of a Single-Cycle MIPS Processor in Verilog HDL** ([Verilog Source](https://github.com/jeonggunlee/Advanced-Computer-Architecture/tree/master/single_cycle_mips))
5. **Design of Pipelined MIPS Processor**
6. **Design of Manycore MIPS Processor with Shared Memory** ([Verilog Source](https://github.com/jeonggunlee/Advanced-Computer-Architecture/tree/master/single_cycle_manycore))
    - Synchronization and Data Communication via a Shared Memory
7. **Design of Manycore MIPS Processor with On-Chip Network**




* https://github.com/adam-p/markdown-here/wiki/Markdown-Cheatsheet
