{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590415801068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590415801069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 11:10:00 2020 " "Processing started: Mon May 25 11:10:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590415801069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1590415801069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off temporizador_tester -c temporizador_tester --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off temporizador_tester -c temporizador_tester --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1590415801069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1590415801356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1590415801356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/memoria_rampa/memoria_rampa.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/marcelo-note/controle-brassagem/memoria_rampa/memoria_rampa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_rampa " "Found design unit 1: memoria_rampa" {  } { { "../memoria_rampa/memoria_rampa.vhd" "" { Text "/home/marcelo-note/controle-brassagem/memoria_rampa/memoria_rampa.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590415817899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 memoria_rampa-body " "Found design unit 2: memoria_rampa-body" {  } { { "../memoria_rampa/memoria_rampa.vhd" "" { Text "/home/marcelo-note/controle-brassagem/memoria_rampa/memoria_rampa.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590415817899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590415817899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/sete_seg_display/sete_seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/marcelo-note/controle-brassagem/sete_seg_display/sete_seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sete_seg_display-behavioral " "Found design unit 1: sete_seg_display-behavioral" {  } { { "../sete_seg_display/sete_seg_display.vhd" "" { Text "/home/marcelo-note/controle-brassagem/sete_seg_display/sete_seg_display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590415817903 ""} { "Info" "ISGN_ENTITY_NAME" "1 sete_seg_display " "Found entity 1: sete_seg_display" {  } { { "../sete_seg_display/sete_seg_display.vhd" "" { Text "/home/marcelo-note/controle-brassagem/sete_seg_display/sete_seg_display.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590415817903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590415817903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/marcelo-note/controle-brassagem/divisor_clock/divisor_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/marcelo-note/controle-brassagem/divisor_clock/divisor_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_clock-main " "Found design unit 1: divisor_clock-main" {  } { { "../divisor_clock/divisor_clock.vhd" "" { Text "/home/marcelo-note/controle-brassagem/divisor_clock/divisor_clock.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590415817904 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "../divisor_clock/divisor_clock.vhd" "" { Text "/home/marcelo-note/controle-brassagem/divisor_clock/divisor_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590415817904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590415817904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporizador_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temporizador_tester-main " "Found design unit 1: temporizador_tester-main" {  } { { "temporizador_tester.vhd" "" { Text "/home/marcelo-note/controle-brassagem/temporizador/temporizador_tester.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590415817905 ""} { "Info" "ISGN_ENTITY_NAME" "1 temporizador_tester " "Found entity 1: temporizador_tester" {  } { { "temporizador_tester.vhd" "" { Text "/home/marcelo-note/controle-brassagem/temporizador/temporizador_tester.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590415817905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590415817905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador_tester_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporizador_tester_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temporizador_tester_tb-main " "Found design unit 1: temporizador_tester_tb-main" {  } { { "temporizador_tester_tb.vhd" "" { Text "/home/marcelo-note/controle-brassagem/temporizador/temporizador_tester_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590415817906 ""} { "Info" "ISGN_ENTITY_NAME" "1 temporizador_tester_tb " "Found entity 1: temporizador_tester_tb" {  } { { "temporizador_tester_tb.vhd" "" { Text "/home/marcelo-note/controle-brassagem/temporizador/temporizador_tester_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590415817906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590415817906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temporizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temporizador-main " "Found design unit 1: temporizador-main" {  } { { "temporizador.vhd" "" { Text "/home/marcelo-note/controle-brassagem/temporizador/temporizador.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590415817907 ""} { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.vhd" "" { Text "/home/marcelo-note/controle-brassagem/temporizador/temporizador.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590415817907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590415817907 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "temporizador_tester " "Elaborating entity \"temporizador_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1590415817987 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iniciar_tmp temporizador_tester.vhd(65) " "Verilog HDL or VHDL warning at temporizador_tester.vhd(65): object \"iniciar_tmp\" assigned a value but never read" {  } { { "temporizador_tester.vhd" "" { Text "/home/marcelo-note/controle-brassagem/temporizador/temporizador_tester.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1590415817989 "|temporizador_tester"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "not_iniciar temporizador_tester.vhd(66) " "VHDL Signal Declaration warning at temporizador_tester.vhd(66): used explicit default value for signal \"not_iniciar\" because signal was never assigned a value" {  } { { "temporizador_tester.vhd" "" { Text "/home/marcelo-note/controle-brassagem/temporizador/temporizador_tester.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1590415817989 "|temporizador_tester"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock divisor_clock:divisor_50x " "Elaborating entity \"divisor_clock\" for hierarchy \"divisor_clock:divisor_50x\"" {  } { { "temporizador_tester.vhd" "divisor_50x" { Text "/home/marcelo-note/controle-brassagem/temporizador/temporizador_tester.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590415817990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador temporizador:tmpr " "Elaborating entity \"temporizador\" for hierarchy \"temporizador:tmpr\"" {  } { { "temporizador_tester.vhd" "tmpr" { Text "/home/marcelo-note/controle-brassagem/temporizador/temporizador_tester.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590415817992 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1HZ temporizador.vhd(49) " "Verilog HDL or VHDL warning at temporizador.vhd(49): object \"clk_1HZ\" assigned a value but never read" {  } { { "temporizador.vhd" "" { Text "/home/marcelo-note/controle-brassagem/temporizador/temporizador.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1590415817994 "|temporizador_tester|temporizador:tmpr"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rampas " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rampas\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1590415818012 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rampas " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rampas\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1590415818012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sete_seg_display sete_seg_display:display_dezena " "Elaborating entity \"sete_seg_display\" for hierarchy \"sete_seg_display:display_dezena\"" {  } { { "temporizador_tester.vhd" "display_dezena" { Text "/home/marcelo-note/controle-brassagem/temporizador/temporizador_tester.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1590415818024 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1590415818098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1276 " "Peak virtual memory: 1276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590415818180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 11:10:18 2020 " "Processing ended: Mon May 25 11:10:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590415818180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590415818180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590415818180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1590415818180 ""}
