# Maintainer: Filipe La√≠ns (FFY00) <lains@archlinux.org>

pkgname=vtr
_pkgname=vtr-verilog-to-routing
pkgver=8.0.0
pkgrel=2
pkgdesc='Verilog to Routing -- Open Source CAD Flow for FPGA Research'
arch=(x86_64)
url='https://verilogtorouting.org'
license=('MIT')
depends=('ctags' 'intel-tbb')
makedepends=('cmake')
source=("$pkgname-$pkgver::https://github.com/verilog-to-routing/vtr-verilog-to-routing/archive/v$pkgver.tar.gz")
sha512sums=('9fc75f8451185fef65b01d37bafcc8c13e04632cdb66d0d49df7f942b40b8178a1e4610b83b88eb32b48077eeda4bd0061b8bb390e61573a1d85153fdc7ba1de')

build() {
  mkdir $_pkgname-$pkgver/build
  cd $_pkgname-$pkgver/build

  cmake .. \
    -DCMAKE_INSTALL_PREFIX=/usr \
    -DCMAKE_BUILD_TYPE=Release

  make
}

package() {
  cd $_pkgname-$pkgver/build

  make DESTDIR="$pkgdir" install

  rm "$pkgdir"/usr/bin/*.a "$pkgdir"/usr/bin/test_* "$pkgdir"/usr/bin/*_test

  install -Dm 644 ../LICENSE.md "$pkgdir"/usr/share/licenses/$pkgname/LICENSE
}

