

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Wed Apr 14 14:02:24 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       87|       87|  0.870 us|  0.870 us|   88|   88|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 88
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.97>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%v_13 = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %p" [dfg_199.c:17]   --->   Operation 89 'read' 'v_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i64 %v_13" [dfg_199.c:24]   --->   Operation 90 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [5/5] (6.97ns)   --->   "%mul_ln24 = mul i129 %zext_ln24, i129 25982759190479478480" [dfg_199.c:24]   --->   Operation 91 'mul' 'mul_ln24' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 92 [4/5] (6.97ns)   --->   "%mul_ln24 = mul i129 %zext_ln24, i129 25982759190479478480" [dfg_199.c:24]   --->   Operation 92 'mul' 'mul_ln24' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 93 [3/5] (6.97ns)   --->   "%mul_ln24 = mul i129 %zext_ln24, i129 25982759190479478480" [dfg_199.c:24]   --->   Operation 93 'mul' 'mul_ln24' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 94 [2/5] (6.97ns)   --->   "%mul_ln24 = mul i129 %zext_ln24, i129 25982759190479478480" [dfg_199.c:24]   --->   Operation 94 'mul' 'mul_ln24' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 95 [1/5] (6.97ns)   --->   "%mul_ln24 = mul i129 %zext_ln24, i129 25982759190479478480" [dfg_199.c:24]   --->   Operation 95 'mul' 'mul_ln24' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i55 @_ssdm_op_PartSelect.i55.i129.i32.i32, i129 %mul_ln24, i32 74, i32 128" [dfg_199.c:25]   --->   Operation 96 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.28>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i55 %trunc_ln" [dfg_199.c:25]   --->   Operation 97 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (3.28ns)   --->   "%sub_ln25 = sub i56 398189807, i56 %zext_ln25" [dfg_199.c:25]   --->   Operation 98 'sub' 'sub_ln25' <Predicate = true> <Delay = 3.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%p_11_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_11" [dfg_199.c:7]   --->   Operation 99 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i56 %sub_ln25" [dfg_199.c:21]   --->   Operation 100 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [68/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 101 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (3.52ns)   --->   "%add_ln29 = add i64 %v_13, i64 408" [dfg_199.c:29]   --->   Operation 102 'add' 'add_ln29' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 103 [67/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 103 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [68/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 104 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 105 [66/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 105 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [67/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 106 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 107 [65/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 107 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [66/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 108 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 109 [64/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 109 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [65/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 110 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 111 [63/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 111 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [64/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 112 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 113 [62/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 113 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [63/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 114 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 115 [61/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 115 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [62/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 116 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 117 [60/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 117 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 118 [61/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 118 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 119 [59/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 119 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [60/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 120 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 121 [58/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 121 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 122 [59/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 122 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 123 [57/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 123 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 124 [58/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 124 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 125 [56/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 125 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 126 [57/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 126 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 127 [55/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 127 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 128 [56/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 128 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 129 [54/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 129 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 130 [55/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 130 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 131 [53/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 131 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 132 [54/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 132 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 133 [52/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 133 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 134 [53/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 134 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 135 [51/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 135 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 136 [52/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 136 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 137 [50/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 137 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 138 [51/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 138 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 139 [49/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 139 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 140 [50/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 140 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 141 [48/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 141 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 142 [49/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 142 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 143 [47/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 143 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 144 [48/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 144 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 145 [46/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 145 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 146 [47/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 146 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 147 [45/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 147 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 148 [46/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 148 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 149 [44/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 149 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 150 [45/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 150 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 151 [43/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 151 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 152 [44/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 152 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 153 [42/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 153 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 154 [43/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 154 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 155 [41/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 155 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 156 [42/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 156 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 157 [40/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 157 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 158 [41/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 158 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 159 [39/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 159 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 160 [40/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 160 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 161 [38/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 161 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 162 [39/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 162 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 163 [37/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 163 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 164 [38/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 164 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.07>
ST_39 : Operation 165 [36/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 165 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 166 [37/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 166 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.07>
ST_40 : Operation 167 [35/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 167 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 168 [36/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 168 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.07>
ST_41 : Operation 169 [34/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 169 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 170 [35/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 170 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.07>
ST_42 : Operation 171 [33/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 171 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 172 [34/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 172 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.07>
ST_43 : Operation 173 [32/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 173 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 174 [33/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 174 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.07>
ST_44 : Operation 175 [31/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 175 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 176 [32/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 176 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.07>
ST_45 : Operation 177 [30/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 177 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 178 [31/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 178 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.07>
ST_46 : Operation 179 [29/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 179 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 180 [30/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 180 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 181 [28/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 181 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 182 [29/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 182 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 183 [27/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 183 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 184 [28/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 184 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 185 [26/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 185 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 186 [27/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 186 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 187 [25/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 187 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 188 [26/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 188 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 189 [24/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 189 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 190 [25/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 190 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 191 [23/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 191 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 192 [24/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 192 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 193 [22/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 193 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 194 [23/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 194 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 195 [21/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 195 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 196 [22/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 196 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 197 [20/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 197 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 198 [21/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 198 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 199 [19/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 199 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 200 [20/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 200 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 201 [18/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 201 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 202 [19/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 202 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 203 [17/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 203 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 204 [18/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 204 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 205 [16/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 205 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 206 [17/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 206 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 207 [15/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 207 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 208 [16/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 208 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 209 [14/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 209 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 210 [15/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 210 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 211 [13/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 211 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 212 [14/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 212 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 213 [12/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 213 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 214 [13/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 214 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 215 [11/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 215 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 216 [12/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 216 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 217 [10/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 217 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 218 [11/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 218 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 219 [9/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 219 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 220 [10/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 220 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 221 [8/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 221 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 222 [9/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 222 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 223 [7/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 223 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 224 [8/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 224 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 225 [6/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 225 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 226 [7/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 226 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 227 [5/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 227 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 228 [6/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 228 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 229 [4/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 229 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 230 [5/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 230 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 231 [3/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 231 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 232 [4/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 232 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 233 [2/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 233 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 234 [3/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 234 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 235 [1/68] (5.07ns)   --->   "%urem_ln21 = urem i64 %p_11_read, i64 %sext_ln21" [dfg_199.c:21]   --->   Operation 235 'urem' 'urem_ln21' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln27_1)   --->   "%shl_ln27 = shl i64 %v_13, i64 3" [dfg_199.c:27]   --->   Operation 236 'shl' 'shl_ln27' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %urem_ln21, i32 5, i32 7" [dfg_199.c:27]   --->   Operation 237 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 238 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %urem_ln21, i32 3" [dfg_199.c:27]   --->   Operation 238 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i64 %urem_ln21" [dfg_199.c:27]   --->   Operation 239 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 240 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln27_1 = add i64 %shl_ln27, i64 443" [dfg_199.c:27]   --->   Operation 240 'add' 'add_ln27_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 241 [2/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 241 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.29>
ST_75 : Operation 242 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i1.i1.i2, i3 %tmp_1, i1 0, i1 %tmp, i1 0, i2 %trunc_ln27" [dfg_199.c:27]   --->   Operation 242 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i8 %and_ln" [dfg_199.c:27]   --->   Operation 243 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln27 = add i64 %add_ln27_1, i64 %v_13" [dfg_199.c:27]   --->   Operation 244 'add' 'add_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_75 : Operation 245 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%sub_ln27 = sub i64 %add_ln27, i64 %zext_ln27" [dfg_199.c:27]   --->   Operation 245 'sub' 'sub_ln27' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_75 : Operation 246 [1/1] (2.77ns)   --->   "%icmp_ln28 = icmp_eq  i64 %v_13, i64 0" [dfg_199.c:28]   --->   Operation 246 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%zext_ln28 = zext i1 %icmp_ln28" [dfg_199.c:28]   --->   Operation 247 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 248 [1/68] (5.07ns)   --->   "%urem_ln28 = urem i64 %p_11_read, i64 %add_ln29" [dfg_199.c:28]   --->   Operation 248 'urem' 'urem_ln28' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node or_ln27)   --->   "%xor_ln28 = xor i64 %urem_ln28, i64 %zext_ln28" [dfg_199.c:28]   --->   Operation 249 'xor' 'xor_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 250 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln27 = or i64 %sub_ln27, i64 %xor_ln28" [dfg_199.c:27]   --->   Operation 250 'or' 'or_ln27' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.97>
ST_76 : Operation 251 [1/1] (0.00ns)   --->   "%v = or i64 %or_ln27, i64 59950" [dfg_199.c:27]   --->   Operation 251 'or' 'v' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 252 [5/5] (6.97ns)   --->   "%mul_ln30 = mul i64 %v, i64 38" [dfg_199.c:30]   --->   Operation 252 'mul' 'mul_ln30' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.97>
ST_77 : Operation 253 [4/5] (6.97ns)   --->   "%mul_ln30 = mul i64 %v, i64 38" [dfg_199.c:30]   --->   Operation 253 'mul' 'mul_ln30' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.97>
ST_78 : Operation 254 [3/5] (6.97ns)   --->   "%mul_ln30 = mul i64 %v, i64 38" [dfg_199.c:30]   --->   Operation 254 'mul' 'mul_ln30' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.97>
ST_79 : Operation 255 [2/5] (6.97ns)   --->   "%mul_ln30 = mul i64 %v, i64 38" [dfg_199.c:30]   --->   Operation 255 'mul' 'mul_ln30' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.97>
ST_80 : Operation 256 [1/5] (6.97ns)   --->   "%mul_ln30 = mul i64 %v, i64 38" [dfg_199.c:30]   --->   Operation 256 'mul' 'mul_ln30' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.52>
ST_81 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%xor_ln30 = xor i64 %p_11_read, i64 18446744073709551615" [dfg_199.c:30]   --->   Operation 257 'xor' 'xor_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 258 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln30 = add i64 %mul_ln30, i64 %xor_ln30" [dfg_199.c:30]   --->   Operation 258 'add' 'add_ln30' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln30, i32 63" [dfg_199.c:30]   --->   Operation 259 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 82 <SV = 81> <Delay = 6.97>
ST_82 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i64 %add_ln30" [dfg_199.c:30]   --->   Operation 260 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 261 [5/5] (6.97ns)   --->   "%mul_ln30_1 = mul i129 %sext_ln30, i129 20509734996176526444" [dfg_199.c:30]   --->   Operation 261 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.97>
ST_83 : Operation 262 [4/5] (6.97ns)   --->   "%mul_ln30_1 = mul i129 %sext_ln30, i129 20509734996176526444" [dfg_199.c:30]   --->   Operation 262 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.97>
ST_84 : Operation 263 [3/5] (6.97ns)   --->   "%mul_ln30_1 = mul i129 %sext_ln30, i129 20509734996176526444" [dfg_199.c:30]   --->   Operation 263 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.97>
ST_85 : Operation 264 [2/5] (6.97ns)   --->   "%mul_ln30_1 = mul i129 %sext_ln30, i129 20509734996176526444" [dfg_199.c:30]   --->   Operation 264 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.97>
ST_86 : Operation 265 [1/5] (6.97ns)   --->   "%mul_ln30_1 = mul i129 %sext_ln30, i129 20509734996176526444" [dfg_199.c:30]   --->   Operation 265 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 5.38>
ST_87 : Operation 266 [1/1] (5.38ns)   --->   "%sub_ln30 = sub i129 0, i129 %mul_ln30_1" [dfg_199.c:30]   --->   Operation 266 'sub' 'sub_ln30' <Predicate = true> <Delay = 5.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i129.i32.i32, i129 %sub_ln30, i32 74, i32 105" [dfg_199.c:30]   --->   Operation 267 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 88 <SV = 87> <Delay = 3.25>
ST_88 : Operation 268 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 268 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 269 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 269 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 270 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 270 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 271 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 271 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 272 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_11"   --->   Operation 272 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node sub_ln30_1)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i129.i32.i32, i129 %mul_ln30_1, i32 74, i32 105" [dfg_199.c:30]   --->   Operation 274 'partselect' 'tmp_4' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_88 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node sub_ln30_1)   --->   "%select_ln30 = select i1 %tmp_2, i32 %tmp_3, i32 %tmp_4" [dfg_199.c:30]   --->   Operation 275 'select' 'select_ln30' <Predicate = (!tmp_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 276 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln30_1 = sub i32 0, i32 %select_ln30" [dfg_199.c:30]   --->   Operation 276 'sub' 'sub_ln30_1' <Predicate = (!tmp_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 277 [1/1] (0.69ns)   --->   "%result = select i1 %tmp_2, i32 %tmp_3, i32 %sub_ln30_1" [dfg_199.c:30]   --->   Operation 277 'select' 'result' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 278 [1/1] (0.00ns)   --->   "%ret_ln33 = ret i32 %result" [dfg_199.c:33]   --->   Operation 278 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_13              (read          ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111110000000000000]
zext_ln24         (zext          ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln24          (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln          (partselect    ) [ 00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln25         (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln25          (sub           ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_11_read         (read          ) [ 00000000111111111111111111111111111111111111111111111111111111111111111111111111110000000]
sext_ln21         (sext          ) [ 00000000111111111111111111111111111111111111111111111111111111111111111111100000000000000]
add_ln29          (add           ) [ 00000000111111111111111111111111111111111111111111111111111111111111111111110000000000000]
urem_ln21         (urem          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln27          (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1             (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
tmp               (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
trunc_ln27        (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
add_ln27_1        (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000]
and_ln            (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln27         (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln27          (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln27          (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln28         (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28         (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
urem_ln28         (urem          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln28          (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln27           (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000]
v                 (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000111100000000]
mul_ln30          (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
xor_ln30          (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln30          (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
tmp_2             (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001111111]
sext_ln30         (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000111100]
mul_ln30_1        (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011]
sub_ln30          (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3             (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4             (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln30       (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln30_1        (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result            (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln33          (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i55.i129.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i1.i1.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i129.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="v_13_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_13/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_11_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_11_read/7 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln24_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="66" slack="0"/>
<pin id="91" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="trunc_ln_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="55" slack="0"/>
<pin id="96" dir="0" index="1" bw="129" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="0" index="3" bw="9" slack="0"/>
<pin id="99" dir="1" index="4" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln25_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="55" slack="1"/>
<pin id="106" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sub_ln25_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="30" slack="0"/>
<pin id="109" dir="0" index="1" bw="55" slack="0"/>
<pin id="110" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="sext_ln21_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="56" slack="1"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/7 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln21/7 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln29_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="6"/>
<pin id="124" dir="0" index="1" bw="10" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="1"/>
<pin id="129" dir="0" index="1" bw="64" slack="1"/>
<pin id="130" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln28/8 "/>
</bind>
</comp>

<comp id="131" class="1004" name="shl_ln27_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="73"/>
<pin id="133" dir="0" index="1" bw="3" slack="0"/>
<pin id="134" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln27/74 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="56" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="0" index="3" bw="4" slack="0"/>
<pin id="141" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/74 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="56" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/74 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln27_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="56" slack="0"/>
<pin id="156" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/74 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln27_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="10" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/74 "/>
</bind>
</comp>

<comp id="164" class="1004" name="and_ln_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="3" slack="1"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="0" index="3" bw="1" slack="1"/>
<pin id="169" dir="0" index="4" bw="1" slack="0"/>
<pin id="170" dir="0" index="5" bw="2" slack="1"/>
<pin id="171" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/75 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln27_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/75 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln27_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="1"/>
<pin id="181" dir="0" index="1" bw="64" slack="74"/>
<pin id="182" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/75 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sub_ln27_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="0"/>
<pin id="186" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln27/75 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln28_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="74"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/75 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln28_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/75 "/>
</bind>
</comp>

<comp id="198" class="1004" name="xor_ln28_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/75 "/>
</bind>
</comp>

<comp id="204" class="1004" name="or_ln27_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/75 "/>
</bind>
</comp>

<comp id="210" class="1004" name="v_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="0" index="1" bw="17" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="v/76 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="0"/>
<pin id="218" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/76 "/>
</bind>
</comp>

<comp id="221" class="1004" name="xor_ln30_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="74"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln30/81 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln30_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/81 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="0"/>
<pin id="234" dir="0" index="2" bw="7" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/81 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln30_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="1"/>
<pin id="241" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/82 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="66" slack="0"/>
<pin id="245" dir="1" index="2" bw="129" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30_1/82 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sub_ln30_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="129" slack="1"/>
<pin id="251" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/87 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_3_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="129" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="0"/>
<pin id="257" dir="0" index="3" bw="8" slack="0"/>
<pin id="258" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/87 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_4_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="129" slack="2"/>
<pin id="266" dir="0" index="2" bw="8" slack="0"/>
<pin id="267" dir="0" index="3" bw="8" slack="0"/>
<pin id="268" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/88 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln30_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="7"/>
<pin id="274" dir="0" index="1" bw="32" slack="1"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/88 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sub_ln30_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30_1/88 "/>
</bind>
</comp>

<comp id="284" class="1004" name="result_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="7"/>
<pin id="286" dir="0" index="1" bw="32" slack="1"/>
<pin id="287" dir="0" index="2" bw="32" slack="0"/>
<pin id="288" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result/88 "/>
</bind>
</comp>

<comp id="290" class="1005" name="v_13_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="6"/>
<pin id="292" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="v_13 "/>
</bind>
</comp>

<comp id="298" class="1005" name="zext_ln24_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="129" slack="1"/>
<pin id="300" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="303" class="1005" name="trunc_ln_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="55" slack="1"/>
<pin id="305" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="308" class="1005" name="sub_ln25_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="56" slack="1"/>
<pin id="310" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln25 "/>
</bind>
</comp>

<comp id="313" class="1005" name="p_11_read_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_11_read "/>
</bind>
</comp>

<comp id="320" class="1005" name="sext_ln21_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="1"/>
<pin id="322" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21 "/>
</bind>
</comp>

<comp id="325" class="1005" name="add_ln29_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="1"/>
<pin id="327" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="330" class="1005" name="tmp_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="1"/>
<pin id="332" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="340" class="1005" name="trunc_ln27_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="1"/>
<pin id="342" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="345" class="1005" name="add_ln27_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="1"/>
<pin id="347" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln27_1 "/>
</bind>
</comp>

<comp id="350" class="1005" name="or_ln27_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="1"/>
<pin id="352" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="or_ln27 "/>
</bind>
</comp>

<comp id="355" class="1005" name="v_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="360" class="1005" name="mul_ln30_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30 "/>
</bind>
</comp>

<comp id="365" class="1005" name="add_ln30_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="1"/>
<pin id="367" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="370" class="1005" name="tmp_2_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="7"/>
<pin id="372" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="376" class="1005" name="sext_ln30_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="129" slack="1"/>
<pin id="378" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln30 "/>
</bind>
</comp>

<comp id="381" class="1005" name="mul_ln30_1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="129" slack="1"/>
<pin id="383" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln30_1 "/>
</bind>
</comp>

<comp id="387" class="1005" name="tmp_3_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="72" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="88" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="104" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="120"><net_src comp="78" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="113" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="116" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="116" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="116" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="131" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="164" pin=4"/></net>

<net id="178"><net_src comp="164" pin="6"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="179" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="175" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="189" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="127" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="194" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="183" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="198" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="42" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="221" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="46" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="246"><net_src comp="239" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="50" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="248" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="54" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="269"><net_src comp="52" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="271"><net_src comp="54" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="277"><net_src comp="263" pin="4"/><net_sink comp="272" pin=2"/></net>

<net id="282"><net_src comp="58" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="272" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="72" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="301"><net_src comp="84" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="306"><net_src comp="94" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="311"><net_src comp="107" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="316"><net_src comp="78" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="323"><net_src comp="113" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="328"><net_src comp="122" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="333"><net_src comp="136" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="338"><net_src comp="146" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="164" pin=3"/></net>

<net id="343"><net_src comp="154" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="164" pin=5"/></net>

<net id="348"><net_src comp="158" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="353"><net_src comp="204" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="358"><net_src comp="210" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="363"><net_src comp="215" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="368"><net_src comp="226" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="373"><net_src comp="231" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="379"><net_src comp="239" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="384"><net_src comp="242" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="390"><net_src comp="253" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="284" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {1 }
	Port: fn1 : p_11 | {7 }
  - Chain level:
	State 1
		mul_ln24 : 1
	State 2
	State 3
	State 4
	State 5
		trunc_ln : 1
	State 6
		sub_ln25 : 1
	State 7
		urem_ln21 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
		tmp_1 : 1
		tmp : 1
		trunc_ln27 : 1
	State 75
		zext_ln27 : 1
		sub_ln27 : 2
		zext_ln28 : 1
		xor_ln28 : 2
		or_ln27 : 2
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
		tmp_2 : 1
	State 82
		mul_ln30_1 : 1
	State 83
	State 84
	State 85
	State 86
	State 87
		tmp_3 : 1
	State 88
		select_ln30 : 1
		sub_ln30_1 : 2
		result : 3
		ret_ln33 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   urem   |      grp_fu_116      |    0    |   779   |   469   |
|          |      grp_fu_127      |    0    |   779   |   469   |
|----------|----------------------|---------|---------|---------|
|          |       grp_fu_88      |    4    |   441   |   256   |
|    mul   |      grp_fu_215      |    2    |   441   |   256   |
|          |      grp_fu_242      |    4    |   441   |   256   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln25_fu_107   |    0    |    0    |    62   |
|    sub   |    sub_ln27_fu_183   |    0    |    0    |    64   |
|          |    sub_ln30_fu_248   |    0    |    0    |   136   |
|          |   sub_ln30_1_fu_278  |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln29_fu_122   |    0    |    0    |    71   |
|    add   |   add_ln27_1_fu_158  |    0    |    0    |    71   |
|          |    add_ln27_fu_179   |    0    |    0    |    64   |
|          |    add_ln30_fu_226   |    0    |    0    |    71   |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln28_fu_198   |    0    |    0    |    64   |
|          |    xor_ln30_fu_221   |    0    |    0    |    64   |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln27_fu_204    |    0    |    0    |    64   |
|          |       v_fu_210       |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln30_fu_272  |    0    |    0    |    32   |
|          |     result_fu_284    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln28_fu_189   |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|   read   |    v_13_read_fu_72   |    0    |    0    |    0    |
|          | p_11_read_read_fu_78 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    zext_ln24_fu_84   |    0    |    0    |    0    |
|   zext   |   zext_ln25_fu_104   |    0    |    0    |    0    |
|          |   zext_ln27_fu_175   |    0    |    0    |    0    |
|          |   zext_ln28_fu_194   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    trunc_ln_fu_94    |    0    |    0    |    0    |
|partselect|     tmp_1_fu_136     |    0    |    0    |    0    |
|          |     tmp_3_fu_253     |    0    |    0    |    0    |
|          |     tmp_4_fu_263     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln21_fu_113   |    0    |    0    |    0    |
|          |   sext_ln30_fu_239   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    shl   |    shl_ln27_fu_131   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|      tmp_fu_146      |    0    |    0    |    0    |
|          |     tmp_2_fu_231     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln27_fu_154  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     and_ln_fu_164    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    10   |   2881  |   2569  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln27_1_reg_345|   64   |
| add_ln29_reg_325 |   64   |
| add_ln30_reg_365 |   64   |
|mul_ln30_1_reg_381|   129  |
| mul_ln30_reg_360 |   64   |
|  or_ln27_reg_350 |   64   |
| p_11_read_reg_313|   64   |
| sext_ln21_reg_320|   64   |
| sext_ln30_reg_376|   129  |
| sub_ln25_reg_308 |   56   |
|   tmp_1_reg_330  |    3   |
|   tmp_2_reg_370  |    1   |
|   tmp_3_reg_387  |   32   |
|    tmp_reg_335   |    1   |
|trunc_ln27_reg_340|    2   |
| trunc_ln_reg_303 |   55   |
|   v_13_reg_290   |   64   |
|     v_reg_355    |   64   |
| zext_ln24_reg_298|   129  |
+------------------+--------+
|       Total      |  1113  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_88 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_116 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_116 |  p1  |   2  |  64  |   128  ||    9    |
| grp_fu_215 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_242 |  p0  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   640  ||   7.94  ||    45   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |  2881  |  2569  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |  1113  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    7   |  3994  |  2614  |
+-----------+--------+--------+--------+--------+
