# do R232i_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/davidson/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/davidson/Documentos/Risc-v/verilog_code {/home/davidson/Documentos/Risc-v/verilog_code/ULA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:42 on Aug 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/davidson/Documentos/Risc-v/verilog_code" /home/davidson/Documentos/Risc-v/verilog_code/ULA.v 
# -- Compiling module ULA
# 
# Top level modules:
# 	ULA
# End time: 22:55:42 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/davidson/Documentos/Risc-v/verilog_code {/home/davidson/Documentos/Risc-v/verilog_code/tb_ULA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:55:42 on Aug 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/davidson/Documentos/Risc-v/verilog_code" /home/davidson/Documentos/Risc-v/verilog_code/tb_ULA.v 
# -- Compiling module tb_ULA
# 
# Top level modules:
# 	tb_ULA
# End time: 22:55:42 on Aug 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_ULA
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_ULA 
# Start time: 22:55:42 on Aug 24,2025
# Loading work.tb_ULA
# Loading work.ULA
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# [0] A=00000000000000000000000000001010 B=00000000000000000000000000000001 C=00000000000000000000000000001011 sel=00, z=0
# [20] A=00000000000000000000000000001010 B=00000000000000000000000000000001 C=00000000000000000000000000000000 sel=01, z=1
# [30] A=00000000000000000000000000001010 B=00000000000000000000000000000001 C=00000000000000000000000000001011 sel=10, z=0
# [40] A=00000000000000000000000000001010 B=00000000000000000000000000000001 C=00000000000000000000000000001010 sel=11, z=0
# End time: 22:55:59 on Aug 24,2025, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
