
%(BEGIN_QUESTION)
% Copyright 2005, Tony R. Kuphaldt, released under the Creative Commons Attribution License (v 1.0)
% This means you may do almost anything with this work of mine, so long as you give me proper credit

Some latch circuits exhibit an "invalid" state under certain conditions.  How do we define this "invalid" state?  Why is it referred to as "invalid," as though there were something wrong about it?

\underbar{file 03017}
%(END_QUESTION)





%(BEGIN_ANSWER)

In the {\it invalid} state, $Q$ and $\overline{Q}$ are at the same logic state, either both high or both low (depending on the internal construction of the latch).

%(END_ANSWER)





%(BEGIN_NOTES)

{\bf This question is intended for exams only and not worksheets!}.

%INDEX% Invalid state, defined for digital latch circuit

%(END_NOTES)


