// Seed: 4194284356
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  reg id_2;
  assign id_1 = 1;
  initial begin
    id_2 <= id_2;
  end
  logic id_3 = 1;
endmodule
