Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: schematic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "schematic.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "schematic"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : schematic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/lab/Desktop/Beza/AWP_GAME_FINAL/AWP_GAME2/VGA_800x600_72Hz.vhd" in Library work.
Architecture behavioral of Entity vga_800x600_72hz is up to date.
Compiling vhdl file "C:/Users/lab/Desktop/Beza/AWP_GAME_FINAL/AWP_GAME2/pointer_move.vhd" in Library work.
Architecture behavioral of Entity pointer_move is up to date.
Compiling vhdl file "C:/Users/lab/Desktop/Beza/AWP_GAME_FINAL/AWP_GAME2/schematic.vhf" in Library work.
Entity <schematic> compiled.
Entity <schematic> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <schematic> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGA_800x600_72Hz> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pointer_move> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schematic> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/lab/Desktop/Beza/AWP_GAME_FINAL/AWP_GAME2/schematic.vhf" line 113: Unconnected output port 'InitOK' of component 'PS2_Mouse'.
WARNING:Xst:2211 - "C:/Users/lab/Desktop/Beza/AWP_GAME_FINAL/AWP_GAME2/schematic.vhf" line 113: Instantiating black box module <PS2_Mouse>.
WARNING:Xst:2211 - "C:/Users/lab/Desktop/Beza/AWP_GAME_FINAL/AWP_GAME2/schematic.vhf" line 152: Instantiating black box module <LCD1x64>.
Entity <schematic> analyzed. Unit <schematic> generated.

Analyzing Entity <VGA_800x600_72Hz> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <life_signal> in unit <VGA_800x600_72Hz> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <VGA_800x600_72Hz> analyzed. Unit <VGA_800x600_72Hz> generated.

Analyzing Entity <pointer_move> in library <work> (Architecture <behavioral>).
Entity <pointer_move> analyzed. Unit <pointer_move> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <VGA_800x600_72Hz>.
    Related source file is "C:/Users/lab/Desktop/Beza/AWP_GAME_FINAL/AWP_GAME2/VGA_800x600_72Hz.vhd".
WARNING:Xst:1305 - Output <Line<63:3>> is never assigned. Tied to value 0000000000000000000000000000000000000000000000000000000000000.
WARNING:Xst:647 - Input <slowing> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DataRdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <life_signal> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <endline> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <blue>.
    Found 1-bit register for signal <green>.
    Found 1-bit register for signal <red>.
    Found 11-bit adder for signal <blue$add0000> created at line 118.
    Found 11-bit adder for signal <blue$add0001> created at line 118.
    Found 11-bit comparator greater for signal <blue$cmp_gt0000> created at line 118.
    Found 11-bit comparator greater for signal <blue$cmp_gt0001> created at line 118.
    Found 11-bit comparator less for signal <blue$cmp_lt0000> created at line 118.
    Found 11-bit comparator less for signal <blue$cmp_lt0001> created at line 118.
    Found 17-bit down counter for signal <bug_counter>.
    Found 17-bit comparator greater for signal <bug_counter$cmp_gt0000> created at line 112.
    Found 17-bit down counter for signal <dragon_counter>.
    Found 17-bit comparator greater for signal <dragon_counter$cmp_gt0000> created at line 155.
    Found 11-bit subtractor for signal <green$addsub0000> created at line 87.
    Found 11-bit adder for signal <green$addsub0001> created at line 87.
    Found 11-bit subtractor for signal <green$addsub0002> created at line 87.
    Found 11-bit adder for signal <green$addsub0003> created at line 87.
    Found 11-bit subtractor for signal <green$addsub0004> created at line 87.
    Found 11-bit adder for signal <green$addsub0005> created at line 87.
    Found 11-bit subtractor for signal <green$addsub0006> created at line 87.
    Found 11-bit adder for signal <green$addsub0007> created at line 87.
    Found 11-bit comparator greater for signal <green$cmp_gt0000> created at line 87.
    Found 11-bit comparator greater for signal <green$cmp_gt0001> created at line 87.
    Found 11-bit comparator greater for signal <green$cmp_gt0002> created at line 87.
    Found 11-bit comparator greater for signal <green$cmp_gt0003> created at line 87.
    Found 11-bit comparator less for signal <green$cmp_lt0000> created at line 87.
    Found 11-bit comparator less for signal <green$cmp_lt0001> created at line 87.
    Found 11-bit comparator less for signal <green$cmp_lt0002> created at line 87.
    Found 11-bit comparator less for signal <green$cmp_lt0003> created at line 87.
    Found 11-bit comparator greatequal for signal <h_sync$cmp_ge0000> created at line 76.
    Found 11-bit comparator less for signal <h_sync$cmp_lt0000> created at line 76.
    Found 11-bit up counter for signal <hcs>.
    Found 3-bit down counter for signal <lifes>.
    Found 11-bit comparator lessequal for signal <lifes$cmp_le0000> created at line 124.
    Found 11-bit comparator greater for signal <red$cmp_gt0000> created at line 162.
    Found 11-bit comparator greater for signal <red$cmp_gt0001> created at line 162.
    Found 11-bit comparator less for signal <red$cmp_lt0000> created at line 162.
    Found 11-bit comparator less for signal <red$cmp_lt0001> created at line 162.
    Found 11-bit comparator greatequal for signal <v_sync$cmp_ge0000> created at line 77.
    Found 11-bit comparator less for signal <v_sync$cmp_lt0000> created at line 77.
    Found 11-bit up counter for signal <vcs>.
    Found 11-bit comparator less for signal <visible$cmp_lt0000> created at line 78.
    Found 11-bit comparator less for signal <visible$cmp_lt0001> created at line 78.
    Found 11-bit register for signal <x_bug>.
    Found 11-bit comparator greatequal for signal <x_bug$cmp_ge0000> created at line 133.
    Found 11-bit comparator greatequal for signal <x_bug$cmp_ge0001> created at line 133.
    Found 11-bit comparator greater for signal <x_bug$cmp_gt0000> created at line 133.
    Found 11-bit comparator greater for signal <x_bug$cmp_gt0001> created at line 133.
    Found 11-bit comparator greater for signal <x_bug$cmp_gt0002> created at line 136.
    Found 11-bit comparator lessequal for signal <x_bug$cmp_le0000> created at line 133.
    Found 11-bit comparator lessequal for signal <x_bug$cmp_le0001> created at line 133.
    Found 11-bit comparator less for signal <x_bug$cmp_lt0000> created at line 133.
    Found 11-bit comparator less for signal <x_bug$cmp_lt0001> created at line 133.
    Found 11-bit up counter for signal <x_counter>.
    Found 11-bit comparator less for signal <x_counter$cmp_lt0000> created at line 107.
    Found 11-bit up counter for signal <x_dragon>.
    Found 11-bit adder for signal <x_dragon$add0000> created at line 174.
    Found 11-bit adder for signal <x_dragon$add0001> created at line 174.
    Found 11-bit comparator greatequal for signal <x_dragon$cmp_ge0000> created at line 174.
    Found 11-bit comparator greatequal for signal <x_dragon$cmp_ge0001> created at line 174.
    Found 11-bit comparator greater for signal <x_dragon$cmp_gt0000> created at line 169.
    Found 11-bit comparator lessequal for signal <x_dragon$cmp_le0000> created at line 174.
    Found 11-bit comparator lessequal for signal <x_dragon$cmp_le0001> created at line 174.
    Found 11-bit up counter for signal <y_bug>.
    Found 11-bit comparator greater for signal <y_bug$cmp_gt0000> created at line 124.
    Found 11-bit register for signal <y_dragon>.
    Found 11-bit comparator greater for signal <y_dragon$cmp_gt0000> created at line 174.
    Found 11-bit comparator greater for signal <y_dragon$cmp_gt0001> created at line 174.
    Found 11-bit comparator greater for signal <y_dragon$cmp_gt0002> created at line 179.
    Found 11-bit comparator lessequal for signal <y_dragon$cmp_le0000> created at line 169.
    Found 11-bit comparator less for signal <y_dragon$cmp_lt0000> created at line 174.
    Found 11-bit comparator less for signal <y_dragon$cmp_lt0001> created at line 174.
    Found 11-bit up counter for signal <y_dragon_counter>.
    Found 11-bit comparator less for signal <y_dragon_counter$cmp_lt0000> created at line 149.
    Summary:
	inferred   9 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
	inferred  48 Comparator(s).
Unit <VGA_800x600_72Hz> synthesized.


Synthesizing Unit <pointer_move>.
    Related source file is "C:/Users/lab/Desktop/Beza/AWP_GAME_FINAL/AWP_GAME2/pointer_move.vhd".
WARNING:Xst:647 - Input <B1_Status<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <leftBtn>.
    Found 11-bit register for signal <pointer_x>.
    Found 11-bit adder for signal <pointer_x$addsub0000> created at line 65.
    Found 11-bit comparator greater for signal <pointer_x$cmp_gt0000> created at line 69.
    Found 11-bit comparator less for signal <pointer_x$cmp_lt0000> created at line 68.
    Found 11-bit register for signal <pointer_y>.
    Found 11-bit subtractor for signal <pointer_y$addsub0000> created at line 66.
    Found 11-bit comparator greater for signal <pointer_y$cmp_gt0000> created at line 75.
    Found 11-bit comparator less for signal <pointer_y$cmp_lt0000> created at line 74.
    Found 1-bit register for signal <rightBtn>.
    Found 28-bit up counter for signal <slowCounter>.
    Found 1-bit register for signal <slowReady>.
    Summary:
	inferred   1 Counter(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <pointer_move> synthesized.


Synthesizing Unit <schematic>.
    Related source file is "C:/Users/lab/Desktop/Beza/AWP_GAME_FINAL/AWP_GAME2/schematic.vhf".
Unit <schematic> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 11-bit adder                                          : 9
 11-bit subtractor                                     : 5
# Counters                                             : 10
 11-bit up counter                                     : 6
 17-bit down counter                                   : 2
 28-bit up counter                                     : 1
 3-bit down counter                                    : 1
# Registers                                            : 10
 1-bit register                                        : 6
 11-bit register                                       : 4
# Comparators                                          : 52
 11-bit comparator greatequal                          : 6
 11-bit comparator greater                             : 18
 11-bit comparator less                                : 20
 11-bit comparator lessequal                           : 6
 17-bit comparator greater                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <PS2_Mouse.ngc>.
Reading core <LCD1x64.ngc>.
Loading core <PS2_Mouse> for timing and area information for instance <XLXI_1>.
Loading core <LCD1x64> for timing and area information for instance <XLXI_4>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 11-bit adder                                          : 9
 11-bit subtractor                                     : 5
# Counters                                             : 10
 11-bit up counter                                     : 6
 17-bit down counter                                   : 2
 28-bit up counter                                     : 1
 3-bit down counter                                    : 1
# Registers                                            : 50
 Flip-Flops                                            : 50
# Comparators                                          : 52
 11-bit comparator greatequal                          : 6
 11-bit comparator greater                             : 18
 11-bit comparator less                                : 20
 11-bit comparator lessequal                           : 6
 17-bit comparator greater                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schematic> ...

Optimizing unit <VGA_800x600_72Hz> ...

Optimizing unit <pointer_move> ...
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_27> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_26> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_25> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_24> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_23> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_22> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_21> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_20> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_19> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_18> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_17> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_16> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_15> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_14> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_13> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_12> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_11> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_10> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_9> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_8> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_7> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_6> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_5> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_4> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_3> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_2> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_1> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowCounter_0> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/rightBtn> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/slowReady> of sequential type is unconnected in block <schematic>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block schematic, actual ratio is 11.
INFO:Xst:2260 - The FF/Latch <cntDigit_0> in Unit <XLXI_4> is equivalent to the following 4 FFs/Latches : <cntDigit_0_1> <cntDigit_0_2> <cntDigit_0_3> <cntDigit_0_4> 
INFO:Xst:2260 - The FF/Latch <cntDigit_1> in Unit <XLXI_4> is equivalent to the following 2 FFs/Latches : <cntDigit_1_1> <cntDigit_1_2> 
INFO:Xst:2260 - The FF/Latch <State_16> in Unit <XLXI_4> is equivalent to the following FF/Latch : <State_16_1> 
INFO:Xst:2260 - The FF/Latch <cntDigit_0> in Unit <XLXI_4> is equivalent to the following 4 FFs/Latches : <cntDigit_0_1> <cntDigit_0_2> <cntDigit_0_3> <cntDigit_0_4> 
INFO:Xst:2260 - The FF/Latch <cntDigit_1> in Unit <XLXI_4> is equivalent to the following 2 FFs/Latches : <cntDigit_1_1> <cntDigit_1_2> 
INFO:Xst:2260 - The FF/Latch <State_16> in Unit <XLXI_4> is equivalent to the following FF/Latch : <State_16_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 151
 Flip-Flops                                            : 151

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : schematic.ngr
Top Level Output File Name         : schematic
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 1798
#      GND                         : 3
#      INV                         : 91
#      LUT1                        : 174
#      LUT2                        : 346
#      LUT2_D                      : 1
#      LUT2_L                      : 6
#      LUT3                        : 141
#      LUT3_D                      : 3
#      LUT3_L                      : 4
#      LUT4                        : 104
#      LUT4_D                      : 13
#      LUT4_L                      : 18
#      MUXCY                       : 581
#      MUXF5                       : 21
#      MUXF6                       : 10
#      MUXF7                       : 5
#      VCC                         : 3
#      XORCY                       : 274
# FlipFlops/Latches                : 321
#      FD                          : 11
#      FDE                         : 133
#      FDR                         : 66
#      FDRE                        : 75
#      FDRS                        : 14
#      FDRSE                       : 4
#      FDS                         : 12
#      FDSE                        : 6
# Shift Registers                  : 1
#      SRL16E                      : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 1
#      IOBUF                       : 6
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      515  out of   4656    11%  
 Number of Slice Flip Flops:            321  out of   9312     3%  
 Number of 4 input LUTs:                902  out of   9312     9%  
    Number used as logic:               901
    Number used as Shift registers:       1
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50                              | BUFGP                  | 322   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.512ns (Maximum Frequency: 105.130MHz)
   Minimum input arrival time before clock: 3.397ns
   Maximum output required time after clock: 8.640ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 9.512ns (frequency: 105.130MHz)
  Total number of paths / destination ports: 35918 / 676
-------------------------------------------------------------------------
Delay:               9.512ns (Levels of Logic = 5)
  Source:            XLXI_2/hcs_7 (FF)
  Destination:       XLXI_2/x_dragon_10 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: XLXI_2/hcs_7 to XLXI_2/x_dragon_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.591   1.136  XLXI_2/hcs_7 (XLXI_2/hcs_7)
     LUT4_L:I0->LO         1   0.704   0.104  XLXI_2/visible_and000055_SW0 (N62)
     LUT4:I3->O            4   0.704   0.591  XLXI_2/visible_and000055 (XLXI_2/visible_and000055)
     LUT4:I3->O           60   0.704   1.275  XLXI_2/visible_and000061_3 (XLXI_2/visible_and000061_2)
     LUT4:I3->O            2   0.704   0.451  XLXI_2/y_dragon_not0002111_SW1 (N12)
     LUT4:I3->O           11   0.704   0.933  XLXI_2/x_dragon_and00001 (XLXI_2/x_dragon_and0000)
     FDRE:R                    0.911          XLXI_2/x_dragon_0
    ----------------------------------------
    Total                      9.512ns (5.022ns logic, 4.490ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50'
  Total number of paths / destination ports: 49 / 49
-------------------------------------------------------------------------
Offset:              3.397ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       XLXI_1/State_FSM_FFd1 (FF)
  Destination Clock: clk50 rising

  Data Path: reset to XLXI_1/State_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   1.218   1.268  reset_IBUF (reset_IBUF)
     begin scope: 'XLXI_1'
     FDR:R                     0.911          State_FSM_FFd1
    ----------------------------------------
    Total                      3.397ns (2.129ns logic, 1.268ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50'
  Total number of paths / destination ports: 67 / 14
-------------------------------------------------------------------------
Offset:              8.640ns (Levels of Logic = 10)
  Source:            XLXI_2/vcs_0 (FF)
  Destination:       VGA_VS (PAD)
  Source Clock:      clk50 rising

  Data Path: XLXI_2/vcs_0 to VGA_VS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            12   0.591   1.136  XLXI_2/vcs_0 (XLXI_2/vcs_0)
     LUT1:I0->O            1   0.704   0.000  XLXI_2/Mcompar_visible_cmp_lt0001_cy<0>_rt (XLXI_2/Mcompar_visible_cmp_lt0001_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_2/Mcompar_visible_cmp_lt0001_cy<0> (XLXI_2/Mcompar_visible_cmp_lt0001_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/Mcompar_visible_cmp_lt0001_cy<1> (XLXI_2/Mcompar_visible_cmp_lt0001_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/Mcompar_visible_cmp_lt0001_cy<2> (XLXI_2/Mcompar_visible_cmp_lt0001_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/Mcompar_visible_cmp_lt0001_cy<3> (XLXI_2/Mcompar_visible_cmp_lt0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/Mcompar_visible_cmp_lt0001_cy<4> (XLXI_2/Mcompar_visible_cmp_lt0001_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_2/Mcompar_visible_cmp_lt0001_cy<5> (XLXI_2/Mcompar_visible_cmp_lt0001_cy<5>)
     MUXCY:CI->O           1   0.459   0.595  XLXI_2/Mcompar_visible_cmp_lt0001_cy<6> (XLXI_2/v_sync_cmp_ge0000)
     LUT2:I0->O            1   0.704   0.420  XLXI_2/v_sync_and00001 (VGA_VS_OBUF)
     OBUF:I->O                 3.272          VGA_VS_OBUF (VGA_VS)
    ----------------------------------------
    Total                      8.640ns (6.489ns logic, 2.151ns route)
                                       (75.1% logic, 24.9% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.89 secs
 
--> 

Total memory usage is 228760 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :    7 (   0 filtered)

