// NOTE: Assertions have been autogenerated by utils/update_cc_test_checks.py UTC_ARGS: --version 2
// REQUIRES: riscv-registered-target
// RUN: %clang_cc1 -triple riscv64 -target-feature +v -target-feature +zfh \
// RUN:   -target-feature +zvfh -disable-O0-optnone  \
// RUN:   -emit-llvm %s -o - | opt -S -passes=mem2reg | \
// RUN:   FileCheck --check-prefix=CHECK-RV64 %s

#include <riscv_vector.h>

// CHECK-RV64-LABEL: define dso_local riscv_mf4x4 @test_vlseg4e16_v_f16mf4x4
// CHECK-RV64-SAME: (ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0:[0-9]+]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_mf4x4 @llvm.riscv.vlseg4.riscv_mf4x4.i64(riscv_mf4x4 poison, ptr [[BASE]], i64 [[VL]], i64 4)
// CHECK-RV64-NEXT:    ret riscv_mf4x4 [[TMP0]]
//
vfloat16mf4x4_t test_vlseg4e16_v_f16mf4x4(const _Float16 *base, size_t vl) {
  return __riscv_vlseg4e16_v_f16mf4x4(base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_mf2x4 @test_vlseg4e16_v_f16mf2x4
// CHECK-RV64-SAME: (ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_mf2x4 @llvm.riscv.vlseg4.riscv_mf2x4.i64(riscv_mf2x4 poison, ptr [[BASE]], i64 [[VL]], i64 4)
// CHECK-RV64-NEXT:    ret riscv_mf2x4 [[TMP0]]
//
vfloat16mf2x4_t test_vlseg4e16_v_f16mf2x4(const _Float16 *base, size_t vl) {
  return __riscv_vlseg4e16_v_f16mf2x4(base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_m1x4 @test_vlseg4e16_v_f16m1x4
// CHECK-RV64-SAME: (ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_m1x4 @llvm.riscv.vlseg4.riscv_m1x4.i64(riscv_m1x4 poison, ptr [[BASE]], i64 [[VL]], i64 4)
// CHECK-RV64-NEXT:    ret riscv_m1x4 [[TMP0]]
//
vfloat16m1x4_t test_vlseg4e16_v_f16m1x4(const _Float16 *base, size_t vl) {
  return __riscv_vlseg4e16_v_f16m1x4(base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_m2x4 @test_vlseg4e16_v_f16m2x4
// CHECK-RV64-SAME: (ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_m2x4 @llvm.riscv.vlseg4.riscv_m2x4.i64(riscv_m2x4 poison, ptr [[BASE]], i64 [[VL]], i64 4)
// CHECK-RV64-NEXT:    ret riscv_m2x4 [[TMP0]]
//
vfloat16m2x4_t test_vlseg4e16_v_f16m2x4(const _Float16 *base, size_t vl) {
  return __riscv_vlseg4e16_v_f16m2x4(base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_mf4x4 @test_vlseg4e16_v_i16mf4x4
// CHECK-RV64-SAME: (ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_mf4x4 @llvm.riscv.vlseg4.riscv_mf4x4.i64(riscv_mf4x4 poison, ptr [[BASE]], i64 [[VL]], i64 4)
// CHECK-RV64-NEXT:    ret riscv_mf4x4 [[TMP0]]
//
vint16mf4x4_t test_vlseg4e16_v_i16mf4x4(const int16_t *base, size_t vl) {
  return __riscv_vlseg4e16_v_i16mf4x4(base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_mf2x4 @test_vlseg4e16_v_i16mf2x4
// CHECK-RV64-SAME: (ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_mf2x4 @llvm.riscv.vlseg4.riscv_mf2x4.i64(riscv_mf2x4 poison, ptr [[BASE]], i64 [[VL]], i64 4)
// CHECK-RV64-NEXT:    ret riscv_mf2x4 [[TMP0]]
//
vint16mf2x4_t test_vlseg4e16_v_i16mf2x4(const int16_t *base, size_t vl) {
  return __riscv_vlseg4e16_v_i16mf2x4(base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_m1x4 @test_vlseg4e16_v_i16m1x4
// CHECK-RV64-SAME: (ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_m1x4 @llvm.riscv.vlseg4.riscv_m1x4.i64(riscv_m1x4 poison, ptr [[BASE]], i64 [[VL]], i64 4)
// CHECK-RV64-NEXT:    ret riscv_m1x4 [[TMP0]]
//
vint16m1x4_t test_vlseg4e16_v_i16m1x4(const int16_t *base, size_t vl) {
  return __riscv_vlseg4e16_v_i16m1x4(base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_m2x4 @test_vlseg4e16_v_i16m2x4
// CHECK-RV64-SAME: (ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_m2x4 @llvm.riscv.vlseg4.riscv_m2x4.i64(riscv_m2x4 poison, ptr [[BASE]], i64 [[VL]], i64 4)
// CHECK-RV64-NEXT:    ret riscv_m2x4 [[TMP0]]
//
vint16m2x4_t test_vlseg4e16_v_i16m2x4(const int16_t *base, size_t vl) {
  return __riscv_vlseg4e16_v_i16m2x4(base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_mf4x4 @test_vlseg4e16_v_u16mf4x4
// CHECK-RV64-SAME: (ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_mf4x4 @llvm.riscv.vlseg4.riscv_mf4x4.i64(riscv_mf4x4 poison, ptr [[BASE]], i64 [[VL]], i64 4)
// CHECK-RV64-NEXT:    ret riscv_mf4x4 [[TMP0]]
//
vuint16mf4x4_t test_vlseg4e16_v_u16mf4x4(const uint16_t *base, size_t vl) {
  return __riscv_vlseg4e16_v_u16mf4x4(base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_mf2x4 @test_vlseg4e16_v_u16mf2x4
// CHECK-RV64-SAME: (ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_mf2x4 @llvm.riscv.vlseg4.riscv_mf2x4.i64(riscv_mf2x4 poison, ptr [[BASE]], i64 [[VL]], i64 4)
// CHECK-RV64-NEXT:    ret riscv_mf2x4 [[TMP0]]
//
vuint16mf2x4_t test_vlseg4e16_v_u16mf2x4(const uint16_t *base, size_t vl) {
  return __riscv_vlseg4e16_v_u16mf2x4(base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_m1x4 @test_vlseg4e16_v_u16m1x4
// CHECK-RV64-SAME: (ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_m1x4 @llvm.riscv.vlseg4.riscv_m1x4.i64(riscv_m1x4 poison, ptr [[BASE]], i64 [[VL]], i64 4)
// CHECK-RV64-NEXT:    ret riscv_m1x4 [[TMP0]]
//
vuint16m1x4_t test_vlseg4e16_v_u16m1x4(const uint16_t *base, size_t vl) {
  return __riscv_vlseg4e16_v_u16m1x4(base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_m2x4 @test_vlseg4e16_v_u16m2x4
// CHECK-RV64-SAME: (ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_m2x4 @llvm.riscv.vlseg4.riscv_m2x4.i64(riscv_m2x4 poison, ptr [[BASE]], i64 [[VL]], i64 4)
// CHECK-RV64-NEXT:    ret riscv_m2x4 [[TMP0]]
//
vuint16m2x4_t test_vlseg4e16_v_u16m2x4(const uint16_t *base, size_t vl) {
  return __riscv_vlseg4e16_v_u16m2x4(base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_mf4x4 @test_vlseg4e16_v_f16mf4x4_m
// CHECK-RV64-SAME: (<vscale x 1 x i1> [[MASK:%.*]], ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_mf4x4 @llvm.riscv.vlseg4.mask.riscv_mf4x4.nxv1i1.i64(riscv_mf4x4 poison, ptr [[BASE]], <vscale x 1 x i1> [[MASK]], i64 [[VL]], i64 3, i64 4)
// CHECK-RV64-NEXT:    ret riscv_mf4x4 [[TMP0]]
//
vfloat16mf4x4_t test_vlseg4e16_v_f16mf4x4_m(vbool64_t mask, const _Float16 *base, size_t vl) {
  return __riscv_vlseg4e16_v_f16mf4x4_m(mask, base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_mf2x4 @test_vlseg4e16_v_f16mf2x4_m
// CHECK-RV64-SAME: (<vscale x 2 x i1> [[MASK:%.*]], ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_mf2x4 @llvm.riscv.vlseg4.mask.riscv_mf2x4.nxv2i1.i64(riscv_mf2x4 poison, ptr [[BASE]], <vscale x 2 x i1> [[MASK]], i64 [[VL]], i64 3, i64 4)
// CHECK-RV64-NEXT:    ret riscv_mf2x4 [[TMP0]]
//
vfloat16mf2x4_t test_vlseg4e16_v_f16mf2x4_m(vbool32_t mask, const _Float16 *base, size_t vl) {
  return __riscv_vlseg4e16_v_f16mf2x4_m(mask, base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_m1x4 @test_vlseg4e16_v_f16m1x4_m
// CHECK-RV64-SAME: (<vscale x 4 x i1> [[MASK:%.*]], ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_m1x4 @llvm.riscv.vlseg4.mask.riscv_m1x4.nxv4i1.i64(riscv_m1x4 poison, ptr [[BASE]], <vscale x 4 x i1> [[MASK]], i64 [[VL]], i64 3, i64 4)
// CHECK-RV64-NEXT:    ret riscv_m1x4 [[TMP0]]
//
vfloat16m1x4_t test_vlseg4e16_v_f16m1x4_m(vbool16_t mask, const _Float16 *base, size_t vl) {
  return __riscv_vlseg4e16_v_f16m1x4_m(mask, base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_m2x4 @test_vlseg4e16_v_f16m2x4_m
// CHECK-RV64-SAME: (<vscale x 8 x i1> [[MASK:%.*]], ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_m2x4 @llvm.riscv.vlseg4.mask.riscv_m2x4.nxv8i1.i64(riscv_m2x4 poison, ptr [[BASE]], <vscale x 8 x i1> [[MASK]], i64 [[VL]], i64 3, i64 4)
// CHECK-RV64-NEXT:    ret riscv_m2x4 [[TMP0]]
//
vfloat16m2x4_t test_vlseg4e16_v_f16m2x4_m(vbool8_t mask, const _Float16 *base, size_t vl) {
  return __riscv_vlseg4e16_v_f16m2x4_m(mask, base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_mf4x4 @test_vlseg4e16_v_i16mf4x4_m
// CHECK-RV64-SAME: (<vscale x 1 x i1> [[MASK:%.*]], ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_mf4x4 @llvm.riscv.vlseg4.mask.riscv_mf4x4.nxv1i1.i64(riscv_mf4x4 poison, ptr [[BASE]], <vscale x 1 x i1> [[MASK]], i64 [[VL]], i64 3, i64 4)
// CHECK-RV64-NEXT:    ret riscv_mf4x4 [[TMP0]]
//
vint16mf4x4_t test_vlseg4e16_v_i16mf4x4_m(vbool64_t mask, const int16_t *base, size_t vl) {
  return __riscv_vlseg4e16_v_i16mf4x4_m(mask, base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_mf2x4 @test_vlseg4e16_v_i16mf2x4_m
// CHECK-RV64-SAME: (<vscale x 2 x i1> [[MASK:%.*]], ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_mf2x4 @llvm.riscv.vlseg4.mask.riscv_mf2x4.nxv2i1.i64(riscv_mf2x4 poison, ptr [[BASE]], <vscale x 2 x i1> [[MASK]], i64 [[VL]], i64 3, i64 4)
// CHECK-RV64-NEXT:    ret riscv_mf2x4 [[TMP0]]
//
vint16mf2x4_t test_vlseg4e16_v_i16mf2x4_m(vbool32_t mask, const int16_t *base, size_t vl) {
  return __riscv_vlseg4e16_v_i16mf2x4_m(mask, base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_m1x4 @test_vlseg4e16_v_i16m1x4_m
// CHECK-RV64-SAME: (<vscale x 4 x i1> [[MASK:%.*]], ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_m1x4 @llvm.riscv.vlseg4.mask.riscv_m1x4.nxv4i1.i64(riscv_m1x4 poison, ptr [[BASE]], <vscale x 4 x i1> [[MASK]], i64 [[VL]], i64 3, i64 4)
// CHECK-RV64-NEXT:    ret riscv_m1x4 [[TMP0]]
//
vint16m1x4_t test_vlseg4e16_v_i16m1x4_m(vbool16_t mask, const int16_t *base, size_t vl) {
  return __riscv_vlseg4e16_v_i16m1x4_m(mask, base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_m2x4 @test_vlseg4e16_v_i16m2x4_m
// CHECK-RV64-SAME: (<vscale x 8 x i1> [[MASK:%.*]], ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_m2x4 @llvm.riscv.vlseg4.mask.riscv_m2x4.nxv8i1.i64(riscv_m2x4 poison, ptr [[BASE]], <vscale x 8 x i1> [[MASK]], i64 [[VL]], i64 3, i64 4)
// CHECK-RV64-NEXT:    ret riscv_m2x4 [[TMP0]]
//
vint16m2x4_t test_vlseg4e16_v_i16m2x4_m(vbool8_t mask, const int16_t *base, size_t vl) {
  return __riscv_vlseg4e16_v_i16m2x4_m(mask, base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_mf4x4 @test_vlseg4e16_v_u16mf4x4_m
// CHECK-RV64-SAME: (<vscale x 1 x i1> [[MASK:%.*]], ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_mf4x4 @llvm.riscv.vlseg4.mask.riscv_mf4x4.nxv1i1.i64(riscv_mf4x4 poison, ptr [[BASE]], <vscale x 1 x i1> [[MASK]], i64 [[VL]], i64 3, i64 4)
// CHECK-RV64-NEXT:    ret riscv_mf4x4 [[TMP0]]
//
vuint16mf4x4_t test_vlseg4e16_v_u16mf4x4_m(vbool64_t mask, const uint16_t *base, size_t vl) {
  return __riscv_vlseg4e16_v_u16mf4x4_m(mask, base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_mf2x4 @test_vlseg4e16_v_u16mf2x4_m
// CHECK-RV64-SAME: (<vscale x 2 x i1> [[MASK:%.*]], ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_mf2x4 @llvm.riscv.vlseg4.mask.riscv_mf2x4.nxv2i1.i64(riscv_mf2x4 poison, ptr [[BASE]], <vscale x 2 x i1> [[MASK]], i64 [[VL]], i64 3, i64 4)
// CHECK-RV64-NEXT:    ret riscv_mf2x4 [[TMP0]]
//
vuint16mf2x4_t test_vlseg4e16_v_u16mf2x4_m(vbool32_t mask, const uint16_t *base, size_t vl) {
  return __riscv_vlseg4e16_v_u16mf2x4_m(mask, base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_m1x4 @test_vlseg4e16_v_u16m1x4_m
// CHECK-RV64-SAME: (<vscale x 4 x i1> [[MASK:%.*]], ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_m1x4 @llvm.riscv.vlseg4.mask.riscv_m1x4.nxv4i1.i64(riscv_m1x4 poison, ptr [[BASE]], <vscale x 4 x i1> [[MASK]], i64 [[VL]], i64 3, i64 4)
// CHECK-RV64-NEXT:    ret riscv_m1x4 [[TMP0]]
//
vuint16m1x4_t test_vlseg4e16_v_u16m1x4_m(vbool16_t mask, const uint16_t *base, size_t vl) {
  return __riscv_vlseg4e16_v_u16m1x4_m(mask, base, vl);
}

// CHECK-RV64-LABEL: define dso_local riscv_m2x4 @test_vlseg4e16_v_u16m2x4_m
// CHECK-RV64-SAME: (<vscale x 8 x i1> [[MASK:%.*]], ptr noundef [[BASE:%.*]], i64 noundef [[VL:%.*]]) #[[ATTR0]] {
// CHECK-RV64-NEXT:  entry:
// CHECK-RV64-NEXT:    [[TMP0:%.*]] = call riscv_m2x4 @llvm.riscv.vlseg4.mask.riscv_m2x4.nxv8i1.i64(riscv_m2x4 poison, ptr [[BASE]], <vscale x 8 x i1> [[MASK]], i64 [[VL]], i64 3, i64 4)
// CHECK-RV64-NEXT:    ret riscv_m2x4 [[TMP0]]
//
vuint16m2x4_t test_vlseg4e16_v_u16m2x4_m(vbool8_t mask, const uint16_t *base, size_t vl) {
  return __riscv_vlseg4e16_v_u16m2x4_m(mask, base, vl);
}

