/*
 * Copyright 2019-2021 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <asm_macros.S>
#include <console_macros.S>
#include "platform_def.h"
#include "s32g_sramc.h"

.globl platform_mem_init
.globl plat_reset_handler
.globl _s32g_sram_clr
.globl plat_secondary_cold_boot_setup
.globl s32g_ncore_isol_cluster0
.globl reset_registers_for_lockstep

/* Clobber list: x0,x1,x2,x3,x4,x5,x6,x7,x8,x9,x10,x11,x12,x13,x14,x15,x16 */
func plat_reset_handler
	mov	x16, x30

	/* Reset Generic Timers and GPR registers for lockstep */
	bl	reset_registers_for_lockstep

	/* Ncore quirks */
	bl	s32g_ncore_isol_cluster0

	/*
	 * Initialize SRAM, as BootROM did us no favours
	 */
	/* Some BL2 sections need to be initialized */
	ldr	x0,=__STACKS_START__
	ldr	x1,=__BL2_END__

	/* To bus addresses */
	mov	x2, #S32G_SRAM_BASE
	sub	x0, x0, x2
	sub	x1, x1, x2

	bl	_s32g_sram_clr

	mov	x30, x16
	ret
endfunc plat_reset_handler


func platform_mem_init
	ret
endfunc platform_mem_init


func plat_secondary_cold_boot_setup
	ret
endfunc plat_secondary_cold_boot_setup
