{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521532301175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521532301183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 15:51:40 2018 " "Processing started: Tue Mar 20 15:51:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521532301183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532301183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sd_sdram_vga -c sd_sdram_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off sd_sdram_vga -c sd_sdram_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532301183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521532302560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521532302561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_scan " "Found entity 1: seg_scan" {  } { { "src/seg_scan.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/seg_scan.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "src/seg_decoder.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/seg_decoder.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video_define.v 0 0 " "Found 0 design units, including 0 entities, in source file src/video_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frame_read_write.v 1 1 " "Found 1 design units, including 1 entities, in source file src/frame_read_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_read_write " "Found entity 1: frame_read_write" {  } { { "src/frame_read_write.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sd_card/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sd_card/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "src/sd_card/spi_master.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/sd_card/spi_master.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sd_card/sd_card_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sd_card/sd_card_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_card_top " "Found entity 1: sd_card_top" {  } { { "src/sd_card/sd_card_top.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/sd_card/sd_card_top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sd_card/sd_card_sec_read_write.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sd_card/sd_card_sec_read_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_card_sec_read_write " "Found entity 1: sd_card_sec_read_write" {  } { { "src/sd_card/sd_card_sec_read_write.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/sd_card/sd_card_sec_read_write.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sd_card/sd_card_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sd_card/sd_card_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_card_cmd " "Found entity 1: sd_card_cmd" {  } { { "src/sd_card/sd_card_cmd.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/sd_card/sd_card_cmd.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip_core/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip_core/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll " "Found entity 1: video_pll" {  } { { "src/ip_core/video_pll.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/ip_core/video_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ax_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ax_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_debounce " "Found entity 1: ax_debounce" {  } { { "src/ax_debounce.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/ax_debounce.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip_core/sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip_core/sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "src/ip_core/sys_pll.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/ip_core/sys_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_core.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram/sdram_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_core " "Found entity 1: sdram_core" {  } { { "src/sdram/sdram_core.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/sdram/sdram_core.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/video_timing_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/video_timing_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_timing_data " "Found entity 1: video_timing_data" {  } { { "src/video_timing_data.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/video_timing_data.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sd_card_bmp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sd_card_bmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_card_bmp " "Found entity 1: sd_card_bmp" {  } { { "src/sd_card_bmp.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/sd_card_bmp.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frame_fifo_write.v 1 1 " "Found 1 design units, including 1 entities, in source file src/frame_fifo_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_fifo_write " "Found entity 1: frame_fifo_write" {  } { { "src/frame_fifo_write.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_fifo_write.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frame_fifo_read.v 1 1 " "Found 1 design units, including 1 entities, in source file src/frame_fifo_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 frame_fifo_read " "Found entity 1: frame_fifo_read" {  } { { "src/frame_fifo_read.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_fifo_read.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_ACTIVE h_active color_bar.v(115) " "Verilog HDL Declaration information at color_bar.v(115): object \"H_ACTIVE\" differs only in case from object \"h_active\" in the same scope" {  } { { "src/color_bar.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/color_bar.v" 115 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1521532312595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V_ACTIVE v_active color_bar.v(119) " "Verilog HDL Declaration information at color_bar.v(119): object \"V_ACTIVE\" differs only in case from object \"v_active\" in the same scope" {  } { { "src/color_bar.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/color_bar.v" 119 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1521532312596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/color_bar.v 1 1 " "Found 1 design units, including 1 entities, in source file src/color_bar.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_bar " "Found entity 1: color_bar" {  } { { "src/color_bar.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/color_bar.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bmp_read.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bmp_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 bmp_read " "Found entity 1: bmp_read" {  } { { "src/bmp_read.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/bmp_read.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ip_core/afifo_16_256.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ip_core/afifo_16_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 afifo_16_256 " "Found entity 1: afifo_16_256" {  } { { "src/ip_core/afifo_16_256.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/ip_core/afifo_16_256.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532312612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532312612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521532312838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll sys_pll:sys_pll_m0 " "Elaborating entity \"sys_pll\" for hierarchy \"sys_pll:sys_pll_m0\"" {  } { { "src/top.v" "sys_pll_m0" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/top.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532312847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sys_pll:sys_pll_m0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sys_pll:sys_pll_m0\|altpll:altpll_component\"" {  } { { "src/ip_core/sys_pll.v" "altpll_component" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/ip_core/sys_pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532312950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_pll:sys_pll_m0\|altpll:altpll_component " "Elaborated megafunction instantiation \"sys_pll:sys_pll_m0\|altpll:altpll_component\"" {  } { { "src/ip_core/sys_pll.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/ip_core/sys_pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532312952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_pll:sys_pll_m0\|altpll:altpll_component " "Instantiated megafunction \"sys_pll:sys_pll_m0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sys_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sys_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532312953 ""}  } { { "src/ip_core/sys_pll.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/ip_core/sys_pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521532312953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sys_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_altpll " "Found entity 1: sys_pll_altpll" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/sys_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532313029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532313029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll_altpll sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated " "Elaborating entity \"sys_pll_altpll\" for hierarchy \"sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll video_pll:video_pll_m0 " "Elaborating entity \"video_pll\" for hierarchy \"video_pll:video_pll_m0\"" {  } { { "src/top.v" "video_pll_m0" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/top.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll video_pll:video_pll_m0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"video_pll:video_pll_m0\|altpll:altpll_component\"" {  } { { "src/ip_core/video_pll.v" "altpll_component" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/ip_core/video_pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pll:video_pll_m0\|altpll:altpll_component " "Elaborated megafunction instantiation \"video_pll:video_pll_m0\|altpll:altpll_component\"" {  } { { "src/ip_core/video_pll.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/ip_core/video_pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pll:video_pll_m0\|altpll:altpll_component " "Instantiated megafunction \"video_pll:video_pll_m0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=video_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=video_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313077 ""}  } { { "src/ip_core/video_pll.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/ip_core/video_pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521532313077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/video_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll_altpll " "Found entity 1: video_pll_altpll" {  } { { "db/video_pll_altpll.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/video_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532313156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532313156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll_altpll video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated " "Elaborating entity \"video_pll_altpll\" for hierarchy \"video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_card_bmp sd_card_bmp:sd_card_bmp_m0 " "Elaborating entity \"sd_card_bmp\" for hierarchy \"sd_card_bmp:sd_card_bmp_m0\"" {  } { { "src/top.v" "sd_card_bmp_m0" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_debounce sd_card_bmp:sd_card_bmp_m0\|ax_debounce:ax_debounce_m0 " "Elaborating entity \"ax_debounce\" for hierarchy \"sd_card_bmp:sd_card_bmp_m0\|ax_debounce:ax_debounce_m0\"" {  } { { "src/sd_card_bmp.v" "ax_debounce_m0" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/sd_card_bmp.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmp_read sd_card_bmp:sd_card_bmp_m0\|bmp_read:bmp_read_m0 " "Elaborating entity \"bmp_read\" for hierarchy \"sd_card_bmp:sd_card_bmp_m0\|bmp_read:bmp_read_m0\"" {  } { { "src/sd_card_bmp.v" "bmp_read_m0" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/sd_card_bmp.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_card_top sd_card_bmp:sd_card_bmp_m0\|sd_card_top:sd_card_top_m0 " "Elaborating entity \"sd_card_top\" for hierarchy \"sd_card_bmp:sd_card_bmp_m0\|sd_card_top:sd_card_top_m0\"" {  } { { "src/sd_card_bmp.v" "sd_card_top_m0" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/sd_card_bmp.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_card_sec_read_write sd_card_bmp:sd_card_bmp_m0\|sd_card_top:sd_card_top_m0\|sd_card_sec_read_write:sd_card_sec_read_write_m0 " "Elaborating entity \"sd_card_sec_read_write\" for hierarchy \"sd_card_bmp:sd_card_bmp_m0\|sd_card_top:sd_card_top_m0\|sd_card_sec_read_write:sd_card_sec_read_write_m0\"" {  } { { "src/sd_card/sd_card_top.v" "sd_card_sec_read_write_m0" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/sd_card/sd_card_top.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_card_cmd sd_card_bmp:sd_card_bmp_m0\|sd_card_top:sd_card_top_m0\|sd_card_cmd:sd_card_cmd_m0 " "Elaborating entity \"sd_card_cmd\" for hierarchy \"sd_card_bmp:sd_card_bmp_m0\|sd_card_top:sd_card_top_m0\|sd_card_cmd:sd_card_cmd_m0\"" {  } { { "src/sd_card/sd_card_top.v" "sd_card_cmd_m0" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/sd_card/sd_card_top.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master sd_card_bmp:sd_card_bmp_m0\|sd_card_top:sd_card_top_m0\|spi_master:spi_master_m0 " "Elaborating entity \"spi_master\" for hierarchy \"sd_card_bmp:sd_card_bmp_m0\|sd_card_top:sd_card_top_m0\|spi_master:spi_master_m0\"" {  } { { "src/sd_card/sd_card_top.v" "spi_master_m0" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/sd_card/sd_card_top.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder seg_decoder:seg_decoder_m0 " "Elaborating entity \"seg_decoder\" for hierarchy \"seg_decoder:seg_decoder_m0\"" {  } { { "src/top.v" "seg_decoder_m0" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/top.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_scan seg_scan:seg_scan_m0 " "Elaborating entity \"seg_scan\" for hierarchy \"seg_scan:seg_scan_m0\"" {  } { { "src/top.v" "seg_scan_m0" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/top.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_timing_data video_timing_data:video_timing_data_m0 " "Elaborating entity \"video_timing_data\" for hierarchy \"video_timing_data:video_timing_data_m0\"" {  } { { "src/top.v" "video_timing_data_m0" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/top.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_bar video_timing_data:video_timing_data_m0\|color_bar:color_bar_m0 " "Elaborating entity \"color_bar\" for hierarchy \"video_timing_data:video_timing_data_m0\|color_bar:color_bar_m0\"" {  } { { "src/video_timing_data.v" "color_bar_m0" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/video_timing_data.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_read_write frame_read_write:frame_read_write_m0 " "Elaborating entity \"frame_read_write\" for hierarchy \"frame_read_write:frame_read_write_m0\"" {  } { { "src/top.v" "frame_read_write_m0" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/top.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afifo_16_256 frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf " "Elaborating entity \"afifo_16_256\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\"" {  } { { "src/frame_read_write.v" "write_buf" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\"" {  } { { "src/ip_core/afifo_16_256.v" "dcfifo_component" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/ip_core/afifo_16_256.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\"" {  } { { "src/ip_core/afifo_16_256.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/ip_core/afifo_16_256.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component " "Instantiated megafunction \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1521532313596 ""}  } { { "src/ip_core/afifo_16_256.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/ip_core/afifo_16_256.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1521532313596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_aql1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_aql1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_aql1 " "Found entity 1: dcfifo_aql1" {  } { { "db/dcfifo_aql1.tdf" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/dcfifo_aql1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532313681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532313681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_aql1 frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated " "Elaborating entity \"dcfifo_aql1\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532313733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532313733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|a_gray2bin_ugb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_aql1.tdf" "rdptr_g_gray2bin" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/dcfifo_aql1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532313836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532313836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_aql1.tdf" "rdptr_g1p" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/dcfifo_aql1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532313915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532313915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_aql1.tdf" "wrptr_g1p" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/dcfifo_aql1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mv61 " "Found entity 1: altsyncram_mv61" {  } { { "db/altsyncram_mv61.tdf" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/altsyncram_mv61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532313992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532313992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mv61 frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|altsyncram_mv61:fifo_ram " "Elaborating entity \"altsyncram_mv61\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|altsyncram_mv61:fifo_ram\"" {  } { { "db/dcfifo_aql1.tdf" "fifo_ram" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/dcfifo_aql1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532313995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532314034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532314034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_aql1.tdf" "rs_brp" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/dcfifo_aql1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532314037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532314081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532314081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_aql1.tdf" "rs_dgwp" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/dcfifo_aql1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532314084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532314123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532314123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe13" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532314128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532314186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532314186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_aql1.tdf" "ws_dgrp" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/dcfifo_aql1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532314190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532314229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532314229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe16" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532314234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521532314301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532314301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"frame_read_write:frame_read_write_m0\|afifo_16_256:write_buf\|dcfifo:dcfifo_component\|dcfifo_aql1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_aql1.tdf" "rdempty_eq_comp" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/dcfifo_aql1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532314305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_fifo_write frame_read_write:frame_read_write_m0\|frame_fifo_write:frame_fifo_write_m0 " "Elaborating entity \"frame_fifo_write\" for hierarchy \"frame_read_write:frame_read_write_m0\|frame_fifo_write:frame_fifo_write_m0\"" {  } { { "src/frame_read_write.v" "frame_fifo_write_m0" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532314332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_fifo_read frame_read_write:frame_read_write_m0\|frame_fifo_read:frame_fifo_read_m0 " "Elaborating entity \"frame_fifo_read\" for hierarchy \"frame_read_write:frame_read_write_m0\|frame_fifo_read:frame_fifo_read_m0\"" {  } { { "src/frame_read_write.v" "frame_fifo_read_m0" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532314686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_core sdram_core:sdram_core_m0 " "Elaborating entity \"sdram_core\" for hierarchy \"sdram_core:sdram_core_m0\"" {  } { { "src/top.v" "sdram_core_m0" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/top.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532314690 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_core.v(285) " "Verilog HDL Case Statement information at sdram_core.v(285): all case item expressions in this case statement are onehot" {  } { { "src/sdram/sdram_core.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/sdram/sdram_core.v" 285 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1521532314694 "|top|sdram_core:sdram_core_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_core.v(342) " "Verilog HDL Case Statement information at sdram_core.v(342): all case item expressions in this case statement are onehot" {  } { { "src/sdram/sdram_core.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/sdram/sdram_core.v" 342 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1521532314695 "|top|sdram_core:sdram_core_m0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[15\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[15\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "wrusedw\[15\]" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1521532314827 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[14\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[14\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "wrusedw\[14\]" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1521532314827 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[13\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[13\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "wrusedw\[13\]" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1521532314827 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[12\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[12\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "wrusedw\[12\]" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1521532314827 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[11\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[11\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "wrusedw\[11\]" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1521532314827 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[10\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[10\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "wrusedw\[10\]" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1521532314827 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[9\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[9\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "wrusedw\[9\]" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1521532314827 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|wrusedw\[8\] " "Net \"frame_read_write:frame_read_write_m0\|wrusedw\[8\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "wrusedw\[8\]" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 81 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1521532314827 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[15\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[15\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "rdusedw\[15\]" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1521532314827 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[14\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[14\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "rdusedw\[14\]" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1521532314827 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[13\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[13\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "rdusedw\[13\]" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1521532314827 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[12\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[12\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "rdusedw\[12\]" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1521532314827 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[11\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[11\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "rdusedw\[11\]" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1521532314827 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[10\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[10\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "rdusedw\[10\]" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1521532314827 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[9\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[9\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "rdusedw\[9\]" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1521532314827 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "frame_read_write:frame_read_write_m0\|rdusedw\[8\] " "Net \"frame_read_write:frame_read_write_m0\|rdusedw\[8\]\" is missing source, defaulting to GND" {  } { { "src/frame_read_write.v" "rdusedw\[8\]" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/frame_read_write.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1521532314827 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1521532314827 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1521532316323 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/seg_scan.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/seg_scan.v" 77 -1 0 } } { "src/sd_card/sd_card_cmd.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/sd_card/sd_card_cmd.v" 99 -1 0 } } { "src/sdram/sdram_core.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/sdram/sdram_core.v" 342 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/a_graycounter_t57.tdf" 32 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/a_graycounter_pjc.tdf" 32 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/a_graycounter_t57.tdf" 44 2 0 } } { "src/sd_card/sd_card_sec_read_write.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/sd_card/sd_card_sec_read_write.v" 108 -1 0 } } { "src/ax_debounce.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/ax_debounce.v" 40 -1 0 } } { "src/ax_debounce.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/ax_debounce.v" 52 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/db/a_graycounter_pjc.tdf" 44 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1521532316353 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1521532316354 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[7\] VCC " "Pin \"seg_data\[7\]\" is stuck at VCC" {  } { { "src/top.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/top.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521532316915 "|top|seg_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "src/top.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521532316915 "|top|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "src/top.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521532316915 "|top|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521532316915 "|top|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/src/top.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521532316915 "|top|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521532316915 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521532317066 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521532318176 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intel_project/AX301/demo/17_1_sd_sdram_vga/output_files/sd_sdram_vga.map.smsg " "Generated suppressed messages file D:/intel_project/AX301/demo/17_1_sd_sdram_vga/output_files/sd_sdram_vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532318300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521532318557 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521532318557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1656 " "Implemented 1656 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521532318775 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521532318775 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1521532318775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1544 " "Implemented 1544 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521532318775 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1521532318775 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1521532318775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521532318775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "684 " "Peak virtual memory: 684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521532318806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 15:51:58 2018 " "Processing ended: Tue Mar 20 15:51:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521532318806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521532318806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521532318806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521532318806 ""}
