<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="testxo3" device="LCMXO3LF-9400E-5BG256C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="lse" default_strategy="Strategy1">
        <Options VerilogStandard="System Verilog" def_top="mk3blit" top="mk3blit"/>
        <Source name="../../../shared/firmware_info_pack.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="board_config_pack.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="version.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../shared/clocks_pll.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../shared/fb_CPU_6x09_exp_pins.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../shared/fb_CPU_65C02_exp_pins.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../shared/fb_CPU_680x0_exp_pins.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../shared/fb_CPU_6800_exp_pins.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../shared/fb_CPU_65816_exp_pins.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../shared/fb_CPU_80188_exp_pins.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../shared/fb_CPU_arm2_exp_pins.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../shared/fb_CPU_exp_pack.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../shared/fb_CPU_z180_exp_pins.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../shared/fb_MEM.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../shared/mk3blit.vhd" type="VHDL" type_short="VHDL">
            <Options top_module="mk3blit"/>
        </Source>
        <Source name="../../../shared/address_decode.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/address_decode_chipset.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_CPU.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_CPU_6x09.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_CPU_65c02.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_CPU_680x0.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_CPU_6800.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_CPU_65816.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_CPU_80188.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_CPU_arm2.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_CPU_con_burst.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_CPU_log2phys.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_CPU_pack.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_CPU_t65.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_CPU_z180.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_i2c.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_memctl.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_SYS.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_SYS_clock_dll.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_SYS_pack.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_SYS_phigen.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_SYS_VIA_blocker.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/fb_VERSION.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../shared/log2phys.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../library/fishbone/fb_arbiter_prior.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../library/fishbone/fb_arbiter_roundrobin.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../library/fishbone/fb_intcon_many_to_one.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../library/fishbone/fb_intcon_one_to_many.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../library/fishbone/fb_intcon_pack.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../library/fishbone/fb_intcon_shared.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../library/fishbone/fb_null.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../library/fishbone/fb_syscon.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../library/fishbone/fishbone_pack.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../library/common.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../library/metadelay.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../chipset/fb_chipset.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../chipset/fb_chipset_pack.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../chipset/dmac_int_sound.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../chipset/dmac_int_sound_cha.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../chipset/dmac_int_dma.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../chipset/dmac_int_dma_cha.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../chipset/dac_1bit.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../shared/hdmi/HDMI_pack.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../library/clockreg.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../library/3rdparty/T6502/T65_Pack.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../library/3rdparty/T6502/T65.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../library/3rdparty/T6502/T65_ALU.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../library/3rdparty/T6502/T65_MCode.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="../../../library/bbc/bbc_slow_cyc.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="pllmain_int.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="pllmain.vhd" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="lattice-xo3-test.sdc" type="Synplify Design Constraints File" type_short="SDC">
            <Options/>
        </Source>
        <Source name="testxo3.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="timing.ldc" type="LSE Design Constraints File" type_short="LDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="testxo31.sty"/>
</BaliProject>
