
*** Running vivado
    with args -log Lab3_block_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab3_block_processing_system7_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Lab3_block_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1319.801 ; gain = 87.000 ; free physical = 6096 ; free virtual = 12913
INFO: [Synth 8-638] synthesizing module 'Lab3_block_processing_system7_0_0' [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ip/Lab3_block_processing_system7_0_0/synth/Lab3_block_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ip/Lab3_block_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [/cad/x_17/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ip/Lab3_block_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'Lab3_block_processing_system7_0_0' (5#1) [/home/hasing/workspace/lab3/vivado/lab3.srcs/sources_1/bd/Lab3_block/ip/Lab3_block_processing_system7_0_0/synth/Lab3_block_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1361.340 ; gain = 128.539 ; free physical = 6100 ; free virtual = 12919
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1361.340 ; gain = 128.539 ; free physical = 6099 ; free virtual = 12919
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1635.090 ; gain = 1.000 ; free physical = 5291 ; free virtual = 12161
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 1635.090 ; gain = 402.289 ; free physical = 5357 ; free virtual = 12233
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:59 . Memory (MB): peak = 1635.090 ; gain = 402.289 ; free physical = 5356 ; free virtual = 12233
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:00 . Memory (MB): peak = 1635.090 ; gain = 402.289 ; free physical = 5340 ; free virtual = 12217
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:01:00 . Memory (MB): peak = 1635.090 ; gain = 402.289 ; free physical = 5330 ; free virtual = 12208
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:01:01 . Memory (MB): peak = 1635.090 ; gain = 402.289 ; free physical = 5315 ; free virtual = 12192
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:14 . Memory (MB): peak = 1839.090 ; gain = 606.289 ; free physical = 4885 ; free virtual = 11763
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:01:14 . Memory (MB): peak = 1859.098 ; gain = 626.297 ; free physical = 4873 ; free virtual = 11751
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:15 . Memory (MB): peak = 1867.105 ; gain = 634.305 ; free physical = 5459 ; free virtual = 12338
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:16 . Memory (MB): peak = 1867.109 ; gain = 634.309 ; free physical = 6052 ; free virtual = 12930
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:16 . Memory (MB): peak = 1867.109 ; gain = 634.309 ; free physical = 6052 ; free virtual = 12930
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:16 . Memory (MB): peak = 1867.109 ; gain = 634.309 ; free physical = 6052 ; free virtual = 12930
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:16 . Memory (MB): peak = 1867.109 ; gain = 634.309 ; free physical = 6052 ; free virtual = 12930
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:16 . Memory (MB): peak = 1867.109 ; gain = 634.309 ; free physical = 6052 ; free virtual = 12930
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:16 . Memory (MB): peak = 1867.109 ; gain = 634.309 ; free physical = 6052 ; free virtual = 12930

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:16 . Memory (MB): peak = 1867.109 ; gain = 634.309 ; free physical = 6052 ; free virtual = 12930
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:17 . Memory (MB): peak = 1869.109 ; gain = 662.133 ; free physical = 6242 ; free virtual = 13121
