// Generated by CIRCT unknown git version
module ddr2_phy_alt_mem_phy_pll(	// file.cleaned.mlir:2:3
  input        areset,	// file.cleaned.mlir:2:42
               inclk0,	// file.cleaned.mlir:2:59
  input  [3:0] phasecounterselect,	// file.cleaned.mlir:2:76
  input        phasestep,	// file.cleaned.mlir:2:105
               phaseupdown,	// file.cleaned.mlir:2:125
               scanclk,	// file.cleaned.mlir:2:147
  output       c0,	// file.cleaned.mlir:2:166
               c1,	// file.cleaned.mlir:2:179
               c2,	// file.cleaned.mlir:2:192
               c3,	// file.cleaned.mlir:2:205
               c4,	// file.cleaned.mlir:2:218
               c5,	// file.cleaned.mlir:2:231
               locked,	// file.cleaned.mlir:2:244
               phasedone	// file.cleaned.mlir:2:261
);

  assign c0 = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign c1 = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign c2 = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign c3 = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign c4 = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign c5 = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign locked = 1'h0;	// file.cleaned.mlir:3:14, :4:5
  assign phasedone = 1'h0;	// file.cleaned.mlir:3:14, :4:5
endmodule

