#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002848450 .scope module, "gatelevel_testbench" "gatelevel_testbench" 2 34;
 .timescale 0 0;
v00000000028128c0_0 .net "A", 0 0, v00000000028487b0_0;  1 drivers
v0000000002812960_0 .net "B", 0 0, v00000000028473e0_0;  1 drivers
v0000000002812a00_0 .net "C", 0 0, L_0000000002847880;  1 drivers
v0000000002812aa0_0 .net "S", 0 0, L_0000000002848850;  1 drivers
S_0000000002844cf0 .scope module, "GLSG" "gatelevel_stimulus_generator" 2 38, 2 10 0, S_0000000002848450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "x"
    .port_info 1 /OUTPUT 1 "y"
v00000000028487b0_0 .var "x", 0 0;
v00000000028473e0_0 .var "y", 0 0;
S_0000000002844e70 .scope module, "HA" "halfAdderAssign" 2 37, 2 1 0, S_0000000002848450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "C"
    .port_info 3 /OUTPUT 1 "S"
L_0000000002848850 .functor XOR 1, v00000000028487b0_0, v00000000028473e0_0, C4<0>, C4<0>;
L_0000000002847880 .functor AND 1, v00000000028487b0_0, v00000000028473e0_0, C4<1>, C4<1>;
v0000000002844ff0_0 .net "A", 0 0, v00000000028487b0_0;  alias, 1 drivers
v0000000002846ab0_0 .net "B", 0 0, v00000000028473e0_0;  alias, 1 drivers
v0000000002848220_0 .net "C", 0 0, L_0000000002847880;  alias, 1 drivers
v00000000028477e0_0 .net "S", 0 0, L_0000000002848850;  alias, 1 drivers
    .scope S_0000000002844cf0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028487b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %vpi_call 2 19 "$dumpfile", "halfAdder.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028487b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028487b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028487b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028487b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028473e0_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "halfAdderAssign.v";
