{
  "design": {
    "design_info": {
      "boundary_crc": "0xDAC3296B6ECF1FE5",
      "device": "xc7z020clg484-2",
      "gen_directory": "../../../../ad9238.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "fifo_ddr_bridge_0": "",
      "axi_mem_intercon": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {
          "auto_pc": ""
        },
        "m01_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        }
      },
      "rst_ps7_0_50M": "",
      "fifo_16_64_fwft_0": "",
      "adc12_to_16_0": "",
      "clk_wiz_0": "",
      "ila_0": "",
      "key_debouncer_0": "",
      "axi_gpio_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      },
      "all_done": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "all_done_tri_i",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "TRI_O": {
            "physical_name": "all_done_tri_o",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "TRI_T": {
            "physical_name": "all_done_tri_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "start_btn_0": {
        "direction": "I"
      },
      "ch1_din_0": {
        "direction": "I",
        "left": "11",
        "right": "0"
      },
      "ch1_otr_0": {
        "direction": "I"
      },
      "clk_out1_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "50000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "m00_axi_txn_done_0": {
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          }
        }
      },
      "data_drop_0": {
        "direction": "O"
      },
      "aux_reset_in_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "SYS_CLK_50M": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_SYS_CLK_50M",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "ip_revision": "7",
        "xci_name": "design_1_processing_system7_0_1",
        "xci_path": "ip\\design_1_processing_system7_0_1\\design_1_processing_system7_0_1.xci",
        "inst_hier_path": "processing_system7_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41K256M16 RE-125"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NONE"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXI_HP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          }
        }
      },
      "fifo_ddr_bridge_0": {
        "vlnv": "xilinx.com:user:fifo_ddr_bridge:1.0",
        "ip_revision": "7",
        "xci_name": "design_1_fifo_ddr_bridge_0_3",
        "xci_path": "ip\\design_1_fifo_ddr_bridge_0_3\\design_1_fifo_ddr_bridge_0_3.xci",
        "inst_hier_path": "fifo_ddr_bridge_0",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "M00_AXI": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M00_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M00_AXI": {
              "range": "4G",
              "width": "64"
            }
          }
        }
      },
      "axi_mem_intercon": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\design_1_axi_mem_intercon_1\\design_1_axi_mem_intercon_1.xci",
        "inst_hier_path": "axi_mem_intercon",
        "xci_name": "design_1_axi_mem_intercon_1",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "37",
            "xci_name": "design_1_axi_mem_intercon_imp_xbar_0",
            "xci_path": "ip\\design_1_axi_mem_intercon_imp_xbar_0\\design_1_axi_mem_intercon_imp_xbar_0.xci",
            "inst_hier_path": "axi_mem_intercon/xbar",
            "has_run_ip_tcl": "true",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "M00_AXI:M01_AXI",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "M00_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M01_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "design_1_axi_mem_intercon_imp_auto_pc_0",
                "xci_path": "ip\\design_1_axi_mem_intercon_imp_auto_pc_0\\design_1_axi_mem_intercon_imp_auto_pc_0.xci",
                "inst_hier_path": "axi_mem_intercon/m00_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "36",
                "xci_name": "design_1_axi_mem_intercon_imp_auto_ds_0",
                "xci_path": "ip\\design_1_axi_mem_intercon_imp_auto_ds_0\\design_1_axi_mem_intercon_imp_auto_ds_0.xci",
                "inst_hier_path": "axi_mem_intercon/m01_couplers/auto_ds",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "design_1_axi_mem_intercon_imp_auto_pc_1",
                "xci_path": "ip\\design_1_axi_mem_intercon_imp_auto_pc_1\\design_1_axi_mem_intercon_imp_auto_pc_1.xci",
                "inst_hier_path": "axi_mem_intercon/m01_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_mem_intercon_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_mem_intercon_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_mem_intercon_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_ps7_0_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "design_1_rst_ps7_0_50M_1",
        "xci_path": "ip\\design_1_rst_ps7_0_50M_1\\design_1_rst_ps7_0_50M_1.xci",
        "inst_hier_path": "rst_ps7_0_50M",
        "has_run_ip_tcl": "true"
      },
      "fifo_16_64_fwft_0": {
        "vlnv": "xilinx.com:user:fifo_16_64_fwft:1.0",
        "ip_revision": "8",
        "xci_name": "design_1_fifo_16_64_fwft_0_1",
        "xci_path": "ip\\design_1_fifo_16_64_fwft_0_1\\design_1_fifo_16_64_fwft_0_1.xci",
        "inst_hier_path": "fifo_16_64_fwft_0",
        "has_run_ip_tcl": "true"
      },
      "adc12_to_16_0": {
        "vlnv": "xilinx.com:user:adc12_to_16:1.0",
        "ip_revision": "7",
        "xci_name": "design_1_adc12_to_16_0_2",
        "xci_path": "ip\\design_1_adc12_to_16_0_2\\design_1_adc12_to_16_0_2.xci",
        "inst_hier_path": "adc12_to_16_0",
        "has_run_ip_tcl": "true"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "16",
        "xci_name": "design_1_clk_wiz_0_1",
        "xci_path": "ip\\design_1_clk_wiz_0_1\\design_1_clk_wiz_0_1.xci",
        "inst_hier_path": "clk_wiz_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT1_JITTER": {
            "value": "192.113"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFGCE"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "true"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "true"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "18",
        "xci_name": "design_1_ila_0_2",
        "xci_path": "ip\\design_1_ila_0_2\\design_1_ila_0_2.xci",
        "inst_hier_path": "ila_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "4"
          },
          "C_PROBE0_WIDTH": {
            "value": "16"
          },
          "C_PROBE1_WIDTH": {
            "value": "12"
          }
        }
      },
      "key_debouncer_0": {
        "vlnv": "xilinx.com:user:key_debouncer:1.0",
        "ip_revision": "3",
        "xci_name": "design_1_key_debouncer_0_0",
        "xci_path": "ip\\design_1_key_debouncer_0_0\\design_1_key_debouncer_0_0.xci",
        "inst_hier_path": "key_debouncer_0",
        "has_run_ip_tcl": "true"
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "design_1_axi_gpio_0_0",
        "xci_path": "ip\\design_1_axi_gpio_0_0\\design_1_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_TRI_DEFAULT": {
            "value": "0x00000010"
          }
        }
      }
    },
    "interface_nets": {
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "all_done",
          "axi_gpio_0/GPIO"
        ]
      },
      "axi_mem_intercon_M00_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M00_AXI",
          "processing_system7_0/S_AXI_HP0"
        ]
      },
      "axi_mem_intercon_M01_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M01_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "fifo_ddr_bridge_0_M00_AXI": {
        "interface_ports": [
          "fifo_ddr_bridge_0/M00_AXI",
          "axi_mem_intercon/S00_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      }
    },
    "nets": {
      "SYS_CLK_50M_1": {
        "ports": [
          "SYS_CLK_50M",
          "adc12_to_16_0/clk",
          "clk_wiz_0/clk_in1",
          "fifo_16_64_fwft_0/rd_clk",
          "fifo_16_64_fwft_0/wr_clk",
          "axi_mem_intercon/S00_ACLK",
          "rst_ps7_0_50M/slowest_sync_clk",
          "axi_mem_intercon/ACLK",
          "axi_mem_intercon/M00_ACLK",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "ila_0/clk",
          "fifo_ddr_bridge_0/m00_axi_aclk",
          "key_debouncer_0/clk_50m",
          "axi_gpio_0/s_axi_aclk",
          "axi_mem_intercon/M01_ACLK"
        ]
      },
      "adc12_to_16_0_ch1_dout": {
        "ports": [
          "adc12_to_16_0/ch1_dout",
          "fifo_16_64_fwft_0/in_data",
          "ila_0/probe0"
        ]
      },
      "adc12_to_16_0_data_valid": {
        "ports": [
          "adc12_to_16_0/data_valid",
          "fifo_16_64_fwft_0/in_valid"
        ]
      },
      "aux_reset_in_0_1": {
        "ports": [
          "aux_reset_in_0",
          "rst_ps7_0_50M/aux_reset_in"
        ]
      },
      "button_ctrl_0_y": {
        "ports": [
          "key_debouncer_0/key_debounced",
          "adc12_to_16_0/en",
          "ila_0/probe2"
        ]
      },
      "ch1_din_0_1": {
        "ports": [
          "ch1_din_0",
          "adc12_to_16_0/ch1_din",
          "ila_0/probe1"
        ]
      },
      "ch1_otr_0_1": {
        "ports": [
          "ch1_otr_0",
          "adc12_to_16_0/ch1_otr"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "clk_out1_0"
        ]
      },
      "fifo_16_64_fwft_0_data_drop": {
        "ports": [
          "fifo_16_64_fwft_0/data_drop",
          "data_drop_0"
        ]
      },
      "fifo_16_64_fwft_0_out_data": {
        "ports": [
          "fifo_16_64_fwft_0/out_data",
          "fifo_ddr_bridge_0/s_data"
        ]
      },
      "fifo_16_64_fwft_0_out_valid": {
        "ports": [
          "fifo_16_64_fwft_0/out_valid",
          "fifo_ddr_bridge_0/s_valid"
        ]
      },
      "fifo_ddr_bridge_0_m00_axi_txn_done": {
        "ports": [
          "fifo_ddr_bridge_0/m00_axi_txn_done",
          "m00_axi_txn_done_0",
          "ila_0/probe3",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "fifo_ddr_bridge_0_s_ready": {
        "ports": [
          "fifo_ddr_bridge_0/s_ready",
          "fifo_16_64_fwft_0/out_ready"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_50M/ext_reset_in"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_50M/peripheral_aresetn",
          "axi_mem_intercon/S00_ARESETN",
          "axi_mem_intercon/M00_ARESETN",
          "axi_mem_intercon/ARESETN",
          "adc12_to_16_0/rst_n",
          "clk_wiz_0/resetn",
          "fifo_16_64_fwft_0/rst_n",
          "fifo_ddr_bridge_0/m00_axi_aresetn",
          "key_debouncer_0/rst_n",
          "axi_gpio_0/s_axi_aresetn",
          "axi_mem_intercon/M01_ARESETN"
        ]
      },
      "start_btn_0_1": {
        "ports": [
          "start_btn_0",
          "key_debouncer_0/key"
        ]
      }
    },
    "addressing": {
      "/fifo_ddr_bridge_0": {
        "address_spaces": {
          "M00_AXI": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}