# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../dvlsi2021_ask5_prj.srcs/sources_1/ip/fifo_generator_2048_32_no_lat/sim/fifo_generator_2048_32_no_lat.v" \
"../../../../dvlsi2021_ask5_prj.srcs/sources_1/ip/fifo_generator_2048/sim/fifo_generator_2048.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
