rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/fsm_using_always/dut.v" TOP_MODULE="fsm_using_always" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/fsm_using_always/yosys_script.tcl)

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+1 (git sha1 5813809ad, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_exe' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `abc9_ops' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bwmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ecp5_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `formalff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `history' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qwp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `recover_names' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitcells' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_fabulous' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_machxo2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synthprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `viz' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simpleUsing Yosys read_systemverilog command
c' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/fsm_using_always/dut.v:7:1: No timescale set for "fsm_using_always".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/fsm_using_always/dut.v:7:1: Compile module "work@fsm_using_always".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/fsm_using_always/dut.v:7:1: Top level module "work@fsm_using_always".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[WRN:UH0720] UHDM-integration-tests/tests/fsm_using_always/dut.v:58:14: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_using_always/dut.v:60:14: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_using_always/dut.v:67:12: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_using_always/dut.v:68:12: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_using_always/dut.v:73:28: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_using_always/dut.v:74:28: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_using_always/dut.v:77:29: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_using_always/dut.v:78:29: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_using_always/dut.v:81:29: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_using_always/dut.v:82:29: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_using_always/dut.v:85:30: Non-synthesizable construct "".

[WRN:UH0720] UHDM-integration-tests/tests/fsm_using_always/dut.v:86:30: Non-synthesizable construct "".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 13
[   NOTE] : 5
design: (work@fsm_using_always)
|vpiName:work@fsm_using_always
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@fsm_using_always)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@fsm_using_always)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@fsm_using_always)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@fsm_using_always)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@fsm_using_always)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
  |vpiParent:
  \_design: (work@fsm_using_always)
  |vpiFullName:work@fsm_using_always
  |vpiParameter:
  \_parameter: (work@fsm_using_always.SIZE), line:24:11, endln:24:15
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |UINT:3
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:SIZE
    |vpiFullName:work@fsm_using_always.SIZE
  |vpiParameter:
  \_parameter: (work@fsm_using_always.IDLE), line:25:11, endln:25:15
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |BIN:001
    |vpiTypespec:
    \_int_typespec: 
      |vpiRange:
      \_range: 
        |vpiLeftRange:
        \_constant: 
          |INT:2
        |vpiRightRange:
        \_constant: 
          |INT:0
    |vpiName:IDLE
    |vpiFullName:work@fsm_using_always.IDLE
  |vpiParameter:
  \_parameter: (work@fsm_using_always.GNT0), line:25:26, endln:25:30
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |BIN:010
    |vpiTypespec:
    \_int_typespec: 
      |vpiRange:
      \_range: 
        |vpiLeftRange:
        \_constant: 
          |INT:2
        |vpiRightRange:
        \_constant: 
          |INT:0
    |vpiName:GNT0
    |vpiFullName:work@fsm_using_always.GNT0
  |vpiParameter:
  \_parameter: (work@fsm_using_always.GNT1), line:25:40, endln:25:44
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |BIN:100
    |vpiTypespec:
    \_int_typespec: 
      |vpiRange:
      \_range: 
        |vpiLeftRange:
        \_constant: 
          |INT:2
        |vpiRightRange:
        \_constant: 
          |INT:0
    |vpiName:GNT1
    |vpiFullName:work@fsm_using_always.GNT1
  |vpiParamAssign:
  \_param_assign: , line:24:11, endln:24:19
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiRhs:
    \_constant: , line:24:18, endln:24:19
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fsm_using_always.SIZE), line:24:11, endln:24:15
  |vpiParamAssign:
  \_param_assign: , line:25:11, endln:25:25
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiRhs:
    \_constant: , line:25:19, endln:25:25
      |vpiDecompile:3'b001
      |vpiSize:3
      |BIN:001
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@fsm_using_always.IDLE), line:25:11, endln:25:15
  |vpiParamAssign:
  \_param_assign: , line:25:26, endln:25:39
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiRhs:
    \_constant: , line:25:33, endln:25:39
      |vpiDecompile:3'b010
      |vpiSize:3
      |BIN:010
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@fsm_using_always.GNT0), line:25:26, endln:25:30
  |vpiParamAssign:
  \_param_assign: , line:25:40, endln:25:53
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiRhs:
    \_constant: , line:25:47, endln:25:53
      |vpiDecompile:3'b100
      |vpiSize:3
      |BIN:100
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@fsm_using_always.GNT1), line:25:40, endln:25:44
  |vpiDefName:work@fsm_using_always
  |vpiNet:
  \_logic_net: (work@fsm_using_always.clock), line:20:9, endln:20:14
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:clock
    |vpiFullName:work@fsm_using_always.clock
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fsm_using_always.reset), line:20:15, endln:20:20
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:reset
    |vpiFullName:work@fsm_using_always.reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fsm_using_always.req_0), line:20:21, endln:20:26
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:req_0
    |vpiFullName:work@fsm_using_always.req_0
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fsm_using_always.req_1), line:20:27, endln:20:32
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:req_1
    |vpiFullName:work@fsm_using_always.req_1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fsm_using_always.gnt_0), line:22:9, endln:22:14
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:gnt_0
    |vpiFullName:work@fsm_using_always.gnt_0
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@fsm_using_always.gnt_1), line:22:15, endln:22:20
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:gnt_1
    |vpiFullName:work@fsm_using_always.gnt_1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@fsm_using_always.state), line:27:27, endln:27:32
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:state
    |vpiFullName:work@fsm_using_always.state
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@fsm_using_always.next_state), line:28:27, endln:28:37
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:next_state
    |vpiFullName:work@fsm_using_always.next_state
    |vpiNetType:48
  |vpiPort:
  \_port: (clock), line:8:1, endln:8:6
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:clock
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@fsm_using_always.clock), line:20:9, endln:20:14
    |vpiTypedef:
    \_logic_typespec: , line:16:9, endln:16:9
  |vpiPort:
  \_port: (reset), line:9:1, endln:9:6
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@fsm_using_always.reset), line:20:15, endln:20:20
    |vpiTypedef:
    \_logic_typespec: , line:16:9, endln:16:9
  |vpiPort:
  \_port: (req_0), line:10:1, endln:10:6
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:req_0
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@fsm_using_always.req_0), line:20:21, endln:20:26
    |vpiTypedef:
    \_logic_typespec: , line:16:9, endln:16:9
  |vpiPort:
  \_port: (req_1), line:11:1, endln:11:6
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:req_1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@fsm_using_always.req_1), line:20:27, endln:20:32
    |vpiTypedef:
    \_logic_typespec: , line:16:9, endln:16:9
  |vpiPort:
  \_port: (gnt_0), line:12:1, endln:12:6
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:gnt_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@fsm_using_always.gnt_0), line:22:9, endln:22:14
    |vpiTypedef:
    \_logic_typespec: , line:18:9, endln:18:9
  |vpiPort:
  \_port: (gnt_1), line:13:1, endln:13:6
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:gnt_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@fsm_using_always.gnt_1), line:22:15, endln:22:20
    |vpiTypedef:
    \_logic_typespec: , line:18:9, endln:18:9
  |vpiProcess:
  \_always: , line:30:1, endln:53:4
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiStmt:
    \_event_control: , line:30:8, endln:30:35
      |vpiParent:
      \_always: , line:30:1, endln:53:4
      |vpiCondition:
      \_operation: , line:30:11, endln:30:34
        |vpiParent:
        \_event_control: , line:30:8, endln:30:35
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:30:11, endln:30:25
          |vpiOpType:35
          |vpiOperand:
          \_ref_obj: (state), line:30:11, endln:30:16
            |vpiName:state
            |vpiActual:
            \_logic_net: (work@fsm_using_always.state), line:27:27, endln:27:32
          |vpiOperand:
          \_ref_obj: (req_0), line:30:20, endln:30:25
            |vpiName:req_0
            |vpiActual:
            \_logic_net: (work@fsm_using_always.req_0), line:20:21, endln:20:26
        |vpiOperand:
        \_ref_obj: (req_1), line:30:29, endln:30:34
          |vpiName:req_1
          |vpiActual:
          \_logic_net: (work@fsm_using_always.req_1), line:20:27, endln:20:32
      |vpiStmt:
      \_named_begin: (work@fsm_using_always.FSM_COMBO), line:31:1, endln:53:4
        |vpiParent:
        \_event_control: , line:30:8, endln:30:35
        |vpiName:FSM_COMBO
        |vpiFullName:work@fsm_using_always.FSM_COMBO
        |vpiStmt:
        \_assignment: , line:32:2, endln:32:21
          |vpiParent:
          \_named_begin: (work@fsm_using_always.FSM_COMBO), line:31:1, endln:53:4
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:32:15, endln:32:21
            |vpiParent:
            \_assignment: , line:32:2, endln:32:21
            |vpiDecompile:3'b000
            |vpiSize:3
            |BIN:000
            |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:32:2, endln:32:12
            |vpiParent:
            \_named_begin: (work@fsm_using_always.FSM_COMBO), line:31:1, endln:53:4
            |vpiName:next_state
            |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
            |vpiActual:
            \_logic_net: (work@fsm_using_always.next_state), line:28:27, endln:28:37
        |vpiStmt:
        \_case_stmt: , line:33:2, endln:52:10
          |vpiParent:
          \_named_begin: (work@fsm_using_always.FSM_COMBO), line:31:1, endln:53:4
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@fsm_using_always.FSM_COMBO.state), line:33:7, endln:33:12
            |vpiParent:
            \_named_begin: (work@fsm_using_always.FSM_COMBO), line:31:1, endln:53:4
            |vpiName:state
            |vpiFullName:work@fsm_using_always.FSM_COMBO.state
            |vpiActual:
            \_logic_net: (work@fsm_using_always.state), line:27:27, endln:27:32
          |vpiCaseItem:
          \_case_item: , line:34:4, endln:40:18
            |vpiParent:
            \_case_stmt: , line:33:2, endln:52:10
            |vpiExpr:
            \_ref_obj: (work@fsm_using_always.FSM_COMBO.IDLE), line:34:4, endln:34:8
              |vpiParent:
              \_named_begin: (work@fsm_using_always.FSM_COMBO), line:31:1, endln:53:4
              |vpiName:IDLE
              |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
            |vpiStmt:
            \_if_else: , line:34:11, endln:40:18
              |vpiParent:
              \_case_item: , line:34:4, endln:40:18
              |vpiCondition:
              \_operation: , line:34:15, endln:34:28
                |vpiParent:
                \_case_item: , line:34:4, endln:40:18
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@fsm_using_always.FSM_COMBO.req_0), line:34:15, endln:34:20
                  |vpiParent:
                  \_case_item: , line:34:4, endln:40:18
                  |vpiName:req_0
                  |vpiFullName:work@fsm_using_always.FSM_COMBO.req_0
                  |vpiActual:
                  \_logic_net: (work@fsm_using_always.req_0), line:20:21, endln:20:26
                |vpiOperand:
                \_constant: , line:34:24, endln:34:28
                  |vpiParent:
                  \_operation: , line:34:15, endln:34:28
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
              |vpiStmt:
              \_begin: (work@fsm_using_always.FSM_COMBO), line:34:30, endln:36:18
                |vpiParent:
                \_if_else: , line:34:11, endln:40:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_assignment: , line:35:17, endln:35:34
                  |vpiParent:
                  \_begin: (work@fsm_using_always.FSM_COMBO), line:34:30, endln:36:18
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.GNT0), line:35:30, endln:35:34
                    |vpiParent:
                    \_begin: (work@fsm_using_always.FSM_COMBO), line:34:30, endln:36:18
                    |vpiName:GNT0
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT0
                  |vpiLhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:35:17, endln:35:27
                    |vpiParent:
                    \_begin: (work@fsm_using_always.FSM_COMBO), line:34:30, endln:36:18
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_logic_net: (work@fsm_using_always.next_state), line:28:27, endln:28:37
              |vpiElseStmt:
              \_if_else: , line:36:24, endln:40:18
                |vpiParent:
                \_if_else: , line:34:11, endln:40:18
                |vpiCondition:
                \_operation: , line:36:28, endln:36:41
                  |vpiParent:
                  \_if_else: , line:34:11, endln:40:18
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.req_1), line:36:28, endln:36:33
                    |vpiParent:
                    \_if_else: , line:34:11, endln:40:18
                    |vpiName:req_1
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.req_1
                    |vpiActual:
                    \_logic_net: (work@fsm_using_always.req_1), line:20:27, endln:20:32
                  |vpiOperand:
                  \_constant: , line:36:37, endln:36:41
                    |vpiParent:
                    \_operation: , line:36:28, endln:36:41
                    |vpiDecompile:1'b1
                    |vpiSize:1
                    |BIN:1
                    |vpiConstType:3
                |vpiStmt:
                \_begin: (work@fsm_using_always.FSM_COMBO), line:36:43, endln:38:18
                  |vpiParent:
                  \_if_else: , line:36:24, endln:40:18
                  |vpiFullName:work@fsm_using_always.FSM_COMBO
                  |vpiStmt:
                  \_assignment: , line:37:17, endln:37:33
                    |vpiParent:
                    \_begin: (work@fsm_using_always.FSM_COMBO), line:36:43, endln:38:18
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@fsm_using_always.FSM_COMBO.GNT1), line:37:29, endln:37:33
                      |vpiParent:
                      \_begin: (work@fsm_using_always.FSM_COMBO), line:36:43, endln:38:18
                      |vpiName:GNT1
                      |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT1
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:37:17, endln:37:27
                      |vpiParent:
                      \_begin: (work@fsm_using_always.FSM_COMBO), line:36:43, endln:38:18
                      |vpiName:next_state
                      |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.next_state), line:28:27, endln:28:37
                |vpiElseStmt:
                \_begin: (work@fsm_using_always.FSM_COMBO), line:38:24, endln:40:18
                  |vpiParent:
                  \_if_else: , line:36:24, endln:40:18
                  |vpiFullName:work@fsm_using_always.FSM_COMBO
                  |vpiStmt:
                  \_assignment: , line:39:17, endln:39:34
                    |vpiParent:
                    \_begin: (work@fsm_using_always.FSM_COMBO), line:38:24, endln:40:18
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@fsm_using_always.FSM_COMBO.IDLE), line:39:30, endln:39:34
                      |vpiParent:
                      \_begin: (work@fsm_using_always.FSM_COMBO), line:38:24, endln:40:18
                      |vpiName:IDLE
                      |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:39:17, endln:39:27
                      |vpiParent:
                      \_begin: (work@fsm_using_always.FSM_COMBO), line:38:24, endln:40:18
                      |vpiName:next_state
                      |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.next_state), line:28:27, endln:28:37
          |vpiCaseItem:
          \_case_item: , line:41:4, endln:45:18
            |vpiParent:
            \_case_stmt: , line:33:2, endln:52:10
            |vpiExpr:
            \_ref_obj: (work@fsm_using_always.FSM_COMBO.GNT0), line:41:4, endln:41:8
              |vpiParent:
              \_named_begin: (work@fsm_using_always.FSM_COMBO), line:31:1, endln:53:4
              |vpiName:GNT0
              |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT0
            |vpiStmt:
            \_if_else: , line:41:11, endln:45:18
              |vpiParent:
              \_case_item: , line:41:4, endln:45:18
              |vpiCondition:
              \_operation: , line:41:15, endln:41:28
                |vpiParent:
                \_case_item: , line:41:4, endln:45:18
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@fsm_using_always.FSM_COMBO.req_0), line:41:15, endln:41:20
                  |vpiParent:
                  \_case_item: , line:41:4, endln:45:18
                  |vpiName:req_0
                  |vpiFullName:work@fsm_using_always.FSM_COMBO.req_0
                  |vpiActual:
                  \_logic_net: (work@fsm_using_always.req_0), line:20:21, endln:20:26
                |vpiOperand:
                \_constant: , line:41:24, endln:41:28
                  |vpiParent:
                  \_operation: , line:41:15, endln:41:28
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
              |vpiStmt:
              \_begin: (work@fsm_using_always.FSM_COMBO), line:41:30, endln:43:18
                |vpiParent:
                \_if_else: , line:41:11, endln:45:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_assignment: , line:42:17, endln:42:34
                  |vpiParent:
                  \_begin: (work@fsm_using_always.FSM_COMBO), line:41:30, endln:43:18
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.GNT0), line:42:30, endln:42:34
                    |vpiParent:
                    \_begin: (work@fsm_using_always.FSM_COMBO), line:41:30, endln:43:18
                    |vpiName:GNT0
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT0
                  |vpiLhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:42:17, endln:42:27
                    |vpiParent:
                    \_begin: (work@fsm_using_always.FSM_COMBO), line:41:30, endln:43:18
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_logic_net: (work@fsm_using_always.next_state), line:28:27, endln:28:37
              |vpiElseStmt:
              \_begin: (work@fsm_using_always.FSM_COMBO), line:43:24, endln:45:18
                |vpiParent:
                \_if_else: , line:41:11, endln:45:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_assignment: , line:44:17, endln:44:34
                  |vpiParent:
                  \_begin: (work@fsm_using_always.FSM_COMBO), line:43:24, endln:45:18
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.IDLE), line:44:30, endln:44:34
                    |vpiParent:
                    \_begin: (work@fsm_using_always.FSM_COMBO), line:43:24, endln:45:18
                    |vpiName:IDLE
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
                  |vpiLhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:44:17, endln:44:27
                    |vpiParent:
                    \_begin: (work@fsm_using_always.FSM_COMBO), line:43:24, endln:45:18
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_logic_net: (work@fsm_using_always.next_state), line:28:27, endln:28:37
          |vpiCaseItem:
          \_case_item: , line:46:4, endln:50:18
            |vpiParent:
            \_case_stmt: , line:33:2, endln:52:10
            |vpiExpr:
            \_ref_obj: (work@fsm_using_always.FSM_COMBO.GNT1), line:46:4, endln:46:8
              |vpiParent:
              \_named_begin: (work@fsm_using_always.FSM_COMBO), line:31:1, endln:53:4
              |vpiName:GNT1
              |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT1
            |vpiStmt:
            \_if_else: , line:46:11, endln:50:18
              |vpiParent:
              \_case_item: , line:46:4, endln:50:18
              |vpiCondition:
              \_operation: , line:46:15, endln:46:28
                |vpiParent:
                \_case_item: , line:46:4, endln:50:18
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@fsm_using_always.FSM_COMBO.req_1), line:46:15, endln:46:20
                  |vpiParent:
                  \_case_item: , line:46:4, endln:50:18
                  |vpiName:req_1
                  |vpiFullName:work@fsm_using_always.FSM_COMBO.req_1
                  |vpiActual:
                  \_logic_net: (work@fsm_using_always.req_1), line:20:27, endln:20:32
                |vpiOperand:
                \_constant: , line:46:24, endln:46:28
                  |vpiParent:
                  \_operation: , line:46:15, endln:46:28
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
                  |vpiConstType:3
              |vpiStmt:
              \_begin: (work@fsm_using_always.FSM_COMBO), line:46:30, endln:48:18
                |vpiParent:
                \_if_else: , line:46:11, endln:50:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_assignment: , line:47:17, endln:47:34
                  |vpiParent:
                  \_begin: (work@fsm_using_always.FSM_COMBO), line:46:30, endln:48:18
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.GNT1), line:47:30, endln:47:34
                    |vpiParent:
                    \_begin: (work@fsm_using_always.FSM_COMBO), line:46:30, endln:48:18
                    |vpiName:GNT1
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT1
                  |vpiLhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:47:17, endln:47:27
                    |vpiParent:
                    \_begin: (work@fsm_using_always.FSM_COMBO), line:46:30, endln:48:18
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_logic_net: (work@fsm_using_always.next_state), line:28:27, endln:28:37
              |vpiElseStmt:
              \_begin: (work@fsm_using_always.FSM_COMBO), line:48:24, endln:50:18
                |vpiParent:
                \_if_else: , line:46:11, endln:50:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_assignment: , line:49:17, endln:49:34
                  |vpiParent:
                  \_begin: (work@fsm_using_always.FSM_COMBO), line:48:24, endln:50:18
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.IDLE), line:49:30, endln:49:34
                    |vpiParent:
                    \_begin: (work@fsm_using_always.FSM_COMBO), line:48:24, endln:50:18
                    |vpiName:IDLE
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
                  |vpiLhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:49:17, endln:49:27
                    |vpiParent:
                    \_begin: (work@fsm_using_always.FSM_COMBO), line:48:24, endln:50:18
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_logic_net: (work@fsm_using_always.next_state), line:28:27, endln:28:37
          |vpiCaseItem:
          \_case_item: , line:51:4, endln:51:32
            |vpiParent:
            \_case_stmt: , line:33:2, endln:52:10
            |vpiStmt:
            \_assignment: , line:51:14, endln:51:31
              |vpiParent:
              \_case_item: , line:51:4, endln:51:32
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@fsm_using_always.FSM_COMBO.IDLE), line:51:27, endln:51:31
                |vpiParent:
                \_case_item: , line:51:4, endln:51:32
                |vpiName:IDLE
                |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
              |vpiLhs:
              \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:51:14, endln:51:24
                |vpiParent:
                \_case_item: , line:51:4, endln:51:32
                |vpiName:next_state
                |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                |vpiActual:
                \_logic_net: (work@fsm_using_always.next_state), line:28:27, endln:28:37
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:55:1, endln:62:4
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiStmt:
    \_event_control: , line:55:8, endln:55:25
      |vpiParent:
      \_always: , line:55:1, endln:62:4
      |vpiCondition:
      \_operation: , line:55:11, endln:55:24
        |vpiParent:
        \_event_control: , line:55:8, endln:55:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@fsm_using_always.clock), line:55:19, endln:55:24
          |vpiParent:
          \_operation: , line:55:11, endln:55:24
          |vpiName:clock
          |vpiFullName:work@fsm_using_always.clock
          |vpiActual:
          \_logic_net: (work@fsm_using_always.clock), line:20:9, endln:20:14
      |vpiStmt:
      \_named_begin: (work@fsm_using_always.FSM_SEQ), line:56:1, endln:62:4
        |vpiParent:
        \_event_control: , line:55:8, endln:55:25
        |vpiName:FSM_SEQ
        |vpiFullName:work@fsm_using_always.FSM_SEQ
        |vpiStmt:
        \_if_else: , line:57:3, endln:61:6
          |vpiParent:
          \_named_begin: (work@fsm_using_always.FSM_SEQ), line:56:1, endln:62:4
          |vpiCondition:
          \_operation: , line:57:7, endln:57:20
            |vpiParent:
            \_named_begin: (work@fsm_using_always.FSM_SEQ), line:56:1, endln:62:4
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@fsm_using_always.FSM_SEQ.reset), line:57:7, endln:57:12
              |vpiParent:
              \_named_begin: (work@fsm_using_always.FSM_SEQ), line:56:1, endln:62:4
              |vpiName:reset
              |vpiFullName:work@fsm_using_always.FSM_SEQ.reset
              |vpiActual:
              \_logic_net: (work@fsm_using_always.reset), line:20:15, endln:20:20
            |vpiOperand:
            \_constant: , line:57:16, endln:57:20
              |vpiParent:
              \_operation: , line:57:7, endln:57:20
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
          |vpiStmt:
          \_begin: (work@fsm_using_always.FSM_SEQ), line:57:22, endln:59:6
            |vpiParent:
            \_if_else: , line:57:3, endln:61:6
            |vpiFullName:work@fsm_using_always.FSM_SEQ
            |vpiStmt:
            \_assignment: , line:58:5, endln:58:21
              |vpiParent:
              \_begin: (work@fsm_using_always.FSM_SEQ), line:57:22, endln:59:6
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@fsm_using_always.FSM_SEQ.IDLE), line:58:17, endln:58:21
                |vpiParent:
                \_begin: (work@fsm_using_always.FSM_SEQ), line:57:22, endln:59:6
                |vpiName:IDLE
                |vpiFullName:work@fsm_using_always.FSM_SEQ.IDLE
              |vpiLhs:
              \_ref_obj: (work@fsm_using_always.FSM_SEQ.state), line:58:5, endln:58:10
                |vpiParent:
                \_begin: (work@fsm_using_always.FSM_SEQ), line:57:22, endln:59:6
                |vpiName:state
                |vpiFullName:work@fsm_using_always.FSM_SEQ.state
                |vpiActual:
                \_logic_net: (work@fsm_using_always.state), line:27:27, endln:27:32
              |vpiDelayControl:
              \_delay_control: , line:58:14, endln:58:16
                |vpiParent:
                \_assignment: , line:58:5, endln:58:21
                |#1
          |vpiElseStmt:
          \_begin: (work@fsm_using_always.FSM_SEQ), line:59:12, endln:61:6
            |vpiParent:
            \_if_else: , line:57:3, endln:61:6
            |vpiFullName:work@fsm_using_always.FSM_SEQ
            |vpiStmt:
            \_assignment: , line:60:5, endln:60:27
              |vpiParent:
              \_begin: (work@fsm_using_always.FSM_SEQ), line:59:12, endln:61:6
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@fsm_using_always.FSM_SEQ.next_state), line:60:17, endln:60:27
                |vpiParent:
                \_begin: (work@fsm_using_always.FSM_SEQ), line:59:12, endln:61:6
                |vpiName:next_state
                |vpiFullName:work@fsm_using_always.FSM_SEQ.next_state
                |vpiActual:
                \_logic_net: (work@fsm_using_always.next_state), line:28:27, endln:28:37
              |vpiLhs:
              \_ref_obj: (work@fsm_using_always.FSM_SEQ.state), line:60:5, endln:60:10
                |vpiParent:
                \_begin: (work@fsm_using_always.FSM_SEQ), line:59:12, endln:61:6
                |vpiName:state
                |vpiFullName:work@fsm_using_always.FSM_SEQ.state
                |vpiActual:
                \_logic_net: (work@fsm_using_always.state), line:27:27, endln:27:32
              |vpiDelayControl:
              \_delay_control: , line:60:14, endln:60:16
                |vpiParent:
                \_assignment: , line:60:5, endln:60:27
                |#1
    |vpiAlwaysType:1
  |vpiProcess:
  \_always: , line:64:1, endln:90:4
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiStmt:
    \_event_control: , line:64:8, endln:64:25
      |vpiParent:
      \_always: , line:64:1, endln:90:4
      |vpiCondition:
      \_operation: , line:64:11, endln:64:24
        |vpiParent:
        \_event_control: , line:64:8, endln:64:25
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@fsm_using_always.clock), line:64:19, endln:64:24
          |vpiParent:
          \_operation: , line:64:11, endln:64:24
          |vpiName:clock
          |vpiFullName:work@fsm_using_always.clock
          |vpiActual:
          \_logic_net: (work@fsm_using_always.clock), line:20:9, endln:20:14
      |vpiStmt:
      \_named_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:65:1, endln:90:4
        |vpiParent:
        \_event_control: , line:64:8, endln:64:25
        |vpiName:OUTPUT_LOGIC
        |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
        |vpiStmt:
        \_if_else: , line:66:1, endln:89:4
          |vpiParent:
          \_named_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:65:1, endln:90:4
          |vpiCondition:
          \_operation: , line:66:5, endln:66:18
            |vpiParent:
            \_named_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:65:1, endln:90:4
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.reset), line:66:5, endln:66:10
              |vpiParent:
              \_named_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:65:1, endln:90:4
              |vpiName:reset
              |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.reset
              |vpiActual:
              \_logic_net: (work@fsm_using_always.reset), line:20:15, endln:20:20
            |vpiOperand:
            \_constant: , line:66:14, endln:66:18
              |vpiParent:
              \_operation: , line:66:5, endln:66:18
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
              |vpiConstType:3
          |vpiStmt:
          \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:66:20, endln:69:4
            |vpiParent:
            \_if_else: , line:66:1, endln:89:4
            |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
            |vpiStmt:
            \_assignment: , line:67:3, endln:67:19
              |vpiParent:
              \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:66:20, endln:69:4
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:67:15, endln:67:19
                |vpiParent:
                \_assignment: , line:67:3, endln:67:19
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:67:3, endln:67:8
                |vpiParent:
                \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:66:20, endln:69:4
                |vpiName:gnt_0
                |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                |vpiActual:
                \_logic_net: (work@fsm_using_always.gnt_0), line:22:9, endln:22:14
              |vpiDelayControl:
              \_delay_control: , line:67:12, endln:67:14
                |vpiParent:
                \_assignment: , line:67:3, endln:67:19
                |#1
            |vpiStmt:
            \_assignment: , line:68:3, endln:68:19
              |vpiParent:
              \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:66:20, endln:69:4
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:68:15, endln:68:19
                |vpiParent:
                \_assignment: , line:68:3, endln:68:19
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:68:3, endln:68:8
                |vpiParent:
                \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:66:20, endln:69:4
                |vpiName:gnt_1
                |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                |vpiActual:
                \_logic_net: (work@fsm_using_always.gnt_1), line:22:15, endln:22:20
              |vpiDelayControl:
              \_delay_control: , line:68:12, endln:68:14
                |vpiParent:
                \_assignment: , line:68:3, endln:68:19
                |#1
          |vpiElseStmt:
          \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:70:6, endln:89:4
            |vpiParent:
            \_if_else: , line:66:1, endln:89:4
            |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
            |vpiStmt:
            \_case_stmt: , line:71:3, endln:88:10
              |vpiParent:
              \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:70:6, endln:89:4
              |vpiCaseType:1
              |vpiCondition:
              \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.state), line:71:8, endln:71:13
                |vpiParent:
                \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:70:6, endln:89:4
                |vpiName:state
                |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.state
                |vpiActual:
                \_logic_net: (work@fsm_using_always.state), line:27:27, endln:27:32
              |vpiCaseItem:
              \_case_item: , line:72:5, endln:75:19
                |vpiParent:
                \_case_stmt: , line:71:3, endln:88:10
                |vpiExpr:
                \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.IDLE), line:72:5, endln:72:9
                  |vpiParent:
                  \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:70:6, endln:89:4
                  |vpiName:IDLE
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.IDLE
                |vpiStmt:
                \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:72:12, endln:75:19
                  |vpiParent:
                  \_case_item: , line:72:5, endln:75:19
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiStmt:
                  \_assignment: , line:73:19, endln:73:35
                    |vpiParent:
                    \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:72:12, endln:75:19
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:73:31, endln:73:35
                      |vpiParent:
                      \_assignment: , line:73:19, endln:73:35
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:73:19, endln:73:24
                      |vpiParent:
                      \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:72:12, endln:75:19
                      |vpiName:gnt_0
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_0), line:22:9, endln:22:14
                    |vpiDelayControl:
                    \_delay_control: , line:73:28, endln:73:30
                      |vpiParent:
                      \_assignment: , line:73:19, endln:73:35
                      |#1
                  |vpiStmt:
                  \_assignment: , line:74:19, endln:74:35
                    |vpiParent:
                    \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:72:12, endln:75:19
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:74:31, endln:74:35
                      |vpiParent:
                      \_assignment: , line:74:19, endln:74:35
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:74:19, endln:74:24
                      |vpiParent:
                      \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:72:12, endln:75:19
                      |vpiName:gnt_1
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_1), line:22:15, endln:22:20
                    |vpiDelayControl:
                    \_delay_control: , line:74:28, endln:74:30
                      |vpiParent:
                      \_assignment: , line:74:19, endln:74:35
                      |#1
              |vpiCaseItem:
              \_case_item: , line:76:4, endln:79:20
                |vpiParent:
                \_case_stmt: , line:71:3, endln:88:10
                |vpiExpr:
                \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.GNT0), line:76:4, endln:76:8
                  |vpiParent:
                  \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:70:6, endln:89:4
                  |vpiName:GNT0
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.GNT0
                |vpiStmt:
                \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:76:11, endln:79:20
                  |vpiParent:
                  \_case_item: , line:76:4, endln:79:20
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiStmt:
                  \_assignment: , line:77:20, endln:77:36
                    |vpiParent:
                    \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:76:11, endln:79:20
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:77:32, endln:77:36
                      |vpiParent:
                      \_assignment: , line:77:20, endln:77:36
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:77:20, endln:77:25
                      |vpiParent:
                      \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:76:11, endln:79:20
                      |vpiName:gnt_0
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_0), line:22:9, endln:22:14
                    |vpiDelayControl:
                    \_delay_control: , line:77:29, endln:77:31
                      |vpiParent:
                      \_assignment: , line:77:20, endln:77:36
                      |#1
                  |vpiStmt:
                  \_assignment: , line:78:20, endln:78:36
                    |vpiParent:
                    \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:76:11, endln:79:20
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:78:32, endln:78:36
                      |vpiParent:
                      \_assignment: , line:78:20, endln:78:36
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:78:20, endln:78:25
                      |vpiParent:
                      \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:76:11, endln:79:20
                      |vpiName:gnt_1
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_1), line:22:15, endln:22:20
                    |vpiDelayControl:
                    \_delay_control: , line:78:29, endln:78:31
                      |vpiParent:
                      \_assignment: , line:78:20, endln:78:36
                      |#1
              |vpiCaseItem:
              \_case_item: , line:80:4, endln:83:20
                |vpiParent:
                \_case_stmt: , line:71:3, endln:88:10
                |vpiExpr:
                \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.GNT1), line:80:4, endln:80:8
                  |vpiParent:
                  \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:70:6, endln:89:4
                  |vpiName:GNT1
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.GNT1
                |vpiStmt:
                \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:80:11, endln:83:20
                  |vpiParent:
                  \_case_item: , line:80:4, endln:83:20
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiStmt:
                  \_assignment: , line:81:20, endln:81:36
                    |vpiParent:
                    \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:80:11, endln:83:20
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:81:32, endln:81:36
                      |vpiParent:
                      \_assignment: , line:81:20, endln:81:36
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:81:20, endln:81:25
                      |vpiParent:
                      \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:80:11, endln:83:20
                      |vpiName:gnt_0
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_0), line:22:9, endln:22:14
                    |vpiDelayControl:
                    \_delay_control: , line:81:29, endln:81:31
                      |vpiParent:
                      \_assignment: , line:81:20, endln:81:36
                      |#1
                  |vpiStmt:
                  \_assignment: , line:82:20, endln:82:36
                    |vpiParent:
                    \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:80:11, endln:83:20
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:82:32, endln:82:36
                      |vpiParent:
                      \_assignment: , line:82:20, endln:82:36
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:82:20, endln:82:25
                      |vpiParent:
                      \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:80:11, endln:83:20
                      |vpiName:gnt_1
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_1), line:22:15, endln:22:20
                    |vpiDelayControl:
                    \_delay_control: , line:82:29, endln:82:31
                      |vpiParent:
                      \_assignment: , line:82:20, endln:82:36
                      |#1
              |vpiCaseItem:
              \_case_item: , line:84:4, endln:87:22
                |vpiParent:
                \_case_stmt: , line:71:3, endln:88:10
                |vpiStmt:
                \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:84:14, endln:87:22
                  |vpiParent:
                  \_case_item: , line:84:4, endln:87:22
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiStmt:
                  \_assignment: , line:85:21, endln:85:37
                    |vpiParent:
                    \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:84:14, endln:87:22
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:85:33, endln:85:37
                      |vpiParent:
                      \_assignment: , line:85:21, endln:85:37
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:85:21, endln:85:26
                      |vpiParent:
                      \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:84:14, endln:87:22
                      |vpiName:gnt_0
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_0), line:22:9, endln:22:14
                    |vpiDelayControl:
                    \_delay_control: , line:85:30, endln:85:32
                      |vpiParent:
                      \_assignment: , line:85:21, endln:85:37
                      |#1
                  |vpiStmt:
                  \_assignment: , line:86:21, endln:86:37
                    |vpiParent:
                    \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:84:14, endln:87:22
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:86:33, endln:86:37
                      |vpiParent:
                      \_assignment: , line:86:21, endln:86:37
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                      |vpiConstType:3
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:86:21, endln:86:26
                      |vpiParent:
                      \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:84:14, endln:87:22
                      |vpiName:gnt_1
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_1), line:22:15, endln:22:20
                    |vpiDelayControl:
                    \_delay_control: , line:86:30, endln:86:32
                      |vpiParent:
                      \_assignment: , line:86:21, endln:86:37
                      |#1
    |vpiAlwaysType:1
|uhdmtopModules:
\_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
  |vpiName:work@fsm_using_always
  |vpiParameter:
  \_parameter: (work@fsm_using_always.SIZE), line:24:11, endln:24:15
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |UINT:3
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@fsm_using_always.SIZE), line:24:11, endln:24:15
    |vpiName:SIZE
    |vpiFullName:work@fsm_using_always.SIZE
  |vpiParameter:
  \_parameter: (work@fsm_using_always.IDLE), line:25:11, endln:25:15
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |BIN:001
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@fsm_using_always.IDLE), line:25:11, endln:25:15
      |vpiRange:
      \_range: 
        |vpiParent:
        \_int_typespec: 
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: 
          |INT:2
        |vpiRightRange:
        \_constant: 
          |vpiParent:
          \_range: 
          |INT:0
    |vpiName:IDLE
    |vpiFullName:work@fsm_using_always.IDLE
  |vpiParameter:
  \_parameter: (work@fsm_using_always.GNT0), line:25:26, endln:25:30
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |BIN:010
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@fsm_using_always.GNT0), line:25:26, endln:25:30
      |vpiRange:
      \_range: 
        |vpiParent:
        \_int_typespec: 
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: 
          |INT:2
        |vpiRightRange:
        \_constant: 
          |vpiParent:
          \_range: 
          |INT:0
    |vpiName:GNT0
    |vpiFullName:work@fsm_using_always.GNT0
  |vpiParameter:
  \_parameter: (work@fsm_using_always.GNT1), line:25:40, endln:25:44
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |BIN:100
    |vpiTypespec:
    \_int_typespec: 
      |vpiParent:
      \_parameter: (work@fsm_using_always.GNT1), line:25:40, endln:25:44
      |vpiRange:
      \_range: 
        |vpiParent:
        \_int_typespec: 
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: 
          |INT:2
        |vpiRightRange:
        \_constant: 
          |vpiParent:
          \_range: 
          |INT:0
    |vpiName:GNT1
    |vpiFullName:work@fsm_using_always.GNT1
  |vpiParamAssign:
  \_param_assign: , line:24:11, endln:24:19
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiRhs:
    \_constant: , line:24:18, endln:24:19
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@fsm_using_always.SIZE), line:24:11, endln:24:15
  |vpiParamAssign:
  \_param_assign: , line:25:11, endln:25:25
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiRhs:
    \_constant: , line:25:19, endln:25:25
      |vpiDecompile:3'b001
      |vpiSize:3
      |BIN:001
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@fsm_using_always.IDLE), line:25:11, endln:25:15
  |vpiParamAssign:
  \_param_assign: , line:25:26, endln:25:39
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiRhs:
    \_constant: , line:25:33, endln:25:39
      |vpiDecompile:3'b010
      |vpiSize:3
      |BIN:010
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@fsm_using_always.GNT0), line:25:26, endln:25:30
  |vpiParamAssign:
  \_param_assign: , line:25:40, endln:25:53
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiRhs:
    \_constant: , line:25:47, endln:25:53
      |vpiDecompile:3'b100
      |vpiSize:3
      |BIN:100
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@fsm_using_always.GNT1), line:25:40, endln:25:44
  |vpiDefName:work@fsm_using_always
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@fsm_using_always.clock), line:20:9, endln:20:14
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiTypespec:
    \_logic_typespec: , line:20:1, endln:20:5
    |vpiName:clock
    |vpiFullName:work@fsm_using_always.clock
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fsm_using_always.reset), line:20:15, endln:20:20
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiTypespec:
    \_logic_typespec: , line:20:1, endln:20:5
    |vpiName:reset
    |vpiFullName:work@fsm_using_always.reset
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fsm_using_always.req_0), line:20:21, endln:20:26
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiTypespec:
    \_logic_typespec: , line:20:1, endln:20:5
    |vpiName:req_0
    |vpiFullName:work@fsm_using_always.req_0
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fsm_using_always.req_1), line:20:27, endln:20:32
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiTypespec:
    \_logic_typespec: , line:20:1, endln:20:5
    |vpiName:req_1
    |vpiFullName:work@fsm_using_always.req_1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@fsm_using_always.gnt_0), line:22:9, endln:22:14
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiTypespec:
    \_logic_typespec: , line:22:1, endln:22:4
    |vpiName:gnt_0
    |vpiFullName:work@fsm_using_always.gnt_0
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@fsm_using_always.gnt_1), line:22:15, endln:22:20
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiTypespec:
    \_logic_typespec: , line:22:1, endln:22:4
    |vpiName:gnt_1
    |vpiFullName:work@fsm_using_always.gnt_1
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@fsm_using_always.state), line:27:27, endln:27:32
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiTypespec:
    \_logic_typespec: , line:27:1, endln:27:17
      |vpiRange:
      \_range: , line:27:7, endln:27:17
        |vpiLeftRange:
        \_constant: , line:27:8, endln:27:12
          |vpiParent:
          \_range: , line:27:7, endln:27:17
          |vpiDecompile:2
          |vpiSize:64
          |INT:2
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:27:15, endln:27:16
          |vpiParent:
          \_range: , line:27:7, endln:27:17
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:state
    |vpiFullName:work@fsm_using_always.state
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@fsm_using_always.next_state), line:28:27, endln:28:37
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiTypespec:
    \_logic_typespec: , line:28:1, endln:28:17
      |vpiRange:
      \_range: , line:28:7, endln:28:17
        |vpiLeftRange:
        \_constant: , line:28:8, endln:28:12
          |vpiParent:
          \_range: , line:28:7, endln:28:17
          |vpiDecompile:2
          |vpiSize:64
          |INT:2
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:28:15, endln:28:16
          |vpiParent:
          \_range: , line:28:7, endln:28:17
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:next_state
    |vpiFullName:work@fsm_using_always.next_state
    |vpiNetType:48
  |vpiTopModule:1
  |vpiPort:
  \_port: (clock), line:8:1, endln:8:6
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:clock
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fsm_using_always.clock), line:8:1, endln:8:6
      |vpiName:clock
      |vpiFullName:work@fsm_using_always.clock
      |vpiActual:
      \_logic_net: (work@fsm_using_always.clock), line:20:9, endln:20:14
    |vpiTypedef:
    \_logic_typespec: , line:16:9, endln:16:9
  |vpiPort:
  \_port: (reset), line:9:1, endln:9:6
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fsm_using_always.reset), line:9:1, endln:9:6
      |vpiName:reset
      |vpiFullName:work@fsm_using_always.reset
      |vpiActual:
      \_logic_net: (work@fsm_using_always.reset), line:20:15, endln:20:20
    |vpiTypedef:
    \_logic_typespec: , line:16:9, endln:16:9
  |vpiPort:
  \_port: (req_0), line:10:1, endln:10:6
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:req_0
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fsm_using_always.req_0), line:10:1, endln:10:6
      |vpiName:req_0
      |vpiFullName:work@fsm_using_always.req_0
      |vpiActual:
      \_logic_net: (work@fsm_using_always.req_0), line:20:21, endln:20:26
    |vpiTypedef:
    \_logic_typespec: , line:16:9, endln:16:9
  |vpiPort:
  \_port: (req_1), line:11:1, endln:11:6
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:req_1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fsm_using_always.req_1), line:11:1, endln:11:6
      |vpiName:req_1
      |vpiFullName:work@fsm_using_always.req_1
      |vpiActual:
      \_logic_net: (work@fsm_using_always.req_1), line:20:27, endln:20:32
    |vpiTypedef:
    \_logic_typespec: , line:16:9, endln:16:9
  |vpiPort:
  \_port: (gnt_0), line:12:1, endln:12:6
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:gnt_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@fsm_using_always.gnt_0), line:12:1, endln:12:6
      |vpiName:gnt_0
      |vpiFullName:work@fsm_using_always.gnt_0
      |vpiActual:
      \_logic_net: (work@fsm_using_always.gnt_0), line:22:9, endln:22:14
    |vpiTypedef:
    \_logic_typespec: , line:18:9, endln:18:9
  |vpiPort:
  \_port: (gnt_1), line:13:1, endln:13:6
    |vpiParent:
    \_module_inst: work@fsm_using_always (work@fsm_using_always), file:UHDM-integration-tests/tests/fsm_using_always/dut.v, line:7:1, endln:92:10
    |vpiName:gnt_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@fsm_using_always.gnt_1), line:13:1, endln:13:6
      |vpiName:gnt_1
      |vpiFullName:work@fsm_using_always.gnt_1
      |vpiActual:
      \_logic_net: (work@fsm_using_always.gnt_1), line:22:15, endln:22:20
    |vpiTypedef:
    \_logic_typespec: , line:18:9, endln:18:9
  |vpiProcess:
  \_always: , line:30:1, endln:53:4
  |vpiProcess:
  \_always: , line:55:1, endln:62:4
  |vpiProcess:
  \_always: , line:64:1, endln:90:4
Object 'work@fsm_using_always' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'SIZE' of type 'parameter'
    Object 'IDLE' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'GNT0' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'GNT1' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'SIZE' of type 'parameter'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'IDLE' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'GNT0' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'GNT1' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object 'clock' of type 'logic_net'
    Object 'reset' of type 'logic_net'
    Object 'req_0' of type 'logic_net'
    Object 'req_1' of type 'logic_net'
    Object 'gnt_0' of type 'logic_net'
    Object 'gnt_1' of type 'logic_net'
    Object 'state' of type 'logic_net'
    Object 'next_state' of type 'logic_net'
    Object '' of type 'always'
      Object '' of type 'event_control'
        Object '' of type 'operation'
          Object '' of type 'operation'
            Object 'state' of type 'ref_obj'
            Object 'req_0' of type 'ref_obj'
          Object 'req_1' of type 'ref_obj'
        Object 'FSM_COMBO' of type 'named_begin'
          Object '' of type 'assignment'
            Object 'next_state' of type 'ref_obj'
            Object '' of type 'constant'
          Object '' of type 'case_stmt'
            Object 'state' of type 'ref_obj'
            Object '' of type 'case_item'
              Object 'IDLE' of type 'ref_obj'
              Object '' of type 'if_else'
                Object '' of type 'operation'
                  Object 'req_0' of type 'ref_obj'
                  Object '' of type 'constant'
                Object '' of type 'begin'
                  Object '' of type 'assignment'
                    Object 'next_state' of type 'ref_obj'
                    Object 'GNT0' of type 'ref_obj'
                Object '' of type 'if_else'
                  Object '' of type 'operation'
                    Object 'req_1' of type 'ref_obj'
                    Object '' of type 'constant'
                  Object '' of type 'begin'
                    Object '' of type 'assignment'
                      Object 'next_state' of type 'ref_obj'
                      Object 'GNT1' of type 'ref_obj'
                  Object '' of type 'begin'
                    Object '' of type 'assignment'
                      Object 'next_state' of type 'ref_obj'
                      Object 'IDLE' of type 'ref_obj'
            Object '' of type 'case_item'
              Object 'GNT0' of type 'ref_obj'
              Object '' of type 'if_else'
                Object '' of type 'operation'
                  Object 'req_0' of type 'ref_obj'
                  Object '' of type 'constant'
                Object '' of type 'begin'
                  Object '' of type 'assignment'
                    Object 'next_state' of type 'ref_obj'
                    Object 'GNT0' of type 'ref_obj'
                Object '' of type 'begin'
                  Object '' of type 'assignment'
                    Object 'next_state' of type 'ref_obj'
                    Object 'IDLE' of type 'ref_obj'
            Object '' of type 'case_item'
              Object 'GNT1' of type 'ref_obj'
              Object '' of type 'if_else'
                Object '' of type 'operation'
                  Object 'req_1' of type 'ref_obj'
                  Object '' of type 'constant'
                Object '' of type 'begin'
                  Object '' of type 'assignment'
                    Object 'next_state' of type 'ref_obj'
                    Object 'GNT1' of type 'ref_obj'
                Object '' of type 'begin'
                  Object '' of type 'assignment'
                    Object 'next_state' of type 'ref_obj'
                    Object 'IDLE' of type 'ref_obj'
            Object '' of type 'case_item'
              Object '' of type 'assignment'
                Object 'next_state' of type 'ref_obj'
                Object 'IDLE' of type 'ref_obj'
    Object '' of type 'always'
      Object '' of type 'event_control'
        Object '' of type 'operation'
          Object 'clock' of type 'ref_obj'
        Object 'FSM_SEQ' of type 'named_begin'
          Object '' of type 'if_else'
            Object '' of type 'operation'
              Object 'reset' of type 'ref_obj'
              Object '' of type 'constant'
            Object '' of type 'begin'
              Object '' of type 'assignment'
                Object 'state' of type 'ref_obj'
                Object 'IDLE' of type 'ref_obj'
            Object '' of type 'begin'
              Object '' of type 'assignment'
                Object 'state' of type 'ref_obj'
                Object 'next_state' of type 'ref_obj'
    Object '' of type 'always'
      Object '' of type 'event_control'
        Object '' of type 'operation'
          Object 'clock' of type 'ref_obj'
        Object 'OUTPUT_LOGIC' of type 'named_begin'
          Object '' of type 'if_else'
            Object '' of type 'operation'
              Object 'reset' of type 'ref_obj'
              Object '' of type 'constant'
            Object '' of type 'begin'
              Object '' of type 'assignment'
                Object 'gnt_0' of type 'ref_obj'
                Object '' of type 'constant'
              Object '' of type 'assignment'
                Object 'gnt_1' of type 'ref_obj'
                Object '' of type 'constant'
            Object '' of type 'begin'
              Object '' of type 'case_stmt'
                Object 'state' of type 'ref_obj'
                Object '' of type 'case_item'
                  Object 'IDLE' of type 'ref_obj'
                  Object '' of type 'begin'
                    Object '' of type 'assignment'
                      Object 'gnt_0' of type 'ref_obj'
                      Object '' of type 'constant'
                    Object '' of type 'assignment'
                      Object 'gnt_1' of type 'ref_obj'
                      Object '' of type 'constant'
                Object '' of type 'case_item'
                  Object 'GNT0' of type 'ref_obj'
                  Object '' of type 'begin'
                    Object '' of type 'assignment'
                      Object 'gnt_0' of type 'ref_obj'
                      Object '' of type 'constant'
                    Object '' of type 'assignment'
                      Object 'gnt_1' of type 'ref_obj'
                      Object '' of type 'constant'
                Object '' of type 'case_item'
                  Object 'GNT1' of type 'ref_obj'
                  Object '' of type 'begin'
                    Object '' of type 'assignment'
                      Object 'gnt_0' of type 'ref_obj'
                      Object '' of type 'constant'
                    Object '' of type 'assignment'
                      Object 'gnt_1' of type 'ref_obj'
                      Object '' of type 'constant'
                Object '' of type 'case_item'
                  Object '' of type 'begin'
                    Object '' of type 'assignment'
                      Object 'gnt_0' of type 'ref_obj'
                      Object '' of type 'constant'
                    Object '' of type 'assignment'
                      Object 'gnt_1' of type 'ref_obj'
                      Object '' of type 'constant'
  Object 'work@fsm_using_always' of type 'module_inst'
    Object 'SIZE' of type 'parameter'
    Object 'IDLE' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'GNT0' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'GNT1' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'SIZE' of type 'parameter'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'IDLE' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'GNT0' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'GNT1' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object 'clock' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'reset' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'req_0' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'req_1' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'gnt_0' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'gnt_1' of type 'port'
      Object '' of type 'logic_typespec'
    Object 'clock' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'reset' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'req_0' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'req_1' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'gnt_0' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'gnt_1' of type 'logic_net'
      Object '' of type 'logic_typespec'
    Object 'state' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'next_state' of type 'logic_net'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
Generating RTLIL representation for module `\fsm_using_always'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/fsm_using_always/dut.v:7.1-92.10> str='\fsm_using_always'
      AST_PARAMETER <UHDM-integration-tests/tests/fsm_using_always/dut.v:24.11-24.19> str='\fsm_using_always.SIZE' multirange=[ 0 32 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='00000000000000000000000000000011'(32) range=[31:0] int=3
        AST_RANGE <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> basic_prep range=[31:0]
          AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31
          AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
      AST_PARAMETER <UHDM-integration-tests/tests/fsm_using_always/dut.v:25.11-25.25> str='\fsm_using_always.IDLE' multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='001'(3) range=[2:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='00000000000000000000000000000010'(32) unsized basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) unsized basic_prep range=[31:0]
      AST_PARAMETER <UHDM-integration-tests/tests/fsm_using_always/dut.v:25.26-25.39> str='\fsm_using_always.GNT0' multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='010'(3) range=[2:0] int=2
        AST_RANGE <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='00000000000000000000000000000010'(32) unsized basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) unsized basic_prep range=[31:0]
      AST_PARAMETER <UHDM-integration-tests/tests/fsm_using_always/dut.v:25.40-25.53> str='\fsm_using_always.GNT1' multirange=[ 0 3 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='100'(3) range=[2:0] int=4
        AST_RANGE <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> basic_prep range=[2:0]
          AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='00000000000000000000000000000010'(32) unsized basic_prep range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) unsized basic_prep range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/fsm_using_always/dut.v:20.9-20.14> str='\clock' input logic port=1 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/fsm_using_always/dut.v:20.15-20.20> str='\reset' input logic port=2 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/fsm_using_always/dut.v:20.21-20.26> str='\req_0' input logic port=3 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/fsm_using_always/dut.v:20.27-20.32> str='\req_1' input logic port=4 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/fsm_using_always/dut.v:22.9-22.14> str='\gnt_0' output reg port=5 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/fsm_using_always/dut.v:22.15-22.20> str='\gnt_1' output reg port=6 range=[0:0]
      AST_WIRE <UHDM-integration-tests/tests/fsm_using_always/dut.v:27.27-27.32> str='\state' reg
        AST_RANGE <UHDM-integration-tests/tests/fsm_using_always/dut.v:27.7-27.17>
          AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_WIRE <UHDM-integration-tests/tests/fsm_using_always/dut.v:28.27-28.37> str='\next_state' reg
        AST_RANGE <UHDM-integration-tests/tests/fsm_using_always/dut.v:28.7-28.17>
          AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='00000000000000000000000000000010'(32) signed range=[31:0] int=2
          AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0]
      AST_ALWAYS <UHDM-integration-tests/tests/fsm_using_always/dut.v:30.1-53.4>
        AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:30.11-30.16> str='\state'
        AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:30.20-30.25> str='\req_0'
        AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:30.29-30.34> str='\req_1'
        AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:30.8-30.35>
          AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:31.1-53.4> str='\FSM_COMBO'
            AST_ASSIGN_EQ <UHDM-integration-tests/tests/fsm_using_always/dut.v:32.2-32.21>
              AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:32.2-32.12> str='\next_state'
              AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='000'(3) range=[2:0]
            AST_CASE <UHDM-integration-tests/tests/fsm_using_always/dut.v:33.2-52.10>
              AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:33.7-33.12> str='\state'
              AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:34.4-40.18>
                AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:34.4-34.8> str='\IDLE'
                AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                  AST_CASE <UHDM-integration-tests/tests/fsm_using_always/dut.v:34.11-40.18>
                    AST_REDUCE_BOOL <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                      AST_EQ <UHDM-integration-tests/tests/fsm_using_always/dut.v:34.15-34.28>
                        AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:34.15-34.20> str='\req_0'
                        AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='1'(1) range=[0:0] int=1
                    AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='1'(1) range=[0:0] int=1
                      AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                        AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:34.30-36.18>
                          AST_ASSIGN_EQ <UHDM-integration-tests/tests/fsm_using_always/dut.v:35.17-35.34>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:35.17-35.27> str='\next_state'
                            AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:35.30-35.34> str='\GNT0'
                    AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                      AST_DEFAULT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                      AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                        AST_CASE <UHDM-integration-tests/tests/fsm_using_always/dut.v:36.24-40.18>
                          AST_REDUCE_BOOL <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                            AST_EQ <UHDM-integration-tests/tests/fsm_using_always/dut.v:36.28-36.41>
                              AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:36.28-36.33> str='\req_1'
                              AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='1'(1) range=[0:0] int=1
                          AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                            AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='1'(1) range=[0:0] int=1
                            AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                              AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:36.43-38.18>
                                AST_ASSIGN_EQ <UHDM-integration-tests/tests/fsm_using_always/dut.v:37.17-37.33>
                                  AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:37.17-37.27> str='\next_state'
                                  AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:37.29-37.33> str='\GNT1'
                          AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                            AST_DEFAULT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                            AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                              AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:38.24-40.18>
                                AST_ASSIGN_EQ <UHDM-integration-tests/tests/fsm_using_always/dut.v:39.17-39.34>
                                  AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:39.17-39.27> str='\next_state'
                                  AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:39.30-39.34> str='\IDLE'
              AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:41.4-45.18>
                AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:41.4-41.8> str='\GNT0'
                AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                  AST_CASE <UHDM-integration-tests/tests/fsm_using_always/dut.v:41.11-45.18>
                    AST_REDUCE_BOOL <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                      AST_EQ <UHDM-integration-tests/tests/fsm_using_always/dut.v:41.15-41.28>
                        AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:41.15-41.20> str='\req_0'
                        AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='1'(1) range=[0:0] int=1
                    AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='1'(1) range=[0:0] int=1
                      AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                        AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:41.30-43.18>
                          AST_ASSIGN_EQ <UHDM-integration-tests/tests/fsm_using_always/dut.v:42.17-42.34>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:42.17-42.27> str='\next_state'
                            AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:42.30-42.34> str='\GNT0'
                    AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                      AST_DEFAULT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                      AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                        AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:43.24-45.18>
                          AST_ASSIGN_EQ <UHDM-integration-tests/tests/fsm_using_always/dut.v:44.17-44.34>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:44.17-44.27> str='\next_state'
                            AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:44.30-44.34> str='\IDLE'
              AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:46.4-50.18>
                AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:46.4-46.8> str='\GNT1'
                AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                  AST_CASE <UHDM-integration-tests/tests/fsm_using_always/dut.v:46.11-50.18>
                    AST_REDUCE_BOOL <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                      AST_EQ <UHDM-integration-tests/tests/fsm_using_always/dut.v:46.15-46.28>
                        AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:46.15-46.20> str='\req_1'
                        AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='1'(1) range=[0:0] int=1
                    AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                      AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='1'(1) range=[0:0] int=1
                      AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                        AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:46.30-48.18>
                          AST_ASSIGN_EQ <UHDM-integration-tests/tests/fsm_using_always/dut.v:47.17-47.34>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:47.17-47.27> str='\next_state'
                            AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:47.30-47.34> str='\GNT1'
                    AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                      AST_DEFAULT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                      AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                        AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:48.24-50.18>
                          AST_ASSIGN_EQ <UHDM-integration-tests/tests/fsm_using_always/dut.v:49.17-49.34>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:49.17-49.27> str='\next_state'
                            AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:49.30-49.34> str='\IDLE'
              AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:51.4-51.32>
                AST_DEFAULT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                  AST_ASSIGN_EQ <UHDM-integration-tests/tests/fsm_using_always/dut.v:51.14-51.31>
                    AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:51.14-51.24> str='\next_state'
                    AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:51.27-51.31> str='\IDLE'
      AST_ALWAYS <UHDM-integration-tests/tests/fsm_using_always/dut.v:55.1-62.4>
        AST_POSEDGE <UHDM-integration-tests/tests/fsm_using_always/dut.v:55.11-55.24>
          AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:55.19-55.24> str='\clock'
        AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:55.8-55.25>
          AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:56.1-62.4> str='\FSM_SEQ'
            AST_CASE <UHDM-integration-tests/tests/fsm_using_always/dut.v:57.3-61.6>
              AST_REDUCE_BOOL <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                AST_EQ <UHDM-integration-tests/tests/fsm_using_always/dut.v:57.7-57.20>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:57.7-57.12> str='\reset'
                  AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='1'(1) range=[0:0] int=1
              AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                  AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:57.22-59.6>
                    AST_ASSIGN_LE <UHDM-integration-tests/tests/fsm_using_always/dut.v:58.5-58.21>
                      AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:58.5-58.10> str='\state'
                      AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:58.17-58.21> str='\IDLE'
              AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                AST_DEFAULT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                  AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:59.12-61.6>
                    AST_ASSIGN_LE <UHDM-integration-tests/tests/fsm_using_always/dut.v:60.5-60.27>
                      AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:60.5-60.10> str='\state'
                      AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:60.17-60.27> str='\next_state'
      AST_ALWAYS <UHDM-integration-tests/tests/fsm_using_always/dut.v:64.1-90.4>
        AST_POSEDGE <UHDM-integration-tests/tests/fsm_using_always/dut.v:64.11-64.24>
          AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:64.19-64.24> str='\clock'
        AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:64.8-64.25>
          AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:65.1-90.4> str='\OUTPUT_LOGIC'
            AST_CASE <UHDM-integration-tests/tests/fsm_using_always/dut.v:66.1-89.4>
              AST_REDUCE_BOOL <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                AST_EQ <UHDM-integration-tests/tests/fsm_using_always/dut.v:66.5-66.18>
                  AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:66.5-66.10> str='\reset'
                  AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='1'(1) range=[0:0] int=1
              AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='1'(1) range=[0:0] int=1
                AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                  AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:66.20-69.4>
                    AST_ASSIGN_LE <UHDM-integration-tests/tests/fsm_using_always/dut.v:67.3-67.19>
                      AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:67.3-67.8> str='\gnt_0'
                      AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='0'(1) range=[0:0]
                    AST_ASSIGN_LE <UHDM-integration-tests/tests/fsm_using_always/dut.v:68.3-68.19>
                      AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:68.3-68.8> str='\gnt_1'
                      AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='0'(1) range=[0:0]
              AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                AST_DEFAULT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                  AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:70.6-89.4>
                    AST_CASE <UHDM-integration-tests/tests/fsm_using_always/dut.v:71.3-88.10>
                      AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:71.8-71.13> str='\state'
                      AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:72.5-75.19>
                        AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:72.5-72.9> str='\IDLE'
                        AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:72.12-75.19>
                          AST_ASSIGN_LE <UHDM-integration-tests/tests/fsm_using_always/dut.v:73.19-73.35>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:73.19-73.24> str='\gnt_0'
                            AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='0'(1) range=[0:0]
                          AST_ASSIGN_LE <UHDM-integration-tests/tests/fsm_using_always/dut.v:74.19-74.35>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:74.19-74.24> str='\gnt_1'
                            AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='0'(1) range=[0:0]
                      AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:76.4-79.20>
                        AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:76.4-76.8> str='\GNT0'
                        AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:76.11-79.20>
                          AST_ASSIGN_LE <UHDM-integration-tests/tests/fsm_using_always/dut.v:77.20-77.36>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:77.20-77.25> str='\gnt_0'
                            AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='1'(1) range=[0:0] int=1
                          AST_ASSIGN_LE <UHDM-integration-tests/tests/fsm_using_always/dut.v:78.20-78.36>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:78.20-78.25> str='\gnt_1'
                            AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='0'(1) range=[0:0]
                      AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:80.4-83.20>
                        AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:80.4-80.8> str='\GNT1'
                        AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:80.11-83.20>
                          AST_ASSIGN_LE <UHDM-integration-tests/tests/fsm_using_always/dut.v:81.20-81.36>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:81.20-81.25> str='\gnt_0'
                            AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='0'(1) range=[0:0]
                          AST_ASSIGN_LE <UHDM-integration-tests/tests/fsm_using_always/dut.v:82.20-82.36>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:82.20-82.25> str='\gnt_1'
                            AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='1'(1) range=[0:0] int=1
                      AST_COND <UHDM-integration-tests/tests/fsm_using_always/dut.v:84.4-87.22>
                        AST_DEFAULT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0>
                        AST_BLOCK <UHDM-integration-tests/tests/fsm_using_always/dut.v:84.14-87.22>
                          AST_ASSIGN_LE <UHDM-integration-tests/tests/fsm_using_always/dut.v:85.21-85.37>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:85.21-85.26> str='\gnt_0'
                            AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='0'(1) range=[0:0]
                          AST_ASSIGN_LE <UHDM-integration-tests/tests/fsm_using_always/dut.v:86.21-86.37>
                            AST_IDENTIFIER <UHDM-integration-tests/tests/fsm_using_always/dut.v:86.21-86.26> str='\gnt_1'
                            AST_CONSTANT <UHDM-integration-tests/tests/fsm_using_always/dut.v:0.0-0.0> bits='0'(1) range=[0:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module fsm_using_always(clock, reset, req_0, req_1, gnt_0, gnt_1);
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      input clock;
      input reset;
      input req_0;
      input req_1;
      output reg gnt_0;
      output reg gnt_1;
      reg [2:0] state;
      reg [2:0] next_state;
      always @*
statereq_0req_1        begin
          next_state = 3'b 000;
          case (state)
            IDLE:
              case (|((req_0)==(1'b 1)))
                1'b 1:
                  next_state = GNT0;
                default:
                  case (|((req_1)==(1'b 1)))
                    1'b 1:
                      next_state = GNT1;
                    default:
                      next_state = IDLE;
                  endcase
              endcase
            GNT0:
              case (|((req_0)==(1'b 1)))
                1'b 1:
                  next_state = GNT0;
                default:
                  next_state = IDLE;
              endcase
            GNT1:
              case (|((req_1)==(1'b 1)))
                1'b 1:
                  next_state = GNT1;
                default:
                  next_state = IDLE;
              endcase
            default:
              next_state = IDLE;
          endcase
        end
      always @(posedge clock)
        case (|((reset)==(1'b 1)))
          1'b 1:
            state <= IDLE;
          default:
            state <= next_state;
        endcase
      always @(posedge clock)
        case (|((reset)==(1'b 1)))
          1'b 1:
            begin
              gnt_0 <= 1'b 0;
              gnt_1 <= 1'b 0;
            end
          default:
            case (state)
              IDLE:
                begin
                  gnt_0 <= 1'b 0;
                  gnt_1 <= 1'b 0;
                end
              GNT0:
                begin
                  gnt_0 <= 1'b 1;
                  gnt_1 <= 1'b 0;
                end
              GNT1:
                begin
                  gnt_0 <= 1'b 0;
                  gnt_1 <= 1'b 1;
                end
              default:
                begin
                  gnt_0 <= 1'b 0;
                  gnt_1 <= 1'b 0;
                end
            endcase
        endcase
    endmodule
