
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000866                       # Number of seconds simulated (Second)
simTicks                                    866329803                       # Number of ticks simulated (Tick)
finalTick                                  1121558652                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     12.24                       # Real time elapsed on the host (Second)
hostTickRate                                 70787132                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1594476                       # Number of bytes of host memory used (Byte)
simInsts                                      1449427                       # Number of instructions simulated (Count)
simOps                                        2274380                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   118430                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     185836                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size            2                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket           19                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples        12350                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     0.112065                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     0.946752                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |       12164     98.49%     98.49% |          12      0.10%     98.59% |          13      0.11%     98.70% |          12      0.10%     98.79% |         141      1.14%     99.94% |           2      0.02%     99.95% |           1      0.01%     99.96% |           3      0.02%     99.98% |           1      0.01%     99.99% |           1      0.01%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total        12350                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples      1120196                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.075547                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.052551                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     0.289227                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |     1038987     92.75%     92.75% |       80438      7.18%     99.93% |         581      0.05%     99.98% |         103      0.01%     99.99% |          50      0.00%    100.00% |          17      0.00%    100.00% |           9      0.00%    100.00% |           6      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total      1120196                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples      1120257                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean     1.187874                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.010167                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev     5.106784                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |     1119815     99.96%     99.96% |         420      0.04%    100.00% |          18      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total      1120257                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples      1117553                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.000252                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.000046                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     0.166190                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |     1117551    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total      1117553                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples         2704                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean    78.731139                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean    64.825592                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev    69.046092                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |        2263     83.69%     83.69% |         419     15.50%     99.19% |          18      0.67%     99.85% |           0      0.00%     99.85% |           0      0.00%     99.85% |           0      0.00%     99.85% |           0      0.00%     99.85% |           0      0.00%     99.85% |           0      0.00%     99.85% |           4      0.15%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total         2704                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size            2                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket           19                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples         6669                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     0.129255                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     1.019647                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |        6560     98.37%     98.37% |           3      0.04%     98.41% |           1      0.01%     98.43% |           3      0.04%     98.47% |          98      1.47%     99.94% |           1      0.01%     99.96% |           1      0.01%     99.97% |           2      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total         6669                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size            2                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket           19                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples         5264                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.099164                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     0.885657                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |        5187     98.54%     98.54% |           9      0.17%     98.71% |          12      0.23%     98.94% |           9      0.17%     99.11% |          43      0.82%     99.92% |           1      0.02%     99.94% |           0      0.00%     99.94% |           1      0.02%     99.96% |           1      0.02%     99.98% |           1      0.02%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total         5264                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples          417                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |         417    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total          417                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch          441      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data          441      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch          441      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data          441      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load |        1011      0.44%      0.44% |      229941     99.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load::total       230952                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch |        1548      0.24%      0.24% |      656123     99.76%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch::total       657671                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store |        1507      0.65%      0.65% |      230127     99.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store::total       231634                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv |           9     75.00%     75.00% |           3     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv::total           12                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement |         352     17.68%     17.68% |        1639     82.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement::total         1991                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX |           4     80.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETX::total            5                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS |         397     99.25%     99.25% |           3      0.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Fwd_GETS::total          400                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive |          48      2.76%      2.76% |        1690     97.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive::total         1738                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1 |           3      0.75%      0.75% |         397     99.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.DataS_fromL1::total          400                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks |         303     54.69%     54.69% |         251     45.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks::total          554                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack |           3     25.00%     25.00% |           9     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack::total           12                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all |           3     25.00%     25.00% |           9     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all::total           12                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack |          92      5.39%      5.39% |        1615     94.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack::total         1707                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load |          50      2.34%      2.34% |        2089     97.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load::total         2139                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch |         256     57.79%     57.79% |         187     42.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch::total          443                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store |          45     42.06%     42.06% |          62     57.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store::total          107                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement::total            1                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load |           3      0.05%      0.05% |        5704     99.95%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load::total         5707                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch |        1292      0.20%      0.20% |      655936     99.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch::total       657228                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store |           3     25.00%     25.00% |           9     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store::total           12                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv |           9     75.00%     75.00% |           3     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv::total           12                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement |         260     91.87%     91.87% |          23      8.13%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement::total          283                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load |         154      0.61%      0.61% |       25087     99.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load::total        25241                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store |          15     65.22%     65.22% |           8     34.78%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store::total           23                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement |           1      0.06%      0.06% |        1603     99.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement::total         1604                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Fwd_GETS::total            9                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load |         802      0.41%      0.41% |      197061     99.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load::total       197863                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store |        1443      0.62%      0.62% |      230048     99.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store::total       231491                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement |          91     88.35%     88.35% |          12     11.65%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement::total          103                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX |           4     80.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETX::total            5                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS |         388     99.23%     99.23% |           3      0.77%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Fwd_GETS::total          391                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive |          48      2.76%      2.76% |        1690     97.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive::total         1738                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1 |           3      0.75%      0.75% |         397     99.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.DataS_fromL1::total          400                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks |         257     57.62%     57.62% |         189     42.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks::total          446                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks |          46     42.59%     42.59% |          62     57.41%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks::total          108                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack |           3     25.00%     25.00% |           9     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack::total           12                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all |           3     25.00%     25.00% |           9     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all::total           12                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack |          92      5.39%      5.39% |        1615     94.61%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack::total         1707                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR |          27      6.09%      6.09% |          27      6.09%     12.19% |          28      6.32%     18.51% |          32      7.22%     25.73% |          30      6.77%     32.51% |          31      7.00%     39.50% |          33      7.45%     46.95% |          24      5.42%     52.37% |          26      5.87%     58.24% |          26      5.87%     64.11% |          25      5.64%     69.75% |          25      5.64%     75.40% |          29      6.55%     81.94% |          26      5.87%     87.81% |          27      6.09%     93.91% |          27      6.09%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR::total          443                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS |         132      6.17%      6.17% |         138      6.45%     12.61% |         135      6.31%     18.92% |         132      6.17%     25.08% |         134      6.26%     31.34% |         136      6.35%     37.69% |         137      6.40%     44.09% |         132      6.17%     50.26% |         133      6.21%     56.47% |         134      6.26%     62.73% |         136      6.35%     69.08% |         130      6.07%     75.15% |         134      6.26%     81.41% |         130      6.07%     87.48% |         134      6.26%     93.74% |         134      6.26%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS::total         2141                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX |           6      5.56%      5.56% |           6      5.56%     11.11% |           7      6.48%     17.59% |           9      8.33%     25.93% |           8      7.41%     33.33% |          11     10.19%     43.52% |           7      6.48%     50.00% |           9      8.33%     58.33% |           8      7.41%     65.74% |           5      4.63%     70.37% |           5      4.63%     75.00% |           5      4.63%     79.63% |           6      5.56%     85.19% |           6      5.56%     90.74% |           6      5.56%     96.30% |           4      3.70%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX::total          108                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE |           1      8.33%      8.33% |           4     33.33%     41.67% |           1      8.33%     50.00% |           0      0.00%     50.00% |           1      8.33%     58.33% |           2     16.67%     75.00% |           1      8.33%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1      8.33%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE::total           12                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX |         100      5.86%      5.86% |         107      6.27%     12.13% |         107      6.27%     18.39% |         108      6.33%     24.72% |         109      6.39%     31.11% |         113      6.62%     37.73% |         112      6.56%     44.29% |         109      6.39%     50.67% |         108      6.33%     57.00% |         104      6.09%     63.09% |         108      6.33%     69.42% |         103      6.03%     75.45% |         107      6.27%     81.72% |         103      6.03%     87.76% |         107      6.27%     94.02% |         102      5.98%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX::total         1707                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data |          27      6.12%      6.12% |          28      6.35%     12.47% |          29      6.58%     19.05% |          32      7.26%     26.30% |          31      7.03%     33.33% |          34      7.71%     41.04% |          33      7.48%     48.53% |          25      5.67%     54.20% |          23      5.22%     59.41% |          25      5.67%     65.08% |          25      5.67%     70.75% |          22      4.99%     75.74% |          28      6.35%     82.09% |          25      5.67%     87.76% |          26      5.90%     93.65% |          28      6.35%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data::total          441                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data |          28      7.16%      7.16% |          32      8.18%     15.35% |          27      6.91%     22.25% |          24      6.14%     28.39% |          23      5.88%     34.27% |          21      5.37%     39.64% |          19      4.86%     44.50% |          22      5.63%     50.13% |          24      6.14%     56.27% |          27      6.91%     63.17% |          22      5.63%     68.80% |          24      6.14%     74.94% |          23      5.88%     80.82% |          23      5.88%     86.70% |          26      6.65%     93.35% |          26      6.65%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data::total          391                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     11.11%     11.11% |           1     11.11%     22.22% |           1     11.11%     33.33% |           1     11.11%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           1     11.11%     55.56% |           2     22.22%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean::total            9                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock |          28      7.00%      7.00% |          32      8.00%     15.00% |          28      7.00%     22.00% |          25      6.25%     28.25% |          24      6.00%     34.25% |          22      5.50%     39.75% |          19      4.75%     44.50% |          22      5.50%     50.00% |          24      6.00%     56.00% |          28      7.00%     63.00% |          24      6.00%     69.00% |          24      6.00%     75.00% |          23      5.75%     80.75% |          23      5.75%     86.50% |          27      6.75%     93.25% |          27      6.75%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Unblock::total          400                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock |         110      5.92%      5.92% |         116      6.24%     12.16% |         114      6.14%     18.30% |         116      6.24%     24.54% |         119      6.40%     30.95% |         127      6.84%     37.78% |         126      6.78%     44.56% |         119      6.40%     50.97% |         117      6.30%     57.27% |         110      5.92%     63.19% |         118      6.35%     69.54% |         111      5.97%     75.51% |         117      6.30%     81.81% |         113      6.08%     87.89% |         114      6.14%     94.03% |         111      5.97%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock::total         1858                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR |          23      6.78%      6.78% |          22      6.49%     13.27% |          23      6.78%     20.06% |          25      7.37%     27.43% |          23      6.78%     34.22% |          25      7.37%     41.59% |          24      7.08%     48.67% |          18      5.31%     53.98% |          17      5.01%     59.00% |          19      5.60%     64.60% |          19      5.60%     70.21% |          18      5.31%     75.52% |          21      6.19%     81.71% |          19      5.60%     87.32% |          21      6.19%     93.51% |          22      6.49%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR::total          339                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS |           0      0.00%      0.00% |           2     13.33%     13.33% |           0      0.00%     13.33% |           0      0.00%     13.33% |           1      6.67%     20.00% |           1      6.67%     26.67% |           3     20.00%     46.67% |           0      0.00%     46.67% |           0      0.00%     46.67% |           2     13.33%     60.00% |           2     13.33%     73.33% |           0      0.00%     73.33% |           2     13.33%     86.67% |           0      0.00%     86.67% |           0      0.00%     86.67% |           2     13.33%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS::total           15                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX |           4      4.60%      4.60% |           4      4.60%      9.20% |           6      6.90%     16.09% |           7      8.05%     24.14% |           7      8.05%     32.18% |           8      9.20%     41.38% |           6      6.90%     48.28% |           7      8.05%     56.32% |           6      6.90%     63.22% |           4      4.60%     67.82% |           4      4.60%     72.41% |           4      4.60%     77.01% |           5      5.75%     82.76% |           6      6.90%     89.66% |           5      5.75%     95.40% |           4      4.60%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX::total           87                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR |           4      3.92%      3.92% |           5      4.90%      8.82% |           5      4.90%     13.73% |           7      6.86%     20.59% |           7      6.86%     27.45% |           6      5.88%     33.33% |           8      7.84%     41.18% |           6      5.88%     47.06% |           9      8.82%     55.88% |           6      5.88%     61.76% |           6      5.88%     67.65% |           7      6.86%     74.51% |           8      7.84%     82.35% |           7      6.86%     89.22% |           6      5.88%     95.10% |           5      4.90%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR::total          102                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS |           1     33.33%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS::total            3                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE |           1      8.33%      8.33% |           4     33.33%     41.67% |           1      8.33%     50.00% |           0      0.00%     50.00% |           1      8.33%     58.33% |           2     16.67%     75.00% |           1      8.33%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1      8.33%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE::total           12                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS |         103      5.98%      5.98% |         104      6.04%     12.01% |         106      6.15%     18.17% |         107      6.21%     24.38% |         109      6.33%     30.70% |         113      6.56%     37.26% |         115      6.67%     43.93% |         110      6.38%     50.32% |         109      6.33%     56.65% |         103      5.98%     62.62% |         110      6.38%     69.01% |         106      6.15%     75.16% |         109      6.33%     81.49% |         107      6.21%     87.70% |         107      6.21%     93.91% |         105      6.09%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS::total         1723                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX |           2     12.50%     12.50% |           1      6.25%     18.75% |           1      6.25%     25.00% |           2     12.50%     37.50% |           1      6.25%     43.75% |           2     12.50%     56.25% |           1      6.25%     62.50% |           1      6.25%     68.75% |           1      6.25%     75.00% |           1      6.25%     81.25% |           1      6.25%     87.50% |           1      6.25%     93.75% |           0      0.00%     93.75% |           0      0.00%     93.75% |           1      6.25%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX::total           16                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS |          28      7.00%      7.00% |          32      8.00%     15.00% |          28      7.00%     22.00% |          25      6.25%     28.25% |          24      6.00%     34.25% |          22      5.50%     39.75% |          19      4.75%     44.50% |          22      5.50%     50.00% |          24      6.00%     56.00% |          28      7.00%     63.00% |          24      6.00%     69.00% |          24      6.00%     75.00% |          23      5.75%     80.75% |          23      5.75%     86.50% |          27      6.75%     93.25% |          27      6.75%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETS::total          400                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           0      0.00%     40.00% |           1     20.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_GETX::total            5                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX |         100      5.86%      5.86% |         107      6.27%     12.13% |         107      6.27%     18.39% |         108      6.33%     24.72% |         109      6.39%     31.11% |         113      6.62%     37.73% |         112      6.56%     44.29% |         109      6.39%     50.67% |         108      6.33%     57.00% |         104      6.09%     63.09% |         108      6.33%     69.42% |         103      6.03%     75.45% |         107      6.27%     81.72% |         103      6.03%     87.76% |         107      6.27%     94.02% |         102      5.98%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX::total         1707                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data |           0      0.00%      0.00% |           2     13.33%     13.33% |           0      0.00%     13.33% |           0      0.00%     13.33% |           1      6.67%     20.00% |           1      6.67%     26.67% |           3     20.00%     46.67% |           0      0.00%     46.67% |           0      0.00%     46.67% |           2     13.33%     60.00% |           2     13.33%     73.33% |           0      0.00%     73.33% |           2     13.33%     86.67% |           0      0.00%     86.67% |           0      0.00%     86.67% |           2     13.33%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data::total           15                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.L1_GET_INSTR::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data |          23      6.78%      6.78% |          22      6.49%     13.27% |          23      6.78%     20.06% |          25      7.37%     27.43% |          23      6.78%     34.22% |          25      7.37%     41.59% |          24      7.08%     48.67% |          18      5.31%     53.98% |          17      5.01%     59.00% |          19      5.60%     64.60% |          19      5.60%     70.21% |          18      5.31%     75.52% |          21      6.19%     81.71% |          19      5.60%     87.32% |          21      6.19%     93.51% |          22      6.49%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data::total          339                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data |           4      4.60%      4.60% |           4      4.60%      9.20% |           6      6.90%     16.09% |           7      8.05%     24.14% |           7      8.05%     32.18% |           8      9.20%     41.38% |           6      6.90%     48.28% |           7      8.05%     56.32% |           6      6.90%     63.22% |           4      4.60%     67.82% |           4      4.60%     72.41% |           4      4.60%     77.01% |           5      5.75%     82.76% |           6      6.90%     89.66% |           5      5.75%     95.40% |           4      4.60%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data::total           87                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock |           1      8.33%      8.33% |           4     33.33%     41.67% |           1      8.33%     50.00% |           0      0.00%     50.00% |           1      8.33%     58.33% |           2     16.67%     75.00% |           1      8.33%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1      8.33%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           12                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock |         109      5.90%      5.90% |         112      6.07%     11.97% |         113      6.12%     18.09% |         116      6.28%     24.38% |         118      6.39%     30.77% |         125      6.77%     37.54% |         125      6.77%     44.31% |         119      6.45%     50.76% |         117      6.34%     57.10% |         110      5.96%     63.06% |         117      6.34%     69.39% |         111      6.01%     75.41% |         117      6.34%     81.74% |         113      6.12%     87.87% |         113      6.12%     93.99% |         111      6.01%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         1846                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data |          28      7.20%      7.20% |          30      7.71%     14.91% |          27      6.94%     21.85% |          24      6.17%     28.02% |          23      5.91%     33.93% |          21      5.40%     39.33% |          19      4.88%     44.22% |          22      5.66%     49.87% |          24      6.17%     56.04% |          27      6.94%     62.98% |          22      5.66%     68.64% |          24      6.17%     74.81% |          23      5.91%     80.72% |          23      5.91%     86.63% |          26      6.68%     93.32% |          26      6.68%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data::total          389                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     11.11%     11.11% |           1     11.11%     22.22% |           1     11.11%     33.33% |           1     11.11%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           0      0.00%     44.44% |           1     11.11%     55.56% |           2     22.22%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.WB_Data_clean::total            9                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IIB.Unblock::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_IB.WB_Data::total            2                       (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock |          28      7.04%      7.04% |          30      7.54%     14.57% |          28      7.04%     21.61% |          25      6.28%     27.89% |          24      6.03%     33.92% |          22      5.53%     39.45% |          19      4.77%     44.22% |          22      5.53%     49.75% |          24      6.03%     55.78% |          28      7.04%     62.81% |          24      6.03%     68.84% |          24      6.03%     74.87% |          23      5.78%     80.65% |          23      5.78%     86.43% |          27      6.78%     93.22% |          27      6.78%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_SB.Unblock::total          398                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples       230952                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     1.510431                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.037564                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev     5.561065                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |      228915     99.12%     99.12% |        2018      0.87%     99.99% |           4      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           2      0.00%     99.99% |           3      0.00%    100.00% |           6      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total       230952                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples       228811                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |      228811    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total       228811                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples         2141                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean    56.060719                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean    53.402971                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev    18.235250                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |         104      4.86%      4.86% |        2018     94.26%     99.11% |           4      0.19%     99.30% |           0      0.00%     99.30% |           0      0.00%     99.30% |           2      0.09%     99.39% |           3      0.14%     99.53% |           6      0.28%     99.81% |           4      0.19%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total         2141                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples       165978                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     1.107647                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.003443                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev     4.547757                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |      165872     99.94%     99.94% |          20      0.01%     99.95% |           1      0.00%     99.95% |           0      0.00%     99.95% |           3      0.00%     99.95% |          23      0.01%     99.96% |          51      0.03%    100.00% |           3      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total       165978                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples       165874                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.001688                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.000302                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     0.431355                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |      165872    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total       165874                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples          104                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   170.105769                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean   148.944795                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev    64.593414                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |           0      0.00%      0.00% |          19     18.27%     18.27% |           1      0.96%     19.23% |           0      0.00%     19.23% |           3      2.88%     22.12% |          22     21.15%     43.27% |          51     49.04%     92.31% |           3      2.88%     95.19% |           5      4.81%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total          104                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples       657671                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     1.111820                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.003317                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev     5.300192                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |      657332     99.95%     99.95% |         326      0.05%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           4      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total       657671                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples       657228                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      657228    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total       657228                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples          443                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean   167.006772                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean   136.541151                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev   119.152408                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |         104     23.48%     23.48% |         326     73.59%     97.07% |           9      2.03%     99.10% |           0      0.00%     99.10% |           0      0.00%     99.10% |           0      0.00%     99.10% |           0      0.00%     99.10% |           0      0.00%     99.10% |           0      0.00%     99.10% |           4      0.90%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total          443                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples           34                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean    18.294118                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.832789                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    53.044024                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |          30     88.24%     88.24% |           1      2.94%     91.18% |           0      0.00%     91.18% |           0      0.00%     91.18% |           0      0.00%     91.18% |           2      5.88%     97.06% |           1      2.94%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total           34                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples           30                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.066667                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.047294                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.253708                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |          28     93.33%     93.33% |           2      6.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total           30                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           32                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          319                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples            4                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   147.500000                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   121.882199                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    75.650512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     50.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total            4                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size            8                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket           79                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        32811                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     1.017860                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.001403                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev     0.976991                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |       32799     99.96%     99.96% |           1      0.00%     99.97% |           0      0.00%     99.97% |           0      0.00%     99.97% |           3      0.01%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           8      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total        32811                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples        32799                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       32799    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total        32799                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            8                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket           79                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           12                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    49.833333                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    46.280679                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    15.700801                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           1      8.33%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           3     25.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           8     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           12                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        32811                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       32811    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total        32811                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        32811                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       32811    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        32811                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_msg_count          441                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.000170                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_msg_count          441                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.000170                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_avg_stall_time     0.755102                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_msg_count          441                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.000170                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_msg_count          441                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.000251                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.fullyBusyCycles           18                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::samples          862                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::mean     0.153132                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::stdev     1.096815                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::0-1          840     97.45%     97.45% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::2-3            4      0.46%     97.91% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::4-5            5      0.58%     98.49% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::6-7            6      0.70%     99.19% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::8-9            5      0.58%     99.77% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::10-11            1      0.12%     99.88% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::18-19            1      0.12%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.delayHistogram::total          862                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_hits         2417                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_misses          101                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Dcache.m_demand_accesses         2518                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_hits         1292                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_misses          256                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.L1Icache.m_demand_accesses         1548                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_msg_count         4066                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_buf_msgs     0.001564                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_stall_time          666                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.mandatoryQueue.m_avg_stall_time     0.163797                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.l1_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_msg_count          449                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestFromL1Cache.m_buf_msgs     0.000345                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_msg_count          410                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.requestToL1Cache.m_buf_msgs     0.000158                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_msg_count          807                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseFromL1Cache.m_buf_msgs     0.000620                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_msg_count          452                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.responseToL1Cache.m_buf_msgs     0.000174                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_msg_count          100                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers0.unblockFromL1Cache.m_buf_msgs     0.000038                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.fullyBusyCycles            2                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::samples         3978                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::mean     0.037707                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::stdev     0.548925                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::0-1         3953     99.37%     99.37% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::2-3            5      0.13%     99.50% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::4-5            7      0.18%     99.67% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::6-7            3      0.08%     99.75% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::8-9            8      0.20%     99.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::14-15            1      0.03%     99.97% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::16-17            1      0.03%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.delayHistogram::total         3978                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_hits       457908                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_misses         2160                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Dcache.m_demand_accesses       460068                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_hits       655936                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_misses          187                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.L1Icache.m_demand_accesses       656123                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_msg_count      1116191                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.mandatoryQueue.m_buf_msgs     0.429042                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_msg_count         3962                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestFromL1Cache.m_buf_msgs     0.003046                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_msg_count            7                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.requestToL1Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_msg_count           10                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseFromL1Cache.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_msg_count         3971                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.responseToL1Cache.m_buf_msgs     0.001526                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_msg_count         2158                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l1_controllers1.unblockFromL1Cache.m_buf_msgs     0.000829                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.L1Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.L1Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.L1Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.L1Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.L1Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.L1Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.L1Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers16.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.L1Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.L1Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.L1Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.L1Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.L1Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.L1Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.L1Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Dcache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.L1Icache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::samples          459                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::mean     0.522876                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::stdev     1.979430                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::0-1          429     93.46%     93.46% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::8-9           30      6.54%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.delayHistogram::total          459                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_msg_count           27                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.DirRequestFromL2Cache.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_msg_count           29                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestFromL2Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_msg_count          266                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.L1RequestToL2Cache.m_buf_msgs     0.000102                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_hits          111                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_misses           55                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.L2cache.m_demand_accesses          166                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_msg_count          238                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.responseFromL2Cache.m_buf_msgs     0.000134                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_msg_count           55                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.responseToL2Cache.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_msg_count          138                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers0.unblockToL2Cache.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::samples          490                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::mean     0.159184                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::stdev     1.199509                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::0-1          481     98.16%     98.16% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::6-7            1      0.20%     98.37% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::8-9            6      1.22%     99.59% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::10-11            1      0.20%     99.80% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::14-15            1      0.20%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.delayHistogram::total          490                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_msg_count           28                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.DirRequestFromL2Cache.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_msg_count           37                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestFromL2Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_msg_count          282                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.L1RequestToL2Cache.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_hits          114                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_misses           61                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.L2cache.m_demand_accesses          175                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_msg_count          249                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.responseFromL2Cache.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_msg_count           60                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.responseToL2Cache.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_msg_count          148                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers1.unblockToL2Cache.m_buf_msgs     0.000057                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::samples          466                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::mean     0.137339                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::stdev     1.040275                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::0-1          458     98.28%     98.28% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::8-9            8      1.72%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.delayHistogram::total          466                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.DirRequestFromL2Cache.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.DirRequestFromL2Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestFromL2Cache.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestFromL2Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_msg_count          275                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.L1RequestToL2Cache.m_buf_msgs     0.000106                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.L2cache.m_demand_hits          118                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.L2cache.m_demand_misses           49                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.L2cache.m_demand_accesses          167                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers10.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers10.responseFromL2Cache.m_msg_count          251                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.responseFromL2Cache.m_buf_msgs     0.000141                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.responseToL2Cache.m_msg_count           49                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.responseToL2Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers10.unblockToL2Cache.m_msg_count          142                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers10.unblockToL2Cache.m_buf_msgs     0.000055                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::samples          444                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::mean     0.072072                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::stdev     0.756751                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::0-1          440     99.10%     99.10% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::8-9            4      0.90%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.delayHistogram::total          444                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.DirRequestFromL2Cache.m_msg_count           22                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.DirRequestFromL2Cache.m_buf_msgs     0.000017                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestFromL2Cache.m_msg_count           24                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestFromL2Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestToL2Cache.m_msg_count          263                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.L1RequestToL2Cache.m_buf_msgs     0.000101                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.L2cache.m_demand_hits          114                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.L2cache.m_demand_misses           46                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.L2cache.m_demand_accesses          160                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers11.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers11.responseFromL2Cache.m_msg_count          239                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.responseFromL2Cache.m_buf_msgs     0.000136                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.responseToL2Cache.m_msg_count           46                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.responseToL2Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers11.unblockToL2Cache.m_msg_count          135                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers11.unblockToL2Cache.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::samples          467                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::mean     0.119914                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::stdev     0.973120                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::0-1          460     98.50%     98.50% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::8-9            7      1.50%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.delayHistogram::total          467                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.DirRequestFromL2Cache.m_msg_count           28                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.DirRequestFromL2Cache.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestFromL2Cache.m_msg_count           24                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestFromL2Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestToL2Cache.m_msg_count          276                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.L1RequestToL2Cache.m_buf_msgs     0.000106                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.L2cache.m_demand_hits          117                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.L2cache.m_demand_misses           52                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.L2cache.m_demand_accesses          169                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers12.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers12.responseFromL2Cache.m_msg_count          252                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.responseFromL2Cache.m_buf_msgs     0.000142                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.responseToL2Cache.m_msg_count           51                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.responseToL2Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers12.unblockToL2Cache.m_msg_count          140                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers12.unblockToL2Cache.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::samples          449                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::mean     0.071269                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::stdev     0.752554                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::0-1          445     99.11%     99.11% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::8-9            4      0.89%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.delayHistogram::total          449                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.DirRequestFromL2Cache.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.DirRequestFromL2Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestFromL2Cache.m_msg_count           23                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestFromL2Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestToL2Cache.m_msg_count          265                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.L1RequestToL2Cache.m_buf_msgs     0.000102                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.L2cache.m_demand_hits          114                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.L2cache.m_demand_misses           48                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.L2cache.m_demand_accesses          162                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers13.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers13.responseFromL2Cache.m_msg_count          242                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.responseFromL2Cache.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.responseToL2Cache.m_msg_count           48                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.responseToL2Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers13.unblockToL2Cache.m_msg_count          136                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers13.unblockToL2Cache.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::samples          469                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::mean     0.102345                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::stdev     0.900009                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::0-1          463     98.72%     98.72% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::8-9            6      1.28%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.delayHistogram::total          469                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.DirRequestFromL2Cache.m_msg_count           26                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.DirRequestFromL2Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestFromL2Cache.m_msg_count           28                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestFromL2Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestToL2Cache.m_msg_count          275                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.L1RequestToL2Cache.m_buf_msgs     0.000106                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.L2cache.m_demand_hits          115                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.L2cache.m_demand_misses           53                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.L2cache.m_demand_accesses          168                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers14.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers14.responseFromL2Cache.m_msg_count          248                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.responseFromL2Cache.m_buf_msgs     0.000139                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.responseToL2Cache.m_msg_count           53                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.responseToL2Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers14.unblockToL2Cache.m_msg_count          141                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers14.unblockToL2Cache.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::samples          460                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::mean     0.065217                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::stdev     0.701762                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::0-1          456     99.13%     99.13% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::6-7            1      0.22%     99.35% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::8-9            3      0.65%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.delayHistogram::total          460                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.DirRequestFromL2Cache.m_msg_count           28                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.DirRequestFromL2Cache.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestFromL2Cache.m_msg_count           27                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestFromL2Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestToL2Cache.m_msg_count          267                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.L1RequestToL2Cache.m_buf_msgs     0.000103                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.L2cache.m_demand_hits          110                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.L2cache.m_demand_misses           55                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.L2cache.m_demand_accesses          165                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers15.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers15.responseFromL2Cache.m_msg_count          240                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.responseFromL2Cache.m_buf_msgs     0.000135                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.responseToL2Cache.m_msg_count           55                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.responseToL2Cache.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers15.unblockToL2Cache.m_msg_count          138                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers15.unblockToL2Cache.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::samples          477                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::mean     0.125786                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::stdev     1.069490                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::0-1          470     98.53%     98.53% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::6-7            1      0.21%     98.74% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::8-9            5      1.05%     99.79% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::14-15            1      0.21%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.delayHistogram::total          477                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.DirRequestFromL2Cache.m_msg_count           29                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.DirRequestFromL2Cache.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestFromL2Cache.m_msg_count           29                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestFromL2Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestToL2Cache.m_msg_count          278                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.L1RequestToL2Cache.m_buf_msgs     0.000107                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_hits          114                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_misses           57                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.L2cache.m_demand_accesses          171                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers2.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers2.responseFromL2Cache.m_msg_count          250                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.responseFromL2Cache.m_buf_msgs     0.000140                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.responseToL2Cache.m_msg_count           57                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.responseToL2Cache.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers2.unblockToL2Cache.m_msg_count          142                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers2.unblockToL2Cache.m_buf_msgs     0.000055                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::samples          479                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::mean     0.116910                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::stdev     0.961011                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::0-1          472     98.54%     98.54% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::8-9            7      1.46%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.delayHistogram::total          479                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.DirRequestFromL2Cache.m_msg_count           32                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.DirRequestFromL2Cache.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestFromL2Cache.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestFromL2Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestToL2Cache.m_msg_count          281                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.L1RequestToL2Cache.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_hits          116                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_misses           57                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.L2cache.m_demand_accesses          173                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers3.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers3.responseFromL2Cache.m_msg_count          256                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.responseFromL2Cache.m_buf_msgs     0.000143                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.responseToL2Cache.m_msg_count           57                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.responseToL2Cache.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers3.unblockToL2Cache.m_msg_count          141                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers3.unblockToL2Cache.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::samples          480                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::mean     0.116667                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::stdev     0.960022                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::0-1          473     98.54%     98.54% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::8-9            7      1.46%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.delayHistogram::total          480                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.DirRequestFromL2Cache.m_msg_count           31                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.DirRequestFromL2Cache.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestFromL2Cache.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestFromL2Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestToL2Cache.m_msg_count          282                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.L1RequestToL2Cache.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_hits          118                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_misses           55                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.L2cache.m_demand_accesses          173                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers4.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers4.responseFromL2Cache.m_msg_count          258                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.responseFromL2Cache.m_buf_msgs     0.000144                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.responseToL2Cache.m_msg_count           55                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.responseToL2Cache.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers4.unblockToL2Cache.m_msg_count          143                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers4.unblockToL2Cache.m_buf_msgs     0.000055                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::samples          498                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::mean     0.164659                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::stdev     1.126325                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::0-1          487     97.79%     97.79% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::2-3            1      0.20%     97.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::8-9           10      2.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.delayHistogram::total          498                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.DirRequestFromL2Cache.m_msg_count           34                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.DirRequestFromL2Cache.m_buf_msgs     0.000026                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestFromL2Cache.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestFromL2Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestToL2Cache.m_msg_count          293                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.L1RequestToL2Cache.m_buf_msgs     0.000113                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_hits          123                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_misses           57                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.L2cache.m_demand_accesses          180                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers5.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers5.responseFromL2Cache.m_msg_count          270                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.responseFromL2Cache.m_buf_msgs     0.000150                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.responseToL2Cache.m_msg_count           56                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.responseToL2Cache.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers5.unblockToL2Cache.m_msg_count          149                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers5.unblockToL2Cache.m_buf_msgs     0.000057                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::samples          487                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::mean     0.164271                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::stdev     1.135708                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::0-1          477     97.95%     97.95% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::8-9           10      2.05%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.delayHistogram::total          487                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.DirRequestFromL2Cache.m_msg_count           33                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.DirRequestFromL2Cache.m_buf_msgs     0.000025                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestFromL2Cache.m_msg_count           20                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestFromL2Cache.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestToL2Cache.m_msg_count          290                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.L1RequestToL2Cache.m_buf_msgs     0.000111                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_hits          125                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_misses           53                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.L2cache.m_demand_accesses          178                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers6.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers6.responseFromL2Cache.m_msg_count          270                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.responseFromL2Cache.m_buf_msgs     0.000151                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.responseToL2Cache.m_msg_count           52                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.responseToL2Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers6.unblockToL2Cache.m_msg_count          145                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers6.unblockToL2Cache.m_buf_msgs     0.000056                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::samples          462                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::mean     0.173160                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::stdev     1.194844                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::0-1          452     97.84%     97.84% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::4-5            1      0.22%     98.05% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::8-9            8      1.73%     99.78% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::12-13            1      0.22%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.delayHistogram::total          462                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.DirRequestFromL2Cache.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.DirRequestFromL2Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestFromL2Cache.m_msg_count           23                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestFromL2Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestToL2Cache.m_msg_count          274                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.L1RequestToL2Cache.m_buf_msgs     0.000105                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_hits          117                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_misses           48                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.L2cache.m_demand_accesses          165                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers7.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers7.responseFromL2Cache.m_msg_count          251                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.responseFromL2Cache.m_buf_msgs     0.000141                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.responseToL2Cache.m_msg_count           47                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.responseToL2Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers7.unblockToL2Cache.m_msg_count          141                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers7.unblockToL2Cache.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::samples          463                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::mean     0.164147                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::stdev     1.112235                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::0-1          452     97.62%     97.62% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::2-3            2      0.43%     98.06% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::8-9            9      1.94%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.delayHistogram::total          463                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.DirRequestFromL2Cache.m_msg_count           23                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.DirRequestFromL2Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestFromL2Cache.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestFromL2Cache.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestToL2Cache.m_msg_count          275                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.L1RequestToL2Cache.m_buf_msgs     0.000106                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.L2cache.m_demand_hits          119                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.L2cache.m_demand_misses           48                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.L2cache.m_demand_accesses          167                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers8.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers8.responseFromL2Cache.m_msg_count          250                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.responseFromL2Cache.m_buf_msgs     0.000142                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.responseToL2Cache.m_msg_count           47                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.responseToL2Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers8.unblockToL2Cache.m_msg_count          141                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers8.unblockToL2Cache.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::samples          460                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::mean     0.069565                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::stdev     0.743562                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::0-1          456     99.13%     99.13% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::8-9            4      0.87%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.delayHistogram::total          460                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.DirRequestFromL2Cache.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.DirRequestFromL2Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestFromL2Cache.m_msg_count           28                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestFromL2Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestToL2Cache.m_msg_count          269                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.L1RequestToL2Cache.m_buf_msgs     0.000103                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.L2cache.m_demand_hits          111                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.L2cache.m_demand_misses           54                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.L2cache.m_demand_accesses          165                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers9.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers9.responseFromL2Cache.m_msg_count          240                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.responseFromL2Cache.m_buf_msgs     0.000135                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.responseToL2Cache.m_msg_count           53                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.responseToL2Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.l2_controllers9.unblockToL2Cache.m_msg_count          138                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.l2_controllers9.unblockToL2Cache.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.msg_count.Control        25738                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control       205904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control          844                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control         6752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data        26155                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data      1883160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control        24502                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control       196016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data         4078                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data       293616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control         6564                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control        52512                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers0.m_msg_count         3962                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers0.m_buf_msgs     0.001523                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers1.m_msg_count           10                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers1.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers2.m_msg_count         2158                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_l2_link0.buffers2.m_buf_msgs     0.000829                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.percent_links_utilized     0.278330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Control::0         2347                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Control::0        18776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Request_Control::2            7                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Request_Control::2           56                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Data::1         2345                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Data::1       168840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Control::1         1636                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Response_Control::2         2158                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Control::1        13088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Response_Control::2        17264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_count.Writeback_Control::0         1603                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.msg_bytes.Writeback_Control::0        12824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers1.m_msg_count         3971                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers1.m_buf_msgs     0.001179                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers2.m_msg_count            7                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers2.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_msg_count         3962                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_buf_msgs     0.001191                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_stall_time        16983                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers5.m_avg_stall_time     4.286471                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_msg_count           10                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_stall_time         3996                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers6.m_avg_stall_time   399.600000                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7.m_msg_count         2158                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.port_buffers7.m_buf_msgs     0.000641                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l1_switch_0.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.acc_link_utilization        11341                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.link_utilization     0.435926                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_count         3978                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_bytes       181456                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_data_msg_bytes       149632                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.total_bw_sat_cy         9352                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_bandwidth         0.20                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Request_Control::2            7                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Request_Control::2           56                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Response_Data::1         2338                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Response_Data::1       168336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_count.Response_Control::1         1633                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle00.msg_bytes.Response_Control::1        13064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.acc_link_utilization         3141                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.link_utilization     0.120734                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_count         6130                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_bytes        50256                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_data_msg_bytes         1216                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_msg_wait_time        20979                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.total_bw_sat_cy           78                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_msg_wait_time     3.422349                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_bandwidth         0.05                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Control::0         2347                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Control::0        18776                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Data::1            7                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Data::1          504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Control::1            3                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Response_Control::2         2158                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Control::1           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Response_Control::2        17264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Writeback_Data::0           12                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Writeback_Data::0          864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_count.Writeback_Control::0         1603                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_0.throttle01.msg_bytes.Writeback_Control::0        12824                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_1.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_1.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_10.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_10.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_11.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_11.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_12.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_12.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_13.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_13.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_14.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_14.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_15.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_15.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_2.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_2.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_3.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_3.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_4.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_4.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_5.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_5.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_6.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_7.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_8.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_8.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l1_switch_9.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l1_switch_9.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers1.m_msg_count         3971                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers1.m_buf_msgs     0.001526                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers2.m_msg_count            7                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_l1_link0.buffers2.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.percent_links_utilized     0.228149                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Control::0         2844                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Control::0        22752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Request_Control::2           34                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Request_Control::2          272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Data::1         2867                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Data::1       206424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Control::1         1773                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Response_Control::2         2328                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Control::1        14184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Response_Control::2        18624                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_count.Writeback_Control::0         1616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.msg_bytes.Writeback_Control::0        12928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_msg_count          629                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers0.m_buf_msgs     0.000187                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers1.m_msg_count          277                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers1.m_buf_msgs     0.000082                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11.m_msg_count         3971                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers11.m_buf_msgs     0.001179                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12.m_msg_count            7                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers12.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers2.m_msg_count          305                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers2.m_buf_msgs     0.000091                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_msg_count         3966                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers5.m_buf_msgs     0.001178                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_msg_count          392                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers6.m_buf_msgs     0.000116                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers7.m_msg_count         2050                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.port_buffers7.m_buf_msgs     0.000609                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_0.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.acc_link_utilization  2209.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.link_utilization     0.084929                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_count         1211                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_bytes        35352                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_data_msg_bytes        25664                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.total_bw_sat_cy         1604                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Control::0          394                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Control::0         3152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Response_Data::1          277                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Response_Data::1        19944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Response_Control::2          305                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Response_Control::2         2440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Writeback_Data::0          124                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Writeback_Data::0         8928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_count.Writeback_Control::0          111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle00.msg_bytes.Writeback_Control::0          888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.acc_link_utilization         4256                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.link_utilization     0.163592                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_count         6408                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_bytes        68096                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_data_msg_bytes        16832                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.total_bw_sat_cy         1052                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_bandwidth         0.07                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Control::0         2450                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Control::0        19600                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Request_Control::2           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Request_Control::2          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Data::1          252                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Data::1        18144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Control::1          140                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Response_Control::2         2023                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Control::1         1120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Response_Control::2        16184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Writeback_Data::0           11                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Writeback_Data::0          792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_count.Writeback_Control::0         1505                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle01.msg_bytes.Writeback_Control::0        12040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.acc_link_utilization        11341                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.link_utilization     0.435926                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_count         3978                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_bytes       181456                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_data_msg_bytes       149632                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.total_bw_sat_cy         9352                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_bandwidth         0.20                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Request_Control::2            7                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Request_Control::2           56                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Response_Data::1         2338                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Response_Data::1       168336                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_count.Response_Control::1         1633                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_0.throttle02.msg_bytes.Response_Control::1        13064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.percent_links_utilized     0.052449                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Control::0          646                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Control::0         5168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Request_Control::2           37                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Request_Control::2          296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Data::1          641                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Data::1        46152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Control::1          234                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Response_Control::2          303                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Control::1         1872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Response_Control::2         2424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Writeback_Data::0          121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Writeback_Data::0         8712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_count.Writeback_Control::0          109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.msg_bytes.Writeback_Control::0          872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers0.m_msg_count          627                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers0.m_buf_msgs     0.000186                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers1.m_msg_count          281                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers1.m_buf_msgs     0.000083                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers2.m_msg_count          303                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers2.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_msg_count          249                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers5.m_buf_msgs     0.000074                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_msg_count          594                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_buf_msgs     0.000178                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_stall_time         1332                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers6.m_avg_stall_time     2.242424                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers7.m_msg_count           37                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.port_buffers7.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_1.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.acc_link_utilization  2213.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.link_utilization     0.085083                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_count         1211                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_bytes        35416                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_data_msg_bytes        25728                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.total_bw_sat_cy         1608                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Control::0          397                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Control::0         3176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Response_Data::1          281                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Response_Data::1        20232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Response_Control::2          303                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Response_Control::2         2424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Writeback_Data::0          121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Writeback_Data::0         8712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_count.Writeback_Control::0          109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle00.msg_bytes.Writeback_Control::0          872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.acc_link_utilization         1880                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.link_utilization     0.072263                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_count          880                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_bytes        30080                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_data_msg_bytes        23040                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_msg_wait_time         1332                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.total_bw_sat_cy         1440                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_msg_wait_time     1.513636                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.avg_useful_bandwidth         0.02                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Control::0          249                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Control::0         1992                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Request_Control::2           37                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Request_Control::2          296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Data::1          360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Data::1        25920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_count.Response_Control::1          234                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle01.msg_bytes.Response_Control::1         1872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_1.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.percent_links_utilized     0.054140                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Control::0          660                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Control::0         5280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Request_Control::2           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Request_Control::2          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Response_Data::1          659                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Response_Data::1        47448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Response_Control::1          241                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Response_Control::2          306                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Response_Control::1         1928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Response_Control::2         2448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Writeback_Data::0          131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Writeback_Data::0         9432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_count.Writeback_Control::0          109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.msg_bytes.Writeback_Control::0          872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers0.m_msg_count          642                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers0.m_buf_msgs     0.000191                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers1.m_msg_count          282                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers1.m_buf_msgs     0.000084                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers2.m_msg_count          306                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers2.m_buf_msgs     0.000091                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers5.m_msg_count          258                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers5.m_buf_msgs     0.000077                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers6.m_msg_count          618                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers6.m_buf_msgs     0.000183                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers7.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.port_buffers7.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_10.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.acc_link_utilization         2267                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.link_utilization     0.087139                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_msg_count         1230                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_msg_bytes        36272                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_data_msg_bytes        26432                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.total_bw_sat_cy         1652                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Control::0          402                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Control::0         3216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Response_Data::1          282                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Response_Data::1        20304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Response_Control::2          306                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Response_Control::2         2448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Writeback_Data::0          131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Writeback_Data::0         9432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_count.Writeback_Control::0          109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle00.msg_bytes.Writeback_Control::0          872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.acc_link_utilization  1958.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.link_utilization     0.075281                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_msg_count          901                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_msg_bytes        31336                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_data_msg_bytes        24128                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.total_bw_sat_cy         1508                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Control::0          258                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Control::0         2064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Request_Control::2           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Request_Control::2          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Response_Data::1          377                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Response_Data::1        27144                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_count.Response_Control::1          241                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle01.msg_bytes.Response_Control::1         1928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_10.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.percent_links_utilized     0.053922                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Control::0          658                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Control::0         5264                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Request_Control::2           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Request_Control::2          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Response_Data::1          658                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Response_Data::1        47376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Response_Control::1          239                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Response_Control::2          303                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Response_Control::1         1912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Response_Control::2         2424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Writeback_Data::0          129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Writeback_Data::0         9288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_count.Writeback_Control::0          110                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.msg_bytes.Writeback_Control::0          880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers0.m_msg_count          642                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers0.m_buf_msgs     0.000191                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers1.m_msg_count          279                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers1.m_buf_msgs     0.000083                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers2.m_msg_count          303                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers2.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers5.m_msg_count          255                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers5.m_buf_msgs     0.000076                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_msg_count          618                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_buf_msgs     0.000184                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_stall_time          333                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers6.m_avg_stall_time     0.538835                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers7.m_msg_count           24                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.port_buffers7.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_11.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.acc_link_utilization         2244                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.link_utilization     0.086255                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_msg_count         1224                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_msg_bytes        35904                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_data_msg_bytes        26112                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.total_bw_sat_cy         1632                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Control::0          403                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Control::0         3224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Response_Data::1          279                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Response_Data::1        20088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Response_Control::2          303                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Response_Control::2         2424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Writeback_Data::0          129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Writeback_Data::0         9288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_count.Writeback_Control::0          110                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle00.msg_bytes.Writeback_Control::0          880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.acc_link_utilization  1964.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.link_utilization     0.075511                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_msg_count          897                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_msg_bytes        31432                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_data_msg_bytes        24256                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_msg_wait_time          333                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.total_bw_sat_cy         1516                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.avg_msg_wait_time     0.371237                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Control::0          255                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Control::0         2040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Request_Control::2           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Request_Control::2          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Response_Data::1          379                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Response_Data::1        27288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_count.Response_Control::1          239                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle01.msg_bytes.Response_Control::1         1912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_11.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.percent_links_utilized     0.055703                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Control::0          692                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Control::0         5536                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Request_Control::2           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Request_Control::2          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Response_Data::1          691                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Response_Data::1        49752                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Response_Control::1          237                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Response_Control::2          302                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Response_Control::1         1896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Response_Control::2         2416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Writeback_Data::0          123                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Writeback_Data::0         8856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_count.Writeback_Control::0          114                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.msg_bytes.Writeback_Control::0          912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers0.m_msg_count          659                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers0.m_buf_msgs     0.000196                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers1.m_msg_count          293                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers1.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers2.m_msg_count          302                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers2.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers5.m_msg_count          270                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers5.m_buf_msgs     0.000080                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers6.m_msg_count          635                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers6.m_buf_msgs     0.000189                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers7.m_msg_count           24                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.port_buffers7.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_12.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.acc_link_utilization         2291                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.link_utilization     0.088061                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_msg_count         1254                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_msg_bytes        36656                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_data_msg_bytes        26624                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.total_bw_sat_cy         1664                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Control::0          422                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Control::0         3376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Response_Data::1          293                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Response_Data::1        21096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Response_Control::2          302                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Response_Control::2         2416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Writeback_Data::0          123                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Writeback_Data::0         8856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_count.Writeback_Control::0          114                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle00.msg_bytes.Writeback_Control::0          912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.acc_link_utilization  2056.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.link_utilization     0.079048                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_msg_count          929                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_msg_bytes        32904                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_data_msg_bytes        25472                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.total_bw_sat_cy         1592                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Control::0          270                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Control::0         2160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Request_Control::2           24                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Request_Control::2          192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Response_Data::1          398                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Response_Data::1        28656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_count.Response_Control::1          237                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle01.msg_bytes.Response_Control::1         1896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_12.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.percent_links_utilized     0.054454                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Control::0          674                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Control::0         5392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Request_Control::2           23                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Request_Control::2          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Response_Data::1          674                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Response_Data::1        48528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Response_Control::1          232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Response_Control::2          297                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Response_Control::1         1856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Response_Control::2         2376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Writeback_Data::0          122                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Writeback_Data::0         8784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_count.Writeback_Control::0          110                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.msg_bytes.Writeback_Control::0          880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers0.m_msg_count          641                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers0.m_buf_msgs     0.000190                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers1.m_msg_count          288                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers1.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers2.m_msg_count          297                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers2.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers5.m_msg_count          265                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers5.m_buf_msgs     0.000079                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers6.m_msg_count          618                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers6.m_buf_msgs     0.000183                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers7.m_msg_count           23                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.port_buffers7.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_13.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.acc_link_utilization         2253                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.link_utilization     0.086601                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_msg_count         1226                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_msg_bytes        36048                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_data_msg_bytes        26240                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.total_bw_sat_cy         1640                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Control::0          409                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Control::0         3272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Response_Data::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Response_Data::1        20736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Response_Control::2          297                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Response_Control::2         2376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Writeback_Data::0          122                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Writeback_Data::0         8784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_count.Writeback_Control::0          110                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle00.msg_bytes.Writeback_Control::0          880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.acc_link_utilization         1997                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.link_utilization     0.076761                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_msg_count          906                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_msg_bytes        31952                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_data_msg_bytes        24704                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.total_bw_sat_cy         1544                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Control::0          265                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Control::0         2120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Request_Control::2           23                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Request_Control::2          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Response_Data::1          386                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Response_Data::1        27792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_count.Response_Control::1          232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle01.msg_bytes.Response_Control::1         1856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_13.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.percent_links_utilized     0.054627                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Control::0          675                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Control::0         5400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Request_Control::2           28                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Request_Control::2          224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Response_Data::1          674                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Response_Data::1        48528                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Response_Control::1          234                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Response_Control::2          299                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Response_Control::1         1872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Response_Control::2         2392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Writeback_Data::0          124                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Writeback_Data::0         8928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_count.Writeback_Control::0          109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.msg_bytes.Writeback_Control::0          872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers0.m_msg_count          643                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers0.m_buf_msgs     0.000191                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers1.m_msg_count          292                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers1.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers2.m_msg_count          299                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers2.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers5.m_msg_count          265                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers5.m_buf_msgs     0.000079                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers6.m_msg_count          616                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers6.m_buf_msgs     0.000183                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers7.m_msg_count           28                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.port_buffers7.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_14.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.acc_link_utilization         2281                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.link_utilization     0.087677                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_msg_count         1234                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_msg_bytes        36496                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_data_msg_bytes        26624                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.total_bw_sat_cy         1664                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Control::0          410                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Control::0         3280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Response_Data::1          292                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Response_Data::1        21024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Response_Control::2          299                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Response_Control::2         2392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Writeback_Data::0          124                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Writeback_Data::0         8928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_count.Writeback_Control::0          109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle00.msg_bytes.Writeback_Control::0          872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.acc_link_utilization  1982.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.link_utilization     0.076203                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_msg_count          909                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_msg_bytes        31720                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_data_msg_bytes        24448                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.total_bw_sat_cy         1528                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Control::0          265                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Control::0         2120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Request_Control::2           28                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Request_Control::2          224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Response_Data::1          382                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Response_Data::1        27504                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_count.Response_Control::1          234                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle01.msg_bytes.Response_Control::1         1872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_14.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.percent_links_utilized     0.052936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Control::0          651                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Control::0         5208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Request_Control::2           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Request_Control::2          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Response_Data::1          651                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Response_Data::1        46872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Response_Control::1          230                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Response_Control::2          298                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Response_Control::1         1840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Response_Control::2         2384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Writeback_Data::0          121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Writeback_Data::0         8712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_count.Writeback_Control::0          109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.msg_bytes.Writeback_Control::0          872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers0.m_msg_count          626                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers0.m_buf_msgs     0.000186                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers1.m_msg_count          282                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers1.m_buf_msgs     0.000084                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers2.m_msg_count          298                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers2.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers5.m_msg_count          255                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers5.m_buf_msgs     0.000076                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers6.m_msg_count          599                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers6.m_buf_msgs     0.000178                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers7.m_msg_count           27                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.port_buffers7.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_15.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.acc_link_utilization         2215                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.link_utilization     0.085140                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_msg_count         1206                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_msg_bytes        35440                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_data_msg_bytes        25792                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.total_bw_sat_cy         1612                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Control::0          396                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Control::0         3168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Response_Data::1          282                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Response_Data::1        20304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Response_Control::2          298                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Response_Control::2         2384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Writeback_Data::0          121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Writeback_Data::0         8712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_count.Writeback_Control::0          109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle00.msg_bytes.Writeback_Control::0          872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.acc_link_utilization  1916.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.link_utilization     0.073666                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_msg_count          881                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_msg_bytes        30664                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_data_msg_bytes        23616                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.total_bw_sat_cy         1476                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Control::0          255                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Control::0         2040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Request_Control::2           27                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Request_Control::2          216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Response_Data::1          369                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Response_Data::1        26568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_count.Response_Control::1          230                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle01.msg_bytes.Response_Control::1         1840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_15.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.percent_links_utilized     0.054319                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Control::0          668                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Control::0         5344                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Request_Control::2           29                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Request_Control::2          232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Data::1          667                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Data::1        48024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Control::1          238                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Response_Control::2          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Control::1         1904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Response_Control::2         2432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Writeback_Data::0          125                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Writeback_Data::0         9000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_count.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.msg_bytes.Writeback_Control::0          896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers0.m_msg_count          644                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers0.m_buf_msgs     0.000191                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers1.m_msg_count          289                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers1.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers2.m_msg_count          304                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers2.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_msg_count          261                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers5.m_buf_msgs     0.000077                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_msg_count          616                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_buf_msgs     0.000184                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_stall_time         1332                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers6.m_avg_stall_time     2.162338                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers7.m_msg_count           29                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.port_buffers7.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_2.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.acc_link_utilization  2274.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.link_utilization     0.087427                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_count         1237                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_bytes        36392                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_data_msg_bytes        26496                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.total_bw_sat_cy         1656                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Control::0          407                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Control::0         3256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Response_Data::1          289                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Response_Data::1        20808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Response_Control::2          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Response_Control::2         2432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Writeback_Data::0          125                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Writeback_Data::0         9000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_count.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle00.msg_bytes.Writeback_Control::0          896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.acc_link_utilization         1965                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.link_utilization     0.075531                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_count          906                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_bytes        31440                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_data_msg_bytes        24192                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_msg_wait_time         1332                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.total_bw_sat_cy         1512                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_msg_wait_time     1.470199                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Control::0          261                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Control::0         2088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Request_Control::2           29                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Request_Control::2          232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Data::1          378                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Data::1        27216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_count.Response_Control::1          238                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle01.msg_bytes.Response_Control::1         1904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_2.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.percent_links_utilized     0.054339                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Control::0          664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Control::0         5312                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Request_Control::2           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Request_Control::2          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Data::1          664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Data::1        47808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Control::1          240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Response_Control::2          305                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Control::1         1920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Response_Control::2         2440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Writeback_Data::0          129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Writeback_Data::0         9288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_count.Writeback_Control::0          111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.msg_bytes.Writeback_Control::0          888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers0.m_msg_count          646                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers0.m_buf_msgs     0.000192                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers1.m_msg_count          283                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers1.m_buf_msgs     0.000084                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers2.m_msg_count          305                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers2.m_buf_msgs     0.000091                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_msg_count          258                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers5.m_buf_msgs     0.000077                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_msg_count          621                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers6.m_buf_msgs     0.000184                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers7.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.port_buffers7.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_3.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.acc_link_utilization         2265                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.link_utilization     0.087062                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_count         1234                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_bytes        36240                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_data_msg_bytes        26368                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.total_bw_sat_cy         1648                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Control::0          406                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Control::0         3248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Response_Data::1          283                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Response_Data::1        20376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Response_Control::2          305                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Response_Control::2         2440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Writeback_Data::0          129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Writeback_Data::0         9288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_count.Writeback_Control::0          111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle00.msg_bytes.Writeback_Control::0          888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.acc_link_utilization         1976                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.link_utilization     0.075954                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_count          904                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_bytes        31616                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_data_msg_bytes        24384                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.total_bw_sat_cy         1524                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Control::0          258                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Control::0         2064                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Request_Control::2           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Request_Control::2          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Data::1          381                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Data::1        27432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_count.Response_Control::1          240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle01.msg_bytes.Response_Control::1         1920                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_3.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.percent_links_utilized     0.054717                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Control::0          670                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Control::0         5360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Request_Control::2           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Request_Control::2          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Data::1          669                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Data::1        48168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Control::1          243                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Response_Control::2          308                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Control::1         1944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Response_Control::2         2464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Writeback_Data::0          129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Writeback_Data::0         9288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_count.Writeback_Control::0          113                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.msg_bytes.Writeback_Control::0          904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers0.m_msg_count          652                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers0.m_buf_msgs     0.000194                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers1.m_msg_count          284                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers1.m_buf_msgs     0.000084                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers2.m_msg_count          308                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers2.m_buf_msgs     0.000091                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_msg_count          260                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers5.m_buf_msgs     0.000077                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_msg_count          628                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers6.m_buf_msgs     0.000186                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers7.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.port_buffers7.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_4.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.acc_link_utilization         2274                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.link_utilization     0.087408                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_count         1244                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_bytes        36384                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_data_msg_bytes        26432                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.total_bw_sat_cy         1652                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Control::0          410                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Control::0         3280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Response_Data::1          284                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Response_Data::1        20448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Response_Control::2          308                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Response_Control::2         2464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Writeback_Data::0          129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Writeback_Data::0         9288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_count.Writeback_Control::0          113                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle00.msg_bytes.Writeback_Control::0          904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.acc_link_utilization  1996.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.link_utilization     0.076742                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_count          913                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_bytes        31944                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_data_msg_bytes        24640                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.total_bw_sat_cy         1540                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Control::0          260                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Control::0         2080                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Request_Control::2           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Request_Control::2          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Data::1          385                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Data::1        27720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_count.Response_Control::1          243                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle01.msg_bytes.Response_Control::1         1944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_4.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.percent_links_utilized     0.057087                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Control::0          701                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Control::0         5608                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Request_Control::2           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Request_Control::2          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Data::1          698                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Data::1        50256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Control::1          253                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Response_Control::2          319                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Control::1         2024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Response_Control::2         2552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_count.Writeback_Control::0          116                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.msg_bytes.Writeback_Control::0          928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers0.m_msg_count          679                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers0.m_buf_msgs     0.000202                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers1.m_msg_count          295                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers1.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers2.m_msg_count          319                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers2.m_buf_msgs     0.000095                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_msg_count          273                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers5.m_buf_msgs     0.000081                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_msg_count          656                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers6.m_buf_msgs     0.000195                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers7.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.port_buffers7.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_5.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.acc_link_utilization  2366.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.link_utilization     0.090964                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_count         1293                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_bytes        37864                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_data_msg_bytes        27520                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.total_bw_sat_cy         1720                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Control::0          428                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Control::0         3424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Response_Data::1          295                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Response_Data::1        21240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Response_Control::2          319                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Response_Control::2         2552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_count.Writeback_Control::0          116                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle00.msg_bytes.Writeback_Control::0          928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.acc_link_utilization         2089                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.link_utilization     0.080297                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_count          954                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_bytes        33424                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_data_msg_bytes        25792                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.total_bw_sat_cy         1612                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Control::0          273                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Control::0         2184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Request_Control::2           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Request_Control::2          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Data::1          403                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Data::1        29016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_count.Response_Control::1          253                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle01.msg_bytes.Response_Control::1         2024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_5.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.percent_links_utilized     0.057631                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Control::0          711                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Control::0         5688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Request_Control::2           20                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Request_Control::2          160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Data::1          709                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Data::1        51048                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Control::1          247                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Response_Control::2          311                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Control::1         1976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Response_Control::2         2488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_count.Writeback_Control::0          111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.msg_bytes.Writeback_Control::0          888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers0.m_msg_count          679                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers0.m_buf_msgs     0.000202                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers1.m_msg_count          297                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers1.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers2.m_msg_count          311                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers2.m_buf_msgs     0.000092                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_msg_count          278                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers5.m_buf_msgs     0.000083                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_msg_count          659                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers6.m_buf_msgs     0.000196                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers7.m_msg_count           20                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.port_buffers7.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_6.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.acc_link_utilization  2371.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.link_utilization     0.091156                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_count         1287                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_bytes        37944                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_data_msg_bytes        27648                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.total_bw_sat_cy         1728                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Control::0          433                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Control::0         3464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Response_Data::1          297                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Response_Data::1        21384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Response_Control::2          311                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Response_Control::2         2488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_count.Writeback_Control::0          111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle00.msg_bytes.Writeback_Control::0          888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.acc_link_utilization  2126.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.link_utilization     0.081738                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_count          957                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_bytes        34024                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_data_msg_bytes        26368                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.total_bw_sat_cy         1648                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Control::0          278                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Control::0         2224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Request_Control::2           20                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Request_Control::2          160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Data::1          412                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Data::1        29664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_count.Response_Control::1          247                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle01.msg_bytes.Response_Control::1         1976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_6.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.percent_links_utilized     0.053487                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Control::0          653                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Control::0         5224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Request_Control::2           23                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Request_Control::2          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Data::1          652                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Data::1        46944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Control::1          239                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Response_Control::2          303                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Control::1         1912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Response_Control::2         2424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Writeback_Data::0          128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Writeback_Data::0         9216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_count.Writeback_Control::0          111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.msg_bytes.Writeback_Control::0          888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers0.m_msg_count          638                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers0.m_buf_msgs     0.000189                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers1.m_msg_count          276                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers1.m_buf_msgs     0.000082                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers2.m_msg_count          303                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers2.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_msg_count          254                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers5.m_buf_msgs     0.000075                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_msg_count          615                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_buf_msgs     0.000184                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_stall_time         1332                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers6.m_avg_stall_time     2.165854                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers7.m_msg_count           23                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.port_buffers7.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_7.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.acc_link_utilization  2224.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.link_utilization     0.085505                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_count         1217                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_bytes        35592                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_data_msg_bytes        25856                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.total_bw_sat_cy         1616                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Control::0          399                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Control::0         3192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Response_Data::1          276                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Response_Data::1        19872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Response_Control::2          303                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Response_Control::2         2424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Writeback_Data::0          128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Writeback_Data::0         9216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_count.Writeback_Control::0          111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle00.msg_bytes.Writeback_Control::0          888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.acc_link_utilization         1950                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.link_utilization     0.074954                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_count          892                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_bytes        31200                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_data_msg_bytes        24064                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_msg_wait_time         1332                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.total_bw_sat_cy         1504                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_msg_wait_time     1.493274                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Control::0          254                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Control::0         2032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Request_Control::2           23                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Request_Control::2          184                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Data::1          376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Data::1        27072                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_count.Response_Control::1          239                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle01.msg_bytes.Response_Control::1         1912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_7.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.percent_links_utilized     0.053813                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Control::0          657                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Control::0         5256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Request_Control::2           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Request_Control::2          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Response_Data::1          656                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Response_Data::1        47232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Response_Control::1          239                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Response_Control::2          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Response_Control::1         1912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Response_Control::2         2432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Writeback_Data::0          129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Writeback_Data::0         9288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_count.Writeback_Control::0          110                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.msg_bytes.Writeback_Control::0          880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers0.m_msg_count          642                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers0.m_buf_msgs     0.000191                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers1.m_msg_count          278                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers1.m_buf_msgs     0.000083                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers2.m_msg_count          304                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers2.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers5.m_msg_count          254                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers5.m_buf_msgs     0.000075                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers6.m_msg_count          617                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers6.m_buf_msgs     0.000183                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers7.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.port_buffers7.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_8.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.acc_link_utilization         2240                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.link_utilization     0.086101                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_msg_count         1224                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_msg_bytes        35840                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_data_msg_bytes        26048                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.total_bw_sat_cy         1628                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Control::0          403                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Control::0         3224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Response_Data::1          278                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Response_Data::1        20016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Response_Control::2          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Response_Control::2         2432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Writeback_Data::0          129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Writeback_Data::0         9288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_count.Writeback_Control::0          110                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle00.msg_bytes.Writeback_Control::0          880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.acc_link_utilization         1960                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.link_utilization     0.075339                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_msg_count          896                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_msg_bytes        31360                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_data_msg_bytes        24192                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.total_bw_sat_cy         1512                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Control::0          254                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Control::0         2032                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Request_Control::2           25                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Request_Control::2          200                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Response_Data::1          378                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Response_Data::1        27216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_count.Response_Control::1          239                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle01.msg_bytes.Response_Control::1         1912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_8.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.percent_links_utilized     0.052686                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Control::0          645                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Control::0         5160                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Request_Control::2           28                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Request_Control::2          224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Response_Data::1          644                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Response_Data::1        46368                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Response_Control::1          235                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Response_Control::2          301                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Response_Control::1         1880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Response_Control::2         2408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Writeback_Data::0          123                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Writeback_Data::0         8856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_count.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.msg_bytes.Writeback_Control::0          896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers0.m_msg_count          629                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers0.m_buf_msgs     0.000187                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers1.m_msg_count          279                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers1.m_buf_msgs     0.000083                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers2.m_msg_count          301                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers2.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers5.m_msg_count          251                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers5.m_buf_msgs     0.000075                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers6.m_msg_count          600                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers6.m_buf_msgs     0.000178                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers7.m_msg_count           28                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.port_buffers7.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_switch_9.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.acc_link_utilization  2212.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.link_utilization     0.085044                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_msg_count         1209                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_msg_bytes        35400                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_data_msg_bytes        25728                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.total_bw_sat_cy         1608                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Control::0          394                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Control::0         3152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Response_Data::1          279                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Response_Data::1        20088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Response_Control::2          301                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Response_Control::2         2408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Writeback_Data::0          123                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Writeback_Data::0         8856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_count.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle00.msg_bytes.Writeback_Control::0          896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.acc_link_utilization  1899.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.link_utilization     0.073013                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_msg_count          879                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_msg_bytes        30392                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_data_msg_bytes        23360                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.total_bw_sat_cy         1460                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.avg_bandwidth         0.03                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Control::0          251                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Control::0         2008                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Request_Control::2           28                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Request_Control::2          224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Response_Data::1          365                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Response_Data::1        26280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_count.Response_Control::1          235                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle01.msg_bytes.Response_Control::1         1880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_switch_9.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers0.m_msg_count         3744                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers0.m_buf_msgs     0.014391                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers1.m_msg_count           29                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers1.m_buf_msgs     0.000111                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers2.m_msg_count         2050                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link0.buffers2.m_buf_msgs     0.007880                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers0.m_msg_count           28                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers0.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers1.m_msg_count          249                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers1.m_buf_msgs     0.000957                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers2.m_msg_count           37                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link1.buffers2.m_buf_msgs     0.000142                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers0.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers0.m_buf_msgs     0.000096                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers1.m_msg_count          251                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers1.m_buf_msgs     0.000965                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers2.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link10.buffers2.m_buf_msgs     0.000096                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers0.m_msg_count           22                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers0.m_buf_msgs     0.000085                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers1.m_msg_count          239                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers1.m_buf_msgs     0.000919                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers2.m_msg_count           24                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link11.buffers2.m_buf_msgs     0.000092                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers0.m_msg_count           28                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers0.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers1.m_msg_count          252                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers1.m_buf_msgs     0.000969                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers2.m_msg_count           24                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link12.buffers2.m_buf_msgs     0.000092                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers0.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers0.m_buf_msgs     0.000096                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers1.m_msg_count          242                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers1.m_buf_msgs     0.000930                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers2.m_msg_count           23                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link13.buffers2.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers0.m_msg_count           26                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers0.m_buf_msgs     0.000100                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers1.m_msg_count          248                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers1.m_buf_msgs     0.000953                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers2.m_msg_count           28                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link14.buffers2.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers0.m_msg_count           28                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers0.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers1.m_msg_count          240                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers1.m_buf_msgs     0.000923                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers2.m_msg_count           27                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link15.buffers2.m_buf_msgs     0.000104                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers0.m_msg_count           29                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers0.m_buf_msgs     0.000111                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers1.m_msg_count          250                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers1.m_buf_msgs     0.000961                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers2.m_msg_count           29                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link2.buffers2.m_buf_msgs     0.000111                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers0.m_msg_count           32                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers0.m_buf_msgs     0.000123                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers1.m_msg_count          256                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers1.m_buf_msgs     0.000984                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers2.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link3.buffers2.m_buf_msgs     0.000096                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers0.m_msg_count           31                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers0.m_buf_msgs     0.000119                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers1.m_msg_count          258                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers1.m_buf_msgs     0.000992                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers2.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link4.buffers2.m_buf_msgs     0.000096                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers0.m_msg_count           34                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers0.m_buf_msgs     0.000131                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers1.m_msg_count          270                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers1.m_buf_msgs     0.001038                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers2.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link5.buffers2.m_buf_msgs     0.000096                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers0.m_msg_count           33                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers0.m_buf_msgs     0.000127                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers1.m_msg_count          270                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers1.m_buf_msgs     0.001038                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers2.m_msg_count           20                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link6.buffers2.m_buf_msgs     0.000077                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers0.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers0.m_buf_msgs     0.000096                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers1.m_msg_count          251                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers1.m_buf_msgs     0.000965                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers2.m_msg_count           23                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link7.buffers2.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers0.m_msg_count           23                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers0.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers1.m_msg_count          250                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers1.m_buf_msgs     0.000961                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers2.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link8.buffers2.m_buf_msgs     0.000096                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers0.m_msg_count           25                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers0.m_buf_msgs     0.000096                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers1.m_msg_count          240                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers1.m_buf_msgs     0.000923                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers2.m_msg_count           28                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.l2_xbar_link9.buffers2.m_buf_msgs     0.000108                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.xbar.percent_links_utilized     0.147075                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Control::0        10522                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Control::0        84176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Request_Control::2          415                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Request_Control::2         3320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Data::1        10936                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Data::1       787392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Control::1         3730                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Response_Control::2         4733                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Control::1        29840                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Response_Control::2        37864                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Writeback_Data::0         2027                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Writeback_Data::0       145944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_count.Writeback_Control::0         1679                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.msg_bytes.Writeback_Control::0        13432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_msg_count         6359                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_buf_msgs     0.001917                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_stall_time        31968                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers1.m_avg_stall_time     5.027206                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_msg_count          384                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_buf_msgs     0.000260                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_stall_time       163836                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers10.m_avg_stall_time   426.656250                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_msg_count         4029                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_buf_msgs     0.001250                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_stall_time        60606                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers11.m_avg_stall_time    15.042442                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers12.m_msg_count          175                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers12.m_buf_msgs     0.000052                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_msg_count          627                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_buf_msgs     0.000331                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_stall_time       162171                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers15.m_avg_stall_time   258.645933                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_msg_count          281                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers16.m_buf_msgs     0.000083                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers17.m_msg_count          303                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers17.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers2.m_msg_count          410                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers2.m_buf_msgs     0.000122                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_msg_count          644                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_buf_msgs     0.000340                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_stall_time       167166                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers20.m_avg_stall_time   259.574534                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_msg_count          289                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers21.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers22.m_msg_count          304                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers22.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_msg_count          646                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_buf_msgs     0.000344                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_stall_time       170496                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers25.m_avg_stall_time   263.925697                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_msg_count          283                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers26.m_buf_msgs     0.000084                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers27.m_msg_count          305                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers27.m_buf_msgs     0.000091                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_msg_count          652                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_buf_msgs     0.000346                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_stall_time       170496                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers30.m_avg_stall_time   261.496933                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_msg_count          284                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers31.m_buf_msgs     0.000084                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers32.m_msg_count          308                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers32.m_buf_msgs     0.000091                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_msg_count          679                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_buf_msgs     0.000360                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_stall_time       177156                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers35.m_avg_stall_time   260.907216                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_msg_count          295                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers36.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers37.m_msg_count          319                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers37.m_buf_msgs     0.000095                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_msg_count          679                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_buf_msgs     0.000361                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_stall_time       178488                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers40.m_avg_stall_time   262.868925                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_msg_count          297                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers41.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers42.m_msg_count          311                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers42.m_buf_msgs     0.000092                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_msg_count          638                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_buf_msgs     0.000340                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_stall_time       169164                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers45.m_avg_stall_time   265.147335                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_msg_count          276                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers46.m_buf_msgs     0.000082                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers47.m_msg_count          303                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers47.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers5.m_msg_count         4155                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers5.m_buf_msgs     0.001234                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_msg_count          642                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_buf_msgs     0.000342                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_stall_time       170163                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers50.m_avg_stall_time   265.051402                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers51.m_msg_count          278                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers51.m_buf_msgs     0.000083                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers52.m_msg_count          304                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers52.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_msg_count          629                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_buf_msgs     0.000333                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_stall_time       163836                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers55.m_avg_stall_time   260.470588                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers56.m_msg_count          279                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers56.m_buf_msgs     0.000083                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers57.m_msg_count          301                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers57.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_msg_count          642                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_buf_msgs     0.000346                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_stall_time       174492                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers60.m_avg_stall_time   271.794393                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers61.m_msg_count          282                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers61.m_buf_msgs     0.000084                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers62.m_msg_count          306                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers62.m_buf_msgs     0.000091                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_msg_count          642                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_buf_msgs     0.000344                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_stall_time       171828                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers65.m_avg_stall_time   267.644860                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers66.m_msg_count          279                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers66.m_buf_msgs     0.000083                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers67.m_msg_count          303                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers67.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_msg_count          659                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_buf_msgs     0.000342                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_stall_time       163836                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers70.m_avg_stall_time   248.613050                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers71.m_msg_count          293                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers71.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers72.m_msg_count          302                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers72.m_buf_msgs     0.000090                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_msg_count          641                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_buf_msgs     0.000335                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_stall_time       162504                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers75.m_avg_stall_time   253.516381                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers76.m_msg_count          288                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers76.m_buf_msgs     0.000086                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers77.m_msg_count          297                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers77.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_msg_count          643                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_buf_msgs     0.000338                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_stall_time       165168                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers80.m_avg_stall_time   256.870918                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers81.m_msg_count          292                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers81.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers82.m_msg_count          299                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers82.m_buf_msgs     0.000089                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_msg_count          626                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_buf_msgs     0.000329                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_stall_time       160839                       # Total number of ticks messages were stalled in this buffer (Tick)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers85.m_avg_stall_time   256.931310                       # Average stall ticks per message ((Tick/Count))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers86.m_msg_count          282                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers86.m_buf_msgs     0.000084                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.port_buffers87.m_msg_count          298                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar.port_buffers87.m_buf_msgs     0.000088                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.acc_link_utilization 20036.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.link_utilization     0.770163                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_count         6769                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_bytes       320584                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_data_msg_bytes       266432                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_msg_wait_time        31968                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.total_bw_sat_cy        16660                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_msg_wait_time     4.722706                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_bandwidth         0.34                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.avg_useful_bandwidth         0.29                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Request_Control::2          410                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Request_Control::2         3280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Response_Data::1         4163                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Response_Data::1       299736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_count.Response_Control::1         2196                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle00.msg_bytes.Response_Control::1        17568                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.acc_link_utilization  2077.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.link_utilization     0.079855                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_count         4155                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_bytes        33240                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.msg_count.Control::0         4155                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle01.msg_bytes.Control::0        33240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.acc_link_utilization        12766                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.link_utilization     0.490700                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_count         4588                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_bytes       204256                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_data_msg_bytes       167552                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_msg_wait_time       224442                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.total_bw_sat_cy        10479                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_msg_wait_time    48.919355                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_bandwidth         0.22                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Control::0          248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Control::0         1984                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Request_Control::2            5                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Request_Control::2           40                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Data::1         2495                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Data::1       179640                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Control::1         1534                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Response_Control::2          170                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Control::1        12272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Response_Control::2         1360                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Writeback_Data::0          123                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Writeback_Data::0         8856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_count.Writeback_Control::0           13                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle02.msg_bytes.Writeback_Control::0          104                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.acc_link_utilization  2213.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.link_utilization     0.085083                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_count         1211                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_bytes        35416                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_data_msg_bytes        25728                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_msg_wait_time       162171                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.total_bw_sat_cy         1610                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_msg_wait_time   133.914946                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Control::0          397                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Control::0         3176                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Data::1          281                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Data::1        20232                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Response_Control::2          303                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Response_Control::2         2424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Writeback_Data::0          121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Writeback_Data::0         8712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_count.Writeback_Control::0          109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle03.msg_bytes.Writeback_Control::0          872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.acc_link_utilization  2274.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.link_utilization     0.087427                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_count         1237                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_bytes        36392                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_data_msg_bytes        26496                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_msg_wait_time       167166                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.total_bw_sat_cy         1657                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_msg_wait_time   135.138238                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Control::0          407                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Control::0         3256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Data::1          289                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Data::1        20808                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Response_Control::2          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Response_Control::2         2432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Writeback_Data::0          125                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Writeback_Data::0         9000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_count.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle04.msg_bytes.Writeback_Control::0          896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.acc_link_utilization         2265                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.link_utilization     0.087062                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_count         1234                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_bytes        36240                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_data_msg_bytes        26368                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_msg_wait_time       170496                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.total_bw_sat_cy         1648                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_msg_wait_time   138.165316                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Control::0          406                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Control::0         3248                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Data::1          283                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Data::1        20376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Response_Control::2          305                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Response_Control::2         2440                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Writeback_Data::0          129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Writeback_Data::0         9288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_count.Writeback_Control::0          111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle05.msg_bytes.Writeback_Control::0          888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.acc_link_utilization         2274                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.link_utilization     0.087408                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_count         1244                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_bytes        36384                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_data_msg_bytes        26432                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_msg_wait_time       170496                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.total_bw_sat_cy         1652                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_msg_wait_time   137.054662                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Control::0          410                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Control::0         3280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Data::1          284                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Data::1        20448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Response_Control::2          308                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Response_Control::2         2464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Writeback_Data::0          129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Writeback_Data::0         9288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_count.Writeback_Control::0          113                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle06.msg_bytes.Writeback_Control::0          904                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.acc_link_utilization  2366.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.link_utilization     0.090964                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_count         1293                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_bytes        37864                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_data_msg_bytes        27520                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_msg_wait_time       177156                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.total_bw_sat_cy         1720                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_msg_wait_time   137.011601                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Control::0          428                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Control::0         3424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Data::1          295                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Data::1        21240                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Response_Control::2          319                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Response_Control::2         2552                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_count.Writeback_Control::0          116                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle07.msg_bytes.Writeback_Control::0          928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.acc_link_utilization  2371.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.link_utilization     0.091156                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_count         1287                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_bytes        37944                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_data_msg_bytes        27648                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_msg_wait_time       178488                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.total_bw_sat_cy         1728                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_msg_wait_time   138.685315                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Control::0          433                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Control::0         3464                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Data::1          297                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Data::1        21384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Response_Control::2          311                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Response_Control::2         2488                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Writeback_Data::0          135                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Writeback_Data::0         9720                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_count.Writeback_Control::0          111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle08.msg_bytes.Writeback_Control::0          888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.acc_link_utilization  2224.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.link_utilization     0.085505                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_count         1217                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_bytes        35592                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_data_msg_bytes        25856                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_msg_wait_time       169164                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.total_bw_sat_cy         1617                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_msg_wait_time   139.000822                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Control::0          399                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Control::0         3192                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Data::1          276                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Data::1        19872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Response_Control::2          303                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Response_Control::2         2424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Writeback_Data::0          128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Writeback_Data::0         9216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_count.Writeback_Control::0          111                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle09.msg_bytes.Writeback_Control::0          888                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.acc_link_utilization         2240                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.link_utilization     0.086101                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_msg_count         1224                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_msg_bytes        35840                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_data_msg_bytes        26048                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_msg_wait_time       170163                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.total_bw_sat_cy         1628                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.avg_msg_wait_time   139.022059                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Control::0          403                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Control::0         3224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Response_Data::1          278                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Response_Data::1        20016                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Response_Control::2          304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Response_Control::2         2432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Writeback_Data::0          129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Writeback_Data::0         9288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_count.Writeback_Control::0          110                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle10.msg_bytes.Writeback_Control::0          880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.acc_link_utilization  2212.500000                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.link_utilization     0.085044                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_msg_count         1209                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_msg_bytes        35400                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_data_msg_bytes        25728                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_msg_wait_time       163836                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.total_bw_sat_cy         1608                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.avg_msg_wait_time   135.513648                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Control::0          394                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Control::0         3152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Response_Data::1          279                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Response_Data::1        20088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Response_Control::2          301                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Response_Control::2         2408                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Writeback_Data::0          123                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Writeback_Data::0         8856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_count.Writeback_Control::0          112                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle11.msg_bytes.Writeback_Control::0          896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.acc_link_utilization         2267                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.link_utilization     0.087139                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_msg_count         1230                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_msg_bytes        36272                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_data_msg_bytes        26432                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_msg_wait_time       174492                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.total_bw_sat_cy         1652                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.avg_msg_wait_time   141.863415                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Control::0          402                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Control::0         3216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Response_Data::1          282                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Response_Data::1        20304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Response_Control::2          306                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Response_Control::2         2448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Writeback_Data::0          131                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Writeback_Data::0         9432                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_count.Writeback_Control::0          109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle12.msg_bytes.Writeback_Control::0          872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.acc_link_utilization         2244                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.link_utilization     0.086255                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_msg_count         1224                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_msg_bytes        35904                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_data_msg_bytes        26112                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_msg_wait_time       171828                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.total_bw_sat_cy         1632                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.avg_msg_wait_time   140.382353                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Control::0          403                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Control::0         3224                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Response_Data::1          279                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Response_Data::1        20088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Response_Control::2          303                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Response_Control::2         2424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Writeback_Data::0          129                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Writeback_Data::0         9288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_count.Writeback_Control::0          110                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle13.msg_bytes.Writeback_Control::0          880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.acc_link_utilization         2291                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.link_utilization     0.088061                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_msg_count         1254                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_msg_bytes        36656                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_data_msg_bytes        26624                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_msg_wait_time       163836                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.total_bw_sat_cy         1664                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.avg_msg_wait_time   130.650718                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Control::0          422                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Control::0         3376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Response_Data::1          293                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Response_Data::1        21096                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Response_Control::2          302                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Response_Control::2         2416                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Writeback_Data::0          123                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Writeback_Data::0         8856                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_count.Writeback_Control::0          114                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle14.msg_bytes.Writeback_Control::0          912                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.acc_link_utilization         2253                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.link_utilization     0.086601                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_msg_count         1226                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_msg_bytes        36048                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_data_msg_bytes        26240                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_msg_wait_time       162504                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.total_bw_sat_cy         1640                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.avg_msg_wait_time   132.548124                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Control::0          409                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Control::0         3272                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Response_Data::1          288                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Response_Data::1        20736                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Response_Control::2          297                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Response_Control::2         2376                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Writeback_Data::0          122                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Writeback_Data::0         8784                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_count.Writeback_Control::0          110                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle15.msg_bytes.Writeback_Control::0          880                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.acc_link_utilization         2281                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.link_utilization     0.087677                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_msg_count         1234                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_msg_bytes        36496                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_data_msg_bytes        26624                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_msg_wait_time       165168                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.total_bw_sat_cy         1664                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.avg_msg_wait_time   133.847650                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Control::0          410                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Control::0         3280                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Response_Data::1          292                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Response_Data::1        21024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Response_Control::2          299                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Response_Control::2         2392                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Writeback_Data::0          124                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Writeback_Data::0         8928                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_count.Writeback_Control::0          109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle16.msg_bytes.Writeback_Control::0          872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.acc_link_utilization         2215                       # Accumulated link utilization (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.link_utilization     0.085140                       # Average link utilization (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_msg_count         1206                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_msg_bytes        35440                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_data_msg_bytes        25792                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_msg_wait_time       160839                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.total_bw_sat_cy         1612                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.avg_msg_wait_time   133.365672                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.avg_bandwidth         0.04                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.avg_useful_bandwidth         0.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Control::0          396                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Control::0         3168                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Response_Data::1          282                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Response_Data::1        20304                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Response_Control::2          298                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Response_Control::2         2384                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Writeback_Data::0          121                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Writeback_Data::0         8712                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_count.Writeback_Control::0          109                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar.throttle17.msg_bytes.Writeback_Control::0          872                       (Unspecified)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers0.m_msg_count           21                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers0.m_buf_msgs     0.000081                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers1.m_msg_count         3807                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers1.m_buf_msgs     0.014633                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers2.m_msg_count            8                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link0.buffers2.m_buf_msgs     0.000031                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers0.m_msg_count          282                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers0.m_buf_msgs     0.001084                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers1.m_msg_count           60                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers1.m_buf_msgs     0.000231                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers2.m_msg_count          148                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link1.buffers2.m_buf_msgs     0.000569                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers0.m_msg_count          275                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers0.m_buf_msgs     0.001057                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers1.m_msg_count           49                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers1.m_buf_msgs     0.000188                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers2.m_msg_count          142                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link10.buffers2.m_buf_msgs     0.000546                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers0.m_msg_count          263                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers0.m_buf_msgs     0.001011                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers1.m_msg_count           46                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers1.m_buf_msgs     0.000177                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers2.m_msg_count          135                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link11.buffers2.m_buf_msgs     0.000519                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers0.m_msg_count          276                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers0.m_buf_msgs     0.001061                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers1.m_msg_count           51                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers1.m_buf_msgs     0.000196                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers2.m_msg_count          140                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link12.buffers2.m_buf_msgs     0.000538                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers0.m_msg_count          265                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers0.m_buf_msgs     0.001019                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers1.m_msg_count           48                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers1.m_buf_msgs     0.000185                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers2.m_msg_count          136                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link13.buffers2.m_buf_msgs     0.000523                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers0.m_msg_count          275                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers0.m_buf_msgs     0.001057                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers1.m_msg_count           53                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers1.m_buf_msgs     0.000204                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers2.m_msg_count          141                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link14.buffers2.m_buf_msgs     0.000542                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers0.m_msg_count          267                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers0.m_buf_msgs     0.001026                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers1.m_msg_count           55                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers1.m_buf_msgs     0.000211                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers2.m_msg_count          138                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link15.buffers2.m_buf_msgs     0.000530                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers0.m_msg_count          278                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers0.m_buf_msgs     0.001069                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers1.m_msg_count           57                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers1.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers2.m_msg_count          142                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link2.buffers2.m_buf_msgs     0.000546                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers0.m_msg_count          281                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers0.m_buf_msgs     0.001080                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers1.m_msg_count           57                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers1.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers2.m_msg_count          141                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link3.buffers2.m_buf_msgs     0.000542                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers0.m_msg_count          282                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers0.m_buf_msgs     0.001084                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers1.m_msg_count           55                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers1.m_buf_msgs     0.000211                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers2.m_msg_count          143                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link4.buffers2.m_buf_msgs     0.000550                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers0.m_msg_count          293                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers0.m_buf_msgs     0.001126                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers1.m_msg_count           56                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers1.m_buf_msgs     0.000215                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers2.m_msg_count          149                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link5.buffers2.m_buf_msgs     0.000573                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers0.m_msg_count          290                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers0.m_buf_msgs     0.001115                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers1.m_msg_count           52                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers1.m_buf_msgs     0.000200                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers2.m_msg_count          145                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link6.buffers2.m_buf_msgs     0.000557                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers0.m_msg_count          274                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers0.m_buf_msgs     0.001053                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers1.m_msg_count           47                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers1.m_buf_msgs     0.000181                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers2.m_msg_count          141                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link7.buffers2.m_buf_msgs     0.000542                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers0.m_msg_count          275                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers0.m_buf_msgs     0.001057                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers1.m_msg_count           47                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers1.m_buf_msgs     0.000181                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers2.m_msg_count          141                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link8.buffers2.m_buf_msgs     0.000542                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers0.m_msg_count          269                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers0.m_buf_msgs     0.001034                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers1.m_msg_count           53                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers1.m_buf_msgs     0.000204                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers2.m_msg_count          138                       # Number of messages passed the buffer (Count)
board.cache_hierarchy.ruby_system.network.xbar_l2_link9.buffers2.m_buf_msgs     0.000530                       # Average number of messages in buffer ((Count/Tick))
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples       441.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.000000702582                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState           1105                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState             0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                    441                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                     0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                  441                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                   0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                 0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.98                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                  0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6              441                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0                311                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1                101                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2                 22                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3                  4                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4                  2                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                  1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                  0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::32                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::33                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::34                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::35                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::36                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::37                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::38                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::39                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::40                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::41                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::42                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::43                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::44                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::45                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::46                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::47                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::48                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::49                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::50                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::51                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::52                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::53                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::54                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::55                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::56                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::57                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::58                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::59                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::60                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::61                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::62                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::63                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::64                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::65                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::66                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::67                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::68                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::69                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::70                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::71                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::72                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::73                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::74                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::75                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::76                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::77                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::78                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::79                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::80                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::81                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::82                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::83                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::84                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::85                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::86                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::87                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::88                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::89                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::90                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::91                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::92                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::93                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::94                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::95                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::96                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::97                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::98                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::99                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::100                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::101                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::102                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::103                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::104                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::105                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::106                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::107                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::108                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::109                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::110                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::111                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::112                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::113                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::114                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::115                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::116                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::117                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::118                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::119                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::120                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::121                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::122                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::123                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::124                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::125                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::126                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::127                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.bytesReadWrQ                  0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys              28224                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys               0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         32578816.86889167                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys           0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap                865891908                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap               1963473.71                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers        28224                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 32578816.868891671300                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers          441                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers     10621133                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     24084.20                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers        28224                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total        28224                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers          441                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total          441                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers     32578817                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     32578817                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers     32578817                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     32578817                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts             441                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts              0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0            6                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2           47                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3           85                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6           22                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12            7                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           51                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14           22                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15           50                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::16           57                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::17           44                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::18            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::19            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::22            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::23            5                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::24            1                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::25            3                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::26            3                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::28            5                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::29           19                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::30            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::31            6                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat            2907161                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat          1469412                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat      10621133                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat            6592.20                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      24084.20                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits            374                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits             0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        84.81                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples           78                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   381.538462                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   225.280362                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   353.329973                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127           25     32.05%     32.05% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255           15     19.23%     51.28% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383            5      6.41%     57.69% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511            5      6.41%     64.10% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639            5      6.41%     70.51% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767            7      8.97%     79.49% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895            3      3.85%     83.33% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023            4      5.13%     88.46% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151            9     11.54%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total           78                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead        28224                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          32.578817                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW                  0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.17                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.17                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          84.81                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy 60815.664000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy 107363.037600                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 836585.232000                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 75695821.555200                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 30085620.936000                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy 262484580.153600                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 369270786.578400                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   426.247354                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE    802573835                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF     39200000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT     26040149                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy 67053.168000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy 118374.631200                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 573266.601600                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 75695821.555200                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 31965036.868800                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy 262568866.425600                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 370988419.250400                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   428.230009                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE    802625098                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF     39200000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT     26279595                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles           38656                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi              7.441001                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc              0.134391                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.instsAdded          13606                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores0.core.nonSpecInstsAdded          155                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores0.core.instsIssued         12419                       # Number of instructions issued (Count)
board.processor.cores0.core.squashedInstsIssued           17                       # Number of squashed instructions issued (Count)
board.processor.cores0.core.squashedInstsExamined         4331                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores0.core.squashedOperandsExamined         5902                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores0.core.squashedNonSpecRemoved           76                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores0.core.numIssuedDist::samples        15490                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::mean     0.801743                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::stdev     1.637339                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::0        11591     74.83%     74.83% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::1          833      5.38%     80.21% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::2          710      4.58%     84.79% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::3          775      5.00%     89.79% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::4          736      4.75%     94.54% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::5          399      2.58%     97.12% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::6          264      1.70%     98.83% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::7          138      0.89%     99.72% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::8           44      0.28%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.numIssuedDist::total        15490                       # Number of insts issued each cycle (Count)
board.processor.cores0.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntAlu           45     18.60%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntMult            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IntDiv            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatAdd            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCmp            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatCvt            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMult            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMultAcc            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatDiv            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMisc            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatSqrt            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAdd            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAddAcc            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAlu            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCmp            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdCvt            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMisc            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMult            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMultAcc            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdMatMultAcc            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShift            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShiftAcc            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdDiv            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSqrt            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAdd            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatAlu            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCmp            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatCvt            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatDiv            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMisc            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMult            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMultAcc            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatSqrt            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAdd            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceAlu            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdReduceCmp            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAes            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdAesMix            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha1Hash2            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdSha256Hash2            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma2            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdShaSigma3            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdPredAlu            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::Matrix            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixMov            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MatrixOP            0      0.00%     18.60% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemRead          105     43.39%     61.98% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::MemWrite           71     29.34%     91.32% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemRead           11      4.55%     95.87% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::FloatMemWrite           10      4.13%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores0.core.statIssuedInstType_0::No_OpClass          362      2.91%      2.91% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntAlu         8134     65.50%     68.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntMult            3      0.02%     68.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IntDiv            7      0.06%     68.49% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatAdd           11      0.09%     68.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCmp            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatCvt            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMult            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatDiv            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMisc            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatSqrt            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAdd            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAlu           10      0.08%     68.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCmp            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdCvt            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMisc           33      0.27%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMult            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShift            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdDiv            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSqrt            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAes            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdAesMix            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::Matrix            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixMov            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MatrixOP            0      0.00%     68.93% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemRead         1991     16.03%     84.96% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::MemWrite         1595     12.84%     97.80% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemRead          110      0.89%     98.69% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::FloatMemWrite          163      1.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.statIssuedInstType_0::total        12419                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores0.core.issueRate        0.321270                       # Inst issue rate ((Count/Cycle))
board.processor.cores0.core.fuBusy                242                       # FU busy when requested (Count)
board.processor.cores0.core.fuBusyRate       0.019486                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores0.core.intInstQueueReads        39870                       # Number of integer instruction queue reads (Count)
board.processor.cores0.core.intInstQueueWrites        17543                       # Number of integer instruction queue writes (Count)
board.processor.cores0.core.intInstQueueWakeupAccesses        11760                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores0.core.fpInstQueueReads          714                       # Number of floating instruction queue reads (Count)
board.processor.cores0.core.fpInstQueueWrites          613                       # Number of floating instruction queue writes (Count)
board.processor.cores0.core.fpInstQueueWakeupAccesses          297                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores0.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores0.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores0.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores0.core.intAluAccesses        11932                       # Number of integer alu accesses (Count)
board.processor.cores0.core.fpAluAccesses          367                       # Number of floating point alu accesses (Count)
board.processor.cores0.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.numSquashedInsts          224                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores0.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores0.core.timesIdled            181                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores0.core.idleCycles          23166                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores0.core.quiesceCycles      2562935                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores0.core.MemDepUnit__0.insertedLoads         2369                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.insertedStores         2065                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingLoads          562                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__0.conflictingStores          405                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores0.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores0.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::Return          398     24.57%     24.57% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallDirect          508     31.36%     55.93% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::CallIndirect            1      0.06%     55.99% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectCond          598     36.91%     92.90% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::DirectUncond           64      3.95%     96.85% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectCond            0      0.00%     96.85% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::IndirectUncond           51      3.15%    100.00% # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.lookups_0::total         1620                       # Number of BP lookups (Count)
board.processor.cores0.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::Return          137     17.63%     17.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallDirect          247     31.79%     49.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::CallIndirect            1      0.13%     49.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectCond          312     40.15%     89.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::DirectUncond           35      4.50%     94.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectCond            0      0.00%     94.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::IndirectUncond           45      5.79%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.squashes_0::total          777                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores0.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallDirect          207     63.30%     63.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::CallIndirect            1      0.31%     63.61% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectCond           86     26.30%     89.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::DirectUncond           24      7.34%     97.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectCond            0      0.00%     97.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::IndirectUncond            9      2.75%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.corrected_0::total          327                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores0.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::Return          259     30.94%     30.94% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallDirect          259     30.94%     61.89% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::CallIndirect            0      0.00%     61.89% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectCond          283     33.81%     95.70% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::DirectUncond           30      3.58%     99.28% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectCond            0      0.00%     99.28% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::IndirectUncond            6      0.72%    100.00% # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.committed_0::total          837                       # Number of branches finally committed  (Count)
board.processor.cores0.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallDirect          169     63.77%     63.77% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::CallIndirect            0      0.00%     63.77% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectCond           73     27.55%     91.32% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::DirectUncond           17      6.42%     97.74% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.74% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::IndirectUncond            6      2.26%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.mispredicted_0::total          265                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores0.core.branchPred.targetProvider_0::NoTarget          837     51.67%     51.67% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::BTB          382     23.58%     75.25% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::RAS          398     24.57%     99.81% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::Indirect            3      0.19%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetProvider_0::total         1620                       # The component providing the target for taken branches (Count)
board.processor.cores0.core.branchPred.targetWrong_0::NoBranch          317     96.94%     96.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::Return           10      3.06%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.targetWrong_0::total          327                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores0.core.branchPred.condPredicted          598                       # Number of conditional branches predicted (Count)
board.processor.cores0.core.branchPred.condPredictedTaken          218                       # Number of conditional branches predicted as taken (Count)
board.processor.cores0.core.branchPred.condIncorrect          327                       # Number of conditional branches incorrect (Count)
board.processor.cores0.core.branchPred.predTakenBTBMiss          251                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores0.core.branchPred.NotTakenMispredicted          318                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores0.core.branchPred.TakenMispredicted            9                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores0.core.branchPred.BTBLookups         1620                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.BTBUpdates          308                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.BTBHits          451                       # Number of BTB hits (Count)
board.processor.cores0.core.branchPred.BTBHitRatio     0.278395                       # BTB Hit Ratio (Ratio)
board.processor.cores0.core.branchPred.BTBMispredicted          281                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores0.core.branchPred.indirectLookups           52                       # Number of indirect predictor lookups. (Count)
board.processor.cores0.core.branchPred.indirectHits            3                       # Number of indirect target hits. (Count)
board.processor.cores0.core.branchPred.indirectMisses           49                       # Number of indirect misses. (Count)
board.processor.cores0.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores0.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::Return          398     24.57%     24.57% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallDirect          508     31.36%     55.93% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::CallIndirect            1      0.06%     55.99% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectCond          598     36.91%     92.90% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::DirectUncond           64      3.95%     96.85% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectCond            0      0.00%     96.85% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::IndirectUncond           51      3.15%    100.00% # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.lookups::total         1620                       # Number of BTB lookups (Count)
board.processor.cores0.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::Return          398     34.05%     34.05% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallDirect          290     24.81%     58.85% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::CallIndirect            1      0.09%     58.94% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectCond          391     33.45%     92.39% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::DirectUncond           38      3.25%     95.64% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectCond            0      0.00%     95.64% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::IndirectUncond           51      4.36%    100.00% # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.misses::total         1169                       # Number of BTB misses (Count)
board.processor.cores0.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallDirect          207     67.21%     67.21% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::CallIndirect            0      0.00%     67.21% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectCond           77     25.00%     92.21% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::DirectUncond           24      7.79%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.updates::total          308                       # Number of BTB updates (Count)
board.processor.cores0.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallDirect          207     67.21%     67.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     67.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectCond           77     25.00%     92.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::DirectUncond           24      7.79%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.mispredict::total          308                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores0.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.branchPred.indirectBranchPred.lookups           52                       # Number of lookups (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.hits            3                       # Number of hits of a tag (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.misses           49                       # Number of misses (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.targetRecords           10                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.indirectRecords           62                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores0.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores0.core.branchPred.ras.pushes          646                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores0.core.branchPred.ras.pops          646                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores0.core.branchPred.ras.squashes          385                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores0.core.branchPred.ras.used          259                       # Number of times the RAS is the provider (Count)
board.processor.cores0.core.branchPred.ras.correct          259                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores0.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores0.core.commit.commitSquashedInsts         4306                       # The number of squashed insts skipped by commit (Count)
board.processor.cores0.core.commit.commitNonSpecStalls           79                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores0.core.commit.branchMispredicts           95                       # The number of times a branch was mispredicted (Count)
board.processor.cores0.core.commit.numCommittedDist::samples        14774                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::mean     0.635711                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::stdev     1.641030                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::0        11873     80.36%     80.36% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::1          841      5.69%     86.06% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::2          532      3.60%     89.66% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::3          634      4.29%     93.95% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::4          198      1.34%     95.29% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::5           98      0.66%     95.95% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::6          202      1.37%     97.32% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::7           77      0.52%     97.84% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::8          319      2.16%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.numCommittedDist::total        14774                       # Number of insts commited each cycle (Count)
board.processor.cores0.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores0.core.commit.membars           52                       # Number of memory barriers committed (Count)
board.processor.cores0.core.commit.functionCalls          259                       # Number of function calls committed. (Count)
board.processor.cores0.core.commit.committedInstType_0::No_OpClass          263      2.80%      2.80% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntAlu         6013     64.02%     66.82% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntMult            2      0.02%     66.84% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IntDiv            7      0.07%     66.92% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatAdd           11      0.12%     67.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCmp            0      0.00%     67.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatCvt            0      0.00%     67.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMult            0      0.00%     67.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatDiv            0      0.00%     67.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMisc            0      0.00%     67.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatSqrt            0      0.00%     67.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAdd            0      0.00%     67.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.04% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAlu            2      0.02%     67.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCmp            0      0.00%     67.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdCvt            0      0.00%     67.06% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMisc           31      0.33%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMult            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShift            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdDiv            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSqrt            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAes            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdAesMix            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::Matrix            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixMov            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MatrixOP            0      0.00%     67.39% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemRead         1542     16.42%     83.81% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::MemWrite         1324     14.10%     97.90% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemRead           67      0.71%     98.62% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::FloatMemWrite          130      1.38%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores0.core.commit.committedInstType_0::total         9392                       # Class of committed instruction (Count)
board.processor.cores0.core.commit.commitEligibleSamples          319                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores0.core.commitStats0.numInsts         5195                       # Number of instructions committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numOps         9392                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP         5195                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP         9392                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi     7.441001                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc     0.134391                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs         3063                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts          255                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts         8987                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts         1609                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts         1454                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass          263      2.80%      2.80% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu         6013     64.02%     66.82% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult            2      0.02%     66.84% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv            7      0.07%     66.92% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd           11      0.12%     67.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0      0.00%     67.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0      0.00%     67.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0      0.00%     67.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0      0.00%     67.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0      0.00%     67.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0      0.00%     67.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.04% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu            2      0.02%     67.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0      0.00%     67.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0      0.00%     67.06% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc           31      0.33%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0      0.00%     67.39% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead         1542     16.42%     83.81% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite         1324     14.10%     97.90% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead           67      0.71%     98.62% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite          130      1.38%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total         9392                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedControl::IsControl          837                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsDirectControl          572                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsIndirectControl          265                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCondControl          283                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsUncondControl          554                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsCall          259                       # Class of control type instructions committed (Count)
board.processor.cores0.core.commitStats0.committedControl::IsReturn          259                       # Class of control type instructions committed (Count)
board.processor.cores0.core.decode.idleCycles        11163                       # Number of cycles decode is idle (Cycle)
board.processor.cores0.core.decode.blockedCycles         1645                       # Number of cycles decode is blocked (Cycle)
board.processor.cores0.core.decode.runCycles         2416                       # Number of cycles decode is running (Cycle)
board.processor.cores0.core.decode.unblockCycles          101                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores0.core.decode.squashCycles          165                       # Number of cycles decode is squashing (Cycle)
board.processor.cores0.core.decode.branchResolved          571                       # Number of times decode resolved a branch (Count)
board.processor.cores0.core.decode.branchMispred          233                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores0.core.decode.decodedInsts        14763                       # Number of instructions handled by decode (Count)
board.processor.cores0.core.decode.squashedInsts         1303                       # Number of squashed instructions handled by decode (Count)
board.processor.cores0.core.executeStats0.numInsts        12192                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches         1095                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts         2045                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts         1721                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate     0.315397                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numCCRegReads         2270                       # Number of times the CC registers were read (Count)
board.processor.cores0.core.executeStats0.numCCRegWrites         2021                       # Number of times the CC registers were written (Count)
board.processor.cores0.core.executeStats0.numFpRegReads          288                       # Number of times the floating registers were read (Count)
board.processor.cores0.core.executeStats0.numFpRegWrites          142                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numIntRegReads        12933                       # Number of times the integer registers were read (Count)
board.processor.cores0.core.executeStats0.numIntRegWrites         8283                       # Number of times the integer registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs         3766                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numMiscRegReads         5903                       # Number of times the Misc registers were read (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetch.predictedBranches          783                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores0.core.fetch.cycles         3782                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores0.core.fetch.squashCycles          794                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores0.core.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores0.core.fetch.icacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores0.core.fetch.cacheLines         1623                       # Number of cache lines fetched (Count)
board.processor.cores0.core.fetch.icacheSquashes          180                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores0.core.fetch.nisnDist::samples        15490                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::mean     1.147256                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::stdev     2.630850                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::0        12689     81.92%     81.92% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::1          110      0.71%     82.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::2          185      1.19%     83.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::3          211      1.36%     85.18% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::4          202      1.30%     86.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::5          127      0.82%     87.31% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::6          154      0.99%     88.30% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::7          205      1.32%     89.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::8         1607     10.37%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetch.nisnDist::total        15490                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores0.core.fetchStats0.numInsts         9912                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate     0.256416                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.numBranches         1620                       # Number of branches fetched (Count)
board.processor.cores0.core.fetchStats0.branchRate     0.041908                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.icacheStallCycles        11303                       # ICache total stall cycles (Cycle)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores0.core.iew.squashCycles          165                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores0.core.iew.blockCycles          927                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores0.core.iew.unblockCycles          207                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores0.core.iew.dispatchedInsts        13761                       # Number of instructions dispatched to IQ (Count)
board.processor.cores0.core.iew.dispSquashedInsts           23                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores0.core.iew.dispLoadInsts         2369                       # Number of dispatched load instructions (Count)
board.processor.cores0.core.iew.dispStoreInsts         2065                       # Number of dispatched store instructions (Count)
board.processor.cores0.core.iew.dispNonSpecInsts           55                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores0.core.iew.iqFullEvents            6                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.lsqFullEvents          190                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores0.core.iew.memOrderViolationEvents           65                       # Number of memory order violations (Count)
board.processor.cores0.core.iew.predictedTakenIncorrect           10                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores0.core.iew.predictedNotTakenIncorrect           97                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores0.core.iew.branchMispredicts          107                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores0.core.iew.instsToCommit        12122                       # Cumulative count of insts sent to commit (Count)
board.processor.cores0.core.iew.writebackCount        12057                       # Cumulative count of insts written-back (Count)
board.processor.cores0.core.iew.producerInst         7169                       # Number of instructions producing a value (Count)
board.processor.cores0.core.iew.consumerInst        11146                       # Number of instructions consuming a value (Count)
board.processor.cores0.core.iew.wbRate       0.311905                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores0.core.iew.wbFanout     0.643190                       # Average fanout of values written-back ((Count/Count))
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.lsq0.forwLoads          664                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores0.core.lsq0.squashedLoads          757                       # Number of loads squashed (Count)
board.processor.cores0.core.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores0.core.lsq0.memOrderViolation           65                       # Number of memory ordering violations (Count)
board.processor.cores0.core.lsq0.squashedStores          608                       # Number of stores squashed (Count)
board.processor.cores0.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores0.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores0.core.lsq0.loadToUse::samples         1609                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::mean     5.021753                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::stdev    17.367842                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::0-9         1544     95.96%     95.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::10-19            3      0.19%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::20-29           10      0.62%     96.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::30-39           33      2.05%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::40-49            6      0.37%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::60-69            4      0.25%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::180-189            2      0.12%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::210-219            2      0.12%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::220-229            2      0.12%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::230-239            1      0.06%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::240-249            2      0.12%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::max_value          243                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.lsq0.loadToUse::total         1609                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores0.core.mmu.dtb.rdAccesses         2045                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses         1721                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses           28                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses            6                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses         1623                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses           24                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.numTransitions            2                       # Number of power state transitions (Count)
board.processor.cores0.core.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::mean    853457688                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::min_value    853457688                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::max_value    853457688                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON    268100964                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::CLK_GATED    853457688                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.rename.squashCycles          165                       # Number of cycles rename is squashing (Cycle)
board.processor.cores0.core.rename.idleCycles        11424                       # Number of cycles rename is idle (Cycle)
board.processor.cores0.core.rename.blockCycles         1216                       # Number of cycles rename is blocking (Cycle)
board.processor.cores0.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores0.core.rename.runCycles         2233                       # Number of cycles rename is running (Cycle)
board.processor.cores0.core.rename.unblockCycles          452                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores0.core.rename.renamedInsts        14337                       # Number of instructions processed by rename (Count)
board.processor.cores0.core.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores0.core.rename.IQFullEvents          132                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores0.core.rename.SQFullEvents          313                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores0.core.rename.renamedOperands        16826                       # Number of destination operands rename has renamed (Count)
board.processor.cores0.core.rename.lookups        40611                       # Number of register rename lookups that rename has made (Count)
board.processor.cores0.core.rename.intLookups        15744                       # Number of integer rename lookups (Count)
board.processor.cores0.core.rename.fpLookups          412                       # Number of floating rename lookups (Count)
board.processor.cores0.core.rename.committedMaps        10477                       # Number of HB maps that are committed (Count)
board.processor.cores0.core.rename.undoneMaps         6271                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores0.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores0.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores0.core.rename.skidInsts          432                       # count of insts added to the skid buffer (Count)
board.processor.cores0.core.rob.reads           28049                       # The number of ROB reads (Count)
board.processor.cores0.core.rob.writes          28171                       # The number of ROB writes (Count)
board.processor.cores0.core.thread_0.numInsts         5195                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps         9392                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores0.core.workload.numSyscalls            8                       # Number of system calls (Count)
board.processor.cores1.core.numCycles         2569202                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi              2.522037                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc              0.396505                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded        4078036                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded       295056                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued       2860762                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued            9                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined      2794345                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined      5226586                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved       196701                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples      2553144                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     1.120486                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     1.567166                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0      1428181     55.94%     55.94% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1       369413     14.47%     70.41% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2       264758     10.37%     80.78% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3       102772      4.03%     84.80% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4       287063     11.24%     96.05% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5       100645      3.94%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6          166      0.01%     99.99% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7          124      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8           22      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total      2553144                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu           66      0.07%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::Matrix            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixMov            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MatrixOP            0      0.00%      0.07% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead        65539     66.62%     66.68% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite        32776     33.32%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass        98434      3.44%      3.44% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu      1777385     62.13%     65.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv            0      0.00%     65.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd          132      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu            2      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc          132      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::Matrix            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixMov            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MatrixOP            0      0.00%     65.58% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead       688936     24.08%     89.66% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite       295473     10.33%     99.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead            2      0.00%     99.99% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite          266      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total      2860762                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        1.113483                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy              98381                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate       0.034390                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads      8371730                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites      7199530                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses      2827045                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads         1328                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites          683                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses          661                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses      2860045                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses          664                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numSquashedInsts        32887                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.timesIdled            126                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles          16058                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.quiesceCycles       796239                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
board.processor.cores1.core.MemDepUnit__0.insertedLoads      1149923                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores       557979                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads       854120                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores       426100                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::Return        98471     27.23%     27.23% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallDirect       131240     36.29%     63.52% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::CallIndirect           10      0.00%     63.52% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectCond       131814     36.45%     99.97% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::DirectUncond          113      0.03%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.lookups_0::total       361648                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::Return        65620     24.98%     24.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallDirect        98393     37.46%     62.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::CallIndirect            5      0.00%     62.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectCond        98549     37.52%     99.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::DirectUncond           93      0.04%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.squashes_0::total       262660                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores1.core.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::Return            1      0.45%      0.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallDirect           94     42.73%     43.18% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::CallIndirect            5      2.27%     45.45% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectCond           93     42.27%     87.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::DirectUncond           27     12.27%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.corrected_0::total          220                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores1.core.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::Return        32851     33.19%     33.19% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallDirect        32847     33.18%     66.37% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::CallIndirect            5      0.01%     66.37% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectCond        33265     33.61%     99.98% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::DirectUncond           20      0.02%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.committed_0::total        98988                       # Number of branches finally committed  (Count)
board.processor.cores1.core.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallDirect           69     39.88%     39.88% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::CallIndirect            5      2.89%     42.77% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectCond           85     49.13%     91.91% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::DirectUncond           14      8.09%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.mispredicted_0::total          173                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores1.core.branchPred.targetProvider_0::NoTarget          536      0.15%      0.15% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::BTB       262644     72.62%     72.77% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::RAS        98468     27.23%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetProvider_0::total       361648                       # The component providing the target for taken branches (Count)
board.processor.cores1.core.branchPred.targetWrong_0::NoBranch          209     96.31%     96.31% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::Return            7      3.23%     99.54% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallDirect            1      0.46%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.targetWrong_0::total          217                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores1.core.branchPred.condPredicted       131814                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condPredictedTaken       131591                       # Number of conditional branches predicted as taken (Count)
board.processor.cores1.core.branchPred.condIncorrect          220                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.predTakenBTBMiss          145                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores1.core.branchPred.NotTakenMispredicted          214                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores1.core.branchPred.TakenMispredicted            6                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores1.core.branchPred.BTBLookups       361648                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBUpdates          208                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.BTBHits       262680                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.726342                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.BTBMispredicted          182                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores1.core.branchPred.indirectLookups           10                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses           10                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::Return        98471     27.23%     27.23% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallDirect       131240     36.29%     63.52% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::CallIndirect           10      0.00%     63.52% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectCond       131814     36.45%     99.97% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::DirectUncond          113      0.03%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.lookups::total       361648                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::Return        98471     99.50%     99.50% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallDirect          134      0.14%     99.63% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::CallIndirect           10      0.01%     99.64% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectCond          311      0.31%     99.96% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::DirectUncond           42      0.04%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.misses::total        98968                       # Number of BTB misses (Count)
board.processor.cores1.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallDirect           94     45.19%     45.19% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::CallIndirect            0      0.00%     45.19% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectCond           87     41.83%     87.02% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::DirectUncond           27     12.98%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.updates::total          208                       # Number of BTB updates (Count)
board.processor.cores1.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallDirect           94     45.19%     45.19% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::CallIndirect            0      0.00%     45.19% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectCond           87     41.83%     87.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::DirectUncond           27     12.98%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.mispredict::total          208                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores1.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.branchPred.indirectBranchPred.lookups           10                       # Number of lookups (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.misses           10                       # Number of misses (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.targetRecords            5                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.indirectRecords           15                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores1.core.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores1.core.branchPred.ras.pushes       196870                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores1.core.branchPred.ras.pops       196869                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores1.core.branchPred.ras.squashes       164018                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores1.core.branchPred.ras.used        32851                       # Number of times the RAS is the provider (Count)
board.processor.cores1.core.branchPred.ras.correct        32851                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores1.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores1.core.commit.commitSquashedInsts      2794156                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls        98355                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts          112                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples      2192277                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     0.720140                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     1.415697                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0      1502231     68.52%     68.52% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1       262634     11.98%     80.50% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2       229741     10.48%     90.98% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3        98800      4.51%     95.49% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4        32990      1.50%     96.99% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5        32857      1.50%     98.49% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6           84      0.00%     98.50% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7           38      0.00%     98.50% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8        32902      1.50%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total      2192277                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars        65570                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.functionCalls        32852                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass        32856      2.08%      2.08% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu       921711     58.38%     60.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult            0      0.00%     60.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv            0      0.00%     60.46% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd          129      0.01%     60.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     60.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt            0      0.00%     60.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     60.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     60.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     60.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     60.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd            0      0.00%     60.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu            2      0.00%     60.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp            0      0.00%     60.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt            0      0.00%     60.47% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc          129      0.01%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::Matrix            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixMov            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MatrixOP            0      0.00%     60.48% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead       426582     27.02%     87.50% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite       197076     12.48%     99.98% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead            2      0.00%     99.98% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite          260      0.02%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total      1578747                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples        32902                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.commitStats0.numInsts      1018701                       # Number of instructions committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numOps      1578747                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP      1018701                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP      1578747                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi     2.522037                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc     0.396505                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs       623920                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts          651                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts      1479968                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts       426584                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts       197336                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass        32856      2.08%      2.08% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu       921711     58.38%     60.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            0      0.00%     60.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv            0      0.00%     60.46% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd          129      0.01%     60.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0      0.00%     60.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0      0.00%     60.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0      0.00%     60.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     60.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0      0.00%     60.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0      0.00%     60.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     60.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0      0.00%     60.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     60.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            2      0.00%     60.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0      0.00%     60.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0      0.00%     60.47% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc          129      0.01%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0      0.00%     60.48% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead       426582     27.02%     87.50% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite       197076     12.48%     99.98% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead            2      0.00%     99.98% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite          260      0.02%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total      1578747                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedControl::IsControl        98988                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsDirectControl        66132                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsIndirectControl        32856                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCondControl        33265                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsUncondControl        65723                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsCall        32852                       # Class of control type instructions committed (Count)
board.processor.cores1.core.commitStats0.committedControl::IsReturn        32851                       # Class of control type instructions committed (Count)
board.processor.cores1.core.decode.idleCycles       337085                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles      1460758                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles       523549                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles       198851                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles        32901                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved       199241                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred          123                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts      4897860                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts          631                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.executeStats0.numInsts      2827875                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches       197460                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts       656158                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts       295730                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate     1.100682                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numCCRegReads       330629                       # Number of times the CC registers were read (Count)
board.processor.cores1.core.executeStats0.numCCRegWrites       460786                       # Number of times the CC registers were written (Count)
board.processor.cores1.core.executeStats0.numFpRegReads          662                       # Number of times the floating registers were read (Count)
board.processor.cores1.core.executeStats0.numFpRegWrites          397                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numIntRegReads      3024075                       # Number of times the integer registers were read (Count)
board.processor.cores1.core.executeStats0.numIntRegWrites      2104099                       # Number of times the integer registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs       951888                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numMiscRegReads      1346761                       # Number of times the Misc registers were read (Count)
board.processor.cores1.core.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetch.predictedBranches       361112                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles      1824327                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles        66046                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.miscStallCycles           18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.pendingTrapStallCycles          137                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores1.core.fetch.icacheWaitRetryStallCycles           86                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores1.core.fetch.cacheLines       656169                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes          128                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples      2553144                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     2.329598                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     3.228269                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0      1531547     59.99%     59.99% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1       100437      3.93%     63.92% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2        32842      1.29%     65.21% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3        34951      1.37%     66.58% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4       129110      5.06%     71.63% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5       135303      5.30%     76.93% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6        96398      3.78%     80.71% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7        34965      1.37%     82.08% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8       457591     17.92%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total      2553144                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetchStats0.numInsts      3841258                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate     1.495117                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.numBranches       361648                       # Number of branches fetched (Count)
board.processor.cores1.core.fetchStats0.branchRate     0.140763                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.icacheStallCycles       695553                       # ICache total stall cycles (Cycle)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles        32901                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles       814101                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles        67587                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts      4373092                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts           16                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts      1149923                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts       557979                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts        98352                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents        34821                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents        65543                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect            8                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts          124                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit      2827836                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount      2827706                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst      1966756                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst      2855547                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       1.100616                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.688749                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores1.core.lsq0.forwLoads        65668                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads       723339                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation        65543                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores       360643                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache            2                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples       426584                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean     3.115309                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev     3.949469                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9       424473     99.51%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::10-19          106      0.02%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::40-49           27      0.01%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::50-59         1587      0.37%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::60-69          388      0.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::240-249            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::270-279            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::280-289            1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value          287                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total       426584                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.rdAccesses       656153                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses       295730                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses           70                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses            9                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses       656188                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses           56                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles        32901                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles       367995                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles      1123457                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles       625954                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles       402837                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts      4895654                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores1.core.rename.IQFullEvents       331864                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.SQFullEvents         7433                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores1.core.rename.renamedOperands      6339592                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups     14592858                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups      5583764                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups          669                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps      2007490                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps      4332102                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts       668661                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads         6532122                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes        9106673                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts      1018701                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps      1578747                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores10.core.numCycles              0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores10.core.cpi                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores10.core.ipc                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores10.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores10.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores10.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores10.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores10.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores10.core.issueRate            nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores10.core.fuBusy                 0                       # FU busy when requested (Count)
board.processor.cores10.core.fuBusyRate           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores10.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores10.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores10.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores10.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores10.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores10.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores10.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores10.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores10.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores10.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores10.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores10.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores10.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores10.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores10.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores10.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores10.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores10.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores10.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores10.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores10.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores10.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores10.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores10.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores10.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores10.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores10.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores10.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores10.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores10.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores10.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores10.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores10.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores10.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores10.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores10.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores10.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores10.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores10.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores10.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores10.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores10.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores10.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores10.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores10.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores10.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores10.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores10.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores10.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores10.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores10.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores10.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores10.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores10.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores10.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores10.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores10.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores10.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores10.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores10.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores10.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores10.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores10.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores10.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores10.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores10.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores10.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores10.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores10.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores10.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores10.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores10.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores10.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores10.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores10.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores10.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores10.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores10.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores10.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores10.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores10.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores10.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores10.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores10.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores10.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores10.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores10.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores10.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores10.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores10.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores10.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores10.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores10.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores10.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores10.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores10.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores10.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores10.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores10.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores10.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores10.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores10.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores10.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores10.core.iew.wbRate           nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores10.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores10.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores10.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores10.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores10.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores10.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores10.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores10.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores10.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores10.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores10.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores10.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores10.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.power_state.pwrStateResidencyTicks::ON   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores10.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores10.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores10.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores10.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores10.core.rob.reads              0                       # The number of ROB reads (Count)
board.processor.cores10.core.rob.writes             0                       # The number of ROB writes (Count)
board.processor.cores10.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores10.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores10.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores11.core.numCycles              0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores11.core.cpi                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores11.core.ipc                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores11.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores11.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores11.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores11.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores11.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores11.core.issueRate            nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores11.core.fuBusy                 0                       # FU busy when requested (Count)
board.processor.cores11.core.fuBusyRate           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores11.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores11.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores11.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores11.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores11.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores11.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores11.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores11.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores11.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores11.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores11.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores11.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores11.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores11.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores11.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores11.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores11.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores11.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores11.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores11.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores11.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores11.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores11.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores11.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores11.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores11.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores11.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores11.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores11.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores11.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores11.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores11.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores11.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores11.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores11.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores11.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores11.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores11.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores11.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores11.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores11.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores11.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores11.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores11.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores11.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores11.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores11.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores11.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores11.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores11.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores11.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores11.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores11.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores11.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores11.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores11.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores11.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores11.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores11.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores11.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores11.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores11.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores11.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores11.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores11.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores11.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores11.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores11.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores11.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores11.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores11.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores11.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores11.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores11.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores11.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores11.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores11.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores11.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores11.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores11.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores11.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores11.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores11.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores11.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores11.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores11.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores11.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores11.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores11.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores11.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores11.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores11.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores11.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores11.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores11.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores11.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores11.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores11.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores11.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores11.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores11.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores11.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores11.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores11.core.iew.wbRate           nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores11.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores11.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores11.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores11.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores11.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores11.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores11.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores11.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores11.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores11.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores11.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores11.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores11.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.power_state.pwrStateResidencyTicks::ON   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores11.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores11.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores11.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores11.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores11.core.rob.reads              0                       # The number of ROB reads (Count)
board.processor.cores11.core.rob.writes             0                       # The number of ROB writes (Count)
board.processor.cores11.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores11.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores11.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores12.core.numCycles              0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores12.core.cpi                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores12.core.ipc                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores12.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores12.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores12.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores12.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores12.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores12.core.issueRate            nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores12.core.fuBusy                 0                       # FU busy when requested (Count)
board.processor.cores12.core.fuBusyRate           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores12.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores12.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores12.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores12.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores12.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores12.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores12.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores12.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores12.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores12.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores12.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores12.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores12.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores12.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores12.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores12.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores12.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores12.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores12.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores12.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores12.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores12.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores12.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores12.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores12.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores12.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores12.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores12.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores12.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores12.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores12.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores12.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores12.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores12.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores12.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores12.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores12.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores12.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores12.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores12.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores12.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores12.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores12.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores12.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores12.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores12.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores12.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores12.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores12.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores12.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores12.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores12.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores12.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores12.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores12.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores12.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores12.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores12.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores12.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores12.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores12.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores12.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores12.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores12.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores12.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores12.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores12.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores12.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores12.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores12.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores12.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores12.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores12.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores12.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores12.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores12.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores12.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores12.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores12.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores12.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores12.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores12.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores12.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores12.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores12.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores12.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores12.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores12.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores12.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores12.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores12.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores12.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores12.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores12.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores12.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores12.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores12.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores12.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores12.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores12.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores12.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores12.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores12.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores12.core.iew.wbRate           nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores12.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores12.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores12.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores12.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores12.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores12.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores12.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores12.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores12.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores12.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores12.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores12.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores12.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.power_state.pwrStateResidencyTicks::ON   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores12.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores12.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores12.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores12.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores12.core.rob.reads              0                       # The number of ROB reads (Count)
board.processor.cores12.core.rob.writes             0                       # The number of ROB writes (Count)
board.processor.cores12.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores12.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores12.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores13.core.numCycles              0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores13.core.cpi                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores13.core.ipc                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores13.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores13.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores13.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores13.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores13.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores13.core.issueRate            nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores13.core.fuBusy                 0                       # FU busy when requested (Count)
board.processor.cores13.core.fuBusyRate           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores13.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores13.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores13.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores13.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores13.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores13.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores13.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores13.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores13.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores13.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores13.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores13.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores13.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores13.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores13.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores13.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores13.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores13.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores13.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores13.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores13.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores13.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores13.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores13.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores13.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores13.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores13.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores13.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores13.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores13.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores13.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores13.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores13.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores13.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores13.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores13.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores13.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores13.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores13.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores13.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores13.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores13.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores13.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores13.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores13.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores13.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores13.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores13.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores13.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores13.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores13.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores13.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores13.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores13.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores13.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores13.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores13.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores13.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores13.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores13.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores13.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores13.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores13.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores13.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores13.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores13.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores13.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores13.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores13.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores13.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores13.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores13.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores13.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores13.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores13.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores13.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores13.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores13.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores13.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores13.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores13.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores13.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores13.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores13.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores13.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores13.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores13.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores13.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores13.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores13.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores13.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores13.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores13.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores13.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores13.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores13.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores13.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores13.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores13.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores13.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores13.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores13.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores13.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores13.core.iew.wbRate           nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores13.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores13.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores13.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores13.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores13.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores13.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores13.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores13.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores13.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores13.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores13.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores13.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores13.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.power_state.pwrStateResidencyTicks::ON   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores13.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores13.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores13.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores13.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores13.core.rob.reads              0                       # The number of ROB reads (Count)
board.processor.cores13.core.rob.writes             0                       # The number of ROB writes (Count)
board.processor.cores13.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores13.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores13.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores14.core.numCycles              0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores14.core.cpi                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores14.core.ipc                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores14.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores14.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores14.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores14.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores14.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores14.core.issueRate            nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores14.core.fuBusy                 0                       # FU busy when requested (Count)
board.processor.cores14.core.fuBusyRate           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores14.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores14.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores14.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores14.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores14.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores14.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores14.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores14.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores14.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores14.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores14.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores14.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores14.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores14.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores14.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores14.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores14.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores14.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores14.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores14.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores14.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores14.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores14.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores14.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores14.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores14.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores14.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores14.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores14.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores14.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores14.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores14.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores14.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores14.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores14.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores14.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores14.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores14.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores14.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores14.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores14.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores14.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores14.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores14.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores14.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores14.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores14.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores14.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores14.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores14.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores14.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores14.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores14.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores14.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores14.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores14.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores14.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores14.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores14.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores14.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores14.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores14.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores14.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores14.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores14.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores14.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores14.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores14.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores14.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores14.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores14.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores14.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores14.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores14.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores14.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores14.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores14.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores14.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores14.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores14.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores14.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores14.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores14.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores14.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores14.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores14.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores14.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores14.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores14.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores14.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores14.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores14.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores14.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores14.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores14.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores14.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores14.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores14.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores14.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores14.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores14.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores14.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores14.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores14.core.iew.wbRate           nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores14.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores14.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores14.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores14.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores14.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores14.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores14.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores14.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores14.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores14.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores14.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores14.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores14.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.power_state.pwrStateResidencyTicks::ON   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores14.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores14.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores14.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores14.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores14.core.rob.reads              0                       # The number of ROB reads (Count)
board.processor.cores14.core.rob.writes             0                       # The number of ROB writes (Count)
board.processor.cores14.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores14.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores14.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores15.core.numCycles              0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores15.core.cpi                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores15.core.ipc                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores15.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores15.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores15.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores15.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores15.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores15.core.issueRate            nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores15.core.fuBusy                 0                       # FU busy when requested (Count)
board.processor.cores15.core.fuBusyRate           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores15.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores15.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores15.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores15.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores15.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores15.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores15.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores15.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores15.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores15.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores15.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores15.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores15.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores15.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores15.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores15.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores15.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores15.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores15.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores15.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores15.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores15.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores15.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores15.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores15.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores15.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores15.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores15.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores15.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores15.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores15.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores15.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores15.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores15.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores15.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores15.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores15.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores15.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores15.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores15.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores15.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores15.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores15.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores15.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores15.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores15.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores15.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores15.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores15.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores15.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores15.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores15.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores15.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores15.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores15.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores15.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores15.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores15.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores15.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores15.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores15.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores15.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores15.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores15.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores15.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores15.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores15.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores15.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores15.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores15.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores15.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores15.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores15.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores15.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores15.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores15.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores15.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores15.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores15.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores15.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores15.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores15.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores15.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores15.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores15.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores15.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores15.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores15.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores15.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores15.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores15.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores15.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores15.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores15.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores15.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores15.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores15.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores15.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores15.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores15.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores15.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores15.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores15.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores15.core.iew.wbRate           nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores15.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores15.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores15.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores15.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores15.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores15.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores15.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores15.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores15.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores15.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores15.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores15.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores15.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.power_state.pwrStateResidencyTicks::ON   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores15.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores15.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores15.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores15.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores15.core.rob.reads              0                       # The number of ROB reads (Count)
board.processor.cores15.core.rob.writes             0                       # The number of ROB writes (Count)
board.processor.cores15.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores15.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores15.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores16.core.numCycles              0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores16.core.cpi                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores16.core.ipc                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores16.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores16.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores16.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores16.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores16.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores16.core.issueRate            nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores16.core.fuBusy                 0                       # FU busy when requested (Count)
board.processor.cores16.core.fuBusyRate           nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores16.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores16.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores16.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores16.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores16.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores16.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores16.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores16.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores16.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores16.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores16.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores16.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores16.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores16.core.numSwp                 0                       # Number of swp insts executed (Count)
board.processor.cores16.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores16.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores16.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores16.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores16.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores16.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores16.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores16.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores16.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores16.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores16.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores16.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores16.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores16.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores16.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores16.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores16.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores16.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores16.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores16.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores16.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores16.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores16.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores16.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores16.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores16.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores16.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores16.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores16.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores16.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores16.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores16.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores16.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores16.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores16.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores16.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores16.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores16.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores16.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores16.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores16.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores16.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores16.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores16.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores16.core.commit.amos            0                       # Number of atomic instructions committed (Count)
board.processor.cores16.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores16.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores16.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores16.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores16.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores16.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores16.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores16.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores16.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores16.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores16.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores16.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores16.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores16.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores16.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores16.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores16.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores16.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores16.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores16.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores16.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores16.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores16.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores16.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores16.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores16.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores16.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores16.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores16.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores16.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores16.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores16.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores16.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores16.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores16.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores16.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores16.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores16.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores16.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores16.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores16.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores16.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores16.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores16.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores16.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores16.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores16.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores16.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores16.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores16.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores16.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores16.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores16.core.iew.wbRate           nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores16.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores16.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores16.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores16.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores16.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores16.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores16.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores16.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores16.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores16.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores16.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores16.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores16.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores16.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores16.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores16.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores16.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores16.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.power_state.pwrStateResidencyTicks::ON   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores16.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores16.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores16.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores16.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores16.core.rob.reads              0                       # The number of ROB reads (Count)
board.processor.cores16.core.rob.writes             0                       # The number of ROB writes (Count)
board.processor.cores16.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores16.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores16.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores2.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores2.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores2.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores2.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores2.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores2.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores2.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores2.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores2.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores2.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores2.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores2.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores2.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores2.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores2.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores2.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores2.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores2.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores2.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores2.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores2.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores2.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores2.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores2.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores2.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores2.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores2.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores2.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores2.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores2.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores2.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores2.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores2.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores2.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores2.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores2.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores2.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores2.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores2.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores2.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores2.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores2.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores2.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores2.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores2.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores2.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores2.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores2.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores2.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores2.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores2.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores2.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores2.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores2.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores2.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores2.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores2.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores2.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores2.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores2.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores2.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores2.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores2.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores2.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores2.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores2.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores2.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores2.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores2.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores2.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores2.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores2.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores2.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores2.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores2.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores2.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores2.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores2.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores2.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores2.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores2.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores2.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores2.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores2.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores2.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores2.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores2.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores2.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores2.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores2.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores2.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores2.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores2.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores2.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores2.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores2.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores2.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores2.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores3.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores3.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores3.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores3.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores3.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores3.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores3.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores3.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores3.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores3.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores3.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores3.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores3.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores3.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores3.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores3.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores3.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores3.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores3.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores3.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores3.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores3.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores3.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores3.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores3.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores3.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores3.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores3.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores3.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores3.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores3.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores3.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores3.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores3.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores3.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores3.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores3.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores3.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores3.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores3.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores3.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores3.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores3.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores3.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores3.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores3.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores3.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores3.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores3.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores3.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores3.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores3.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores3.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores3.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores3.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores3.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores3.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores3.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores3.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores3.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores3.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores3.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores3.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores3.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores3.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores3.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores3.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores3.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores3.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores3.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores3.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores3.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores3.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores3.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores3.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores3.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores3.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores3.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores3.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores3.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores3.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores3.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores3.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores3.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores3.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores3.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores3.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores3.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores3.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores3.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores3.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores3.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores3.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores3.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores3.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores3.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores3.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores3.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores4.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores4.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores4.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores4.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores4.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores4.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores4.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores4.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores4.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores4.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores4.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores4.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores4.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores4.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores4.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores4.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores4.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores4.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores4.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores4.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores4.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores4.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores4.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores4.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores4.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores4.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores4.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores4.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores4.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores4.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores4.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores4.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores4.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores4.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores4.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores4.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores4.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores4.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores4.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores4.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores4.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores4.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores4.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores4.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores4.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores4.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores4.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores4.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores4.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores4.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores4.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores4.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores4.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores4.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores4.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores4.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores4.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores4.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores4.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores4.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores4.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores4.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores4.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores4.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores4.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores4.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores4.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores4.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores4.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores4.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores4.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores4.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores4.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores4.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores4.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores4.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores4.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores4.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores4.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores4.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores4.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores4.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores4.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores4.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores4.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores4.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores4.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores4.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores4.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores4.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores4.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores4.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores4.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores4.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores4.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores4.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores4.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores4.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores5.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores5.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores5.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores5.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores5.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores5.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores5.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores5.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores5.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores5.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores5.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores5.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores5.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores5.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores5.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores5.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores5.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores5.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores5.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores5.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores5.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores5.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores5.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores5.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores5.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores5.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores5.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores5.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores5.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores5.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores5.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores5.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores5.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores5.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores5.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores5.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores5.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores5.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores5.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores5.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores5.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores5.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores5.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores5.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores5.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores5.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores5.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores5.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores5.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores5.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores5.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores5.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores5.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores5.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores5.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores5.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores5.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores5.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores5.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores5.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores5.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores5.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores5.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores5.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores5.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores5.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores5.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores5.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores5.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores5.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores5.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores5.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores5.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores5.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores5.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores5.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores5.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores5.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores5.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores5.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores5.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores5.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores5.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores5.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores5.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores5.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores5.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores5.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores5.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores5.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores5.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores5.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores5.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores5.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores5.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores5.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores5.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores5.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores6.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores6.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores6.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores6.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores6.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores6.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores6.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores6.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores6.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores6.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores6.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores6.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores6.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores6.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores6.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores6.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores6.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores6.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores6.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores6.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores6.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores6.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores6.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores6.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores6.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores6.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores6.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores6.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores6.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores6.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores6.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores6.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores6.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores6.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores6.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores6.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores6.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores6.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores6.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores6.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores6.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores6.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores6.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores6.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores6.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores6.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores6.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores6.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores6.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores6.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores6.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores6.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores6.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores6.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores6.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores6.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores6.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores6.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores6.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores6.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores6.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores6.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores6.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores6.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores6.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores6.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores6.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores6.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores6.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores6.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores6.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores6.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores6.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores6.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores6.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores6.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores6.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores6.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores6.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores6.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores6.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores6.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores6.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores6.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores6.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores6.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores6.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores6.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores6.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores6.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores6.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores6.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores6.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores6.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores6.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores6.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores6.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores6.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores7.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores7.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores7.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores7.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores7.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores7.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores7.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores7.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores7.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores7.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores7.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores7.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores7.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores7.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores7.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores7.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores7.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores7.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores7.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores7.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores7.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores7.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores7.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores7.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores7.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores7.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores7.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores7.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores7.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores7.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores7.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores7.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores7.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores7.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores7.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores7.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores7.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores7.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores7.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores7.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores7.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores7.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores7.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores7.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores7.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores7.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores7.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores7.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores7.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores7.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores7.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores7.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores7.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores7.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores7.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores7.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores7.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores7.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores7.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores7.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores7.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores7.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores7.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores7.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores7.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores7.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores7.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores7.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores7.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores7.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores7.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores7.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores7.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores7.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores7.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores7.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores7.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores7.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores7.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores7.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores7.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores7.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores7.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores7.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores7.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores7.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores7.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores7.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores7.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores7.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores7.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores7.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores7.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores7.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores7.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores7.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores7.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores7.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores8.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores8.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores8.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores8.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores8.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores8.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores8.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores8.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores8.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores8.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores8.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores8.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores8.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores8.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores8.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores8.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores8.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores8.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores8.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores8.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores8.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores8.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores8.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores8.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores8.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores8.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores8.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores8.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores8.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores8.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores8.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores8.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores8.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores8.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores8.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores8.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores8.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores8.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores8.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores8.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores8.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores8.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores8.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores8.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores8.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores8.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores8.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores8.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores8.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores8.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores8.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores8.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores8.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores8.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores8.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores8.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores8.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores8.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores8.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores8.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores8.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores8.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores8.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores8.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores8.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores8.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores8.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores8.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores8.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores8.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores8.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores8.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores8.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores8.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores8.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores8.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores8.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores8.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores8.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores8.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores8.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores8.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores8.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores8.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores8.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores8.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores8.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores8.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores8.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores8.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores8.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores8.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores8.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores8.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores8.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores8.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores8.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores8.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores8.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores8.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores8.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores8.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores8.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores8.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores8.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores8.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores8.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores8.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores8.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores8.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores8.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores8.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores8.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores8.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores8.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores8.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores8.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores8.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores8.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores8.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores8.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores8.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores8.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores8.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores8.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.power_state.pwrStateResidencyTicks::ON   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores8.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores8.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores8.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores8.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores8.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores8.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores8.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores8.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores8.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores9.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores9.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores9.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores9.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores9.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores9.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.cores9.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdUnitStrideSegmentedLoad            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdUnitStrideSegmentedStore            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdExt            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdFloatExt            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statFuBusy::SimdConfig            0                       # attempts to use FU when none available (Count)
board.processor.cores9.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdFloatExt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::SimdConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores9.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.cores9.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.cores9.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores9.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.cores9.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.cores9.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores9.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores9.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores9.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores9.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores9.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores9.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores9.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.cores9.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores9.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores9.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores9.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores9.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores9.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores9.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores9.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.cores9.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.cores9.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.cores9.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.cores9.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.cores9.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.cores9.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.cores9.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.cores9.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.cores9.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.cores9.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.cores9.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.cores9.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.cores9.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.cores9.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.cores9.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.cores9.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.cores9.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.cores9.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.cores9.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.cores9.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.cores9.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.cores9.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.cores9.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.cores9.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.cores9.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.cores9.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.cores9.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.cores9.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.cores9.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.cores9.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.cores9.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.cores9.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.cores9.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores9.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.cores9.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.cores9.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdStridedLoad            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdStridedStore            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdIndexedStore            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdExt            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdFloatExt            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::SimdConfig            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.cores9.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores9.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores9.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores9.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores9.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores9.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores9.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores9.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores9.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores9.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores9.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores9.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores9.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores9.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores9.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores9.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores9.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores9.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores9.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores9.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores9.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores9.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores9.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores9.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::5            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::6            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::7            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::8            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores9.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.cores9.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores9.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores9.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores9.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores9.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores9.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores9.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores9.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores9.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores9.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.cores9.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores9.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.cores9.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.cores9.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores9.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores9.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores9.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.cores9.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores9.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores9.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores9.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.cores9.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.cores9.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.cores9.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.cores9.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores9.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.cores9.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores9.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores9.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.cores9.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores9.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.cores9.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.cores9.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.cores9.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores9.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores9.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores9.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores9.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.power_state.pwrStateResidencyTicks::ON   1121558652                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores9.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores9.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.cores9.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.cores9.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.cores9.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.cores9.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.cores9.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores9.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores9.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
