0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/ring counter/ring counter.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Sillycon/Code/RTL/ring counter/ring_design.v,1750602151,verilog,,F:/Sillycon/Code/RTL/ring counter/ring_tb.v,,D_ff;Dff;ring_design,,,,,,,,
,,,,,,tb_ring_design,,,,,,,,
