Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Thu Jan  7 09:27:35 2021
| Host         : LAPTOP-J5R9FCMI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |              62 |           22 |
| No           | Yes                   | No                     |             144 |           44 |
| Yes          | No                    | No                     |              60 |           19 |
| Yes          | No                    | Yes                    |              46 |           13 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                   Enable Signal                   |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+---------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_wiz_0_inst/Q[0] |                                                   | rst_IBUF                              |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG       | key_de/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG       | key_de/op/E[0]                                    | rst_IBUF                              |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG       |                                                   |                                       |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG       | key_de/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF                              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG       | key_de/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF                              |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/Q[0] |                                                   | vga_test/pixel_cnt[9]_i_1_n_0         |                3 |             10 |         3.33 |
|  clk_wiz_0_inst/Q[0] | vga_test/line_cnt                                 | vga_test/line_cnt[9]_i_1_n_0          |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG       | key_de/key                                        | rst_IBUF                              |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG       | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF                              |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG       | fdc/target_p1_pokemon_hp                          |                                       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG       | sc/FSM_sequential_scene_state_reg[0]_0[0]         |                                       |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG       | sc/E[0]                                           |                                       |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG       |                                                   | fdc/state_last/count[39]_i_1_n_0      |               11 |             40 |         3.64 |
|  clk_IBUF_BUFG       |                                                   | fdc/hpReduceTime/count[39]_i_1__0_n_0 |                9 |             40 |         4.44 |
|  clk_IBUF_BUFG       |                                                   | fdc/endingTime/count[39]_i_1__1_n_0   |               11 |             40 |         3.64 |
|  clk_IBUF_BUFG       |                                                   | rst_IBUF                              |               30 |             74 |         2.47 |
+----------------------+---------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


