#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Sep 10 17:03:55 2022
# Process ID: 3068
# Current directory: C:/FPGAProjects/CS1/CS1.runs/design_1_v_mix_0_0_synth_1
# Command line: vivado.exe -log design_1_v_mix_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_mix_0_0.tcl
# Log file: C:/FPGAProjects/CS1/CS1.runs/design_1_v_mix_0_0_synth_1/design_1_v_mix_0_0.vds
# Journal file: C:/FPGAProjects/CS1/CS1.runs/design_1_v_mix_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_v_mix_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/dev/CrowdSupplyWorkShop1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'dev' on host 'desktop-afnejrd' (Windows NT_amd64 version 6.2) on Sat Sep 10 17:04:12 +0300 2022
INFO: [HLS 200-10] In directory 'C:/FPGAProjects/CS1/CS1.runs/design_1_v_mix_0_0_synth_1'
Sourcing Tcl script 'C:/FPGAProjects/CS1/CS1.runs/design_1_v_mix_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project design_1_v_mix_0_0 
INFO: [HLS 200-10] Creating and opening project 'C:/FPGAProjects/CS1/CS1.runs/design_1_v_mix_0_0_synth_1/design_1_v_mix_0_0'.
INFO: [HLS 200-1510] Running: set_top v_mix 
INFO: [HLS 200-1510] Running: open_solution prj 
INFO: [HLS 200-10] Creating and opening solution 'C:/FPGAProjects/CS1/CS1.runs/design_1_v_mix_0_0_synth_1/design_1_v_mix_0_0/prj'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_mix_config.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_mix_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_mix.cpp 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_mix.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_mix.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_mix.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_dma.cpp 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_dma.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_dma.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_dma.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_csc.cpp 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_csc.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_csc.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_csc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls -I c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src  c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 20 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 20ns.
INFO: [HLS 200-1510] Running: config_interface -m_axi_flush_mode 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=false 
INFO: [HLS 200-1510] Running: config_rtl -prefix design_1_v_mix_0_0_ 
WARNING: [HLS 200-483] The 'config_rtl -prefix' command is deprecated and will be removed in a future release. Use 'config_rtl -module_prefix' as its replacement.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 868.426 MB.
INFO: [HLS 200-10] Analyzing design file 'c:/FPGAProjects/CS1/CS1.gen/sources_1/bd/design_1/ip/design_1_v_mix_0_0/src/v_csc.cpp' ... 
