import copy
import math
import os.path
import csv
import re

OPERATIONS_MEMORY_ACCESS = ["LWD", "LWI", "SWD","SWI"]
BUS_TYPES = ["ONE-TO-M", "N-TO-M", "INTERLEAVED"]
CLK_PERIOD  = 1E-08 # 10 ns 
INTERVAL_CST = 14
DEAD_TIME_CONSUMPTION_W = 8.15E-05
DEAD_TIME_LATENCY_CC = 110
# SCALE_FACTOR = 1.25 # 0
SCALE_FACTOR = 0

def load_operation_characterization(characterization_type, mapping_file='operation_characterization.csv'):
    operation_mapping = {}
    csv_file_path = os.path.join(os.path.dirname(os.path.abspath(__file__)), mapping_file)
    with open(csv_file_path, 'r') as csvfile:
        reader = csv.reader(csvfile)
        current_section = None  
        for row in reader:
            if not row or row[0].startswith('#'):
                current_section = row[0].strip('# ') if row else current_section
                continue      
            if current_section == f'operation_{characterization_type}_mapping':
                operation, *rest = row         
                if len(rest) == 1:
                    key = float(rest[0])
                    operation_mapping[operation] = key
                elif len(rest) == 2:
                    key = int(rest[0])
                    value = float(rest[1])
                    if operation not in operation_mapping:
                        operation_mapping[operation] = {}
                    operation_mapping[operation][key] = value
    return operation_mapping

# operation_latency_mapping = load_operation_characterization("latency_cc")
# bus_type_active_row_coef = load_operation_characterization("active_row_coef")
# bus_type_cpu_loop_instrs = load_operation_characterization("cpu_loop_instrs")
operation_power_mapping = {}
operation_passive_power_mapping = {}
operation_clk_gate_mapping = {}
operation_reconfig_power_mapping = {}

def select_power_factors(characterization_factors):
    operation_power_mapping = {}
    operation_passive_power_mapping = {}
    operation_clk_gate_mapping = {}
    operation_reconfig_power_mapping = {}
    if "uniform_op_pwr" in characterization_factors:
        operation_power_mapping = load_operation_characterization("power_w")
        uniform_val = operation_power_mapping["NOP"]
        for elem in operation_power_mapping:
            operation_power_mapping[elem] = uniform_val
    if "power_w" in characterization_factors:
        operation_power_mapping = load_operation_characterization("power_w")
    if "passive_power_w" in characterization_factors:
        operation_passive_power_mapping = load_operation_characterization("passive_power_w")
    if "clk_gate_power_w" in characterization_factors:
        operation_clk_gate_mapping = load_operation_characterization("clk_gate_power_w")
    if "reconfig_power_w" in characterization_factors:
        operation_reconfig_power_mapping = load_operation_characterization("reconfig_power_w")

    return (operation_power_mapping, operation_passive_power_mapping, 
            operation_clk_gate_mapping, operation_reconfig_power_mapping)

# characterization_factors = ["power_w", "passive_power_w", "clk_gate_power_w", "reconfig_power_w"]
# characterization_factors = ["uniform_op_pwr"]
# characterization_factors = ["power_w"]
# characterization_factors = ["power_w", "clk_gate_power_w"]
# characterization_factors = ["power_w", "passive_power_w", "clk_gate_power_w", "reconfig_power_w"]
characterization_factors = ["power_w", "passive_power_w", "clk_gate_power_w", "reconfig_power_w"]

(operation_power_mapping, operation_passive_power_mapping, 
 operation_clk_gate_mapping, operation_reconfig_power_mapping) = select_power_factors(characterization_factors)
operation_latency_mapping = {}
bus_type_active_row_coef = {}
bus_type_cpu_loop_instrs = {}

def select_latency_factors(characterization_factors):
    operation_latency_mapping = {}
    bus_type_active_row_coef = {}
    bus_type_cpu_loop_instrs = {}

    if "latency_cc" in characterization_factors:
        operation_latency_mapping = load_operation_characterization("latency_cc")
    if "uniform_op_cc" in characterization_factors:
        operation_latency_mapping = load_operation_characterization("latency_cc")
        for elem in operation_latency_mapping:
            operation_latency_mapping[elem] = 1
    if "active_row_coef" in characterization_factors:
        bus_type_active_row_coef = load_operation_characterization("active_row_coef")
    else:
        bus_type_active_row_coef = load_operation_characterization("active_row_coef")
        for elem in bus_type_active_row_coef:
            bus_type_active_row_coef[elem] = 0
    if "cpu_loop_instrs" in characterization_factors:
        bus_type_cpu_loop_instrs = load_operation_characterization("cpu_loop_instrs")
    else:
        bus_type_cpu_loop_instrs = load_operation_characterization("cpu_loop_instrs")
        for elem in bus_type_cpu_loop_instrs:
            bus_type_cpu_loop_instrs[elem] = 0
    if "dma_per_cell" in characterization_factors:
        operation_latency_mapping = load_operation_characterization("latency_cc")
        for elem in operation_latency_mapping:
            if any(op in operation_latency_mapping for op in OPERATIONS_MEMORY_ACCESS):
                operation_latency_mapping[elem] = 1
    return (operation_latency_mapping, bus_type_active_row_coef, bus_type_cpu_loop_instrs)
# characterization_factors = ["uniform_op_cc"] 
# characterization_factors = ["latency_cc"]
# characterization_factors = ["dma_per_cell"]  
characterization_factors = ["latency_cc", "active_row_coef", "cpu_loop_instrs"] 
(operation_latency_mapping, bus_type_active_row_coef, bus_type_cpu_loop_instrs) = select_latency_factors(characterization_factors)


def normalize_power_values(power_values):
    max_value = power_values["NOP"][1]
    for key in power_values:
        for inner_key in power_values[key]:
            power_values[key][inner_key] /= max_value
    print(power_values)
    return power_values

# This function takes the maximum latency between the memory operations and the non-memory operations in the instruction
def get_latency_cc(cgra):
    cgra.max_latency_instr = None
    longest_alu_op_latency_cc = get_latency_alu_cc(cgra)
    total_mem_latency_cc = get_latency_mem_cc(cgra)
    cgra.max_latency_instr.latency_cc = max(longest_alu_op_latency_cc, total_mem_latency_cc)
    if total_mem_latency_cc > longest_alu_op_latency_cc:
        cgra.max_latency_instr.instr = f'MEM ({cgra.max_latency_instr.instr})'
    if (cgra.exit and cgra.max_latency_instr.instr != "EXIT"):
        cgra.max_latency_instr.latency_cc += 1
    cgra.max_latency_instr.instr2exec = cgra.instr2exec
    cgra.instr_latency_cc.append(copy.copy(cgra.max_latency_instr))
    cgra.total_latency_cc += cgra.instr_latency_cc[-1].latency_cc

def get_latency_alu_cc(cgra):
    for r in range(cgra.N_ROWS):
        for c in range(cgra.N_COLS):
            cgra.cells[r][c].latency_cc = int(operation_latency_mapping[cgra.cells[r][c].op])                
            if cgra.max_latency_instr is None or cgra.cells[r][c].latency_cc > cgra.max_latency_instr.latency_cc:
                cgra.max_latency_instr = copy.copy(cgra.cells[r][c])
    return cgra.max_latency_instr.latency_cc

def get_latency_mem_cc(cgra):
    record_bank_access(cgra)
    cgra.concurrent_accesses = group_dma_accesses(cgra)
    dependencies = track_dependencies(cgra)
    latency_cc = get_total_memory_access_cc(cgra, dependencies)
    if any(elem in characterization_factors for elem in ("uniform_op_cc", "dma_per_cell")):
        return 1
    return latency_cc

# Record the bank index used for each memory access 
def record_bank_access(cgra):
    for r in range(cgra.N_ROWS):
        for c in range(cgra.N_COLS): 
            if cgra.cells[r][c].op in OPERATIONS_MEMORY_ACCESS:
                cgra.cells[r][c].bank_index = compute_bank_index(cgra,r,c)

def compute_bank_index(cgra, r, c):
    if (cgra.memory):
        base_addr = cgra.init_store[0] if cgra.cells[r][c].op == "SWD" else sorted(cgra.memory)[0][0]  
    if cgra.memory_manager.bus_type == "INTERLEAVED":
        index_pos = int(((cgra.cells[r][c].addr - base_addr) / cgra.memory_manager.word_size_B) % cgra.memory_manager.banks_n)
    elif cgra.memory_manager.bus_type == "N-TO-M":
        index_pos = cgra.cells[r][c].addr / cgra.memory_manager.bank_size_B
    else:
        index_pos = 1
    return index_pos

def group_dma_accesses(cgra):
    # For each row, scan the PEs for memory accesses and place them into concurrent_accesses
    # If a column has no memory access, then scan all the rows on that column (=push up) 
    cgra.covered_accesses = []
    concurrent_accesses = [{} for _ in range(cgra.N_ROWS)]
    for r in range(cgra.N_ROWS):
        for c in range(cgra.N_COLS):  
            if cgra.cells[r][c].op in OPERATIONS_MEMORY_ACCESS and (r, c) not in cgra.covered_accesses:
                cgra.covered_accesses, concurrent_accesses = mark_access(cgra.covered_accesses, concurrent_accesses, r, c, r, cgra.cells[r][c].bank_index)
            else:
                for k in range(cgra.N_ROWS):
                    if cgra.cells[k][c].op in OPERATIONS_MEMORY_ACCESS and (k, c) not in cgra.covered_accesses:
                        cgra.covered_accesses, concurrent_accesses = mark_access(cgra.covered_accesses, concurrent_accesses, r, c, k, cgra.cells[k][c].bank_index)
                        break
    if not accesses_are_ordered(cgra, concurrent_accesses):
        concurrent_accesses = rearrange_accesses(cgra, concurrent_accesses) 
    return concurrent_accesses

def mark_access(covered_accesses, concurrent_accesses, r, c, k, bank_index):
    # Record a PE and its bank index into concurrent_accesses 
    covered_accesses.append((k, c))
    concurrent_accesses[r].setdefault(bank_index, []).append((k, c))
    return covered_accesses, concurrent_accesses

def accesses_are_ordered(cgra, concurrent_accesses):
    if (cgra.memory_manager.bus_type != "INTERLEAVED"):
        return False
    else:
        highest_row = [0] * cgra.N_ROWS
        for i in range (cgra.N_ROWS):
            for values in concurrent_accesses[i].values():
                for current_access in values:
                    if highest_row[i] > current_access[0]:
                        return False
                    else:
                        highest_row[i] = current_access[0]
        return True

# This function arranges the concurrent lists to ensure they match the DMA's behavior
def rearrange_accesses(cgra, concurrent_accesses) :
    if cgra.memory_manager.bus_type == "INTERLEAVED":
        for i in range(cgra.N_ROWS - 1, 0, -1):
            order_pairs = [pair[1] for pairs in concurrent_accesses[i].values() for pair in pairs][::-1]
            concurrent_accesses[i-1] = {key: sorted(pairs, key=lambda x: order_pairs.index(x[1]) if x[1] in order_pairs else float('inf'))
                    for key, pairs in concurrent_accesses[i-1].items()}
    else:
         # Latencies for non-interleaved bus types require the total number of accesses 
        concurrent_accesses = [{1: [(0, 0)] * len(cgra.covered_accesses)}, {}, {}, {}]
    return concurrent_accesses

def track_dependencies(cgra): 
    latency = [1] * cgra.N_COLS 
    # Iterate over each sequence (= flattened row), examining them two-by-two:
    for i in range (cgra.N_ROWS):
        for values in cgra.concurrent_accesses[i].values():
            for current_access in values:
                # Compare each access with its next dependency (=subsequent access at same column)
                # Record the difference between the access within the conflict, and the subsequent access
                current_pos = find_position(cgra.concurrent_accesses[i], current_access[1]) + 1
                next_pos = find_position(cgra.concurrent_accesses[i+1], current_access[1]) if i < cgra.N_ROWS - 1 else 0
                latency[current_access[1]] += current_pos - next_pos
    return latency

def find_position(conflict_pos, column):
    for pairs in conflict_pos.items():
        for pair in pairs[1]:
            if pair[1] == column:
                return pairs[1].index(pair)
    return 0

def get_total_memory_access_cc(cgra, dependencies):
    # Account for additional bus type specific delays
    ACTIVE_ROW_COEF =  bus_type_active_row_coef[cgra.memory_manager.bus_type]
    CPU_LOOP_INSTRS =  bus_type_cpu_loop_instrs[cgra.memory_manager.bus_type]
    mem_count = [0] * cgra.N_COLS
    latency_cc = max(dependencies)
    for r in range(cgra.N_ROWS):
        for c in range(cgra.N_COLS):                
            if cgra.cells[r][c].op in OPERATIONS_MEMORY_ACCESS:      
                mem_count[r] += 1
                cgra.nbr_accesses += 1
    if ACTIVE_ROW_COEF:
        for i in range (cgra.N_ROWS):
            if mem_count[i] != 0:
                latency_cc += ACTIVE_ROW_COEF
                if CPU_LOOP_INSTRS:
                    cgra.flag_poll_cnt += ACTIVE_ROW_COEF
                    if cgra.flag_poll_cnt % (CPU_LOOP_INSTRS - 1) == 0:
                        latency_cc += 1
    if CPU_LOOP_INSTRS:
        if max(mem_count) == 0:
            cgra.flag_poll_cnt += latency_cc
    return latency_cc

def get_power_w(cgra):
    cgra.power.append([[0 for _ in range(cgra.N_COLS)] for _ in range(cgra.N_ROWS)])
    cgra.energy.append([[0 for _ in range(cgra.N_COLS)] for _ in range(cgra.N_ROWS)])
    for r in range(cgra.N_ROWS):
        for c in range(cgra.N_COLS):
            get_cell_power_w(cgra.cells[r][c], cgra.max_latency_instr.latency_cc)      
            get_cell_reconfig_w(cgra, r, c)
            get_cell_energy_j(cgra.cells[r][c], cgra.max_latency_instr.latency_cc, cgra.reconfig_consumption_w[r][c])
            cgra.energy[-1][r][c] = cgra.cells[r][c].energy
            cgra.power[-1][r][c] = cgra.cells[r][c].energy / (cgra.max_latency_instr.latency_cc * CLK_PERIOD)
    if (cgra.exit):
        process_final_pwr_en_results(cgra)

def get_cell_power_w(cell, latency):
    if cell.op in operation_power_mapping:
        if cell.op in cell.ops_arith:
            handle_alu(cell)
        average_pwr = fetch_operation_value(cell, "power", cell.op, latency)
        cell.power = average_pwr
        if cell.op == 'NOP' or cell.op == 'EXIT':
            cell.power += fetch_operation_value(cell, "clk", "CLK_IDLE", latency)
        else:
            cell.power += fetch_operation_value(cell, "clk", "CLK_ACTIVE", latency)

def handle_alu(cell):
        from cgra import regs
        pattern_r_digit = re.compile(r"r[0-3]", re.IGNORECASE)
        pattern_rc_letter = re.compile(r"rc[b-lrt]", re.IGNORECASE)
        pattern_numeric = re.compile(r"\b\d+\b")
        matches = [elem.strip() for elem in re.split(r'[ ,]+', cell.instr)[1:]]
        matches_str = ' '.join(matches)
        int_reg_cnt = len(pattern_r_digit.findall(matches_str))
        ext_reg_cnt = len(pattern_rc_letter.findall(matches_str))
        cst_cnt = len(pattern_numeric.findall(matches_str))
        if cell.out == 0:
            cell.params_info = "X0"
        if cell.op == 'SMUL' or cell.op == 'FXPMUL':
            for match in pattern_r_digit.findall(cell.op[1:]):
                digit = int(match[1])
                if cell.regs[regs[digit]] == 1 or cell.regs[regs[digit]] == 2:
                    cell.params_info = f'X{cell.regs[regs[digit]]}'
        if cell.op == 'SMUL' or cell.op == 'SADD': 
            if ext_reg_cnt >= 1:
                cell.params_info = "EXT"
            elif int_reg_cnt == 2 and cst_cnt == 1:
                cell.params_info = "CST" 
            elif int_reg_cnt == 3:
                cell.params_info = "INT"

def fetch_operation_value(cell, type, op=None, latency=None ):
    def get_value(mapping, op_key, latency):
        if SCALE_FACTOR:
            first_value = mapping[op_key].get(latency, mapping[op_key].get(1, 0))
            return first_value - ( (latency - 1) * SCALE_FACTOR) 
        else:
            if latency > max(mapping[op_key]) and type == "power":
                return mapping[op_key][max(mapping[op_key])]
            return mapping[op_key].get(latency, mapping[op_key].get(cell.latency_cc, 0))
    if type == "power":
        op_key = f"{op}_{cell.params_info}" if (f"{op}_{cell.params_info}") in operation_power_mapping else op
        if op_key in operation_power_mapping:
            return get_value(operation_power_mapping, op_key, latency)    
    elif type == "passive":
        op_key = f"{op}_{cell.params_info}" if cell.params_info else op
        if op_key in operation_passive_power_mapping:
            return get_value(operation_passive_power_mapping, op_key, latency)
        else:
            return 0
    elif type == "clk":
        return operation_clk_gate_mapping.get(op, {}).get(latency, 0)
    return 0

def get_cell_reconfig_w(cgra, r, c):
    current_reconfig = tuple(sorted((cgra.prev_ops[r][c], cgra.cells[r][c].op)))
    cgra.prev_ops[r][c] = cgra.cells[r][c].op
    key = f'{current_reconfig[1]}-{current_reconfig[1]}' if current_reconfig[0] == "" else f'{current_reconfig[0]}-{current_reconfig[1]}'
    cgra.reconfig_consumption_w[r][c] += operation_reconfig_power_mapping.get(key, 0)
    if key in cgra.operation_count_dict:
        cgra.operation_count_dict[key] += 1
    else:
        cgra.operation_count_dict[key] = 1

def get_cell_energy_j(cell, latency, reconfig_consumption_w):
    cell.energy = ((cell.power ) * latency ) 
    cell.energy += reconfig_consumption_w 
    cell.energy *= CLK_PERIOD

def process_final_pwr_en_results(cgra):
    cgra.energy_array = [[0 for _ in range(cgra.N_COLS)] for _ in range(cgra.N_ROWS)]
    for index, item in enumerate(cgra.instr_latency_cc):  
        for row_idx in range(cgra.N_ROWS):
            for col_idx in range(cgra.N_COLS):
                cgra.energy_array[row_idx][col_idx] += cgra.energy[index][row_idx][col_idx]
    cgra.avg_energy = sum([energy for row in cgra.energy_array for energy in row])
    # Adjust energy to remove dead time consumption
    cgra.avg_energy -= DEAD_TIME_CONSUMPTION_W * DEAD_TIME_LATENCY_CC * CLK_PERIOD


def display_characterization(cgra, pr):
    from cgra import print_out
    if any(item in pr for item in ["OP_MAX_LAT", "ALL_LAT_INFO"]):
        print("\nLongest instructions per cycle:\n")
        print("{:<8} {:<25} {:<10}".format("Cycle", "Instruction", "Latency (CC)"))
        for index, item in enumerate(cgra.instr_latency_cc):
            print("{:<2} {:<6} {:<25} {:<10}".format(index + 1, f'({item.instr2exec})', item.instr, item.latency_cc))
    if any(item in pr for item in ["TOTAL_LAT", "ALL_LAT_INFO"]):
        cgra.interval_latency = math.ceil(INTERVAL_CST + (len(cgra.instrs) * 3))
        print(f'\nConfiguration time: {len(cgra.instrs)} CC\nTime between end of configuration and start of first iteration: {math.ceil(14 + (len(cgra.instrs) * 3))} CC\nTotal time for all instructions: {cgra.total_latency_cc} CC') 
    if any(item in pr for item in ["AVG_INSTR_PWR_INFO", "ALL_PWR_EN_INFO", "FINAL_EN_INFO"]):
        print("\nPower estimation for all instructions:", format((cgra.avg_energy) / (cgra.total_latency_cc * CLK_PERIOD), ".2e"), " W")
    if any(item in pr for item in ["AVG_INSTR_EN_INFO", "ALL_PWR_EN_INFO", "FINAL_EN_INFO"]):
        print("\nAverage power per operation:\n")
        the_sum = 0
        for row_idx in range(cgra.N_ROWS):
            line = cgra.energy_array[row_idx]  
            out_string = " ".join(f"{elem / (cgra.total_latency_cc * CLK_PERIOD):.2e}" for elem in line)
            for elem in line:
                the_sum += elem / (cgra.total_latency_cc * CLK_PERIOD)
            print(out_string)
        print("\nClock period used:", CLK_PERIOD, "s")
        print("\nTotal energy consumed during execution:", format(cgra.avg_energy, ".2e"), "J")
        print("\nEnergy per operation:\n")
        the_sum = 0
        for row_idx in range(cgra.N_ROWS):
            line = cgra.energy_array[row_idx]  
            out_string = " ".join(f"{elem:.2e}" for elem in line)
            for elem in line:
                the_sum += elem
            print(out_string)