$date
	Sun Oct 23 03:59:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#60633
b1011 !
1"
#60634
b1011 &
b1011 %
1$
#60635
0"
#60638
b100010 &
b100010 %
#60642
b10001 &
b10001 %
#60646
b110100 &
b110100 %
#60650
b11010 &
b11010 %
#60654
b1101 &
b1101 %
#60658
b101000 &
b101000 %
#60662
b10100 &
b10100 %
#60666
b1010 &
b1010 %
#60670
b101 &
b101 %
#60674
b10000 &
b10000 %
#60678
b1000 &
b1000 %
#60682
b100 &
b100 %
#60686
b10 &
b10 %
#60690
b1 &
b1 %
1#
#60694
b0 &
0#
b0 %
0$
#1102930
b11 &
b11 %
1$
b11 !
1"
#1102931
0"
#1102934
b1010 &
b1010 %
#1102938
b101 &
b101 %
#1102942
b10000 &
b10000 %
#1102946
b1000 &
b1000 %
#1102950
b100 &
b100 %
#1102954
b10 &
b10 %
#1102958
b1 &
1#
b1 %
#1102962
b0 &
b0 %
0#
0$
#2032406
b100 &
b100 %
1$
b100 !
1"
#2032407
0"
#2032410
b10 &
b10 %
#2032414
b1 &
1#
b1 %
#2032418
b0 &
b0 %
0#
0$
#4500012
