Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:47:10 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : sv_chip1_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.030ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_7/corr_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_7_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.052ns (32.113%)  route 0.110ns (67.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      1.206ns (routing 0.529ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.598ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.411    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.438 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.206     1.644    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_7/tm3_clk_v0_IBUF_BUFG
    SLICE_X55Y178                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_7/corr_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y178        FDRE (Prop_FDRE_C_Q)         0.052     1.696 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_7/corr_out_reg[12]/Q
                         net (fo=1, estimated)        0.110     1.806    wrapper_norm_corr_20_inst_p/corr_20_inst/n_11_inst_corr_7
    SLICE_X55Y180        FDRE                                         r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_7_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.649    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.680 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.411     2.091    wrapper_norm_corr_20_inst_p/corr_20_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X55Y180                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_7_reg[12]/C
                         clock pessimism             -0.312     1.780    
    SLICE_X55Y180        FDRE (Hold_FDRE_C_D)         0.056     1.836    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_7_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.030ns  (arrival time - required time)
  Source:                 port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.052ns (36.087%)  route 0.092ns (63.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      1.050ns (routing 0.529ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.598ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.411    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.438 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.050     1.488    port_bus_2to1_1_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X39Y179                                                     r  port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y179        FDRE (Prop_FDRE_C_Q)         0.052     1.540 r  port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_tmp_reg[0]/Q
                         net (fo=1, estimated)        0.092     1.632    port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_tmp[0]
    SLICE_X39Y180        FDRE                                         r  port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.649    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.680 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.237     1.917    port_bus_2to1_1_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X39Y180                                                     r  port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_reg[0]/C
                         clock pessimism             -0.312     1.606    
    SLICE_X39Y180        FDRE (Hold_FDRE_C_D)         0.056     1.662    port_bus_2to1_1_inst/vidin_data_reg_scld_1_2to3_right_ip_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.010ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/corr_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.051ns (27.778%)  route 0.133ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      1.200ns (routing 0.529ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.598ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.411    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.438 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.200     1.638    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/tm3_clk_v0_IBUF_BUFG
    SLICE_X54Y178                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/corr_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y178        FDRE (Prop_FDRE_C_Q)         0.051     1.689 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/corr_out_reg[11]/Q
                         net (fo=1, estimated)        0.133     1.822    wrapper_norm_corr_20_inst_p/corr_20_inst/n_12_inst_corr_8
    SLICE_X54Y181        FDRE                                         r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.649    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.680 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.407     2.087    wrapper_norm_corr_20_inst_p/corr_20_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X54Y181                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[11]/C
                         clock pessimism             -0.312     1.776    
    SLICE_X54Y181        FDRE (Hold_FDRE_C_D)         0.056     1.832    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/corr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.051ns (26.275%)  route 0.143ns (73.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      1.206ns (routing 0.529ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.411ns (routing 0.598ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.411    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.438 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.206     1.644    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/tm3_clk_v0_IBUF_BUFG
    SLICE_X55Y179                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/corr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y179        FDRE (Prop_FDRE_C_Q)         0.051     1.695 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/corr_out_reg[13]/Q
                         net (fo=1, estimated)        0.143     1.838    wrapper_norm_corr_20_inst_p/corr_20_inst/n_10_inst_corr_8
    SLICE_X55Y180        FDRE                                         r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.649    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.680 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.411     2.091    wrapper_norm_corr_20_inst_p/corr_20_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X55Y180                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[13]/C
                         clock pessimism             -0.312     1.780    
    SLICE_X55Y180        FDRE (Hold_FDRE_C_D)         0.056     1.836    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/corr_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.051ns (25.604%)  route 0.148ns (74.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      1.206ns (routing 0.529ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.413ns (routing 0.598ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.411    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.438 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.206     1.644    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/tm3_clk_v0_IBUF_BUFG
    SLICE_X56Y178                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/corr_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y178        FDRE (Prop_FDRE_C_Q)         0.051     1.695 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_8/corr_out_reg[10]/Q
                         net (fo=1, estimated)        0.148     1.843    wrapper_norm_corr_20_inst_p/corr_20_inst/n_13_inst_corr_8
    SLICE_X55Y180        FDRE                                         r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.649    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.680 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.413     2.093    wrapper_norm_corr_20_inst_p/corr_20_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X55Y180                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[10]/C
                         clock pessimism             -0.312     1.782    
    SLICE_X55Y180        FDRE (Hold_FDRE_C_D)         0.056     1.838    wrapper_norm_corr_20_inst_p/corr_20_inst/corr_out_8_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_5/dout_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/in_l_re_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.051ns (28.542%)  route 0.128ns (71.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      1.041ns (routing 0.529ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.598ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.411    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.438 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.041     1.479    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_5/tm3_clk_v0_IBUF_BUFG
    SLICE_X34Y178                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_5/dout_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y178        FDRE (Prop_FDRE_C_Q)         0.051     1.530 r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_sh_reg_5/dout_1_reg[5]/Q
                         net (fo=22, estimated)       0.128     1.658    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/I8[5]
    SLICE_X34Y181        FDRE                                         r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/in_l_re_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.649    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.680 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.225     1.905    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/tm3_clk_v0_IBUF_BUFG
    SLICE_X34Y181                                                     r  wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/in_l_re_reg_reg[5]/C
                         clock pessimism             -0.312     1.594    
    SLICE_X34Y181        FDRE (Hold_FDRE_C_D)         0.056     1.650    wrapper_norm_corr_5_inst_n/corr_5_inst/inst_corr_5/in_l_re_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_tmp_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.051ns (26.618%)  route 0.141ns (73.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      1.055ns (routing 0.529ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.598ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.411    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.438 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.055     1.493    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y179                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_tmp_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y179        FDRE (Prop_FDRE_C_Q)         0.051     1.544 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_tmp_reg[15]/Q
                         net (fo=1, estimated)        0.141     1.685    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/n_0_corr_out_tmp_reg[15]
    SLICE_X43Y180        FDRE                                         r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.649    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.680 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.241     1.921    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y180                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_reg[15]/C
                         clock pessimism             -0.312     1.610    
    SLICE_X43Y180        FDRE (Hold_FDRE_C_D)         0.056     1.666    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.051ns (26.241%)  route 0.143ns (73.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      1.055ns (routing 0.529ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.598ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.411    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.438 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.055     1.493    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y178                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y178        FDRE (Prop_FDRE_C_Q)         0.051     1.544 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_tmp_reg[6]/Q
                         net (fo=1, estimated)        0.143     1.687    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/n_0_corr_out_tmp_reg[6]
    SLICE_X43Y181        FDRE                                         r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.649    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.680 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.243     1.923    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y181                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_reg[6]/C
                         clock pessimism             -0.312     1.612    
    SLICE_X43Y181        FDRE (Hold_FDRE_C_D)         0.056     1.668    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_tmp_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.051ns (26.107%)  route 0.144ns (73.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      1.055ns (routing 0.529ns, distribution 0.526ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.598ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.411    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.438 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.055     1.493    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y179                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_tmp_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y179        FDRE (Prop_FDRE_C_Q)         0.051     1.544 r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_tmp_reg[14]/Q
                         net (fo=1, estimated)        0.144     1.688    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/n_0_corr_out_tmp_reg[14]
    SLICE_X43Y180        FDRE                                         r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.649    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.680 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.241     1.921    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/tm3_clk_v0_IBUF_BUFG
    SLICE_X43Y180                                                     r  wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_reg[14]/C
                         clock pessimism             -0.312     1.610    
    SLICE_X43Y180        FDRE (Hold_FDRE_C_D)         0.055     1.665    wrapper_norm_corr_20_inst_p/corr_20_inst/inst_corr_2/corr_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 wrapper_norm_corr_10_inst_n/norm_inst_right/din_2_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            wrapper_norm_corr_10_inst_n/norm_inst_right/din_2_tmp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.051ns (34.790%)  route 0.096ns (65.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Net Delay (Source):      1.076ns (routing 0.529ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.598ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.209     0.209 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.236    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.236 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.174     0.411    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.438 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.076     1.514    wrapper_norm_corr_10_inst_n/norm_inst_right/tm3_clk_v0_IBUF_BUFG
    SLICE_X41Y180                                                     r  wrapper_norm_corr_10_inst_n/norm_inst_right/din_2_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y180        FDRE (Prop_FDRE_C_Q)         0.051     1.565 r  wrapper_norm_corr_10_inst_n/norm_inst_right/din_2_reg_reg[8]/Q
                         net (fo=1, estimated)        0.096     1.661    wrapper_norm_corr_10_inst_n/norm_inst_right/n_0_din_2_reg_reg[8]
    SLICE_X41Y179        FDRE                                         r  wrapper_norm_corr_10_inst_n/norm_inst_right/din_2_tmp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    Y23                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    Y23                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    Y23                  INBUF (Prop_INBUF_PAD_O)     0.427     0.427 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.460    tm3_clk_v0_IBUF_inst/OUT
    Y23                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    Y23                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.460 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.190     0.649    tm3_clk_v0_IBUF
    BUFGCE_X0Y72                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.680 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=11401, estimated)    1.211     1.891    wrapper_norm_corr_10_inst_n/norm_inst_right/tm3_clk_v0_IBUF_BUFG
    SLICE_X41Y179                                                     r  wrapper_norm_corr_10_inst_n/norm_inst_right/din_2_tmp1_reg[8]/C
                         clock pessimism             -0.312     1.580    
    SLICE_X41Y179        FDRE (Hold_FDRE_C_D)         0.056     1.636    wrapper_norm_corr_10_inst_n/norm_inst_right/din_2_tmp1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.025    




