
---------- Begin Simulation Statistics ----------
simSeconds                                   4.171509                       # Number of seconds simulated (Second)
simTicks                                 4171509122998                       # Number of ticks simulated (Tick)
finalTick                                4171509122998                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    195.72                       # Real time elapsed on the host (Second)
hostTickRate                              21313724758                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8648008                       # Number of bytes of host memory used (Byte)
simInsts                                    142557470                       # Number of instructions simulated (Count)
simOps                                      275333947                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   728376                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1406778                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        312871006                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.194662                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.455651                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts            142559970                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              275336636                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.194662                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.455651                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            9493463                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         266024048                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         41160454                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        17872733                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      2346457      0.85%      0.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    206898486     75.14%     76.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       203888      0.07%     76.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      1277033      0.46%     76.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd      2105857      0.76%     77.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     77.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1696      0.00%     77.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     77.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     77.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     77.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         7086      0.00%     77.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       787156      0.29%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     77.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        79800      0.03%     77.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       371310      0.13%     77.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     77.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         2310      0.00%     77.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     77.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        32776      0.01%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp        21844      0.01%     77.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt      1919346      0.70%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            4      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       248390      0.09%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            4      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     78.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     38357716     13.93%     92.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     17020544      6.18%     98.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      2802738      1.02%     99.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       852189      0.31%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    275336636                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     31052614                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     28447957                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      2604297                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     23813079                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      7239175                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      2411843                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      2411838                       # Class of control type instructions committed (Count)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      4823681                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles    312871006                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       59033187                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses      9493463                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads        8338711                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       6902833                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses    266024048                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads     316132331                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    195737921                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          59033187                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    118970856                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          954                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts             142559970                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps               275336636                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.455651                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           31052614                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.099251                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          55443437                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             55443437                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         55443437                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            55443437                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data         2484680                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total            2484680                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data        2484680                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total           2484680                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 517446970169                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  517446970169                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 517446970169                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 517446970169                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      57928117                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         57928117                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     57928117                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        57928117                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.042892                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.042892                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.042892                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.042892                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 208254.974552                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 208254.974552                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 208254.974552                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 208254.974552                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks          932695                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total               932695                       # number of writebacks (Count)
system.cpu.l1d.demandMshrMisses::cpu.data      2484680                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total        2484680                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data      2484680                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total       2484680                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 484318731729                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 484318731729                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 484318731729                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 484318731729                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.042892                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.042892                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.042892                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.042892                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 194921.974552                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 194921.974552                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 194921.974552                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 194921.974552                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                   2484785                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data       551140                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total       551140                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data          169                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total          169                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     35612443                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     35612443                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data       551309                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total       551309                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.000307                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.000307                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 210724.514793                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 210724.514793                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data          169                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total          169                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data   8282499599                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total   8282499599                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.000307                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.000307                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 49008873.366864                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 49008873.366864                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data       551309                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total       551309                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data       551309                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total       551309                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        38592270                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           38592270                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data       2016663                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total          2016663                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 424725288269                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 424725288269                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     40608933                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       40608933                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.049661                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.049661                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 210607.963883                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 210607.963883                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrMisses::cpu.data      2016663                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total      2016663                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 397837120490                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 397837120490                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.049661                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.049661                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 197274.963883                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 197274.963883                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data       16851167                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total          16851167                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data       468017                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total          468017                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data  92721681900                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total  92721681900                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data     17319184                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total      17319184                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.027023                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.027023                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 198116.055400                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 198116.055400                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrMisses::cpu.data       468017                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total       468017                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data  86481611239                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total  86481611239                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.027023                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.027023                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 184783.055400                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 184783.055400                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 4171509122998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse               63.999644                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                59005299                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs               2484785                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 23.746642                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 479988                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data    63.999644                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.999994                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.999994                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               9                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              20                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2              33                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::3               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::4               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses             120546319                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses            120546319                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4171509122998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst         184411630                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total            184411630                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst        184411630                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total           184411630                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst         1699394                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total            1699394                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst        1699394                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total           1699394                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst 357630312352                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total  357630312352                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst 357630312352                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total 357630312352                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst     186111024                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total        186111024                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst    186111024                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total       186111024                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.009131                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.009131                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.009131                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.009131                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 210445.789706                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 210445.789706                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 210445.789706                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 210445.789706                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrMisses::cpu.inst      1699394                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total        1699394                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst      1699394                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total       1699394                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst 334972292150                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total 334972292150                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst 334972292150                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total 334972292150                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.009131                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.009131                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.009131                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.009131                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 197112.789706                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 197112.789706                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 197112.789706                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 197112.789706                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                   1699330                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst       184411630                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total          184411630                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst       1699394                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total          1699394                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst 357630312352                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total 357630312352                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst    186111024                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total      186111024                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.009131                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.009131                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 210445.789706                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 210445.789706                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst      1699394                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total      1699394                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst 334972292150                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total 334972292150                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.009131                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.009131                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 197112.789706                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 197112.789706                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 4171509122998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse               63.998954                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs               185716023                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs               1699330                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                109.287792                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst    63.998954                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.999984                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.999984                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              16                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              24                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2              14                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4              10                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses             373921442                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses            373921442                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4171509122998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                41160495                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                17872750                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    288613                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      5818                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4171509122998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               186111170                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       742                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4171509122998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 4171509122998                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   180                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples    732024.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   1699394.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   2118702.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.041298093356                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         40778                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         40778                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              9634957                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              692248                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      4184243                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      932695                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    4184243                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    932695                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  366147                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 200671                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.70                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                4184243                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                932695                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  3818090                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   39107                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   40443                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   40780                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   40780                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   40779                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   40778                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   40778                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   40778                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   40779                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   40778                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   40779                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   40779                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   40778                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   40779                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   40779                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   40778                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   40778                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   40778                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        40778                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       93.630830                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      29.380762                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     542.649061                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511          40142     98.44%     98.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023           46      0.11%     98.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1535           12      0.03%     98.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-2047           31      0.08%     98.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2559           36      0.09%     98.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-3071           53      0.13%     98.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3583           70      0.17%     99.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-4095           69      0.17%     99.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4607           85      0.21%     99.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-5119           64      0.16%     99.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5631           54      0.13%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5632-6143           45      0.11%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-6655           24      0.06%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6656-7167           22      0.05%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-7679           17      0.04%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7680-8191            6      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-8703            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          40778                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        40778                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.950978                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.949107                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.252268                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               337      0.83%      0.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17              1335      3.27%      4.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             39096     95.88%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                10      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          40778                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 23433408                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                267791552                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              59692480                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               64195365.29924746                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               14309564.77379101                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   4171508909670                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      815235.38                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    108761216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    135596928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     46848320                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 26072390.780685860664                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 32505485.185790166259                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 11230544.778559857979                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      1699394                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      2484849                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       932695                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  49232306082                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  68764109289                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 99690743253187                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28970.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27673.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 106884612.07                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    108761216                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    159030336                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       267791552                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    108761216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    108761216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     59692480                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     59692480                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       1699394                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       2484849                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          4184243                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       932695                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          932695                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        26072391                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        38122975                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           64195365                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     26072391                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       26072391                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     14309565                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          14309565                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     14309565                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       26072391                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       38122975                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          78504930                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               3818096                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               732005                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        267469                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        143987                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        164989                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         91261                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         89802                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        119440                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        142548                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        194967                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        728291                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        387933                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       453113                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       388901                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       110854                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        95936                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       286031                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       152574                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        152767                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         36096                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         37680                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         35785                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         34371                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         34428                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         34449                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         34280                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         33977                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         34545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        34766                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        34105                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        50025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        40784                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        68943                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        35004                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              46407115371                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            19090480000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        117996415371                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12154.52                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30904.52                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1988578                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              541933                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             52.08                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            74.03                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      2019588                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   144.190962                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   105.200088                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   151.726896                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      1196922     59.27%     59.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       483269     23.93%     83.19% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       150272      7.44%     90.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        85475      4.23%     94.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        68044      3.37%     98.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        12579      0.62%     98.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         5626      0.28%     99.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         3436      0.17%     99.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        13965      0.69%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      2019588                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          244358144                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        46848320                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                58.577876                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                11.230545                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.55                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.46                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                55.61                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 4171509122998                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       5939930220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       3157140195                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      8671265820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2087248320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 329295223920.000061                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 883659562380                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 857725135200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   2090535506055                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    501.146095                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 2220958836117                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 139295780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 1811254506881                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       8479942380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       4507196265                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     18589939620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     1733817780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 329295223920.000061                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 1156184717940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 628230267360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   2147021105265                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    514.686902                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 1622415910029                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 139295780000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 2409797432969                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 4171509122998                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3716057                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        932695                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3251420                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             468186                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            468186                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3716057                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      7454483                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total      7454483                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      5098118                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total      5098118                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                12552601                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port    218722816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total    218722816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port    108761216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total    108761216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                327484032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            4184243                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4184243    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              4184243                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 4171509122998                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        161317806954                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       169436770986                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy       115484939499                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        8368358                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      4184115                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   1.128300                       # Number of seconds simulated (Second)
simTicks                                 1128299538473                       # Number of ticks simulated (Tick)
finalTick                                5299808661471                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     54.30                       # Real time elapsed on the host (Second)
hostTickRate                              20778052255                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8649032                       # Number of bytes of host memory used (Byte)
simInsts                                    179963592                       # Number of instructions simulated (Count)
simOps                                      347326876                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  3313764                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    6395511                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         84624581                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.262275                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.442033                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts             37406847                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               71993655                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.262275                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.442033                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            4233226                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          68172015                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         12697091                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         6741903                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       825501      1.15%      1.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     49192342     68.33%     69.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        46572      0.06%     69.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        37446      0.05%     69.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       983786      1.37%     70.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     70.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           16      0.00%     70.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     70.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     70.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     70.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     70.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     70.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            2      0.00%     70.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     70.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       255636      0.36%     71.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     71.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            4      0.00%     71.31% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       129466      0.18%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            5      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       959686      1.33%     72.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     72.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       124196      0.17%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            2      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     73.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     11403403     15.84%     88.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      6372604      8.85%     97.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      1293688      1.80%     99.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       369299      0.51%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     71993655                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      7215607                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      6191186                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1024421                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      4860081                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      2355526                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      1024005                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      1024005                       # Class of control type instructions committed (Count)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      2048010                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles     84624581                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       19438994                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses      4233226                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads        3538551                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       3031961                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     68172015                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      77348811                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     49131474                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          19438994                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     33201483                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites            9                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts              37406847                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                71993655                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.442033                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            7215607                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.085266                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data          17939418                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total             17939418                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data         17939418                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total            17939418                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data          953410                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total             953410                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data         953410                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total            953410                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data 198301762332                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total  198301762332                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data 198301762332                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total 198301762332                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data      18892828                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total         18892828                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data     18892828                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total        18892828                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.050464                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.050464                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.050464                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.050464                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 207992.114968                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 207992.114968                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 207992.114968                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 207992.114968                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks          381174                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total               381174                       # number of writebacks (Count)
system.cpu.l1d.demandMshrMisses::cpu.data       953410                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total         953410                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data       953410                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total        953410                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data 185589946802                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total 185589946802                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data 185589946802                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total 185589946802                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.050464                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.050464                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.050464                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.050464                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 194659.114968                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 194659.114968                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 194659.114968                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 194659.114968                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                    953447                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data       272693                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total       272693                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           37                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           37                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      7906469                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      7906469                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data       272730                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total       272730                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.000136                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.000136                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 213688.351351                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 213688.351351                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           37                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           37                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data   4080484652                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total   4080484652                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.000136                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.000136                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 110283368.972973                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 110283368.972973                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data       272730                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total       272730                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data       272730                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total       272730                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data        11637661                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total           11637661                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data        786698                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total           786698                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data 165103258982                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total 165103258982                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data     12424359                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total       12424359                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.063319                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.063319                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 209868.664954                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 209868.664954                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrMisses::cpu.data       786698                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total       786698                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data 154614214548                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total 154614214548                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.063319                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.063319                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 196535.664954                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 196535.664954                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data        6301757                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total           6301757                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data       166712                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total          166712                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data  33198503350                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total  33198503350                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data      6468469                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total       6468469                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.025773                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.025773                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 199136.854875                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 199136.854875                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrMisses::cpu.data       166712                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total       166712                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data  30975732254                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total  30975732254                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.025773                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.025773                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 185803.854875                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 185803.854875                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 1128299538473                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                19460244                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                953447                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 20.410410                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               6                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              19                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2              38                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::3               1                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses              39830023                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses             39830023                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1128299538473                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst          49526735                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total             49526735                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst         49526735                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total            49526735                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst           78771                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total              78771                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst          78771                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total             78771                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst  17154264466                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total   17154264466                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst  17154264466                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total  17154264466                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst      49605506                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total         49605506                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst     49605506                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total        49605506                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.001588                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.001588                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.001588                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.001588                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 217773.856699                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 217773.856699                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 217773.856699                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 217773.856699                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrMisses::cpu.inst        78771                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total          78771                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst        78771                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total         78771                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst  16104010723                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total  16104010723                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst  16104010723                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total  16104010723                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.001588                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.001588                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.001588                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.001588                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 204440.856699                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 204440.856699                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 204440.856699                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 204440.856699                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                     78771                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst        49526735                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total           49526735                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst         78771                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total            78771                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst  17154264466                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total  17154264466                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst     49605506                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total       49605506                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.001588                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.001588                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 217773.856699                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 217773.856699                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst        78771                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total        78771                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst  16104010723                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total  16104010723                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.001588                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.001588                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 204440.856699                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 204440.856699                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 1128299538473                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                49995276                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                 78771                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                634.691397                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              14                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              27                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2              23                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses              99289783                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses             99289783                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1128299538473                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                12697091                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 6741903                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    142778                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      2049                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1128299538473                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                49605506                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        32                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1128299538473                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1128299538473                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    20                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples    326710.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples     78771.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    820858.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.037844873022                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         18202                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         18202                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2467842                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              308931                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1032218                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      381174                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1032218                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    381174                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  132589                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                  54464                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.68                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                1032218                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                381174                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   899629                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   17435                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   18034                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   18202                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   18202                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   18203                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   18204                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   18203                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   18203                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   18204                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   18202                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   18202                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   18202                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   18202                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   18203                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   18202                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   18202                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   18202                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   18202                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        18202                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       49.422426                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      26.911419                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     354.040098                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511          18124     99.57%     99.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023            4      0.02%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1535            2      0.01%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-2047            1      0.01%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2559            4      0.02%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-3071            4      0.02%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3583            5      0.03%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-4095            4      0.02%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4607            4      0.02%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-5119            7      0.04%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5631            7      0.04%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5632-6143            8      0.04%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-6655            8      0.04%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6656-7167           10      0.05%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-7679            7      0.04%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7680-8191            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-8703            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8704-9215            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          18202                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        18202                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.948852                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.946860                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.260105                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               169      0.93%      0.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               598      3.29%      4.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             17430     95.76%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 5      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          18202                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  8485696                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 66061952                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              24395136                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               58550012.42791066                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               21621152.15700212                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1128299538473                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      798292.01                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst      5041344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     52534912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     20909120                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 4468090.102051069029                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 46561139.315096117556                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 18531532.883809961379                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst        78771                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       953447                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       381174                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst   2865678931                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  26264778921                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 26838694672059                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     36379.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     27547.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  70410612.14                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst      5041344                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     61020608                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        66061952                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst      5041344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total      5041344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     24395136                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     24395136                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst         78771                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        953447                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1032218                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       381174                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          381174                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         4468090                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        54081922                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           58550012                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      4468090                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        4468090                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     21621152                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          21621152                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     21621152                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        4468090                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       54081922                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          80171165                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                899629                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               326705                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        126118                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         56634                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         75733                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         37551                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         37221                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         52689                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         46031                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         45826                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         37152                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         52158                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        36933                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        72142                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        46275                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        39589                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        84161                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        53416                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         72266                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         16408                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         17008                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         15929                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         15738                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         15472                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         15468                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         15417                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         15273                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         14959                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        15282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        14742                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        21505                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        18161                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        27918                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        15159                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              12262414102                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             4498145000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         29130457852                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 13630.52                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            32380.52                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               397000                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              235527                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             44.13                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            72.09                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       593805                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   132.173330                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    98.966302                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   147.820555                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       361022     60.80%     60.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       163256     27.49%     88.29% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        30120      5.07%     93.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        16674      2.81%     96.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         9329      1.57%     97.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         3913      0.66%     98.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         2391      0.40%     98.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         1476      0.25%     99.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         5624      0.95%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       593805                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           57576256                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        20909120                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                51.029229                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                18.531533                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.54                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.40                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.14                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                51.58                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1128299538473                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       2247293580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1194461070                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3411513420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      958945320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 89066867760.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 304712721540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 176666836320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   578258639010                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    512.504543                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 456296477740                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  37676340000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 634326720733                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1992488400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       1059028905                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3011837640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      746454780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 89066867760.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 286191936690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 192263286720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   574331900895                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    509.024316                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 496985680646                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  37676340000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 593637517827                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1128299538473                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              865469                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        381174                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            651044                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             166749                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            166749                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         865469                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      2860341                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total      2860341                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       236313                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total       236313                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 3096654                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port     85415744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total     85415744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port      5041344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total      5041344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 90457088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1032218                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1032218    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1032218                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1128299538473                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         47853896956                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        65009285583                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy         5337323269                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        2064436                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1032218                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.002354                       # Number of seconds simulated (Second)
simTicks                                   2353954483                       # Number of ticks simulated (Tick)
finalTick                                5302162615954                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.14                       # Real time elapsed on the host (Second)
hostTickRate                              16839460347                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8657224                       # Number of bytes of host memory used (Byte)
simInsts                                    180017665                       # Number of instructions simulated (Count)
simOps                                      347430469                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                               1276539959                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                 2463574131                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           176551                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.263842                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.306387                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts                54093                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                 103615                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.263842                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.306387                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts               3001                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            100656                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            16415                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts            8225                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1600      1.54%      1.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu        75834     73.19%     74.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           42      0.04%     74.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          294      0.28%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          257      0.25%     75.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     75.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          304      0.29%     75.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     75.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     75.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     75.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           60      0.06%     75.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          186      0.18%     75.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     75.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          152      0.15%     75.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          227      0.22%     76.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     76.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     76.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           14      0.01%     76.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     76.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     76.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        15612     15.07%     91.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite         7330      7.07%     98.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead          803      0.77%     99.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          895      0.86%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total       103615                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl        10715                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl         9275                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1438                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl         8045                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         2668                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          813                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          813                       # Class of control type instructions committed (Count)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns         1626                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.000075                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 176550.999925                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts          24640                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses         3001                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads           2718                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          1707                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses       100656                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads        116827                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites        73843                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             24640                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads        46845                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          171                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                 54093                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                  103615                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.306387                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches              10715                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.060691                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data             21649                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total                21649                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data            21649                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total               21649                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data            2438                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total               2438                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data           2438                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total              2438                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data    518000383                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total     518000383                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data    518000383                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total    518000383                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data         24087                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total            24087                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data        24087                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total           24087                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.101216                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.101216                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.101216                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.101216                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 212469.394176                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 212469.394176                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 212469.394176                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 212469.394176                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks             786                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                  786                       # number of writebacks (Count)
system.cpu.l1d.demandMshrMisses::cpu.data         2438                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total           2438                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data         2438                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total          2438                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data    485494529                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total    485494529                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data    485494529                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total    485494529                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.101216                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.101216                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.101216                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.101216                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 199136.394176                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 199136.394176                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 199136.394176                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 199136.394176                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                      2463                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          253                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          253                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           25                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           25                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data      5093206                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total      5093206                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          278                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          278                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.089928                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.089928                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 203728.240000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 203728.240000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           25                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           25                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     13226336                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     13226336                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.089928                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.089928                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 529053.440000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 529053.440000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          278                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          278                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          278                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          278                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data           13974                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total              13974                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data          2163                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total             2163                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data    461801788                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total    461801788                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data        16137                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total          16137                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.134040                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.134040                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 213500.595469                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 213500.595469                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrMisses::cpu.data         2163                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total         2163                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data    432962509                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total    432962509                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.134040                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.134040                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 200167.595469                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 200167.595469                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data           7675                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total              7675                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data          275                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total             275                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data     56198595                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total     56198595                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data         7950                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total          7950                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.034591                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.034591                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 204358.527273                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 204358.527273                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrMisses::cpu.data          275                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total          275                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data     52532020                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total     52532020                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.034591                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.034591                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 191025.527273                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 191025.527273                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED   2353954483                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                   28123                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                  2527                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 11.129007                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               7                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              45                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2              12                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses                 51749                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses                51749                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2353954483                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst             70443                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total                70443                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst            70443                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total               70443                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            2287                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               2287                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           2287                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              2287                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    490681066                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     490681066                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    490681066                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    490681066                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst         72730                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total            72730                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst        72730                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total           72730                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.031445                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.031445                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.031445                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.031445                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 214552.280717                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 214552.280717                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 214552.280717                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 214552.280717                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrMisses::cpu.inst         2287                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           2287                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         2287                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          2287                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    460188495                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    460188495                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    460188495                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    460188495                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.031445                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.031445                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.031445                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.031445                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 201219.280717                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 201219.280717                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 201219.280717                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 201219.280717                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      2287                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst           70443                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total              70443                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          2287                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             2287                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    490681066                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    490681066                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst        72730                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total          72730                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.031445                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.031445                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 214552.280717                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 214552.280717                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         2287                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         2287                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    460188495                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    460188495                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.031445                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.031445                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 201219.280717                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 201219.280717                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED   2353954483                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse                      64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                   77961                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  2351                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 33.160783                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              14                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1              47                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                147747                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses               147747                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2353954483                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                   16417                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    8228                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       370                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        17                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2353954483                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   72756                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       319                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2353954483                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2353954483                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    20                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples       660.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      2287.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      2142.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001644562636                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            37                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            37                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                10238                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 623                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         4750                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         786                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       4750                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       786                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     321                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    126                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.85                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   4750                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   786                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     4428                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      32                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      37                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           37                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      119.189189                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     110.504542                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      48.916504                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::48-55              1      2.70%      2.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-71              4     10.81%     13.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::72-79              3      8.11%     21.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::80-87              4     10.81%     32.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::88-95              3      8.11%     40.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::96-103             3      8.11%     48.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::104-111            2      5.41%     54.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::112-119            2      5.41%     59.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::120-127            2      5.41%     64.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-135            2      5.41%     70.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::136-143            2      5.41%     75.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::144-151            2      5.41%     81.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::160-167            1      2.70%     83.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::168-175            1      2.70%     86.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::184-191            1      2.70%     89.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::216-223            2      5.41%     94.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::224-231            1      2.70%     97.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::232-239            1      2.70%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             37                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           37                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.837838                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.832259                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.441809                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 1      2.70%      2.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 4     10.81%     13.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                32     86.49%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             37                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    20544                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   304000                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 50304                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               129144383.29009950                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               21369996.89810910                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     2353874485                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      425194.09                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       146368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       137088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        42240                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 62179622.017780542374                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 58237319.791030131280                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 17944272.204519089311                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         2287                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         2463                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          786                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     70784768                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     76715729                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  57020857288                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30950.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     31147.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  72545619.96                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       146368                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       157632                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          304000                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       146368                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       146368                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        50304                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        50304                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          2287                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          2463                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             4750                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          786                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             786                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        62179622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        66964761                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          129144383                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     62179622                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       62179622                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     21369997                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          21369997                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     21369997                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       62179622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       66964761                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         150514380                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  4429                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  660                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           189                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           193                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2            98                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           214                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           374                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           225                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           488                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           499                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           208                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          301                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          245                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          153                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          600                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          329                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           100                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             7                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            21                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            22                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           54                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           51                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           45                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13           44                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          288                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           17                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 64456747                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               22145000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           147500497                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14553.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33303.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 1894                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 475                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             42.76                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            71.97                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         2719                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   119.596911                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    95.571204                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   113.631354                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         1668     61.35%     61.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          795     29.24%     90.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          139      5.11%     95.70% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           59      2.17%     97.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           29      1.07%     98.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            8      0.29%     99.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           10      0.37%     99.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            5      0.18%     99.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            6      0.22%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         2719                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             283456                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           42240                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               120.416942                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                17.944272                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.08                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.94                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.14                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                46.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2353954483                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          9210600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          4899345                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        16279200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy         840420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 185621280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    895334910                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    149952000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     1262137755                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    536.177638                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    381526393                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     78520000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1893908090                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         10210200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          5419260                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        15343860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        2604780                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 185621280.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    887333250                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    156690240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1263222870                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    536.638614                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    399447956                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     78520000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1875986527                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2353954483                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                4450                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           786                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              3964                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                300                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               300                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           4450                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port         7389                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total         7389                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port         6861                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total         6861                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   14250                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port       207936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total       207936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       146368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total       146368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   354304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               4750                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     4750    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 4750                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2353954483                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           168582452                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          167734927                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          155188439                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           9500                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         4750                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
