Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec  7 22:23:25 2019
| Host         : JACOBYOGA-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CNTxALU_timing_summary_routed.rpt -pb CNTxALU_timing_summary_routed.pb -rpx CNTxALU_timing_summary_routed.rpx -warn_on_violation
| Design       : CNTxALU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: SSEG/Refresh_Rate_reg[10]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.766        0.000                      0                   11        0.308        0.000                      0                   11        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.766        0.000                      0                   11        0.308        0.000                      0                   11        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 1.462ns (64.082%)  route 0.819ns (35.918%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.624     5.145    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSEG/Refresh_Rate_reg[2]/Q
                         net (fo=1, routed)           0.819     6.483    SSEG/Refresh_Rate_reg_n_0_[2]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.987 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  SSEG/Refresh_Rate_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    SSEG/Refresh_Rate_reg[4]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.427 r  SSEG/Refresh_Rate_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.427    SSEG/Refresh_Rate_reg[8]_i_1_n_6
    SLICE_X64Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.845    SSEG/clk
    SLICE_X64Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[9]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    15.193    SSEG/Refresh_Rate_reg[9]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                  7.766    

Slack (MET) :             7.850ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 1.378ns (62.709%)  route 0.819ns (37.291%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.624     5.145    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSEG/Refresh_Rate_reg[2]/Q
                         net (fo=1, routed)           0.819     6.483    SSEG/Refresh_Rate_reg_n_0_[2]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.987 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  SSEG/Refresh_Rate_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    SSEG/Refresh_Rate_reg[4]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.343 r  SSEG/Refresh_Rate_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.343    SSEG/Refresh_Rate_reg[8]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.845    SSEG/clk
    SLICE_X64Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[10]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    15.193    SSEG/Refresh_Rate_reg[10]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.343    
  -------------------------------------------------------------------
                         slack                                  7.850    

Slack (MET) :             7.870ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 1.358ns (62.366%)  route 0.819ns (37.634%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.624     5.145    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSEG/Refresh_Rate_reg[2]/Q
                         net (fo=1, routed)           0.819     6.483    SSEG/Refresh_Rate_reg_n_0_[2]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.987 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.104 r  SSEG/Refresh_Rate_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.104    SSEG/Refresh_Rate_reg[4]_i_1_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.323 r  SSEG/Refresh_Rate_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.323    SSEG/Refresh_Rate_reg[8]_i_1_n_7
    SLICE_X64Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.504    14.845    SSEG/clk
    SLICE_X64Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[8]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y23         FDRE (Setup_fdre_C_D)        0.109    15.193    SSEG/Refresh_Rate_reg[8]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -7.323    
  -------------------------------------------------------------------
                         slack                                  7.870    

Slack (MET) :             7.884ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 1.345ns (62.140%)  route 0.819ns (37.860%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.624     5.145    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSEG/Refresh_Rate_reg[2]/Q
                         net (fo=1, routed)           0.819     6.483    SSEG/Refresh_Rate_reg_n_0_[2]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.987 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.310 r  SSEG/Refresh_Rate_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.310    SSEG/Refresh_Rate_reg[4]_i_1_n_6
    SLICE_X64Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.505    14.846    SSEG/clk
    SLICE_X64Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[5]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    15.194    SSEG/Refresh_Rate_reg[5]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  7.884    

Slack (MET) :             7.892ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.337ns (62.000%)  route 0.819ns (38.000%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.624     5.145    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSEG/Refresh_Rate_reg[2]/Q
                         net (fo=1, routed)           0.819     6.483    SSEG/Refresh_Rate_reg_n_0_[2]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.987 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.302 r  SSEG/Refresh_Rate_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.302    SSEG/Refresh_Rate_reg[4]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.505    14.846    SSEG/clk
    SLICE_X64Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[7]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    15.194    SSEG/Refresh_Rate_reg[7]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  7.892    

Slack (MET) :             7.968ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 1.261ns (60.612%)  route 0.819ns (39.388%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.624     5.145    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSEG/Refresh_Rate_reg[2]/Q
                         net (fo=1, routed)           0.819     6.483    SSEG/Refresh_Rate_reg_n_0_[2]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.987 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.226 r  SSEG/Refresh_Rate_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.226    SSEG/Refresh_Rate_reg[4]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.505    14.846    SSEG/clk
    SLICE_X64Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[6]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    15.194    SSEG/Refresh_Rate_reg[6]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  7.968    

Slack (MET) :             7.988ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 1.241ns (60.229%)  route 0.819ns (39.771%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.624     5.145    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSEG/Refresh_Rate_reg[2]/Q
                         net (fo=1, routed)           0.819     6.483    SSEG/Refresh_Rate_reg_n_0_[2]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.987 r  SSEG/Refresh_Rate_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    SSEG/Refresh_Rate_reg[0]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.206 r  SSEG/Refresh_Rate_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.206    SSEG/Refresh_Rate_reg[4]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.505    14.846    SSEG/clk
    SLICE_X64Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[4]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    15.194    SSEG/Refresh_Rate_reg[4]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                  7.988    

Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 1.285ns (67.129%)  route 0.629ns (32.871%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.624     5.145    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.629     6.292    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     7.059 r  SSEG/Refresh_Rate_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.059    SSEG/Refresh_Rate_reg[0]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.507    14.848    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[3]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    15.219    SSEG/Refresh_Rate_reg[3]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.224ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 1.220ns (65.974%)  route 0.629ns (34.026%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.624     5.145    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  SSEG/Refresh_Rate_reg[1]/Q
                         net (fo=1, routed)           0.629     6.292    SSEG/Refresh_Rate_reg_n_0_[1]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     6.994 r  SSEG/Refresh_Rate_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.994    SSEG/Refresh_Rate_reg[0]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.507    14.848    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    15.219    SSEG/Refresh_Rate_reg[2]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  8.224    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 SSEG/Refresh_Rate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 1.069ns (67.228%)  route 0.521ns (32.772%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.624     5.145    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.518     5.663 f  SSEG/Refresh_Rate_reg[0]/Q
                         net (fo=1, routed)           0.521     6.184    SSEG/Refresh_Rate_reg_n_0_[0]
    SLICE_X64Y21         LUT1 (Prop_lut1_I0_O)        0.124     6.308 r  SSEG/Refresh_Rate[0]_i_2/O
                         net (fo=1, routed)           0.000     6.308    SSEG/Refresh_Rate[0]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.735 r  SSEG/Refresh_Rate_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.735    SSEG/Refresh_Rate_reg[0]_i_1_n_6
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.507    14.848    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    15.219    SSEG/Refresh_Rate_reg[1]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  8.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.468    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  SSEG/Refresh_Rate_reg[0]/Q
                         net (fo=1, routed)           0.163     1.795    SSEG/Refresh_Rate_reg_n_0_[0]
    SLICE_X64Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.840 r  SSEG/Refresh_Rate[0]_i_2/O
                         net (fo=1, routed)           0.000     1.840    SSEG/Refresh_Rate[0]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.910 r  SSEG/Refresh_Rate_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    SSEG/Refresh_Rate_reg[0]_i_1_n_7
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.854     1.981    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    SSEG/Refresh_Rate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.468    SSEG/clk
    SLICE_X64Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  SSEG/Refresh_Rate_reg[4]/Q
                         net (fo=1, routed)           0.170     1.803    SSEG/Refresh_Rate_reg_n_0_[4]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  SSEG/Refresh_Rate_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    SSEG/Refresh_Rate_reg[4]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.853     1.980    SSEG/clk
    SLICE_X64Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    SSEG/Refresh_Rate_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.583     1.466    SSEG/clk
    SLICE_X64Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  SSEG/Refresh_Rate_reg[8]/Q
                         net (fo=1, routed)           0.170     1.801    SSEG/Refresh_Rate_reg_n_0_[8]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  SSEG/Refresh_Rate_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    SSEG/Refresh_Rate_reg[8]_i_1_n_7
    SLICE_X64Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     1.978    SSEG/clk
    SLICE_X64Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[8]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    SSEG/Refresh_Rate_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.468    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  SSEG/Refresh_Rate_reg[3]/Q
                         net (fo=1, routed)           0.199     1.831    SSEG/Refresh_Rate_reg_n_0_[3]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.940 r  SSEG/Refresh_Rate_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    SSEG/Refresh_Rate_reg[0]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.854     1.981    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    SSEG/Refresh_Rate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.848%)  route 0.199ns (42.152%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.468    SSEG/clk
    SLICE_X64Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  SSEG/Refresh_Rate_reg[7]/Q
                         net (fo=1, routed)           0.199     1.831    SSEG/Refresh_Rate_reg_n_0_[7]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.940 r  SSEG/Refresh_Rate_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.940    SSEG/Refresh_Rate_reg[4]_i_1_n_4
    SLICE_X64Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.853     1.980    SSEG/clk
    SLICE_X64Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    SSEG/Refresh_Rate_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.468    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  SSEG/Refresh_Rate_reg[0]/Q
                         net (fo=1, routed)           0.163     1.795    SSEG/Refresh_Rate_reg_n_0_[0]
    SLICE_X64Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.840 r  SSEG/Refresh_Rate[0]_i_2/O
                         net (fo=1, routed)           0.000     1.840    SSEG/Refresh_Rate[0]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.945 r  SSEG/Refresh_Rate_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.945    SSEG/Refresh_Rate_reg[0]_i_1_n_6
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.854     1.981    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    SSEG/Refresh_Rate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.468    SSEG/clk
    SLICE_X64Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  SSEG/Refresh_Rate_reg[4]/Q
                         net (fo=1, routed)           0.170     1.803    SSEG/Refresh_Rate_reg_n_0_[4]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.953 r  SSEG/Refresh_Rate_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.953    SSEG/Refresh_Rate_reg[4]_i_1_n_6
    SLICE_X64Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.853     1.980    SSEG/clk
    SLICE_X64Y22         FDRE                                         r  SSEG/Refresh_Rate_reg[5]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    SSEG/Refresh_Rate_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.583     1.466    SSEG/clk
    SLICE_X64Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  SSEG/Refresh_Rate_reg[8]/Q
                         net (fo=1, routed)           0.170     1.801    SSEG/Refresh_Rate_reg_n_0_[8]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.951 r  SSEG/Refresh_Rate_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.951    SSEG/Refresh_Rate_reg[8]_i_1_n_6
    SLICE_X64Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     1.978    SSEG/clk
    SLICE_X64Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[9]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    SSEG/Refresh_Rate_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.354ns (68.458%)  route 0.163ns (31.542%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.468    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 f  SSEG/Refresh_Rate_reg[0]/Q
                         net (fo=1, routed)           0.163     1.795    SSEG/Refresh_Rate_reg_n_0_[0]
    SLICE_X64Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.840 r  SSEG/Refresh_Rate[0]_i_2/O
                         net (fo=1, routed)           0.000     1.840    SSEG/Refresh_Rate[0]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     1.985 r  SSEG/Refresh_Rate_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.985    SSEG/Refresh_Rate_reg[0]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.854     1.981    SSEG/clk
    SLICE_X64Y21         FDRE                                         r  SSEG/Refresh_Rate_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    SSEG/Refresh_Rate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 SSEG/Refresh_Rate_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG/Refresh_Rate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.354ns (67.495%)  route 0.170ns (32.505%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.583     1.466    SSEG/clk
    SLICE_X64Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  SSEG/Refresh_Rate_reg[8]/Q
                         net (fo=1, routed)           0.170     1.801    SSEG/Refresh_Rate_reg_n_0_[8]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190     1.991 r  SSEG/Refresh_Rate_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.991    SSEG/Refresh_Rate_reg[8]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     1.978    SSEG/clk
    SLICE_X64Y23         FDRE                                         r  SSEG/Refresh_Rate_reg[10]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    SSEG/Refresh_Rate_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.390    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   SSEG/Refresh_Rate_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   SSEG/Refresh_Rate_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   SSEG/Refresh_Rate_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   SSEG/Refresh_Rate_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   SSEG/Refresh_Rate_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   SSEG/Refresh_Rate_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   SSEG/Refresh_Rate_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   SSEG/Refresh_Rate_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   SSEG/Refresh_Rate_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   SSEG/Refresh_Rate_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   SSEG/Refresh_Rate_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   SSEG/Refresh_Rate_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   SSEG/Refresh_Rate_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   SSEG/Refresh_Rate_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   SSEG/Refresh_Rate_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   SSEG/Refresh_Rate_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   SSEG/Refresh_Rate_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   SSEG/Refresh_Rate_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   SSEG/Refresh_Rate_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   SSEG/Refresh_Rate_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   SSEG/Refresh_Rate_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   SSEG/Refresh_Rate_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   SSEG/Refresh_Rate_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   SSEG/Refresh_Rate_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   SSEG/Refresh_Rate_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   SSEG/Refresh_Rate_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   SSEG/Refresh_Rate_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   SSEG/Refresh_Rate_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   SSEG/Refresh_Rate_reg[10]/C



