Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Apr 13 15:17:17 2018
| Host         : pedro-H170-Gaming-3 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fxpnahid_timing_summary_routed.rpt -rpx fxpnahid_timing_summary_routed.rpx
| Design       : fxpnahid
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.291        0.000                      0                 7423        0.041        0.000                      0                 7423        1.520        0.000                       0                  6599  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.291        0.000                      0                 7423        0.041        0.000                      0                 7423        1.520        0.000                       0                  6599  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 sh_assign_3_reg_1225_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VyFxp_V_reg_1235_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 1.407ns (29.846%)  route 3.307ns (70.154%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 6.490 - 5.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.610     1.610    ap_clk
    SLICE_X45Y132        FDRE                                         r  sh_assign_3_reg_1225_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y132        FDRE (Prop_fdre_C_Q)         0.419     2.029 f  sh_assign_3_reg_1225_reg[8]/Q
                         net (fo=13, routed)          0.697     2.726    sh_assign_3_reg_1225[8]
    SLICE_X43Y132        LUT5 (Prop_lut5_I1_O)        0.296     3.022 r  VyFxp_V_reg_1235[21]_i_13/O
                         net (fo=63, routed)          0.764     3.786    VyFxp_V_reg_1235[21]_i_13_n_0
    SLICE_X43Y135        LUT4 (Prop_lut4_I2_O)        0.118     3.904 r  VyFxp_V_reg_1235[20]_i_31/O
                         net (fo=4, routed)           0.757     4.661    VyFxp_V_reg_1235[20]_i_31_n_0
    SLICE_X47Y134        LUT6 (Prop_lut6_I5_O)        0.326     4.987 r  VyFxp_V_reg_1235[18]_i_10/O
                         net (fo=2, routed)           0.657     5.644    VyFxp_V_reg_1235[18]_i_10_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I5_O)        0.124     5.768 r  VyFxp_V_reg_1235[18]_i_3/O
                         net (fo=1, routed)           0.432     6.200    VyFxp_V_reg_1235[18]_i_3_n_0
    SLICE_X46Y134        LUT6 (Prop_lut6_I2_O)        0.124     6.324 r  VyFxp_V_reg_1235[18]_i_1/O
                         net (fo=1, routed)           0.000     6.324    VyFxp_V_reg_1235[18]_i_1_n_0
    SLICE_X46Y134        FDRE                                         r  VyFxp_V_reg_1235_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.490     6.490    ap_clk
    SLICE_X46Y134        FDRE                                         r  VyFxp_V_reg_1235_reg[18]/C
                         clock pessimism              0.080     6.570    
                         clock uncertainty           -0.035     6.535    
    SLICE_X46Y134        FDRE (Setup_fdre_C_D)        0.081     6.616    VyFxp_V_reg_1235_reg[18]
  -------------------------------------------------------------------
                         required time                          6.616    
                         arrival time                          -6.324    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 sh_assign_1_reg_1220_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VxFxp_V_reg_1230_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.211ns (26.365%)  route 3.382ns (73.635%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 6.483 - 5.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.600     1.600    ap_clk
    SLICE_X55Y132        FDRE                                         r  sh_assign_1_reg_1220_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_fdre_C_Q)         0.419     2.019 f  sh_assign_1_reg_1220_reg[9]/Q
                         net (fo=13, routed)          0.700     2.719    sh_assign_1_reg_1220[9]
    SLICE_X53Y132        LUT5 (Prop_lut5_I2_O)        0.296     3.015 r  VxFxp_V_reg_1230[21]_i_13/O
                         net (fo=63, routed)          0.804     3.818    VxFxp_V_reg_1230[21]_i_13_n_0
    SLICE_X55Y134        LUT4 (Prop_lut4_I2_O)        0.124     3.942 r  VxFxp_V_reg_1230[21]_i_32/O
                         net (fo=4, routed)           0.897     4.839    VxFxp_V_reg_1230[21]_i_32_n_0
    SLICE_X51Y133        LUT6 (Prop_lut6_I1_O)        0.124     4.963 r  VxFxp_V_reg_1230[15]_i_5/O
                         net (fo=1, routed)           0.557     5.520    VxFxp_V_reg_1230[15]_i_5_n_0
    SLICE_X51Y130        LUT6 (Prop_lut6_I0_O)        0.124     5.644 r  VxFxp_V_reg_1230[15]_i_2/O
                         net (fo=1, routed)           0.425     6.069    VxFxp_V_reg_1230[15]_i_2_n_0
    SLICE_X50Y130        LUT6 (Prop_lut6_I0_O)        0.124     6.193 r  VxFxp_V_reg_1230[15]_i_1/O
                         net (fo=1, routed)           0.000     6.193    VxFxp_V_reg_1230[15]_i_1_n_0
    SLICE_X50Y130        FDRE                                         r  VxFxp_V_reg_1230_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.483     6.483    ap_clk
    SLICE_X50Y130        FDRE                                         r  VxFxp_V_reg_1230_reg[15]/C
                         clock pessimism              0.008     6.491    
                         clock uncertainty           -0.035     6.456    
    SLICE_X50Y130        FDRE (Setup_fdre_C_D)        0.077     6.533    VxFxp_V_reg_1230_reg[15]
  -------------------------------------------------------------------
                         required time                          6.533    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 sh_assign_3_reg_1225_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VyFxp_V_reg_1235_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.602ns  (logic 1.410ns (30.639%)  route 3.192ns (69.361%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 6.493 - 5.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.610     1.610    ap_clk
    SLICE_X45Y132        FDRE                                         r  sh_assign_3_reg_1225_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y132        FDRE (Prop_fdre_C_Q)         0.419     2.029 f  sh_assign_3_reg_1225_reg[8]/Q
                         net (fo=13, routed)          0.697     2.726    sh_assign_3_reg_1225[8]
    SLICE_X43Y132        LUT5 (Prop_lut5_I1_O)        0.296     3.022 r  VyFxp_V_reg_1235[21]_i_13/O
                         net (fo=63, routed)          0.577     3.598    VyFxp_V_reg_1235[21]_i_13_n_0
    SLICE_X43Y134        LUT4 (Prop_lut4_I2_O)        0.120     3.718 r  VyFxp_V_reg_1235[20]_i_30/O
                         net (fo=4, routed)           0.846     4.564    VyFxp_V_reg_1235[20]_i_30_n_0
    SLICE_X44Y135        LUT6 (Prop_lut6_I1_O)        0.327     4.891 r  VyFxp_V_reg_1235[20]_i_10/O
                         net (fo=2, routed)           0.670     5.561    VyFxp_V_reg_1235[20]_i_10_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I5_O)        0.124     5.685 r  VyFxp_V_reg_1235[20]_i_3/O
                         net (fo=1, routed)           0.403     6.088    VyFxp_V_reg_1235[20]_i_3_n_0
    SLICE_X45Y136        LUT6 (Prop_lut6_I2_O)        0.124     6.212 r  VyFxp_V_reg_1235[20]_i_1/O
                         net (fo=1, routed)           0.000     6.212    VyFxp_V_reg_1235[20]_i_1_n_0
    SLICE_X45Y136        FDRE                                         r  VyFxp_V_reg_1235_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.493     6.493    ap_clk
    SLICE_X45Y136        FDRE                                         r  VyFxp_V_reg_1235_reg[20]/C
                         clock pessimism              0.096     6.589    
                         clock uncertainty           -0.035     6.554    
    SLICE_X45Y136        FDRE (Setup_fdre_C_D)        0.032     6.586    VyFxp_V_reg_1235_reg[20]
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 sh_assign_1_reg_1220_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VxFxp_V_reg_1230_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.211ns (26.389%)  route 3.378ns (73.611%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 6.482 - 5.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.600     1.600    ap_clk
    SLICE_X55Y132        FDRE                                         r  sh_assign_1_reg_1220_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_fdre_C_Q)         0.419     2.019 f  sh_assign_1_reg_1220_reg[9]/Q
                         net (fo=13, routed)          0.700     2.719    sh_assign_1_reg_1220[9]
    SLICE_X53Y132        LUT5 (Prop_lut5_I2_O)        0.296     3.015 r  VxFxp_V_reg_1230[21]_i_13/O
                         net (fo=63, routed)          0.845     3.860    VxFxp_V_reg_1230[21]_i_13_n_0
    SLICE_X56Y133        LUT4 (Prop_lut4_I2_O)        0.124     3.984 r  VxFxp_V_reg_1230[20]_i_23/O
                         net (fo=4, routed)           0.968     4.952    VxFxp_V_reg_1230[20]_i_23_n_0
    SLICE_X52Y131        LUT6 (Prop_lut6_I1_O)        0.124     5.076 r  VxFxp_V_reg_1230[14]_i_10/O
                         net (fo=1, routed)           0.704     5.779    VxFxp_V_reg_1230[14]_i_10_n_0
    SLICE_X52Y135        LUT6 (Prop_lut6_I3_O)        0.124     5.903 r  VxFxp_V_reg_1230[14]_i_3/O
                         net (fo=1, routed)           0.162     6.065    VxFxp_V_reg_1230[14]_i_3_n_0
    SLICE_X52Y135        LUT6 (Prop_lut6_I2_O)        0.124     6.189 r  VxFxp_V_reg_1230[14]_i_1/O
                         net (fo=1, routed)           0.000     6.189    VxFxp_V_reg_1230[14]_i_1_n_0
    SLICE_X52Y135        FDRE                                         r  VxFxp_V_reg_1230_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.482     6.482    ap_clk
    SLICE_X52Y135        FDRE                                         r  VxFxp_V_reg_1230_reg[14]/C
                         clock pessimism              0.097     6.579    
                         clock uncertainty           -0.035     6.544    
    SLICE_X52Y135        FDRE (Setup_fdre_C_D)        0.029     6.573    VxFxp_V_reg_1230_reg[14]
  -------------------------------------------------------------------
                         required time                          6.573    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 sh_assign_3_reg_1225_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VyFxp_V_reg_1235_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.407ns (30.847%)  route 3.154ns (69.153%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 6.490 - 5.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.610     1.610    ap_clk
    SLICE_X45Y132        FDRE                                         r  sh_assign_3_reg_1225_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y132        FDRE (Prop_fdre_C_Q)         0.419     2.029 f  sh_assign_3_reg_1225_reg[8]/Q
                         net (fo=13, routed)          0.697     2.726    sh_assign_3_reg_1225[8]
    SLICE_X43Y132        LUT5 (Prop_lut5_I1_O)        0.296     3.022 r  VyFxp_V_reg_1235[21]_i_13/O
                         net (fo=63, routed)          0.764     3.786    VyFxp_V_reg_1235[21]_i_13_n_0
    SLICE_X43Y135        LUT4 (Prop_lut4_I2_O)        0.118     3.904 r  VyFxp_V_reg_1235[20]_i_31/O
                         net (fo=4, routed)           0.757     4.661    VyFxp_V_reg_1235[20]_i_31_n_0
    SLICE_X47Y134        LUT6 (Prop_lut6_I5_O)        0.326     4.987 r  VyFxp_V_reg_1235[18]_i_10/O
                         net (fo=2, routed)           0.532     5.519    VyFxp_V_reg_1235[18]_i_10_n_0
    SLICE_X46Y134        LUT5 (Prop_lut5_I0_O)        0.124     5.643 r  VyFxp_V_reg_1235[10]_i_3/O
                         net (fo=1, routed)           0.404     6.047    VyFxp_V_reg_1235[10]_i_3_n_0
    SLICE_X47Y134        LUT5 (Prop_lut5_I3_O)        0.124     6.171 r  VyFxp_V_reg_1235[10]_i_1/O
                         net (fo=1, routed)           0.000     6.171    VyFxp_V_reg_1235[10]_i_1_n_0
    SLICE_X47Y134        FDRE                                         r  VyFxp_V_reg_1235_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.490     6.490    ap_clk
    SLICE_X47Y134        FDRE                                         r  VyFxp_V_reg_1235_reg[10]/C
                         clock pessimism              0.080     6.570    
                         clock uncertainty           -0.035     6.535    
    SLICE_X47Y134        FDRE (Setup_fdre_C_D)        0.031     6.566    VyFxp_V_reg_1235_reg[10]
  -------------------------------------------------------------------
                         required time                          6.566    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 sh_assign_1_reg_1220_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VxFxp_V_reg_1230_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 1.211ns (26.512%)  route 3.357ns (73.488%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 6.481 - 5.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.600     1.600    ap_clk
    SLICE_X55Y132        FDRE                                         r  sh_assign_1_reg_1220_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_fdre_C_Q)         0.419     2.019 f  sh_assign_1_reg_1220_reg[9]/Q
                         net (fo=13, routed)          0.700     2.719    sh_assign_1_reg_1220[9]
    SLICE_X53Y132        LUT5 (Prop_lut5_I2_O)        0.296     3.015 r  VxFxp_V_reg_1230[21]_i_13/O
                         net (fo=63, routed)          0.627     3.642    VxFxp_V_reg_1230[21]_i_13_n_0
    SLICE_X50Y132        LUT4 (Prop_lut4_I2_O)        0.124     3.766 r  VxFxp_V_reg_1230[21]_i_18/O
                         net (fo=4, routed)           0.935     4.700    VxFxp_V_reg_1230[21]_i_18_n_0
    SLICE_X54Y134        LUT6 (Prop_lut6_I1_O)        0.124     4.824 r  VxFxp_V_reg_1230[19]_i_7/O
                         net (fo=2, routed)           0.679     5.503    VxFxp_V_reg_1230[19]_i_7_n_0
    SLICE_X54Y135        LUT6 (Prop_lut6_I0_O)        0.124     5.627 r  VxFxp_V_reg_1230[19]_i_3/O
                         net (fo=1, routed)           0.416     6.044    VxFxp_V_reg_1230[19]_i_3_n_0
    SLICE_X54Y134        LUT6 (Prop_lut6_I2_O)        0.124     6.168 r  VxFxp_V_reg_1230[19]_i_1/O
                         net (fo=1, routed)           0.000     6.168    VxFxp_V_reg_1230[19]_i_1_n_0
    SLICE_X54Y134        FDRE                                         r  VxFxp_V_reg_1230_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.481     6.481    ap_clk
    SLICE_X54Y134        FDRE                                         r  VxFxp_V_reg_1230_reg[19]/C
                         clock pessimism              0.097     6.578    
                         clock uncertainty           -0.035     6.543    
    SLICE_X54Y134        FDRE (Setup_fdre_C_D)        0.077     6.620    VxFxp_V_reg_1230_reg[19]
  -------------------------------------------------------------------
                         required time                          6.620    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 sh_assign_1_reg_1220_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VxFxp_V_reg_1230_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 1.211ns (26.792%)  route 3.309ns (73.208%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 6.481 - 5.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.600     1.600    ap_clk
    SLICE_X55Y132        FDRE                                         r  sh_assign_1_reg_1220_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y132        FDRE (Prop_fdre_C_Q)         0.419     2.019 f  sh_assign_1_reg_1220_reg[9]/Q
                         net (fo=13, routed)          0.700     2.719    sh_assign_1_reg_1220[9]
    SLICE_X53Y132        LUT5 (Prop_lut5_I2_O)        0.296     3.015 r  VxFxp_V_reg_1230[21]_i_13/O
                         net (fo=63, routed)          0.755     3.770    VxFxp_V_reg_1230[21]_i_13_n_0
    SLICE_X54Y129        LUT4 (Prop_lut4_I2_O)        0.124     3.894 r  VxFxp_V_reg_1230[20]_i_27/O
                         net (fo=4, routed)           0.879     4.773    VxFxp_V_reg_1230[20]_i_27_n_0
    SLICE_X55Y135        LUT6 (Prop_lut6_I0_O)        0.124     4.897 r  VxFxp_V_reg_1230[16]_i_10/O
                         net (fo=1, routed)           0.816     5.713    VxFxp_V_reg_1230[16]_i_10_n_0
    SLICE_X52Y134        LUT6 (Prop_lut6_I5_O)        0.124     5.837 r  VxFxp_V_reg_1230[16]_i_3/O
                         net (fo=1, routed)           0.159     5.996    VxFxp_V_reg_1230[16]_i_3_n_0
    SLICE_X52Y134        LUT6 (Prop_lut6_I2_O)        0.124     6.120 r  VxFxp_V_reg_1230[16]_i_1/O
                         net (fo=1, routed)           0.000     6.120    VxFxp_V_reg_1230[16]_i_1_n_0
    SLICE_X52Y134        FDRE                                         r  VxFxp_V_reg_1230_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.481     6.481    ap_clk
    SLICE_X52Y134        FDRE                                         r  VxFxp_V_reg_1230_reg[16]/C
                         clock pessimism              0.097     6.578    
                         clock uncertainty           -0.035     6.543    
    SLICE_X52Y134        FDRE (Setup_fdre_C_D)        0.031     6.574    VxFxp_V_reg_1230_reg[16]
  -------------------------------------------------------------------
                         required time                          6.574    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 sh_assign_3_reg_1225_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VyFxp_V_reg_1235_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.211ns (26.881%)  route 3.294ns (73.119%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 6.493 - 5.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.610     1.610    ap_clk
    SLICE_X45Y132        FDRE                                         r  sh_assign_3_reg_1225_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y132        FDRE (Prop_fdre_C_Q)         0.419     2.029 f  sh_assign_3_reg_1225_reg[8]/Q
                         net (fo=13, routed)          0.697     2.726    sh_assign_3_reg_1225[8]
    SLICE_X43Y132        LUT5 (Prop_lut5_I1_O)        0.296     3.022 r  VyFxp_V_reg_1235[21]_i_13/O
                         net (fo=63, routed)          0.776     3.798    VyFxp_V_reg_1235[21]_i_13_n_0
    SLICE_X43Y133        LUT4 (Prop_lut4_I2_O)        0.124     3.922 r  VyFxp_V_reg_1235[21]_i_16/O
                         net (fo=3, routed)           0.817     4.739    VyFxp_V_reg_1235[21]_i_16_n_0
    SLICE_X39Y133        LUT6 (Prop_lut6_I3_O)        0.124     4.863 r  VyFxp_V_reg_1235[21]_i_6/O
                         net (fo=2, routed)           0.440     5.303    VyFxp_V_reg_1235[21]_i_6_n_0
    SLICE_X40Y132        LUT4 (Prop_lut4_I3_O)        0.124     5.427 r  VyFxp_V_reg_1235[21]_i_2/O
                         net (fo=1, routed)           0.564     5.991    VyFxp_V_reg_1235[21]_i_2_n_0
    SLICE_X39Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.115 r  VyFxp_V_reg_1235[21]_i_1/O
                         net (fo=1, routed)           0.000     6.115    VyFxp_V_reg_1235[21]_i_1_n_0
    SLICE_X39Y132        FDRE                                         r  VyFxp_V_reg_1235_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.493     6.493    ap_clk
    SLICE_X39Y132        FDRE                                         r  VyFxp_V_reg_1235_reg[21]/C
                         clock pessimism              0.080     6.573    
                         clock uncertainty           -0.035     6.538    
    SLICE_X39Y132        FDRE (Setup_fdre_C_D)        0.031     6.569    VyFxp_V_reg_1235_reg[21]
  -------------------------------------------------------------------
                         required time                          6.569    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.458ns  (required time - arrival time)
  Source:                 sh_assign_3_reg_1225_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VyFxp_V_reg_1235_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.414ns (30.963%)  route 3.153ns (69.037%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 6.493 - 5.000 ) 
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.610     1.610    ap_clk
    SLICE_X45Y132        FDRE                                         r  sh_assign_3_reg_1225_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y132        FDRE (Prop_fdre_C_Q)         0.419     2.029 f  sh_assign_3_reg_1225_reg[8]/Q
                         net (fo=13, routed)          0.697     2.726    sh_assign_3_reg_1225[8]
    SLICE_X43Y132        LUT5 (Prop_lut5_I1_O)        0.296     3.022 r  VyFxp_V_reg_1235[21]_i_13/O
                         net (fo=63, routed)          0.776     3.798    VyFxp_V_reg_1235[21]_i_13_n_0
    SLICE_X43Y133        LUT4 (Prop_lut4_I2_O)        0.119     3.917 r  VyFxp_V_reg_1235[20]_i_15/O
                         net (fo=3, routed)           0.673     4.590    VyFxp_V_reg_1235[20]_i_15_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I3_O)        0.332     4.922 r  VyFxp_V_reg_1235[20]_i_6/O
                         net (fo=2, routed)           0.435     5.356    VyFxp_V_reg_1235[20]_i_6_n_0
    SLICE_X44Y135        LUT6 (Prop_lut6_I1_O)        0.124     5.480 r  VyFxp_V_reg_1235[12]_i_2/O
                         net (fo=1, routed)           0.572     6.053    VyFxp_V_reg_1235[12]_i_2_n_0
    SLICE_X42Y135        LUT6 (Prop_lut6_I0_O)        0.124     6.177 r  VyFxp_V_reg_1235[12]_i_1/O
                         net (fo=1, routed)           0.000     6.177    VyFxp_V_reg_1235[12]_i_1_n_0
    SLICE_X42Y135        FDRE                                         r  VyFxp_V_reg_1235_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.493     6.493    ap_clk
    SLICE_X42Y135        FDRE                                         r  VyFxp_V_reg_1235_reg[12]/C
                         clock pessimism              0.096     6.589    
                         clock uncertainty           -0.035     6.554    
    SLICE_X42Y135        FDRE (Setup_fdre_C_D)        0.081     6.635    VyFxp_V_reg_1235_reg[12]
  -------------------------------------------------------------------
                         required time                          6.635    
                         arrival time                          -6.177    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.642ns (14.296%)  route 3.849ns (85.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 6.492 - 5.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.619     1.619    fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X38Y112        FDRE                                         r  fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y112        FDRE (Prop_fdre_C_Q)         0.518     2.137 r  fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[1].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=57, routed)          3.849     5.986    fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/norm_dist_skew[1]
    SLICE_X37Y118        LUT6 (Prop_lut6_I3_O)        0.124     6.110 r  fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[15]_i_1__1/O
                         net (fo=1, routed)           0.000     6.110    fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[14]
    SLICE_X37Y118        FDRE                                         r  fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6598, unset)         1.492     6.492    fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X37Y118        FDRE                                         r  fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.080     6.572    
                         clock uncertainty           -0.035     6.537    
    SLICE_X37Y118        FDRE (Setup_fdre_C_D)        0.032     6.569    fxpnahid_sitodp_6bkb_U3/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                          6.569    
                         arrival time                          -6.110    
  -------------------------------------------------------------------
                         slack                                  0.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[12].remd_tmp_reg[13][7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[13].remd_tmp_reg[14][8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.212%)  route 0.216ns (50.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.558     0.558    fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/ap_clk
    SLICE_X54Y100        FDRE                                         r  fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[12].remd_tmp_reg[13][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y100        FDRE (Prop_fdre_C_Q)         0.164     0.722 r  fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[12].remd_tmp_reg[13][7]/Q
                         net (fo=3, routed)           0.216     0.938    fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[12].remd_tmp_reg_n_0_[13][7]
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.983 r  fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[13].remd_tmp[14][8]_i_1/O
                         net (fo=1, routed)           0.000     0.983    fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[13].remd_tmp[14][8]_i_1_n_0
    SLICE_X57Y99         FDRE                                         r  fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[13].remd_tmp_reg[14][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.835     0.835    fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/ap_clk
    SLICE_X57Y99         FDRE                                         r  fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[13].remd_tmp_reg[14][8]/C
                         clock pessimism              0.000     0.835    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.107     0.942    fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[13].remd_tmp_reg[14][8]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[15].remd_tmp_reg[16][11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[16].remd_tmp_reg[17][12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.789%)  route 0.203ns (47.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.568     0.568    fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/ap_clk
    SLICE_X64Y99         FDRE                                         r  fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[15].remd_tmp_reg[16][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.128     0.696 r  fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[15].remd_tmp_reg[16][11]/Q
                         net (fo=3, routed)           0.203     0.899    fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[15].remd_tmp_reg_n_0_[16][11]
    SLICE_X66Y100        LUT3 (Prop_lut3_I2_O)        0.099     0.998 r  fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[16].remd_tmp[17][12]_i_1/O
                         net (fo=1, routed)           0.000     0.998    fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[16].remd_tmp[17][12]_i_1_n_0
    SLICE_X66Y100        FDRE                                         r  fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[16].remd_tmp_reg[17][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.834     0.834    fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/ap_clk
    SLICE_X66Y100        FDRE                                         r  fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[16].remd_tmp_reg[17][12]/C
                         clock pessimism              0.000     0.834    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.121     0.955    fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[16].remd_tmp_reg[17][12]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 VxFxp_V_reg_1230_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            grp_fxp_sqrt_fu_126/tmp_70_reg_1130_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.252ns (59.514%)  route 0.171ns (40.486%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.551     0.551    ap_clk
    SLICE_X52Y132        FDRE                                         r  VxFxp_V_reg_1230_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y132        FDRE (Prop_fdre_C_Q)         0.141     0.692 r  VxFxp_V_reg_1230_reg[21]/Q
                         net (fo=1, routed)           0.171     0.863    grp_fxp_sqrt_fu_126/VxFxp_V_reg_1230_reg[21]
    SLICE_X49Y132        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.974 r  grp_fxp_sqrt_fu_126/tmp_70_reg_1130_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.974    grp_fxp_sqrt_fu_126/tmp_s_fu_192_p2[11]
    SLICE_X49Y132        FDRE                                         r  grp_fxp_sqrt_fu_126/tmp_70_reg_1130_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.822     0.822    grp_fxp_sqrt_fu_126/ap_clk
    SLICE_X49Y132        FDRE                                         r  grp_fxp_sqrt_fu_126/tmp_70_reg_1130_reg[10]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X49Y132        FDRE (Hold_fdre_C_D)         0.105     0.922    grp_fxp_sqrt_fu_126/tmp_70_reg_1130_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fxpnahid_sitodp_6bkb_U2/din0_buf1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.251ns (59.371%)  route 0.172ns (40.629%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.566     0.566    fxpnahid_sitodp_6bkb_U2/ap_clk
    SLICE_X59Y98         FDRE                                         r  fxpnahid_sitodp_6bkb_U2/din0_buf1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  fxpnahid_sitodp_6bkb_U2/din0_buf1_reg[1]/Q
                         net (fo=1, routed)           0.172     0.879    fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/s_axis_a_tdata[1]
    SLICE_X59Y102        LUT2 (Prop_lut2_I1_O)        0.045     0.924 r  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     0.924    fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/xor_a[1]
    SLICE_X59Y102        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.989 r  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.989    fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/D[1]
    SLICE_X59Y102        FDRE                                         r  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.831     0.831    fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/aclk
    SLICE_X59Y102        FDRE                                         r  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.000     0.831    
    SLICE_X59Y102        FDRE (Hold_fdre_C_D)         0.105     0.936    fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/FIXED_DATA_SIGNED.M_ABS/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ap_reg_pp0_iter1_x3_read_reg_1026_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ap_reg_pp0_iter33_x3_read_reg_1026_reg[7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.156%)  route 0.258ns (66.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.561     0.561    ap_clk
    SLICE_X53Y88         FDRE                                         r  ap_reg_pp0_iter1_x3_read_reg_1026_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  ap_reg_pp0_iter1_x3_read_reg_1026_reg[7]/Q
                         net (fo=3, routed)           0.258     0.947    ap_reg_pp0_iter1_x3_read_reg_1026[7]
    SLICE_X50Y91         SRLC32E                                      r  ap_reg_pp0_iter33_x3_read_reg_1026_reg[7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.833     0.833    ap_clk
    SLICE_X50Y91         SRLC32E                                      r  ap_reg_pp0_iter33_x3_read_reg_1026_reg[7]_srl32/CLK
                         clock pessimism             -0.005     0.828    
    SLICE_X50Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.061     0.889    ap_reg_pp0_iter33_x3_read_reg_1026_reg[7]_srl32
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[10].remd_tmp_reg[11][18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[11].remd_tmp_reg[12][19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.185ns (38.816%)  route 0.292ns (61.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.562     0.562    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/ap_clk
    SLICE_X41Y100        FDRE                                         r  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[10].remd_tmp_reg[11][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[10].remd_tmp_reg[11][18]/Q
                         net (fo=3, routed)           0.292     0.995    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[10].remd_tmp_reg_n_0_[11][18]
    SLICE_X42Y99         LUT3 (Prop_lut3_I0_O)        0.044     1.039 r  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[11].remd_tmp[12][19]_i_1__1/O
                         net (fo=1, routed)           0.000     1.039    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[11].remd_tmp[12][19]_i_1__1_n_0
    SLICE_X42Y99         FDRE                                         r  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[11].remd_tmp_reg[12][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.838     0.838    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/ap_clk
    SLICE_X42Y99         FDRE                                         r  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[11].remd_tmp_reg[12][19]/C
                         clock pessimism              0.000     0.838    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.131     0.969    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[11].remd_tmp_reg[12][19]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 p_Val2_9_reg_1555_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Val2_14_reg_1570_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.265ns (60.133%)  route 0.176ns (39.867%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.568     0.568    ap_clk
    SLICE_X67Y97         FDRE                                         r  p_Val2_9_reg_1555_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  p_Val2_9_reg_1555_reg[0]/Q
                         net (fo=2, routed)           0.176     0.885    p_Val2_9_reg_1555[0]
    SLICE_X64Y100        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.009 r  p_Val2_14_reg_1570_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.009    p_Val2_14_fu_905_p2[1]
    SLICE_X64Y100        FDRE                                         r  p_Val2_14_reg_1570_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.834     0.834    ap_clk
    SLICE_X64Y100        FDRE                                         r  p_Val2_14_reg_1570_reg[1]/C
                         clock pessimism              0.000     0.834    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105     0.939    p_Val2_14_reg_1570_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[10].dividend_tmp_reg[11][27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[11].remd_tmp_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.246ns (57.606%)  route 0.181ns (42.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.565     0.565    fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/ap_clk
    SLICE_X50Y99         FDRE                                         r  fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[10].dividend_tmp_reg[11][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.148     0.713 r  fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[10].dividend_tmp_reg[11][27]/Q
                         net (fo=3, routed)           0.181     0.894    fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[10].dividend_tmp_reg_n_0_[11][27]
    SLICE_X52Y99         LUT3 (Prop_lut3_I0_O)        0.098     0.992 r  fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[11].remd_tmp[12][0]_i_1/O
                         net (fo=1, routed)           0.000     0.992    fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[11].remd_tmp[12][0]_i_1_n_0
    SLICE_X52Y99         FDRE                                         r  fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[11].remd_tmp_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.834     0.834    fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/ap_clk
    SLICE_X52Y99         FDRE                                         r  fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[11].remd_tmp_reg[12][0]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.091     0.920    fxpnahid_udiv_28ncud_U4/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[11].remd_tmp_reg[12][0]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[15].remd_tmp_reg[16][24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[16].remd_tmp_reg[17][25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.206ns (45.896%)  route 0.243ns (54.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.565     0.565    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/ap_clk
    SLICE_X50Y98         FDRE                                         r  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[15].remd_tmp_reg[16][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[15].remd_tmp_reg[16][24]/Q
                         net (fo=3, routed)           0.243     0.972    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[15].remd_tmp_reg_n_0_[16][24]
    SLICE_X53Y98         LUT3 (Prop_lut3_I2_O)        0.042     1.014 r  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[16].remd_tmp[17][25]_i_1__1/O
                         net (fo=1, routed)           0.000     1.014    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[16].remd_tmp[17][25]_i_1__1_n_0
    SLICE_X53Y98         FDRE                                         r  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[16].remd_tmp_reg[17][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.834     0.834    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/ap_clk
    SLICE_X53Y98         FDRE                                         r  fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[16].remd_tmp_reg[17][25]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.107     0.936    fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[16].remd_tmp_reg[17][25]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 x1_read_reg_1039_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ax1_reg_1058_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.268ns (59.804%)  route 0.180ns (40.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.563     0.563    ap_clk
    SLICE_X51Y90         FDRE                                         r  x1_read_reg_1039_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  x1_read_reg_1039_reg[10]/Q
                         net (fo=3, routed)           0.180     0.884    x1_read_reg_1039[10]
    SLICE_X53Y90         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.011 r  ax1_reg_1058_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.011    ax1_fu_150_p2[11]
    SLICE_X53Y90         FDRE                                         r  ax1_reg_1058_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6598, unset)         0.832     0.832    ap_clk
    SLICE_X53Y90         FDRE                                         r  ax1_reg_1058_reg[11]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.105     0.932    ax1_reg_1058_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X0Y34    fxpnahid_mul_mul_dEe_U8/fxpnahid_mul_mul_dEe_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X0Y35    tmp2_reg_1131_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y36    p_x_assign_reg_1146_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y35    tmp1_reg_1126_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y37    tmp_s_reg_1136_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X0Y37    tmp_3_reg_1141_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X1Y34    fxpnahid_mul_mul_dEe_U7/fxpnahid_mul_mul_dEe_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.000       2.846      DSP48_X0Y36    p_x_assign_1_reg_1151_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X59Y98   fxpnahid_sitodp_6bkb_U2/din0_buf1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X59Y98   fxpnahid_sitodp_6bkb_U2/din0_buf1_reg[10]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X66Y101  fxpnahid_udiv_28ncud_U5/fxpnahid_udiv_28ncud_div_U/quot_reg[10]_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X58Y109  fxpnahid_udiv_28ncud_U5/fxpnahid_udiv_28ncud_div_U/quot_reg[11]_srl13/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X60Y105  fxpnahid_udiv_28ncud_U5/fxpnahid_udiv_28ncud_div_U/quot_reg[15]_srl17/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X58Y109  fxpnahid_udiv_28ncud_U5/fxpnahid_udiv_28ncud_div_U/quot_reg[17]_srl19/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X58Y109  fxpnahid_udiv_28ncud_U5/fxpnahid_udiv_28ncud_div_U/quot_reg[18]_srl20/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X74Y99   fxpnahid_udiv_28ncud_U5/fxpnahid_udiv_28ncud_div_U/quot_reg[3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X66Y101  fxpnahid_udiv_28ncud_U5/fxpnahid_udiv_28ncud_div_U/quot_reg[5]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X66Y101  fxpnahid_udiv_28ncud_U5/fxpnahid_udiv_28ncud_div_U/quot_reg[6]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X30Y90   fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/dividend_tmp_reg[0][26]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X30Y90   fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/dividend_tmp_reg[0][26]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X60Y105  fxpnahid_udiv_28ncud_U5/fxpnahid_udiv_28ncud_div_U/quot_reg[15]_srl17/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X80Y101  fxpnahid_udiv_28ncud_U5/fxpnahid_udiv_28ncud_div_U/quot_reg[1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X60Y123  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X60Y123  fxpnahid_sitodp_6bkb_U2/fxpnahid_ap_sitodp_7_no_dsp_64_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X34Y93   fxpnahid_udiv_28ncud_U6/fxpnahid_udiv_28ncud_div_U/fxpnahid_udiv_28ncud_div_u_0/loop[0].dividend_tmp_reg[1][26]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X54Y132  ap_reg_pp0_iter15_loc_V_1_reg_1172_reg[40]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X54Y132  ap_reg_pp0_iter15_loc_V_1_reg_1172_reg[41]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X54Y132  ap_reg_pp0_iter15_loc_V_1_reg_1172_reg[42]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X54Y132  ap_reg_pp0_iter15_loc_V_1_reg_1172_reg[43]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         2.500       1.520      SLICE_X54Y132  ap_reg_pp0_iter15_loc_V_1_reg_1172_reg[44]_srl2/CLK



