{
  "Top": "hls_counter_color",
  "RtlTop": "hls_counter_color",
  "PcoreTop": "hls_counter_color_top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintexu",
    "Device": "xcku115",
    "Package": "-flvd1517",
    "Speed": "-2-e"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "PcoreClockName": "aclk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "9261",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "PcoreOocClocks": ["create_clock -name aclk -period 10.000 [get_ports aclk]"],
    "FalsePaths": [
      "set_false_path -through [get_ports rows[*]]",
      "set_false_path -through [get_ports cols[*]]"
    ]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hls_counter_color",
    "Version": "1.0",
    "DisplayName": "Hls_counter_color",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/src\/top.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AXIvideo2Mat.vhd",
      "impl\/vhdl\/CvtColor.vhd",
      "impl\/vhdl\/CvtColor_1.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/hls_counter_colorbkb.vhd",
      "impl\/vhdl\/hls_counter_colorcud.vhd",
      "impl\/vhdl\/hls_counter_colordEe.vhd",
      "impl\/vhdl\/hls_counter_colorg8j.vhd",
      "impl\/vhdl\/hls_counter_colorhbi.vhd",
      "impl\/vhdl\/hls_counter_coloribs.vhd",
      "impl\/vhdl\/hls_counter_colorjbC.vhd",
      "impl\/vhdl\/hls_counter_colorkbM.vhd",
      "impl\/vhdl\/hls_counter_colorlbW.vhd",
      "impl\/vhdl\/hls_counter_colormb6.vhd",
      "impl\/vhdl\/Mat2AXIvideo.vhd",
      "impl\/vhdl\/start_for_CvtColoncg.vhd",
      "impl\/vhdl\/start_for_CvtColopcA.vhd",
      "impl\/vhdl\/start_for_Mat2AXIqcK.vhd",
      "impl\/vhdl\/start_for_threshoocq.vhd",
      "impl\/vhdl\/threshold.vhd",
      "impl\/vhdl\/threshold_hist_oufYi.vhd",
      "impl\/vhdl\/threshold_hls_arreOg.vhd",
      "impl\/vhdl\/threshold_pixelPro.vhd",
      "impl\/vhdl\/hls_counter_color.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AXIvideo2Mat.v",
      "impl\/verilog\/CvtColor.v",
      "impl\/verilog\/CvtColor_1.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/hls_counter_colorbkb.v",
      "impl\/verilog\/hls_counter_colorcud.v",
      "impl\/verilog\/hls_counter_colordEe.v",
      "impl\/verilog\/hls_counter_colorg8j.v",
      "impl\/verilog\/hls_counter_colorhbi.v",
      "impl\/verilog\/hls_counter_coloribs.v",
      "impl\/verilog\/hls_counter_colorjbC.v",
      "impl\/verilog\/hls_counter_colorkbM.v",
      "impl\/verilog\/hls_counter_colorlbW.v",
      "impl\/verilog\/hls_counter_colormb6.v",
      "impl\/verilog\/Mat2AXIvideo.v",
      "impl\/verilog\/start_for_CvtColoncg.v",
      "impl\/verilog\/start_for_CvtColopcA.v",
      "impl\/verilog\/start_for_Mat2AXIqcK.v",
      "impl\/verilog\/start_for_threshoocq.v",
      "impl\/verilog\/threshold.v",
      "impl\/verilog\/threshold_hist_oufYi.v",
      "impl\/verilog\/threshold_hls_arreOg.v",
      "impl\/verilog\/threshold_hls_arreOg_ram.dat",
      "impl\/verilog\/threshold_pixelPro.v",
      "impl\/verilog\/hls_counter_color.v"
    ],
    "PcoreVerilog": [
      "impl\/verilog.pcore\/AXIvideo2Mat.v",
      "impl\/verilog.pcore\/CvtColor.v",
      "impl\/verilog.pcore\/CvtColor_1.v",
      "impl\/verilog.pcore\/fifo_w8_d2_A.v",
      "impl\/verilog.pcore\/hls_counter_color.v",
      "impl\/verilog.pcore\/hls_counter_color_ap_rst_n_if.v",
      "impl\/verilog.pcore\/hls_counter_color_CONTROL_BUS_if.v",
      "impl\/verilog.pcore\/hls_counter_colorbkb.v",
      "impl\/verilog.pcore\/hls_counter_colorcud.v",
      "impl\/verilog.pcore\/hls_counter_colordEe.v",
      "impl\/verilog.pcore\/hls_counter_colorg8j.v",
      "impl\/verilog.pcore\/hls_counter_colorhbi.v",
      "impl\/verilog.pcore\/hls_counter_coloribs.v",
      "impl\/verilog.pcore\/hls_counter_colorjbC.v",
      "impl\/verilog.pcore\/hls_counter_colorkbM.v",
      "impl\/verilog.pcore\/hls_counter_colorlbW.v",
      "impl\/verilog.pcore\/hls_counter_colormb6.v",
      "impl\/verilog.pcore\/Mat2AXIvideo.v",
      "impl\/verilog.pcore\/start_for_CvtColoncg.v",
      "impl\/verilog.pcore\/start_for_CvtColopcA.v",
      "impl\/verilog.pcore\/start_for_Mat2AXIqcK.v",
      "impl\/verilog.pcore\/start_for_threshoocq.v",
      "impl\/verilog.pcore\/threshold.v",
      "impl\/verilog.pcore\/threshold_hist_oufYi.v",
      "impl\/verilog.pcore\/threshold_hls_arreOg.v",
      "impl\/verilog.pcore\/threshold_hls_arreOg_ram.dat",
      "impl\/verilog.pcore\/threshold_pixelPro.v",
      "impl\/verilog.pcore\/hls_counter_color_top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/hls_counter_color_top_v1_0\/data\/hls_counter_color_top.mdd",
      "impl\/misc\/drivers\/hls_counter_color_top_v1_0\/data\/hls_counter_color_top.tcl",
      "impl\/misc\/drivers\/hls_counter_color_top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/hls_counter_color_top_v1_0\/src\/xhls_counter_color.c",
      "impl\/misc\/drivers\/hls_counter_color_top_v1_0\/src\/xhls_counter_color.h",
      "impl\/misc\/drivers\/hls_counter_color_top_v1_0\/src\/xhls_counter_color_hw.h",
      "impl\/misc\/drivers\/hls_counter_color_top_v1_0\/src\/xhls_counter_color_linux.c",
      "impl\/misc\/drivers\/hls_counter_color_top_v1_0\/src\/xhls_counter_color_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/hls_counter_color_ap_faddfsub_2_full_dsp_32_ip.tcl",
      "impl\/misc\/hls_counter_color_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/hls_counter_color_ap_fdiv_6_no_dsp_32_ip.tcl",
      "impl\/misc\/hls_counter_color_ap_fmul_0_max_dsp_32_ip.tcl",
      "impl\/misc\/hls_counter_color_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/hls_counter_color_ap_sitofp_1_no_dsp_32_ip.tcl",
      "impl\/misc\/hls_counter_color_ap_uitofp_1_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "D:\/PJ_for_HLS\/otsu_threshold\/solution1\/.autopilot\/db\/hls_counter_color.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "hls_counter_color_ap_faddfsub_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name hls_counter_color_ap_faddfsub_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "hls_counter_color_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name hls_counter_color_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "hls_counter_color_ap_fdiv_6_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name hls_counter_color_ap_fdiv_6_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "hls_counter_color_ap_fmul_0_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name hls_counter_color_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "hls_counter_color_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name hls_counter_color_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "hls_counter_color_ap_sitofp_1_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name hls_counter_color_ap_sitofp_1_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "hls_counter_color_ap_uitofp_1_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name hls_counter_color_ap_uitofp_1_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "INPUT_STREAM": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "INPUT_STREAM",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "OUTPUT_STREAM": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "OUTPUT_STREAM",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "INPUT_STREAM OUTPUT_STREAM",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "cols": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "rows": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "PcoreInterfaces": {
    "INPUT_STREAM": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "INPUT_STREAM",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "OUTPUT_STREAM": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "OUTPUT_STREAM",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "S_AXI_CONTROL_BUS": {
      "type": "axi4lite",
      "mode": "slave",
      "port_prefix": "s_axi_CONTROL_BUS",
      "param_prefix": "C_S_AXI_CONTROL_BUS",
      "addr_bits": "5",
      "module_info": "addr_bits 5 include_register 1 reg_map {0 {name ADDR_AP_CTRL type ap_ctrl sigs {ap_idle ap_done ap_ready ap_start}} 4 {name ADDR_GIE type gie sigs gie} 8 {name ADDR_IER type ier sigs ier} 12 {name ADDR_ISR type isr sigs isr} 16 {name ADDR_ROWS_CTRL type i_none sigs rows} 20 {name ADDR_ROWS_DATA_0 type i_data sigs {rows[31:0]}} 24 {name ADDR_COLS_CTRL type i_none sigs cols} 28 {name ADDR_COLS_DATA_0 type i_data sigs {cols[31:0]}}} include_memory 0 mem_map {} include_interrupt 1 task_handshake 1 has_ap_continue 0",
      "is_pcore_adaptor": "1"
    },
    "aclk": {
      "type": "clock",
      "buses": "S_AXI_CONTROL_BUS INPUT_STREAM OUTPUT_STREAM",
      "is_pcore_adaptor": "1"
    },
    "aresetn": {
      "type": "reset",
      "is_pcore_adaptor": "1"
    },
    "interrupt": {
      "type": "interrupt",
      "is_pcore_adaptor": "1"
    }
  },
  "RtlPorts": {
    "INPUT_STREAM_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "INPUT_STREAM_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "INPUT_STREAM_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "INPUT_STREAM_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "INPUT_STREAM_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "INPUT_STREAM_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "OUTPUT_STREAM_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "OUTPUT_STREAM_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "OUTPUT_STREAM_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "OUTPUT_STREAM_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "OUTPUT_STREAM_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "OUTPUT_STREAM_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "rows": {
      "dir": "in",
      "width": "32"
    },
    "cols": {
      "dir": "in",
      "width": "32"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "INPUT_STREAM_V_data_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "INPUT_STREAM_V_keep_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "INPUT_STREAM_V_strb_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "INPUT_STREAM_V_user_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "INPUT_STREAM_V_last_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "INPUT_STREAM_V_id_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "INPUT_STREAM_V_dest_V": {
      "interfaceRef": "INPUT_STREAM",
      "dir": "in"
    },
    "OUTPUT_STREAM_V_data_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "OUTPUT_STREAM_V_keep_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "OUTPUT_STREAM_V_strb_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "OUTPUT_STREAM_V_user_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "OUTPUT_STREAM_V_last_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "OUTPUT_STREAM_V_id_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "OUTPUT_STREAM_V_dest_V": {
      "interfaceRef": "OUTPUT_STREAM",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "rows": {
      "interfaceRef": "rows",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "cols": {
      "interfaceRef": "cols",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "hls_counter_color",
      "Instances": [
        {
          "ModuleName": "threshold",
          "InstanceName": "threshold_U0"
        },
        {
          "ModuleName": "AXIvideo2Mat",
          "InstanceName": "AXIvideo2Mat_U0"
        },
        {
          "ModuleName": "Mat2AXIvideo",
          "InstanceName": "Mat2AXIvideo_U0"
        },
        {
          "ModuleName": "CvtColor",
          "InstanceName": "CvtColor_U0"
        },
        {
          "ModuleName": "CvtColor_1",
          "InstanceName": "CvtColor_1_U0"
        }
      ]
    },
    "Metrics": {
      "AXIvideo2Mat": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "2079003",
          "PipelineIIMin": "3",
          "PipelineIIMax": "2079003",
          "PipelineII": "3 ~ 2079003",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.265"
        },
        "Loops": [
          {
            "Name": "loop_wait_for_start",
            "TripCount": "0",
            "Latency": "0",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2079000",
            "Latency": "0 ~ 2079000",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "1925",
            "PipelineDepth": "5 ~ 1925",
            "Loops": [
              {
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1920",
                "Latency": "0 ~ 1920",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "loop_wait_for_eol",
                "TripCount": "0",
                "Latency": "0",
                "PipelineII": "1",
                "PipelineDepth": "1"
              }
            ]
          }
        ],
        "Area": {
          "FF": "383",
          "LUT": "538",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "CvtColor": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "2077921",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2077921",
          "PipelineII": "1 ~ 2077921",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.661"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2077920",
            "Latency": "0 ~ 2077920",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "1924",
            "PipelineDepth": "3 ~ 1924",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1921",
                "Latency": "0 ~ 1921",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "DSP48E": "3",
          "FF": "141",
          "LUT": "272",
          "BRAM_18K": "0"
        }
      },
      "threshold": {
        "Latency": {
          "LatencyBest": "9257",
          "LatencyAvg": "",
          "LatencyWorst": "3001865",
          "PipelineIIMin": "9257",
          "PipelineIIMax": "3001865",
          "PipelineII": "9257 ~ 3001865",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.121"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2077920",
            "Latency": "0 ~ 2077920",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "1924",
            "PipelineDepth": "4 ~ 1924",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "1",
                "LatencyMax": "1921",
                "Latency": "1 ~ 1921",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          },
          {
            "Name": "Loop 3",
            "TripCount": "2",
            "Latency": "2",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "loop_normalize",
            "TripCount": "256",
            "Latency": "268",
            "PipelineII": "1",
            "PipelineDepth": "14"
          },
          {
            "Name": "loop_forward",
            "TripCount": "256",
            "LatencyMin": "8448",
            "LatencyMax": "923136",
            "Latency": "8448 ~ 923136",
            "PipelineII": "",
            "PipelineDepthMin": "33",
            "PipelineDepthMax": "3606",
            "PipelineDepth": "33 ~ 3606",
            "Loops": [
              {
                "Name": "loop_front",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1278",
                "Latency": "0 ~ 1278",
                "PipelineII": "5",
                "PipelineDepth": "9"
              },
              {
                "Name": "loop_back",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "2304",
                "Latency": "9 ~ 2304",
                "PipelineII": "",
                "PipelineDepth": "9"
              }
            ]
          },
          {
            "Name": "loop_map",
            "TripCount": "256",
            "Latency": "263",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }
        ],
        "Area": {
          "BRAM_18K": "3",
          "DSP48E": "8",
          "FF": "2316",
          "LUT": "5416"
        }
      },
      "CvtColor_1": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "2076841",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2076841",
          "PipelineII": "1 ~ 2076841",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.530"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2076840",
            "Latency": "0 ~ 2076840",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "1923",
            "PipelineDepth": "3 ~ 1923",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1920",
                "Latency": "0 ~ 1920",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "102",
          "LUT": "240",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Mat2AXIvideo": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "2077921",
          "PipelineIIMin": "1",
          "PipelineIIMax": "2077921",
          "PipelineII": "1 ~ 2077921",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.265"
        },
        "Loops": [{
            "Name": "loop_height",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "2077920",
            "Latency": "0 ~ 2077920",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "1924",
            "PipelineDepth": "3 ~ 1924",
            "Loops": [{
                "Name": "loop_width",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1921",
                "Latency": "0 ~ 1921",
                "PipelineII": "1",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "200",
          "LUT": "473",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "hls_counter_color": {
        "Latency": {
          "LatencyBest": "9261",
          "LatencyAvg": "",
          "LatencyWorst": "3001869",
          "PipelineIIMin": "9258",
          "PipelineIIMax": "3001866",
          "PipelineII": "9258 ~ 3001866",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.121"
        },
        "Area": {
          "BRAM_18K": "3",
          "DSP48E": "11",
          "FF": "3182",
          "LUT": "7101"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "hls_counter_color",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-07-28 16:41:07 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
