"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[7747],{1172:(t,e,n)=>{n.r(e),n.d(e,{assets:()=>c,contentTitle:()=>a,default:()=>l,frontMatter:()=>s,metadata:()=>o,toc:()=>u});const o=JSON.parse('{"id":"layout/start-pcbnew","title":"Start Pcbnew, import footprints","description":"","source":"@site/docs/04_layout/2_start-pcbnew.md","sourceDirName":"04_layout","slug":"/layout/start-pcbnew","permalink":"/PCB-Design-with-KiCad/docs/layout/start-pcbnew","draft":false,"unlisted":false,"editUrl":"https://github.com/CagriCatik/PCB-Design-with-KiCad/docs/04_layout/2_start-pcbnew.md","tags":[],"version":"current","sidebarPosition":2,"frontMatter":{},"sidebar":"layoutSidebar","previous":{"title":"Introduction to layout design","permalink":"/PCB-Design-with-KiCad/docs/layout/introduction"},"next":{"title":"Outline and constraints","permalink":"/PCB-Design-with-KiCad/docs/layout/outline-constraints"}}');var r=n(4848),i=n(8453);const s={},a="Start Pcbnew, import footprints",c={},u=[];function d(t){const e={h1:"h1",header:"header",...(0,i.R)(),...t.components};return(0,r.jsx)(e.header,{children:(0,r.jsx)(e.h1,{id:"start-pcbnew-import-footprints",children:"Start Pcbnew, import footprints"})})}function l(t={}){const{wrapper:e}={...(0,i.R)(),...t.components};return e?(0,r.jsx)(e,{...t,children:(0,r.jsx)(d,{...t})}):d(t)}},8453:(t,e,n)=>{n.d(e,{R:()=>s,x:()=>a});var o=n(6540);const r={},i=o.createContext(r);function s(t){const e=o.useContext(i);return o.useMemo((function(){return"function"==typeof t?t(e):{...e,...t}}),[e,t])}function a(t){let e;return e=t.disableParentContext?"function"==typeof t.components?t.components(r):t.components||r:s(t.components),o.createElement(i.Provider,{value:e},t.children)}}}]);