<stg><name>matrix_conv</name>


<trans_list>

<trans id="1722" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1725" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1728" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1729" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %a_0_addr = getelementptr [10 x i8]* %a_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="4">
<![CDATA[
:24  %a_0_load = load i8* %a_0_addr, align 1

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %b_0_addr = getelementptr [3 x i8]* %b_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_0_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="2">
<![CDATA[
:27  %b_0_load = load i8* %b_0_addr, align 1

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %a_0_addr_1 = getelementptr [10 x i8]* %a_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_0_addr_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="4">
<![CDATA[
:31  %a_0_load_1 = load i8* %a_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %b_0_addr_2 = getelementptr [3 x i8]* %b_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_0_addr_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="2">
<![CDATA[
:41  %b_0_load_2 = load i8* %b_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %a_1_addr = getelementptr [10 x i8]* %a_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4">
<![CDATA[
:45  %a_1_load = load i8* %a_1_addr, align 1

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %a_1_addr_1 = getelementptr [10 x i8]* %a_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_1_addr_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="4">
<![CDATA[
:52  %a_1_load_1 = load i8* %a_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %b_1_addr_1 = getelementptr [3 x i8]* %b_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_1_addr_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="2">
<![CDATA[
:55  %b_1_load_1 = load i8* %b_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %a_2_addr = getelementptr [10 x i8]* %a_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_2_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="4">
<![CDATA[
:66  %a_2_load = load i8* %a_2_addr, align 1

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %a_2_addr_1 = getelementptr [10 x i8]* %a_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_2_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="4">
<![CDATA[
:73  %a_2_load_1 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %b_2_addr_1 = getelementptr [3 x i8]* %b_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_2_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="2">
<![CDATA[
:76  %b_2_load_1 = load i8* %b_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %b_2_addr_2 = getelementptr [3 x i8]* %b_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_2_addr_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="2">
<![CDATA[
:83  %b_2_load_2 = load i8* %b_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:298  %a_3_addr = getelementptr [10 x i8]* %a_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_3_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="4">
<![CDATA[
:299  %a_3_load = load i8* %a_3_addr, align 1

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:302  %a_3_addr_1 = getelementptr [10 x i8]* %a_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_3_addr_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="4">
<![CDATA[
:303  %a_3_load_1 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:480  %a_4_addr = getelementptr [10 x i8]* %a_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_4_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="4">
<![CDATA[
:481  %a_4_load = load i8* %a_4_addr, align 1

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:484  %a_4_addr_1 = getelementptr [10 x i8]* %a_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_4_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="4">
<![CDATA[
:485  %a_4_load_1 = load i8* %a_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:662  %a_5_addr = getelementptr [10 x i8]* %a_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_5_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="4">
<![CDATA[
:663  %a_5_load = load i8* %a_5_addr, align 1

]]></Node>
<StgValue><ssdm name="a_5_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:666  %a_5_addr_1 = getelementptr [10 x i8]* %a_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_5_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="4">
<![CDATA[
:667  %a_5_load_1 = load i8* %a_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:844  %a_6_addr = getelementptr [10 x i8]* %a_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_6_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="4">
<![CDATA[
:845  %a_6_load = load i8* %a_6_addr, align 1

]]></Node>
<StgValue><ssdm name="a_6_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:848  %a_6_addr_1 = getelementptr [10 x i8]* %a_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_6_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="4">
<![CDATA[
:849  %a_6_load_1 = load i8* %a_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1026  %a_7_addr = getelementptr [10 x i8]* %a_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_7_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="4">
<![CDATA[
:1027  %a_7_load = load i8* %a_7_addr, align 1

]]></Node>
<StgValue><ssdm name="a_7_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1030  %a_7_addr_1 = getelementptr [10 x i8]* %a_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_7_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="4">
<![CDATA[
:1031  %a_7_load_1 = load i8* %a_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="2">
<![CDATA[
:1060  %b_1_load_4 = load i8* %b_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1230  %a_8_addr_1 = getelementptr [10 x i8]* %a_8, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_8_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="4">
<![CDATA[
:1231  %a_8_load_1 = load i8* %a_8_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1234  %a_8_addr_2 = getelementptr [10 x i8]* %a_8, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_8_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="4">
<![CDATA[
:1235  %a_8_load_2 = load i8* %a_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1412  %a_9_addr_1 = getelementptr [10 x i8]* %a_9, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_9_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="8" op_0_bw="4">
<![CDATA[
:1413  %a_9_load_1 = load i8* %a_9_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1416  %a_9_addr_2 = getelementptr [10 x i8]* %a_9, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_9_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="8" op_0_bw="4">
<![CDATA[
:1417  %a_9_load_2 = load i8* %a_9_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="4">
<![CDATA[
:24  %a_0_load = load i8* %a_0_addr, align 1

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="8">
<![CDATA[
:25  %tmp_s = sext i8 %a_0_load to i16

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="2">
<![CDATA[
:27  %b_0_load = load i8* %b_0_addr, align 1

]]></Node>
<StgValue><ssdm name="b_0_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="8">
<![CDATA[
:28  %tmp_3 = sext i8 %b_0_load to i16

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:29  %tmp_7 = mul i16 %tmp_s, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="4">
<![CDATA[
:31  %a_0_load_1 = load i8* %a_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="8">
<![CDATA[
:32  %tmp_0_0_0_1 = sext i8 %a_0_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_0_0_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %a_0_addr_2 = getelementptr [10 x i8]* %a_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_0_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4">
<![CDATA[
:38  %a_0_load_2 = load i8* %a_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="2">
<![CDATA[
:41  %b_0_load_2 = load i8* %b_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4">
<![CDATA[
:45  %a_1_load = load i8* %a_1_addr, align 1

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="8">
<![CDATA[
:46  %tmp_0_0_1 = sext i8 %a_1_load to i16

]]></Node>
<StgValue><ssdm name="tmp_0_0_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %b_1_addr = getelementptr [3 x i8]* %b_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_1_addr"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="2">
<![CDATA[
:48  %b_1_load = load i8* %b_1_addr, align 1

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="4">
<![CDATA[
:52  %a_1_load_1 = load i8* %a_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="8">
<![CDATA[
:53  %tmp_0_0_1_1 = sext i8 %a_1_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_0_1_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="2">
<![CDATA[
:55  %b_1_load_1 = load i8* %b_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="8">
<![CDATA[
:56  %tmp_3_0_0_1_1 = sext i8 %b_1_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_0_1_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:57  %tmp_7_0_0_1_1 = mul i16 %tmp_0_0_1_1, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_1_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %a_1_addr_2 = getelementptr [10 x i8]* %a_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_1_addr_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="4">
<![CDATA[
:59  %a_1_load_2 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %b_1_addr_2 = getelementptr [3 x i8]* %b_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_1_addr_2"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="2">
<![CDATA[
:62  %b_1_load_2 = load i8* %b_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="4">
<![CDATA[
:66  %a_2_load = load i8* %a_2_addr, align 1

]]></Node>
<StgValue><ssdm name="a_2_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="8">
<![CDATA[
:67  %tmp_0_0_2 = sext i8 %a_2_load to i16

]]></Node>
<StgValue><ssdm name="tmp_0_0_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="4">
<![CDATA[
:73  %a_2_load_1 = load i8* %a_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="8">
<![CDATA[
:74  %tmp_0_0_2_1 = sext i8 %a_2_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_0_2_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="2">
<![CDATA[
:76  %b_2_load_1 = load i8* %b_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="8">
<![CDATA[
:77  %tmp_3_0_0_2_1 = sext i8 %b_2_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_0_2_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:78  %tmp_7_0_0_2_1 = mul i16 %tmp_0_0_2_1, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_2_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %a_2_addr_2 = getelementptr [10 x i8]* %a_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_2_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="4">
<![CDATA[
:80  %a_2_load_2 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="2">
<![CDATA[
:83  %b_2_load_2 = load i8* %b_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:96  %tmp_7_0_1 = mul i16 %tmp_0_0_0_1, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %a_0_addr_3 = getelementptr [10 x i8]* %a_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_0_addr_3"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="4">
<![CDATA[
:99  %a_0_load_3 = load i8* %a_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_3"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %a_1_addr_3 = getelementptr [10 x i8]* %a_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_1_addr_3"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="4">
<![CDATA[
:105  %a_1_load_3 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_3"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %a_2_addr_3 = getelementptr [10 x i8]* %a_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_2_addr_3"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="4">
<![CDATA[
:111  %a_2_load_3 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_3"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:292  %tmp_7_1 = mul i16 %tmp_0_0_1, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:296  %tmp_7_1_0_1_1 = mul i16 %tmp_0_0_2_1, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_1_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="4">
<![CDATA[
:299  %a_3_load = load i8* %a_3_addr, align 1

]]></Node>
<StgValue><ssdm name="a_3_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="8">
<![CDATA[
:300  %tmp_1_0_2 = sext i8 %a_3_load to i16

]]></Node>
<StgValue><ssdm name="tmp_1_0_2"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="4">
<![CDATA[
:303  %a_3_load_1 = load i8* %a_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="8">
<![CDATA[
:304  %tmp_1_0_2_1 = sext i8 %a_3_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:305  %tmp_7_1_0_2_1 = mul i16 %tmp_1_0_2_1, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_2_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:306  %a_3_addr_2 = getelementptr [10 x i8]* %a_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_3_addr_2"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="4">
<![CDATA[
:307  %a_3_load_2 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:320  %tmp_7_1_1 = mul i16 %tmp_0_0_1_1, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:328  %a_3_addr_3 = getelementptr [10 x i8]* %a_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_3_addr_3"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="4">
<![CDATA[
:329  %a_3_load_3 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_3"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:474  %tmp_7_2 = mul i16 %tmp_0_0_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:478  %tmp_7_2_0_1_1 = mul i16 %tmp_1_0_2_1, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_1_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="4">
<![CDATA[
:481  %a_4_load = load i8* %a_4_addr, align 1

]]></Node>
<StgValue><ssdm name="a_4_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="8">
<![CDATA[
:482  %tmp_2_0_2 = sext i8 %a_4_load to i16

]]></Node>
<StgValue><ssdm name="tmp_2_0_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="4">
<![CDATA[
:485  %a_4_load_1 = load i8* %a_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="8">
<![CDATA[
:486  %tmp_2_0_2_1 = sext i8 %a_4_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_2_0_2_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:487  %tmp_7_2_0_2_1 = mul i16 %tmp_2_0_2_1, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_2_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:488  %a_4_addr_2 = getelementptr [10 x i8]* %a_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_4_addr_2"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="4">
<![CDATA[
:489  %a_4_load_2 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_2"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:502  %tmp_7_2_1 = mul i16 %tmp_0_0_2_1, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:510  %a_4_addr_3 = getelementptr [10 x i8]* %a_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_4_addr_3"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="4">
<![CDATA[
:511  %a_4_load_3 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_3"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:656  %tmp_7_3 = mul i16 %tmp_1_0_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:660  %tmp_7_3_0_1_1 = mul i16 %tmp_2_0_2_1, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_1_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="4">
<![CDATA[
:663  %a_5_load = load i8* %a_5_addr, align 1

]]></Node>
<StgValue><ssdm name="a_5_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="8">
<![CDATA[
:664  %tmp_3_0_2 = sext i8 %a_5_load to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_2"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="8" op_0_bw="4">
<![CDATA[
:667  %a_5_load_1 = load i8* %a_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_1"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="8">
<![CDATA[
:668  %tmp_3_0_2_1 = sext i8 %a_5_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_2_1"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:669  %tmp_7_3_0_2_1 = mul i16 %tmp_3_0_2_1, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_2_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:670  %a_5_addr_2 = getelementptr [10 x i8]* %a_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_5_addr_2"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="4">
<![CDATA[
:671  %a_5_load_2 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_2"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:684  %tmp_7_3_1 = mul i16 %tmp_1_0_2_1, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:692  %a_5_addr_3 = getelementptr [10 x i8]* %a_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_5_addr_3"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="4">
<![CDATA[
:693  %a_5_load_3 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_3"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:838  %tmp_7_4 = mul i16 %tmp_2_0_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_4"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:842  %tmp_7_4_0_1_1 = mul i16 %tmp_3_0_2_1, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_1_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="4">
<![CDATA[
:845  %a_6_load = load i8* %a_6_addr, align 1

]]></Node>
<StgValue><ssdm name="a_6_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="8" op_0_bw="4">
<![CDATA[
:849  %a_6_load_1 = load i8* %a_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_1"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="8">
<![CDATA[
:850  %tmp_4_0_2_1 = sext i8 %a_6_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_4_0_2_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:851  %tmp_7_4_0_2_1 = mul i16 %tmp_4_0_2_1, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_2_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:852  %a_6_addr_2 = getelementptr [10 x i8]* %a_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_6_addr_2"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="4">
<![CDATA[
:853  %a_6_load_2 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_2"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:866  %tmp_7_4_1 = mul i16 %tmp_2_0_2_1, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:874  %a_6_addr_3 = getelementptr [10 x i8]* %a_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_6_addr_3"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="4">
<![CDATA[
:875  %a_6_load_3 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_3"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1020  %tmp_7_5 = mul i16 %tmp_3_0_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_5"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1024  %tmp_7_5_0_1_1 = mul i16 %tmp_4_0_2_1, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_0_1_1"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="4">
<![CDATA[
:1027  %a_7_load = load i8* %a_7_addr, align 1

]]></Node>
<StgValue><ssdm name="a_7_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="4">
<![CDATA[
:1031  %a_7_load_1 = load i8* %a_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="8">
<![CDATA[
:1032  %tmp_5_0_2_1 = sext i8 %a_7_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_0_2_1"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1033  %tmp_7_5_0_2_1 = mul i16 %tmp_5_0_2_1, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_0_2_1"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1034  %a_7_addr_2 = getelementptr [10 x i8]* %a_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_7_addr_2"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="4">
<![CDATA[
:1035  %a_7_load_2 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_2"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="2">
<![CDATA[
:1048  %b_0_load_3 = load i8* %b_0_addr, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_3"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="2">
<![CDATA[
:1054  %b_0_load_5 = load i8* %b_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_5"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="8" op_0_bw="2">
<![CDATA[
:1060  %b_1_load_4 = load i8* %b_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_4"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="8">
<![CDATA[
:1061  %tmp_3_5_1_1_1 = sext i8 %b_1_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_5_1_1_1"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1068  %a_7_addr_3 = getelementptr [10 x i8]* %a_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_7_addr_3"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="4">
<![CDATA[
:1069  %a_7_load_3 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_3"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="2">
<![CDATA[
:1091  %b_2_load_4 = load i8* %b_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_4"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="2">
<![CDATA[
:1097  %b_2_load_5 = load i8* %b_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_5"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1224  %tmp_7_6_0_1_1 = mul i16 %tmp_5_0_2_1, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_0_1_1"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="4">
<![CDATA[
:1231  %a_8_load_1 = load i8* %a_8_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_1"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="16" op_0_bw="8">
<![CDATA[
:1232  %tmp_6_0_2_1 = sext i8 %a_8_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_2_1"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="4">
<![CDATA[
:1235  %a_8_load_2 = load i8* %a_8_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_2"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="16" op_0_bw="8">
<![CDATA[
:1236  %tmp_6_0_2_2 = sext i8 %a_8_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_2_2"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1256  %a_8_addr_3 = getelementptr [10 x i8]* %a_8, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_8_addr_3"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="4">
<![CDATA[
:1257  %a_8_load_3 = load i8* %a_8_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_3"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1278  %a_8_addr_4 = getelementptr [10 x i8]* %a_8, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_8_addr_4"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="4">
<![CDATA[
:1279  %a_8_load_4 = load i8* %a_8_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_4"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1406  %tmp_7_7_0_1_1 = mul i16 %tmp_6_0_2_1, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_0_1_1"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="8" op_0_bw="4">
<![CDATA[
:1413  %a_9_load_1 = load i8* %a_9_addr_1, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_1"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="8" op_0_bw="4">
<![CDATA[
:1417  %a_9_load_2 = load i8* %a_9_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_2"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1434  %tmp_7_7_1_1_1 = mul i16 %tmp_6_0_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_1_1_1"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1438  %a_9_addr_3 = getelementptr [10 x i8]* %a_9, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_9_addr_3"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="8" op_0_bw="4">
<![CDATA[
:1439  %a_9_load_3 = load i8* %a_9_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_3"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1460  %a_9_addr_4 = getelementptr [10 x i8]* %a_9, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_9_addr_4"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="8" op_0_bw="4">
<![CDATA[
:1461  %a_9_load_4 = load i8* %a_9_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %b_0_addr_1 = getelementptr [3 x i8]* %b_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_0_addr_1"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="2">
<![CDATA[
:34  %b_0_load_1 = load i8* %b_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_1"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="4">
<![CDATA[
:38  %a_0_load_2 = load i8* %a_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_2"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="8">
<![CDATA[
:39  %tmp_0_0_0_2 = sext i8 %a_0_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_0_0_2"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="8">
<![CDATA[
:42  %tmp_3_0_0_0_2 = sext i8 %b_0_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_0_0_2"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:43  %tmp_7_0_0_0_2 = mul i16 %tmp_0_0_0_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_0_2"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="2">
<![CDATA[
:48  %b_1_load = load i8* %b_1_addr, align 1

]]></Node>
<StgValue><ssdm name="b_1_load"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="4">
<![CDATA[
:59  %a_1_load_2 = load i8* %a_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_2"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="8">
<![CDATA[
:60  %tmp_0_0_1_2 = sext i8 %a_1_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_0_1_2"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="2">
<![CDATA[
:62  %b_1_load_2 = load i8* %b_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_2"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="8">
<![CDATA[
:63  %tmp_3_0_0_1_2 = sext i8 %b_1_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_0_1_2"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:64  %tmp_7_0_0_1_2 = mul i16 %tmp_0_0_1_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_1_2"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %b_2_addr = getelementptr [3 x i8]* %b_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_2_addr"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="2">
<![CDATA[
:69  %b_2_load = load i8* %b_2_addr, align 1

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="4">
<![CDATA[
:80  %a_2_load_2 = load i8* %a_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_2"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="8">
<![CDATA[
:81  %tmp_0_0_2_2 = sext i8 %a_2_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_0_2_2"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="8">
<![CDATA[
:84  %tmp_3_0_0_2_2 = sext i8 %b_2_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_0_2_2"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:85  %tmp_7_0_0_2_2 = mul i16 %tmp_0_0_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_2_2"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:89  %tmp4 = add i16 %tmp_7_0_0_1_1, %tmp_7_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:90  %tmp6 = add i16 %tmp_7_0_0_2_1, %tmp_7_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="4">
<![CDATA[
:99  %a_0_load_3 = load i8* %a_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_3"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="8">
<![CDATA[
:100  %tmp_0_1_0_2 = sext i8 %a_0_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_1_0_2"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101  %tmp_7_0_1_0_2 = mul i16 %tmp_0_1_0_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_0_2"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:103  %tmp_7_0_1_1_1 = mul i16 %tmp_0_0_1_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_1_1"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="4">
<![CDATA[
:105  %a_1_load_3 = load i8* %a_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_3"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="8">
<![CDATA[
:106  %tmp_0_1_1_2 = sext i8 %a_1_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_1_1_2"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:109  %tmp_7_0_1_2_1 = mul i16 %tmp_0_0_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_2_1"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="4">
<![CDATA[
:111  %a_2_load_3 = load i8* %a_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_3"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="8">
<![CDATA[
:112  %tmp_0_1_2_2 = sext i8 %a_2_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_1_2_2"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:124  %tmp_7_0_2 = mul i16 %tmp_0_0_0_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %a_0_addr_4 = getelementptr [10 x i8]* %a_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_0_addr_4"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="4">
<![CDATA[
:127  %a_0_load_4 = load i8* %a_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_4"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:131  %tmp_7_0_2_1_1 = mul i16 %tmp_0_1_1_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_1_1"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %a_1_addr_4 = getelementptr [10 x i8]* %a_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_1_addr_4"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="4">
<![CDATA[
:133  %a_1_load_4 = load i8* %a_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_4"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:137  %tmp_7_0_2_2_1 = mul i16 %tmp_0_1_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_2_1"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %a_2_addr_4 = getelementptr [10 x i8]* %a_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_2_addr_4"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="4">
<![CDATA[
:139  %a_2_load_4 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_4"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:152  %tmp_7_0_3 = mul i16 %tmp_0_1_0_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_3"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %a_0_addr_5 = getelementptr [10 x i8]* %a_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_0_addr_5"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="4">
<![CDATA[
:155  %a_0_load_5 = load i8* %a_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_5"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %a_1_addr_5 = getelementptr [10 x i8]* %a_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_1_addr_5"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="4">
<![CDATA[
:161  %a_1_load_5 = load i8* %a_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_5"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %a_2_addr_5 = getelementptr [10 x i8]* %a_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_2_addr_5"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="4">
<![CDATA[
:167  %a_2_load_5 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_5"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:294  %tmp_7_1_0_0_2 = mul i16 %tmp_0_0_1_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_0_2"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:297  %tmp_7_1_0_1_2 = mul i16 %tmp_0_0_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_1_2"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="4">
<![CDATA[
:307  %a_3_load_2 = load i8* %a_3_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_2"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="8">
<![CDATA[
:308  %tmp_1_0_2_2 = sext i8 %a_3_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_1_0_2_2"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:309  %tmp_7_1_0_2_2 = mul i16 %tmp_1_0_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_2_2"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:313  %tmp60 = add i16 %tmp_7_1_0_1_1, %tmp_7_1_0_1_2

]]></Node>
<StgValue><ssdm name="tmp60"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:314  %tmp62 = add i16 %tmp_7_1_0_2_1, %tmp_7_1_0_2_2

]]></Node>
<StgValue><ssdm name="tmp62"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:322  %tmp_7_1_1_0_2 = mul i16 %tmp_0_1_1_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_0_2"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:324  %tmp_7_1_1_1_1 = mul i16 %tmp_0_0_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_1_1"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:327  %tmp_7_1_1_2_1 = mul i16 %tmp_1_0_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_2_1"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="4">
<![CDATA[
:329  %a_3_load_3 = load i8* %a_3_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_3"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="8">
<![CDATA[
:330  %tmp_1_1_2_2 = sext i8 %a_3_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_1_1_2_2"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:342  %tmp_7_1_2 = mul i16 %tmp_0_0_1_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_2"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:346  %tmp_7_1_2_1_1 = mul i16 %tmp_0_1_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_1_1"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:349  %tmp_7_1_2_2_1 = mul i16 %tmp_1_1_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_2_1"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:350  %a_3_addr_4 = getelementptr [10 x i8]* %a_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_3_addr_4"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="4">
<![CDATA[
:351  %a_3_load_4 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_4"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:364  %tmp_7_1_3 = mul i16 %tmp_0_1_1_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_3"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:372  %a_3_addr_5 = getelementptr [10 x i8]* %a_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_3_addr_5"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="4">
<![CDATA[
:373  %a_3_load_5 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_5"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:476  %tmp_7_2_0_0_2 = mul i16 %tmp_0_0_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_0_2"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:479  %tmp_7_2_0_1_2 = mul i16 %tmp_1_0_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_1_2"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="4">
<![CDATA[
:489  %a_4_load_2 = load i8* %a_4_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_2"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="8">
<![CDATA[
:490  %tmp_2_0_2_2 = sext i8 %a_4_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_2_0_2_2"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:491  %tmp_7_2_0_2_2 = mul i16 %tmp_2_0_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_2_2"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:495  %tmp116 = add i16 %tmp_7_2_0_1_1, %tmp_7_2_0_1_2

]]></Node>
<StgValue><ssdm name="tmp116"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:496  %tmp118 = add i16 %tmp_7_2_0_2_1, %tmp_7_2_0_2_2

]]></Node>
<StgValue><ssdm name="tmp118"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:504  %tmp_7_2_1_0_2 = mul i16 %tmp_0_1_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_0_2"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:506  %tmp_7_2_1_1_1 = mul i16 %tmp_1_0_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_1_1"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:509  %tmp_7_2_1_2_1 = mul i16 %tmp_2_0_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_2_1"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="4">
<![CDATA[
:511  %a_4_load_3 = load i8* %a_4_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_3"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="8">
<![CDATA[
:512  %tmp_2_1_2_2 = sext i8 %a_4_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_2_1_2_2"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:524  %tmp_7_2_2 = mul i16 %tmp_0_0_2_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_2"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:528  %tmp_7_2_2_1_1 = mul i16 %tmp_1_1_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_1_1"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:531  %tmp_7_2_2_2_1 = mul i16 %tmp_2_1_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_2_1"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:532  %a_4_addr_4 = getelementptr [10 x i8]* %a_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_4_addr_4"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="4">
<![CDATA[
:533  %a_4_load_4 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_4"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:546  %tmp_7_2_3 = mul i16 %tmp_0_1_2_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_3"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:554  %a_4_addr_5 = getelementptr [10 x i8]* %a_4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_4_addr_5"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="4">
<![CDATA[
:555  %a_4_load_5 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_5"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:658  %tmp_7_3_0_0_2 = mul i16 %tmp_1_0_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_0_2"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:661  %tmp_7_3_0_1_2 = mul i16 %tmp_2_0_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_1_2"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="8" op_0_bw="4">
<![CDATA[
:671  %a_5_load_2 = load i8* %a_5_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_2"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="8">
<![CDATA[
:672  %tmp_3_0_2_2 = sext i8 %a_5_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_2_2"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:673  %tmp_7_3_0_2_2 = mul i16 %tmp_3_0_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_2_2"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:677  %tmp172 = add i16 %tmp_7_3_0_1_1, %tmp_7_3_0_1_2

]]></Node>
<StgValue><ssdm name="tmp172"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:678  %tmp174 = add i16 %tmp_7_3_0_2_1, %tmp_7_3_0_2_2

]]></Node>
<StgValue><ssdm name="tmp174"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:686  %tmp_7_3_1_0_2 = mul i16 %tmp_1_1_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_0_2"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:688  %tmp_7_3_1_1_1 = mul i16 %tmp_2_0_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_1_1"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:691  %tmp_7_3_1_2_1 = mul i16 %tmp_3_0_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_2_1"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="4">
<![CDATA[
:693  %a_5_load_3 = load i8* %a_5_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_3"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="8">
<![CDATA[
:694  %tmp_3_1_2_2 = sext i8 %a_5_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_1_2_2"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:706  %tmp_7_3_2 = mul i16 %tmp_1_0_2_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_2"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:710  %tmp_7_3_2_1_1 = mul i16 %tmp_2_1_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_1_1"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:713  %tmp_7_3_2_2_1 = mul i16 %tmp_3_1_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_2_1"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:714  %a_5_addr_4 = getelementptr [10 x i8]* %a_5, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_5_addr_4"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="4">
<![CDATA[
:715  %a_5_load_4 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_4"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:728  %tmp_7_3_3 = mul i16 %tmp_1_1_2_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_3"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:736  %a_5_addr_5 = getelementptr [10 x i8]* %a_5, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_5_addr_5"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="4">
<![CDATA[
:737  %a_5_load_5 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_5"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:840  %tmp_7_4_0_0_2 = mul i16 %tmp_2_0_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_0_2"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:843  %tmp_7_4_0_1_2 = mul i16 %tmp_3_0_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_1_2"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="8">
<![CDATA[
:846  %tmp_4_0_2 = sext i8 %a_6_load to i16

]]></Node>
<StgValue><ssdm name="tmp_4_0_2"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="8" op_0_bw="4">
<![CDATA[
:853  %a_6_load_2 = load i8* %a_6_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_2"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="8">
<![CDATA[
:854  %tmp_4_0_2_2 = sext i8 %a_6_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_4_0_2_2"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:855  %tmp_7_4_0_2_2 = mul i16 %tmp_4_0_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_2_2"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:859  %tmp228 = add i16 %tmp_7_4_0_1_1, %tmp_7_4_0_1_2

]]></Node>
<StgValue><ssdm name="tmp228"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:860  %tmp230 = add i16 %tmp_7_4_0_2_1, %tmp_7_4_0_2_2

]]></Node>
<StgValue><ssdm name="tmp230"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:868  %tmp_7_4_1_0_2 = mul i16 %tmp_2_1_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_0_2"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:870  %tmp_7_4_1_1_1 = mul i16 %tmp_3_0_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_1_1"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:873  %tmp_7_4_1_2_1 = mul i16 %tmp_4_0_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_2_1"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="4">
<![CDATA[
:875  %a_6_load_3 = load i8* %a_6_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_3"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="8">
<![CDATA[
:876  %tmp_4_1_2_2 = sext i8 %a_6_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_4_1_2_2"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:888  %tmp_7_4_2 = mul i16 %tmp_2_0_2_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_2"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:892  %tmp_7_4_2_1_1 = mul i16 %tmp_3_1_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_1_1"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:895  %tmp_7_4_2_2_1 = mul i16 %tmp_4_1_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_2_1"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:896  %a_6_addr_4 = getelementptr [10 x i8]* %a_6, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_6_addr_4"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="4">
<![CDATA[
:897  %a_6_load_4 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_4"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:910  %tmp_7_4_3 = mul i16 %tmp_2_1_2_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_3"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:918  %a_6_addr_5 = getelementptr [10 x i8]* %a_6, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_6_addr_5"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="4">
<![CDATA[
:919  %a_6_load_5 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_5"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1022  %tmp_7_5_0_0_2 = mul i16 %tmp_3_0_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_0_0_2"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1025  %tmp_7_5_0_1_2 = mul i16 %tmp_4_0_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_0_1_2"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="8">
<![CDATA[
:1028  %tmp_5_0_2 = sext i8 %a_7_load to i16

]]></Node>
<StgValue><ssdm name="tmp_5_0_2"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="4">
<![CDATA[
:1035  %a_7_load_2 = load i8* %a_7_addr_2, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_2"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="8">
<![CDATA[
:1036  %tmp_5_0_2_2 = sext i8 %a_7_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_0_2_2"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1037  %tmp_7_5_0_2_2 = mul i16 %tmp_5_0_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_0_2_2"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1041  %tmp284 = add i16 %tmp_7_5_0_1_1, %tmp_7_5_0_1_2

]]></Node>
<StgValue><ssdm name="tmp284"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1042  %tmp286 = add i16 %tmp_7_5_0_2_1, %tmp_7_5_0_2_2

]]></Node>
<StgValue><ssdm name="tmp286"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="8" op_0_bw="2">
<![CDATA[
:1048  %b_0_load_3 = load i8* %b_0_addr, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_3"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="8">
<![CDATA[
:1049  %tmp_3_5_1 = sext i8 %b_0_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_5_1"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1050  %tmp_7_5_1 = mul i16 %tmp_3_0_2_1, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_1"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="2">
<![CDATA[
:1051  %b_0_load_4 = load i8* %b_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_4"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="8" op_0_bw="2">
<![CDATA[
:1054  %b_0_load_5 = load i8* %b_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_5"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="8">
<![CDATA[
:1055  %tmp_3_5_1_0_2 = sext i8 %b_0_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_5_1_0_2"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1056  %tmp_7_5_1_0_2 = mul i16 %tmp_3_1_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_1_0_2"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="2">
<![CDATA[
:1057  %b_1_load_3 = load i8* %b_1_addr, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_3"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1062  %tmp_7_5_1_1_1 = mul i16 %tmp_4_0_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_1_1_1"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="2">
<![CDATA[
:1063  %b_1_load_5 = load i8* %b_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_5"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1067  %tmp_7_5_1_2_1 = mul i16 %tmp_5_0_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_1_2_1"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="4">
<![CDATA[
:1069  %a_7_load_3 = load i8* %a_7_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_3"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="8">
<![CDATA[
:1070  %tmp_5_1_2_2 = sext i8 %a_7_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_1_2_2"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1082  %tmp_7_5_2 = mul i16 %tmp_3_0_2_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_2"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1086  %tmp_7_5_2_1_1 = mul i16 %tmp_4_1_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_2_1_1"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="8" op_0_bw="2">
<![CDATA[
:1088  %b_2_load_3 = load i8* %b_2_addr, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_3"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="2">
<![CDATA[
:1091  %b_2_load_4 = load i8* %b_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_4"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="8">
<![CDATA[
:1092  %tmp_3_5_2_2_1 = sext i8 %b_2_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_5_2_2_1"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1093  %tmp_7_5_2_2_1 = mul i16 %tmp_5_1_2_2, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_2_2_1"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1094  %a_7_addr_4 = getelementptr [10 x i8]* %a_7, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_7_addr_4"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="8" op_0_bw="4">
<![CDATA[
:1095  %a_7_load_4 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_4"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="2">
<![CDATA[
:1097  %b_2_load_5 = load i8* %b_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_5"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1110  %tmp_7_5_3 = mul i16 %tmp_3_1_2_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_3"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1118  %a_7_addr_5 = getelementptr [10 x i8]* %a_7, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_7_addr_5"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="4">
<![CDATA[
:1119  %a_7_load_5 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_5"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1220  %tmp_7_6 = mul i16 %tmp_4_0_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_6"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1222  %tmp_7_6_0_0_2 = mul i16 %tmp_4_0_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_0_0_2"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1233  %tmp_7_6_0_2_1 = mul i16 %tmp_6_0_2_1, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_0_2_1"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1248  %tmp_7_6_1 = mul i16 %tmp_4_0_2_1, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_1"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1250  %tmp_7_6_1_0_2 = mul i16 %tmp_4_1_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_1_0_2"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1252  %tmp_7_6_1_1_1 = mul i16 %tmp_5_0_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_1_1_1"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1255  %tmp_7_6_1_2_1 = mul i16 %tmp_6_0_2_2, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_1_2_1"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="4">
<![CDATA[
:1257  %a_8_load_3 = load i8* %a_8_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_3"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="16" op_0_bw="8">
<![CDATA[
:1258  %tmp_6_1_2_2 = sext i8 %a_8_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_1_2_2"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1270  %tmp_7_6_2 = mul i16 %tmp_4_0_2_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_2"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1274  %tmp_7_6_2_1_1 = mul i16 %tmp_5_1_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_2_1_1"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1277  %tmp_7_6_2_2_1 = mul i16 %tmp_6_1_2_2, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_2_2_1"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="8" op_0_bw="4">
<![CDATA[
:1279  %a_8_load_4 = load i8* %a_8_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_4"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="8">
<![CDATA[
:1280  %tmp_6_2_2_2 = sext i8 %a_8_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_2_2_2"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1292  %tmp_7_6_3 = mul i16 %tmp_4_1_2_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_3"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1299  %tmp_7_6_3_2_1 = mul i16 %tmp_6_2_2_2, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_3_2_1"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1300  %a_8_addr_5 = getelementptr [10 x i8]* %a_8, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_8_addr_5"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="4">
<![CDATA[
:1301  %a_8_load_5 = load i8* %a_8_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_5"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1322  %a_8_addr_6 = getelementptr [10 x i8]* %a_8, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_8_addr_6"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="8" op_0_bw="4">
<![CDATA[
:1323  %a_8_load_6 = load i8* %a_8_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_6"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1402  %tmp_7_7 = mul i16 %tmp_5_0_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_7"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1404  %tmp_7_7_0_0_2 = mul i16 %tmp_5_0_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_0_0_2"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="16" op_0_bw="8">
<![CDATA[
:1414  %tmp_7_0_2_1_5 = sext i8 %a_9_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_1_5"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1415  %tmp_7_7_0_2_1 = mul i16 %tmp_7_0_2_1_5, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_0_2_1"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="16" op_0_bw="8">
<![CDATA[
:1418  %tmp_7_0_2_2_6 = sext i8 %a_9_load_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_2_6"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1430  %tmp_7_7_1 = mul i16 %tmp_5_0_2_1, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_1"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1432  %tmp_7_7_1_0_2 = mul i16 %tmp_5_1_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_1_0_2"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1437  %tmp_7_7_1_2_1 = mul i16 %tmp_7_0_2_2_6, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_1_2_1"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="8" op_0_bw="4">
<![CDATA[
:1439  %a_9_load_3 = load i8* %a_9_addr_3, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_3"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="16" op_0_bw="8">
<![CDATA[
:1440  %tmp_7_1_2_2_7 = sext i8 %a_9_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_2_7"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1452  %tmp_7_7_2 = mul i16 %tmp_5_0_2_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_2"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1459  %tmp_7_7_2_2_1 = mul i16 %tmp_7_1_2_2_7, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_2_2_1"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="8" op_0_bw="4">
<![CDATA[
:1461  %a_9_load_4 = load i8* %a_9_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_4"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="16" op_0_bw="8">
<![CDATA[
:1462  %tmp_7_2_2_2_8 = sext i8 %a_9_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_2_8"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1481  %tmp_7_7_3_2_1 = mul i16 %tmp_7_2_2_2_8, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_3_2_1"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1482  %a_9_addr_5 = getelementptr [10 x i8]* %a_9, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_9_addr_5"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="8" op_0_bw="4">
<![CDATA[
:1483  %a_9_load_5 = load i8* %a_9_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_5"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1504  %a_9_addr_6 = getelementptr [10 x i8]* %a_9, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_9_addr_6"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="8" op_0_bw="4">
<![CDATA[
:1505  %a_9_load_6 = load i8* %a_9_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="379" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="2">
<![CDATA[
:34  %b_0_load_1 = load i8* %b_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_1"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="8">
<![CDATA[
:35  %tmp_3_0_0_0_1 = sext i8 %b_0_load_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_0_0_1"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:36  %tmp_7_0_0_0_1 = mul i16 %tmp_0_0_0_1, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_0_1"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="8">
<![CDATA[
:49  %tmp_3_0_0_1 = sext i8 %b_1_load to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_0_1"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  %tmp_7_0_0_1 = mul i16 %tmp_0_0_1, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_1"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="2">
<![CDATA[
:69  %b_2_load = load i8* %b_2_addr, align 1

]]></Node>
<StgValue><ssdm name="b_2_load"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="8">
<![CDATA[
:70  %tmp_3_0_0_2 = sext i8 %b_2_load to i16

]]></Node>
<StgValue><ssdm name="tmp_3_0_0_2"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:71  %tmp_7_0_0_2 = mul i16 %tmp_0_0_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_0_2"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:86  %tmp1 = add i16 %tmp_7, %tmp_7_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:87  %tmp2 = add i16 %tmp_7_0_0_0_2, %tmp_7_0_0_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:91  %tmp5 = add i16 %tmp6, %tmp_7_0_0_2

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:97  %tmp_7_0_1_0_1 = mul i16 %tmp_0_0_0_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_0_1"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:102  %tmp_7_0_1_1 = mul i16 %tmp_0_0_1_1, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_1"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:107  %tmp_7_0_1_1_2 = mul i16 %tmp_0_1_1_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_1_2"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:108  %tmp_7_0_1_2 = mul i16 %tmp_0_0_2_1, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_2"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:113  %tmp_7_0_1_2_2 = mul i16 %tmp_0_1_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_1_2_2"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:114  %tmp8 = add i16 %tmp_7_0_1, %tmp_7_0_1_0_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:115  %tmp9 = add i16 %tmp_7_0_1_0_2, %tmp_7_0_1_1

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:117  %tmp11 = add i16 %tmp_7_0_1_1_1, %tmp_7_0_1_1_2

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:118  %tmp13 = add i16 %tmp_7_0_1_2_1, %tmp_7_0_1_2_2

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:119  %tmp12 = add i16 %tmp13, %tmp_7_0_1_2

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:125  %tmp_7_0_2_0_1 = mul i16 %tmp_0_1_0_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_0_1"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="4">
<![CDATA[
:127  %a_0_load_4 = load i8* %a_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_4"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="8">
<![CDATA[
:128  %tmp_0_2_0_2 = sext i8 %a_0_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_2_0_2"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:129  %tmp_7_0_2_0_2 = mul i16 %tmp_0_2_0_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_0_2"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="4">
<![CDATA[
:133  %a_1_load_4 = load i8* %a_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_4"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="8">
<![CDATA[
:134  %tmp_0_2_1_2 = sext i8 %a_1_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_2_1_2"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:135  %tmp_7_0_2_1_2 = mul i16 %tmp_0_2_1_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_1_2"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="4">
<![CDATA[
:139  %a_2_load_4 = load i8* %a_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_4"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="8">
<![CDATA[
:140  %tmp_0_2_2_2 = sext i8 %a_2_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_2_2_2"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:141  %tmp_7_0_2_2_2 = mul i16 %tmp_0_2_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_2_2"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:142  %tmp15 = add i16 %tmp_7_0_2, %tmp_7_0_2_0_1

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:145  %tmp18 = add i16 %tmp_7_0_2_1_1, %tmp_7_0_2_1_2

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:146  %tmp20 = add i16 %tmp_7_0_2_2_1, %tmp_7_0_2_2_2

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:153  %tmp_7_0_3_0_1 = mul i16 %tmp_0_2_0_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_3_0_1"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="4">
<![CDATA[
:155  %a_0_load_5 = load i8* %a_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_5"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8">
<![CDATA[
:156  %tmp_0_3_0_2 = sext i8 %a_0_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_3_0_2"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:157  %tmp_7_0_3_0_2 = mul i16 %tmp_0_3_0_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_3_0_2"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:159  %tmp_7_0_3_1_1 = mul i16 %tmp_0_2_1_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_3_1_1"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="4">
<![CDATA[
:161  %a_1_load_5 = load i8* %a_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_5"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="8">
<![CDATA[
:162  %tmp_0_3_1_2 = sext i8 %a_1_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_3_1_2"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:165  %tmp_7_0_3_2_1 = mul i16 %tmp_0_2_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_3_2_1"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="4">
<![CDATA[
:167  %a_2_load_5 = load i8* %a_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_5"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="8">
<![CDATA[
:168  %tmp_0_3_2_2 = sext i8 %a_2_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_3_2_2"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:170  %tmp22 = add i16 %tmp_7_0_3, %tmp_7_0_3_0_1

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:180  %tmp_7_0_4 = mul i16 %tmp_0_2_0_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_4"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %a_0_addr_6 = getelementptr [10 x i8]* %a_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_0_addr_6"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="4">
<![CDATA[
:183  %a_0_load_6 = load i8* %a_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_6"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:187  %tmp_7_0_4_1_1 = mul i16 %tmp_0_3_1_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_4_1_1"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %a_1_addr_6 = getelementptr [10 x i8]* %a_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_1_addr_6"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="4">
<![CDATA[
:189  %a_1_load_6 = load i8* %a_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_6"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:193  %tmp_7_0_4_2_1 = mul i16 %tmp_0_3_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_4_2_1"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %a_2_addr_6 = getelementptr [10 x i8]* %a_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_2_addr_6"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="4">
<![CDATA[
:195  %a_2_load_6 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_6"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:208  %tmp_7_0_5 = mul i16 %tmp_0_3_0_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_5"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:210  %a_0_addr_7 = getelementptr [10 x i8]* %a_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_0_addr_7"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="4">
<![CDATA[
:211  %a_0_load_7 = load i8* %a_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_7"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:216  %a_1_addr_7 = getelementptr [10 x i8]* %a_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_1_addr_7"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="4">
<![CDATA[
:217  %a_1_load_7 = load i8* %a_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_7"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:222  %a_2_addr_7 = getelementptr [10 x i8]* %a_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_2_addr_7"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="4">
<![CDATA[
:223  %a_2_load_7 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_7"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:293  %tmp_7_1_0_0_1 = mul i16 %tmp_0_0_1_1, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_0_1"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:295  %tmp_7_1_0_1 = mul i16 %tmp_0_0_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_1"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:301  %tmp_7_1_0_2 = mul i16 %tmp_1_0_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_0_2"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:310  %tmp57 = add i16 %tmp_7_1, %tmp_7_1_0_0_1

]]></Node>
<StgValue><ssdm name="tmp57"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:311  %tmp58 = add i16 %tmp_7_1_0_0_2, %tmp_7_1_0_1

]]></Node>
<StgValue><ssdm name="tmp58"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:315  %tmp61 = add i16 %tmp62, %tmp_7_1_0_2

]]></Node>
<StgValue><ssdm name="tmp61"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:321  %tmp_7_1_1_0_1 = mul i16 %tmp_0_0_1_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_0_1"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:323  %tmp_7_1_1_1 = mul i16 %tmp_0_0_2_1, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_1"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:325  %tmp_7_1_1_1_2 = mul i16 %tmp_0_1_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_1_2"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:326  %tmp_7_1_1_2 = mul i16 %tmp_1_0_2_1, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_2"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:331  %tmp_7_1_1_2_2 = mul i16 %tmp_1_1_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_1_2_2"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:332  %tmp64 = add i16 %tmp_7_1_1, %tmp_7_1_1_0_1

]]></Node>
<StgValue><ssdm name="tmp64"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:333  %tmp65 = add i16 %tmp_7_1_1_0_2, %tmp_7_1_1_1

]]></Node>
<StgValue><ssdm name="tmp65"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:335  %tmp67 = add i16 %tmp_7_1_1_1_1, %tmp_7_1_1_1_2

]]></Node>
<StgValue><ssdm name="tmp67"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:336  %tmp69 = add i16 %tmp_7_1_1_2_1, %tmp_7_1_1_2_2

]]></Node>
<StgValue><ssdm name="tmp69"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:337  %tmp68 = add i16 %tmp69, %tmp_7_1_1_2

]]></Node>
<StgValue><ssdm name="tmp68"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:343  %tmp_7_1_2_0_1 = mul i16 %tmp_0_1_1_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_0_1"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:344  %tmp_7_1_2_0_2 = mul i16 %tmp_0_2_1_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_0_2"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:347  %tmp_7_1_2_1_2 = mul i16 %tmp_0_2_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_1_2"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="4">
<![CDATA[
:351  %a_3_load_4 = load i8* %a_3_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_4"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="8">
<![CDATA[
:352  %tmp_1_2_2_2 = sext i8 %a_3_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_1_2_2_2"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:353  %tmp_7_1_2_2_2 = mul i16 %tmp_1_2_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_2_2"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:354  %tmp71 = add i16 %tmp_7_1_2, %tmp_7_1_2_0_1

]]></Node>
<StgValue><ssdm name="tmp71"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:357  %tmp74 = add i16 %tmp_7_1_2_1_1, %tmp_7_1_2_1_2

]]></Node>
<StgValue><ssdm name="tmp74"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:358  %tmp76 = add i16 %tmp_7_1_2_2_1, %tmp_7_1_2_2_2

]]></Node>
<StgValue><ssdm name="tmp76"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:365  %tmp_7_1_3_0_1 = mul i16 %tmp_0_2_1_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_3_0_1"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:366  %tmp_7_1_3_0_2 = mul i16 %tmp_0_3_1_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_3_0_2"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:368  %tmp_7_1_3_1_1 = mul i16 %tmp_0_2_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_3_1_1"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:371  %tmp_7_1_3_2_1 = mul i16 %tmp_1_2_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_3_2_1"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="4">
<![CDATA[
:373  %a_3_load_5 = load i8* %a_3_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_5"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="8">
<![CDATA[
:374  %tmp_1_3_2_2 = sext i8 %a_3_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_1_3_2_2"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:376  %tmp78 = add i16 %tmp_7_1_3, %tmp_7_1_3_0_1

]]></Node>
<StgValue><ssdm name="tmp78"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:386  %tmp_7_1_4 = mul i16 %tmp_0_2_1_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_4"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:390  %tmp_7_1_4_1_1 = mul i16 %tmp_0_3_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_4_1_1"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:393  %tmp_7_1_4_2_1 = mul i16 %tmp_1_3_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_4_2_1"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:394  %a_3_addr_6 = getelementptr [10 x i8]* %a_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_3_addr_6"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="4">
<![CDATA[
:395  %a_3_load_6 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_6"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:408  %tmp_7_1_5 = mul i16 %tmp_0_3_1_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_5"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:416  %a_3_addr_7 = getelementptr [10 x i8]* %a_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_3_addr_7"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="4">
<![CDATA[
:417  %a_3_load_7 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_7"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:475  %tmp_7_2_0_0_1 = mul i16 %tmp_0_0_2_1, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_0_1"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:477  %tmp_7_2_0_1 = mul i16 %tmp_1_0_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_1"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:483  %tmp_7_2_0_2 = mul i16 %tmp_2_0_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_0_2"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:492  %tmp113 = add i16 %tmp_7_2, %tmp_7_2_0_0_1

]]></Node>
<StgValue><ssdm name="tmp113"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:493  %tmp114 = add i16 %tmp_7_2_0_0_2, %tmp_7_2_0_1

]]></Node>
<StgValue><ssdm name="tmp114"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:497  %tmp117 = add i16 %tmp118, %tmp_7_2_0_2

]]></Node>
<StgValue><ssdm name="tmp117"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:503  %tmp_7_2_1_0_1 = mul i16 %tmp_0_0_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_0_1"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:505  %tmp_7_2_1_1 = mul i16 %tmp_1_0_2_1, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_1"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:507  %tmp_7_2_1_1_2 = mul i16 %tmp_1_1_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_1_2"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:508  %tmp_7_2_1_2 = mul i16 %tmp_2_0_2_1, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_2"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:513  %tmp_7_2_1_2_2 = mul i16 %tmp_2_1_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_1_2_2"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:514  %tmp120 = add i16 %tmp_7_2_1, %tmp_7_2_1_0_1

]]></Node>
<StgValue><ssdm name="tmp120"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:515  %tmp121 = add i16 %tmp_7_2_1_0_2, %tmp_7_2_1_1

]]></Node>
<StgValue><ssdm name="tmp121"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:517  %tmp123 = add i16 %tmp_7_2_1_1_1, %tmp_7_2_1_1_2

]]></Node>
<StgValue><ssdm name="tmp123"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:518  %tmp125 = add i16 %tmp_7_2_1_2_1, %tmp_7_2_1_2_2

]]></Node>
<StgValue><ssdm name="tmp125"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:519  %tmp124 = add i16 %tmp125, %tmp_7_2_1_2

]]></Node>
<StgValue><ssdm name="tmp124"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:525  %tmp_7_2_2_0_1 = mul i16 %tmp_0_1_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_0_1"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:526  %tmp_7_2_2_0_2 = mul i16 %tmp_0_2_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_0_2"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:529  %tmp_7_2_2_1_2 = mul i16 %tmp_1_2_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_1_2"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="4">
<![CDATA[
:533  %a_4_load_4 = load i8* %a_4_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_4"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="8">
<![CDATA[
:534  %tmp_2_2_2_2 = sext i8 %a_4_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_2_2_2_2"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:535  %tmp_7_2_2_2_2 = mul i16 %tmp_2_2_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_2_2"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:536  %tmp127 = add i16 %tmp_7_2_2, %tmp_7_2_2_0_1

]]></Node>
<StgValue><ssdm name="tmp127"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:539  %tmp130 = add i16 %tmp_7_2_2_1_1, %tmp_7_2_2_1_2

]]></Node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:540  %tmp132 = add i16 %tmp_7_2_2_2_1, %tmp_7_2_2_2_2

]]></Node>
<StgValue><ssdm name="tmp132"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:547  %tmp_7_2_3_0_1 = mul i16 %tmp_0_2_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_3_0_1"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:548  %tmp_7_2_3_0_2 = mul i16 %tmp_0_3_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_3_0_2"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:550  %tmp_7_2_3_1_1 = mul i16 %tmp_1_2_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_3_1_1"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:553  %tmp_7_2_3_2_1 = mul i16 %tmp_2_2_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_3_2_1"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="4">
<![CDATA[
:555  %a_4_load_5 = load i8* %a_4_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_5"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="8">
<![CDATA[
:556  %tmp_2_3_2_2 = sext i8 %a_4_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_2_3_2_2"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:558  %tmp134 = add i16 %tmp_7_2_3, %tmp_7_2_3_0_1

]]></Node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:568  %tmp_7_2_4 = mul i16 %tmp_0_2_2_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_4"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:572  %tmp_7_2_4_1_1 = mul i16 %tmp_1_3_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_4_1_1"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:575  %tmp_7_2_4_2_1 = mul i16 %tmp_2_3_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_4_2_1"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:576  %a_4_addr_6 = getelementptr [10 x i8]* %a_4, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_4_addr_6"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="4">
<![CDATA[
:577  %a_4_load_6 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_6"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:590  %tmp_7_2_5 = mul i16 %tmp_0_3_2_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_5"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:598  %a_4_addr_7 = getelementptr [10 x i8]* %a_4, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_4_addr_7"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="4">
<![CDATA[
:599  %a_4_load_7 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_7"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:657  %tmp_7_3_0_0_1 = mul i16 %tmp_1_0_2_1, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_0_1"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:659  %tmp_7_3_0_1 = mul i16 %tmp_2_0_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_1"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:665  %tmp_7_3_0_2 = mul i16 %tmp_3_0_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_0_2"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:674  %tmp169 = add i16 %tmp_7_3, %tmp_7_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp169"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:675  %tmp170 = add i16 %tmp_7_3_0_0_2, %tmp_7_3_0_1

]]></Node>
<StgValue><ssdm name="tmp170"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:679  %tmp173 = add i16 %tmp174, %tmp_7_3_0_2

]]></Node>
<StgValue><ssdm name="tmp173"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:685  %tmp_7_3_1_0_1 = mul i16 %tmp_1_0_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_0_1"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:687  %tmp_7_3_1_1 = mul i16 %tmp_2_0_2_1, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_1"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:689  %tmp_7_3_1_1_2 = mul i16 %tmp_2_1_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_1_2"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:690  %tmp_7_3_1_2 = mul i16 %tmp_3_0_2_1, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_2"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:695  %tmp_7_3_1_2_2 = mul i16 %tmp_3_1_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_1_2_2"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:696  %tmp176 = add i16 %tmp_7_3_1, %tmp_7_3_1_0_1

]]></Node>
<StgValue><ssdm name="tmp176"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:697  %tmp177 = add i16 %tmp_7_3_1_0_2, %tmp_7_3_1_1

]]></Node>
<StgValue><ssdm name="tmp177"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:699  %tmp179 = add i16 %tmp_7_3_1_1_1, %tmp_7_3_1_1_2

]]></Node>
<StgValue><ssdm name="tmp179"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:700  %tmp181 = add i16 %tmp_7_3_1_2_1, %tmp_7_3_1_2_2

]]></Node>
<StgValue><ssdm name="tmp181"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:701  %tmp180 = add i16 %tmp181, %tmp_7_3_1_2

]]></Node>
<StgValue><ssdm name="tmp180"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:707  %tmp_7_3_2_0_1 = mul i16 %tmp_1_1_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_0_1"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:708  %tmp_7_3_2_0_2 = mul i16 %tmp_1_2_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_0_2"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:711  %tmp_7_3_2_1_2 = mul i16 %tmp_2_2_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_1_2"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="8" op_0_bw="4">
<![CDATA[
:715  %a_5_load_4 = load i8* %a_5_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_4"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="8">
<![CDATA[
:716  %tmp_3_2_2_2 = sext i8 %a_5_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_2_2_2"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:717  %tmp_7_3_2_2_2 = mul i16 %tmp_3_2_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_2_2"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:718  %tmp183 = add i16 %tmp_7_3_2, %tmp_7_3_2_0_1

]]></Node>
<StgValue><ssdm name="tmp183"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:721  %tmp186 = add i16 %tmp_7_3_2_1_1, %tmp_7_3_2_1_2

]]></Node>
<StgValue><ssdm name="tmp186"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:722  %tmp188 = add i16 %tmp_7_3_2_2_1, %tmp_7_3_2_2_2

]]></Node>
<StgValue><ssdm name="tmp188"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:729  %tmp_7_3_3_0_1 = mul i16 %tmp_1_2_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_3_0_1"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:730  %tmp_7_3_3_0_2 = mul i16 %tmp_1_3_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_3_0_2"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:732  %tmp_7_3_3_1_1 = mul i16 %tmp_2_2_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_3_1_1"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:735  %tmp_7_3_3_2_1 = mul i16 %tmp_3_2_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_3_2_1"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="4">
<![CDATA[
:737  %a_5_load_5 = load i8* %a_5_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_5"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="8">
<![CDATA[
:738  %tmp_3_3_2_2 = sext i8 %a_5_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_3_2_2"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:740  %tmp190 = add i16 %tmp_7_3_3, %tmp_7_3_3_0_1

]]></Node>
<StgValue><ssdm name="tmp190"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:750  %tmp_7_3_4 = mul i16 %tmp_1_2_2_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_4"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:754  %tmp_7_3_4_1_1 = mul i16 %tmp_2_3_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_4_1_1"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:757  %tmp_7_3_4_2_1 = mul i16 %tmp_3_3_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_4_2_1"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:758  %a_5_addr_6 = getelementptr [10 x i8]* %a_5, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_5_addr_6"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="4">
<![CDATA[
:759  %a_5_load_6 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_6"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:772  %tmp_7_3_5 = mul i16 %tmp_1_3_2_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_5"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:780  %a_5_addr_7 = getelementptr [10 x i8]* %a_5, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_5_addr_7"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="4">
<![CDATA[
:781  %a_5_load_7 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_7"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:839  %tmp_7_4_0_0_1 = mul i16 %tmp_2_0_2_1, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_0_1"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:841  %tmp_7_4_0_1 = mul i16 %tmp_3_0_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_1"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:847  %tmp_7_4_0_2 = mul i16 %tmp_4_0_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_0_2"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:856  %tmp225 = add i16 %tmp_7_4, %tmp_7_4_0_0_1

]]></Node>
<StgValue><ssdm name="tmp225"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:857  %tmp226 = add i16 %tmp_7_4_0_0_2, %tmp_7_4_0_1

]]></Node>
<StgValue><ssdm name="tmp226"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:861  %tmp229 = add i16 %tmp230, %tmp_7_4_0_2

]]></Node>
<StgValue><ssdm name="tmp229"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:867  %tmp_7_4_1_0_1 = mul i16 %tmp_2_0_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_0_1"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:869  %tmp_7_4_1_1 = mul i16 %tmp_3_0_2_1, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_1"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:871  %tmp_7_4_1_1_2 = mul i16 %tmp_3_1_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_1_2"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:872  %tmp_7_4_1_2 = mul i16 %tmp_4_0_2_1, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_2"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:877  %tmp_7_4_1_2_2 = mul i16 %tmp_4_1_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_1_2_2"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:878  %tmp232 = add i16 %tmp_7_4_1, %tmp_7_4_1_0_1

]]></Node>
<StgValue><ssdm name="tmp232"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:879  %tmp233 = add i16 %tmp_7_4_1_0_2, %tmp_7_4_1_1

]]></Node>
<StgValue><ssdm name="tmp233"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:881  %tmp235 = add i16 %tmp_7_4_1_1_1, %tmp_7_4_1_1_2

]]></Node>
<StgValue><ssdm name="tmp235"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:882  %tmp237 = add i16 %tmp_7_4_1_2_1, %tmp_7_4_1_2_2

]]></Node>
<StgValue><ssdm name="tmp237"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:883  %tmp236 = add i16 %tmp237, %tmp_7_4_1_2

]]></Node>
<StgValue><ssdm name="tmp236"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:889  %tmp_7_4_2_0_1 = mul i16 %tmp_2_1_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_0_1"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:890  %tmp_7_4_2_0_2 = mul i16 %tmp_2_2_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_0_2"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:893  %tmp_7_4_2_1_2 = mul i16 %tmp_3_2_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_1_2"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="4">
<![CDATA[
:897  %a_6_load_4 = load i8* %a_6_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_4"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="8">
<![CDATA[
:898  %tmp_4_2_2_2 = sext i8 %a_6_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_4_2_2_2"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:899  %tmp_7_4_2_2_2 = mul i16 %tmp_4_2_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_2_2"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:900  %tmp239 = add i16 %tmp_7_4_2, %tmp_7_4_2_0_1

]]></Node>
<StgValue><ssdm name="tmp239"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:903  %tmp242 = add i16 %tmp_7_4_2_1_1, %tmp_7_4_2_1_2

]]></Node>
<StgValue><ssdm name="tmp242"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:904  %tmp244 = add i16 %tmp_7_4_2_2_1, %tmp_7_4_2_2_2

]]></Node>
<StgValue><ssdm name="tmp244"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:911  %tmp_7_4_3_0_1 = mul i16 %tmp_2_2_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_3_0_1"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:912  %tmp_7_4_3_0_2 = mul i16 %tmp_2_3_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_3_0_2"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:914  %tmp_7_4_3_1_1 = mul i16 %tmp_3_2_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_3_1_1"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:917  %tmp_7_4_3_2_1 = mul i16 %tmp_4_2_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_3_2_1"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="4">
<![CDATA[
:919  %a_6_load_5 = load i8* %a_6_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_5"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="8">
<![CDATA[
:920  %tmp_4_3_2_2 = sext i8 %a_6_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_4_3_2_2"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:922  %tmp246 = add i16 %tmp_7_4_3, %tmp_7_4_3_0_1

]]></Node>
<StgValue><ssdm name="tmp246"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:932  %tmp_7_4_4 = mul i16 %tmp_2_2_2_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_4"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:936  %tmp_7_4_4_1_1 = mul i16 %tmp_3_3_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_4_1_1"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:939  %tmp_7_4_4_2_1 = mul i16 %tmp_4_3_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_4_2_1"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:940  %a_6_addr_6 = getelementptr [10 x i8]* %a_6, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_6_addr_6"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="4">
<![CDATA[
:941  %a_6_load_6 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_6"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:954  %tmp_7_4_5 = mul i16 %tmp_2_3_2_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_5"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:962  %a_6_addr_7 = getelementptr [10 x i8]* %a_6, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_6_addr_7"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="4">
<![CDATA[
:963  %a_6_load_7 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_7"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1021  %tmp_7_5_0_0_1 = mul i16 %tmp_3_0_2_1, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_0_0_1"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1023  %tmp_7_5_0_1 = mul i16 %tmp_4_0_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_0_1"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1029  %tmp_7_5_0_2 = mul i16 %tmp_5_0_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_0_2"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1038  %tmp281 = add i16 %tmp_7_5, %tmp_7_5_0_0_1

]]></Node>
<StgValue><ssdm name="tmp281"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1039  %tmp282 = add i16 %tmp_7_5_0_0_2, %tmp_7_5_0_1

]]></Node>
<StgValue><ssdm name="tmp282"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1043  %tmp285 = add i16 %tmp286, %tmp_7_5_0_2

]]></Node>
<StgValue><ssdm name="tmp285"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="2">
<![CDATA[
:1051  %b_0_load_4 = load i8* %b_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="b_0_load_4"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="8">
<![CDATA[
:1052  %tmp_3_5_1_0_1 = sext i8 %b_0_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_5_1_0_1"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1053  %tmp_7_5_1_0_1 = mul i16 %tmp_3_0_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_1_0_1"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="2">
<![CDATA[
:1057  %b_1_load_3 = load i8* %b_1_addr, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_3"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="8">
<![CDATA[
:1058  %tmp_3_5_1_1 = sext i8 %b_1_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_5_1_1"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1059  %tmp_7_5_1_1 = mul i16 %tmp_4_0_2_1, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_1_1"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="2">
<![CDATA[
:1063  %b_1_load_5 = load i8* %b_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="b_1_load_5"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="8">
<![CDATA[
:1064  %tmp_3_5_1_1_2 = sext i8 %b_1_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_5_1_1_2"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1065  %tmp_7_5_1_1_2 = mul i16 %tmp_4_1_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_1_1_2"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1066  %tmp_7_5_1_2 = mul i16 %tmp_5_0_2_1, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_1_2"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1071  %tmp_7_5_1_2_2 = mul i16 %tmp_5_1_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_1_2_2"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1072  %tmp288 = add i16 %tmp_7_5_1, %tmp_7_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp288"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1073  %tmp289 = add i16 %tmp_7_5_1_0_2, %tmp_7_5_1_1

]]></Node>
<StgValue><ssdm name="tmp289"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1075  %tmp291 = add i16 %tmp_7_5_1_1_1, %tmp_7_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp291"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1076  %tmp293 = add i16 %tmp_7_5_1_2_1, %tmp_7_5_1_2_2

]]></Node>
<StgValue><ssdm name="tmp293"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1077  %tmp292 = add i16 %tmp293, %tmp_7_5_1_2

]]></Node>
<StgValue><ssdm name="tmp292"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1083  %tmp_7_5_2_0_1 = mul i16 %tmp_3_1_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_2_0_1"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1084  %tmp_7_5_2_0_2 = mul i16 %tmp_3_2_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_2_0_2"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1087  %tmp_7_5_2_1_2 = mul i16 %tmp_4_2_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_2_1_2"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="8" op_0_bw="2">
<![CDATA[
:1088  %b_2_load_3 = load i8* %b_2_addr, align 1

]]></Node>
<StgValue><ssdm name="b_2_load_3"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="8">
<![CDATA[
:1089  %tmp_3_5_2_2_2 = sext i8 %b_2_load_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_5_2_2_2"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="8" op_0_bw="4">
<![CDATA[
:1095  %a_7_load_4 = load i8* %a_7_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_4"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="8">
<![CDATA[
:1096  %tmp_5_2_2_2 = sext i8 %a_7_load_4 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_2_2_2"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="8">
<![CDATA[
:1098  %tmp_3_5_2_2_2_3 = sext i8 %b_2_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_5_2_2_2_3"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1099  %tmp_7_5_2_2_2 = mul i16 %tmp_5_2_2_2, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_5_2_2_2"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1100  %tmp295 = add i16 %tmp_7_5_2, %tmp_7_5_2_0_1

]]></Node>
<StgValue><ssdm name="tmp295"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1103  %tmp298 = add i16 %tmp_7_5_2_1_1, %tmp_7_5_2_1_2

]]></Node>
<StgValue><ssdm name="tmp298"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1104  %tmp300 = add i16 %tmp_7_5_2_2_1, %tmp_7_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp300"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1111  %tmp_7_5_3_0_1 = mul i16 %tmp_3_2_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_3_0_1"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1112  %tmp_7_5_3_0_2 = mul i16 %tmp_3_3_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_3_0_2"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1114  %tmp_7_5_3_1_1 = mul i16 %tmp_4_2_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_3_1_1"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1117  %tmp_7_5_3_2_1 = mul i16 %tmp_5_2_2_2, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_3_2_1"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="4">
<![CDATA[
:1119  %a_7_load_5 = load i8* %a_7_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_5"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="8">
<![CDATA[
:1120  %tmp_5_3_2_2 = sext i8 %a_7_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_3_2_2"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1122  %tmp302 = add i16 %tmp_7_5_3, %tmp_7_5_3_0_1

]]></Node>
<StgValue><ssdm name="tmp302"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1132  %tmp_7_5_4 = mul i16 %tmp_3_2_2_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_4"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1136  %tmp_7_5_4_1_1 = mul i16 %tmp_4_3_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_4_1_1"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1139  %tmp_7_5_4_2_1 = mul i16 %tmp_5_3_2_2, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_4_2_1"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1140  %a_7_addr_6 = getelementptr [10 x i8]* %a_7, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_7_addr_6"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="4">
<![CDATA[
:1141  %a_7_load_6 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_6"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1154  %tmp_7_5_5 = mul i16 %tmp_3_3_2_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_5"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1162  %a_7_addr_7 = getelementptr [10 x i8]* %a_7, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_7_addr_7"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="8" op_0_bw="4">
<![CDATA[
:1163  %a_7_load_7 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_7"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1221  %tmp_7_6_0_0_1 = mul i16 %tmp_4_0_2_1, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_0_0_1"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1223  %tmp_7_6_0_1 = mul i16 %tmp_5_0_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_0_1"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1225  %tmp_7_6_0_1_2 = mul i16 %tmp_5_0_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_0_1_2"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1237  %tmp_7_6_0_2_2 = mul i16 %tmp_6_0_2_2, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_6_0_2_2"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1238  %tmp337 = add i16 %tmp_7_6, %tmp_7_6_0_0_1

]]></Node>
<StgValue><ssdm name="tmp337"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1239  %tmp338 = add i16 %tmp_7_6_0_0_2, %tmp_7_6_0_1

]]></Node>
<StgValue><ssdm name="tmp338"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1241  %tmp340 = add i16 %tmp_7_6_0_1_1, %tmp_7_6_0_1_2

]]></Node>
<StgValue><ssdm name="tmp340"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1242  %tmp342 = add i16 %tmp_7_6_0_2_1, %tmp_7_6_0_2_2

]]></Node>
<StgValue><ssdm name="tmp342"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1249  %tmp_7_6_1_0_1 = mul i16 %tmp_4_0_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_1_0_1"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1251  %tmp_7_6_1_1 = mul i16 %tmp_5_0_2_1, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_1_1"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1253  %tmp_7_6_1_1_2 = mul i16 %tmp_5_1_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_1_1_2"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1254  %tmp_7_6_1_2 = mul i16 %tmp_6_0_2_1, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_1_2"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1259  %tmp_7_6_1_2_2 = mul i16 %tmp_6_1_2_2, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_6_1_2_2"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1260  %tmp344 = add i16 %tmp_7_6_1, %tmp_7_6_1_0_1

]]></Node>
<StgValue><ssdm name="tmp344"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1261  %tmp345 = add i16 %tmp_7_6_1_0_2, %tmp_7_6_1_1

]]></Node>
<StgValue><ssdm name="tmp345"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1263  %tmp347 = add i16 %tmp_7_6_1_1_1, %tmp_7_6_1_1_2

]]></Node>
<StgValue><ssdm name="tmp347"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1264  %tmp349 = add i16 %tmp_7_6_1_2_1, %tmp_7_6_1_2_2

]]></Node>
<StgValue><ssdm name="tmp349"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1265  %tmp348 = add i16 %tmp349, %tmp_7_6_1_2

]]></Node>
<StgValue><ssdm name="tmp348"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1271  %tmp_7_6_2_0_1 = mul i16 %tmp_4_1_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_2_0_1"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1272  %tmp_7_6_2_0_2 = mul i16 %tmp_4_2_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_2_0_2"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1275  %tmp_7_6_2_1_2 = mul i16 %tmp_5_2_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_2_1_2"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1276  %tmp_7_6_2_2 = mul i16 %tmp_6_0_2_2, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_2_2"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1281  %tmp_7_6_2_2_2 = mul i16 %tmp_6_2_2_2, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_6_2_2_2"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1282  %tmp351 = add i16 %tmp_7_6_2, %tmp_7_6_2_0_1

]]></Node>
<StgValue><ssdm name="tmp351"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1285  %tmp354 = add i16 %tmp_7_6_2_1_1, %tmp_7_6_2_1_2

]]></Node>
<StgValue><ssdm name="tmp354"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1286  %tmp356 = add i16 %tmp_7_6_2_2_1, %tmp_7_6_2_2_2

]]></Node>
<StgValue><ssdm name="tmp356"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1287  %tmp355 = add i16 %tmp356, %tmp_7_6_2_2

]]></Node>
<StgValue><ssdm name="tmp355"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1294  %tmp_7_6_3_0_2 = mul i16 %tmp_4_3_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_3_0_2"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1296  %tmp_7_6_3_1_1 = mul i16 %tmp_5_2_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_3_1_1"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="4">
<![CDATA[
:1301  %a_8_load_5 = load i8* %a_8_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_5"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="16" op_0_bw="8">
<![CDATA[
:1302  %tmp_6_3_2_2 = sext i8 %a_8_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_3_2_2"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1314  %tmp_7_6_4 = mul i16 %tmp_4_2_2_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_4"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1318  %tmp_7_6_4_1_1 = mul i16 %tmp_5_3_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_4_1_1"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1321  %tmp_7_6_4_2_1 = mul i16 %tmp_6_3_2_2, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_4_2_1"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="8" op_0_bw="4">
<![CDATA[
:1323  %a_8_load_6 = load i8* %a_8_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_6"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="8">
<![CDATA[
:1324  %tmp_6_4_2_2 = sext i8 %a_8_load_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_4_2_2"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1336  %tmp_7_6_5 = mul i16 %tmp_4_3_2_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_5"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1343  %tmp_7_6_5_2_1 = mul i16 %tmp_6_4_2_2, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_5_2_1"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1344  %a_8_addr_7 = getelementptr [10 x i8]* %a_8, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_8_addr_7"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="4">
<![CDATA[
:1345  %a_8_load_7 = load i8* %a_8_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_7"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1366  %a_8_addr_8 = getelementptr [10 x i8]* %a_8, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_8_addr_8"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="8" op_0_bw="4">
<![CDATA[
:1367  %a_8_load_8 = load i8* %a_8_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_8"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1454  %tmp_7_7_2_0_2 = mul i16 %tmp_5_2_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_2_0_2"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1456  %tmp_7_7_2_1_1 = mul i16 %tmp_6_1_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_2_1_1"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1474  %tmp_7_7_3 = mul i16 %tmp_5_1_2_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_3"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1476  %tmp_7_7_3_0_2 = mul i16 %tmp_5_3_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_3_0_2"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1478  %tmp_7_7_3_1_1 = mul i16 %tmp_6_2_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_3_1_1"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="8" op_0_bw="4">
<![CDATA[
:1483  %a_9_load_5 = load i8* %a_9_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_5"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="16" op_0_bw="8">
<![CDATA[
:1484  %tmp_7_3_2_2_9 = sext i8 %a_9_load_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_2_9"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1496  %tmp_7_7_4 = mul i16 %tmp_5_2_2_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_4"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1500  %tmp_7_7_4_1_1 = mul i16 %tmp_6_3_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_4_1_1"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1503  %tmp_7_7_4_2_1 = mul i16 %tmp_7_3_2_2_9, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_4_2_1"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="8" op_0_bw="4">
<![CDATA[
:1505  %a_9_load_6 = load i8* %a_9_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_6"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="16" op_0_bw="8">
<![CDATA[
:1506  %tmp_7_4_2_2_10 = sext i8 %a_9_load_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_2_10"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1518  %tmp_7_7_5 = mul i16 %tmp_5_3_2_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_5"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1522  %tmp_7_7_5_1_1 = mul i16 %tmp_6_4_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_5_1_1"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1525  %tmp_7_7_5_2_1 = mul i16 %tmp_7_4_2_2_10, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_5_2_1"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1526  %a_9_addr_7 = getelementptr [10 x i8]* %a_9, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_9_addr_7"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="8" op_0_bw="4">
<![CDATA[
:1527  %a_9_load_7 = load i8* %a_9_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_7"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1548  %a_9_addr_8 = getelementptr [10 x i8]* %a_9, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_9_addr_8"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="8" op_0_bw="4">
<![CDATA[
:1549  %a_9_load_8 = load i8* %a_9_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="710" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:88  %tmp = add i16 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="711" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:92  %tmp3 = add i16 %tmp5, %tmp4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="712" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:93  %sum_2_0_0_2_2 = add i16 %tmp3, %tmp

]]></Node>
<StgValue><ssdm name="sum_2_0_0_2_2"/></StgValue>
</operation>

<operation id="713" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %res_0_addr = getelementptr [8 x i16]* %res_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_0_addr"/></StgValue>
</operation>

<operation id="714" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:95  store i16 %sum_2_0_0_2_2, i16* %res_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:116  %tmp7 = add i16 %tmp9, %tmp8

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="716" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:120  %tmp10 = add i16 %tmp12, %tmp11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="717" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:121  %sum_2_0_1_2_2 = add i16 %tmp10, %tmp7

]]></Node>
<StgValue><ssdm name="sum_2_0_1_2_2"/></StgValue>
</operation>

<operation id="718" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %res_0_addr_1 = getelementptr [8 x i16]* %res_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_0_addr_1"/></StgValue>
</operation>

<operation id="719" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:123  store i16 %sum_2_0_1_2_2, i16* %res_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:130  %tmp_7_0_2_1 = mul i16 %tmp_0_0_1_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_1"/></StgValue>
</operation>

<operation id="721" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:136  %tmp_7_0_2_2 = mul i16 %tmp_0_0_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_2"/></StgValue>
</operation>

<operation id="722" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:143  %tmp16 = add i16 %tmp_7_0_2_0_2, %tmp_7_0_2_1

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="723" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:147  %tmp19 = add i16 %tmp20, %tmp_7_0_2_2

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="724" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:148  %tmp17 = add i16 %tmp19, %tmp18

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="725" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:158  %tmp_7_0_3_1 = mul i16 %tmp_0_1_1_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_3_1"/></StgValue>
</operation>

<operation id="726" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:163  %tmp_7_0_3_1_2 = mul i16 %tmp_0_3_1_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_3_1_2"/></StgValue>
</operation>

<operation id="727" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:164  %tmp_7_0_3_2 = mul i16 %tmp_0_1_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_3_2"/></StgValue>
</operation>

<operation id="728" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:169  %tmp_7_0_3_2_2 = mul i16 %tmp_0_3_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_3_2_2"/></StgValue>
</operation>

<operation id="729" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:171  %tmp23 = add i16 %tmp_7_0_3_0_2, %tmp_7_0_3_1

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="730" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:173  %tmp25 = add i16 %tmp_7_0_3_1_1, %tmp_7_0_3_1_2

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="731" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:174  %tmp27 = add i16 %tmp_7_0_3_2_1, %tmp_7_0_3_2_2

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="732" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:175  %tmp26 = add i16 %tmp27, %tmp_7_0_3_2

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="733" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:176  %tmp24 = add i16 %tmp26, %tmp25

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="734" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:181  %tmp_7_0_4_0_1 = mul i16 %tmp_0_3_0_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_4_0_1"/></StgValue>
</operation>

<operation id="735" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="4">
<![CDATA[
:183  %a_0_load_6 = load i8* %a_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_6"/></StgValue>
</operation>

<operation id="736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="8">
<![CDATA[
:184  %tmp_0_4_0_2 = sext i8 %a_0_load_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_4_0_2"/></StgValue>
</operation>

<operation id="737" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:185  %tmp_7_0_4_0_2 = mul i16 %tmp_0_4_0_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_4_0_2"/></StgValue>
</operation>

<operation id="738" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="4">
<![CDATA[
:189  %a_1_load_6 = load i8* %a_1_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_6"/></StgValue>
</operation>

<operation id="739" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="8">
<![CDATA[
:190  %tmp_0_4_1_2 = sext i8 %a_1_load_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_4_1_2"/></StgValue>
</operation>

<operation id="740" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:191  %tmp_7_0_4_1_2 = mul i16 %tmp_0_4_1_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_4_1_2"/></StgValue>
</operation>

<operation id="741" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="4">
<![CDATA[
:195  %a_2_load_6 = load i8* %a_2_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_6"/></StgValue>
</operation>

<operation id="742" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="8">
<![CDATA[
:196  %tmp_0_4_2_2 = sext i8 %a_2_load_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_4_2_2"/></StgValue>
</operation>

<operation id="743" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:197  %tmp_7_0_4_2_2 = mul i16 %tmp_0_4_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_4_2_2"/></StgValue>
</operation>

<operation id="744" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:198  %tmp29 = add i16 %tmp_7_0_4, %tmp_7_0_4_0_1

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="745" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:201  %tmp32 = add i16 %tmp_7_0_4_1_1, %tmp_7_0_4_1_2

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="746" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:202  %tmp34 = add i16 %tmp_7_0_4_2_1, %tmp_7_0_4_2_2

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="747" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:209  %tmp_7_0_5_0_1 = mul i16 %tmp_0_4_0_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_5_0_1"/></StgValue>
</operation>

<operation id="748" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="4">
<![CDATA[
:211  %a_0_load_7 = load i8* %a_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_7"/></StgValue>
</operation>

<operation id="749" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="8">
<![CDATA[
:212  %tmp_0_5_0_2 = sext i8 %a_0_load_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_5_0_2"/></StgValue>
</operation>

<operation id="750" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:213  %tmp_7_0_5_0_2 = mul i16 %tmp_0_5_0_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_5_0_2"/></StgValue>
</operation>

<operation id="751" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:215  %tmp_7_0_5_1_1 = mul i16 %tmp_0_4_1_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_5_1_1"/></StgValue>
</operation>

<operation id="752" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="4">
<![CDATA[
:217  %a_1_load_7 = load i8* %a_1_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_7"/></StgValue>
</operation>

<operation id="753" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="8">
<![CDATA[
:218  %tmp_0_5_1_2 = sext i8 %a_1_load_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_5_1_2"/></StgValue>
</operation>

<operation id="754" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:221  %tmp_7_0_5_2_1 = mul i16 %tmp_0_4_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_5_2_1"/></StgValue>
</operation>

<operation id="755" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="4">
<![CDATA[
:223  %a_2_load_7 = load i8* %a_2_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_7"/></StgValue>
</operation>

<operation id="756" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="8">
<![CDATA[
:224  %tmp_0_5_2_2 = sext i8 %a_2_load_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_5_2_2"/></StgValue>
</operation>

<operation id="757" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:226  %tmp36 = add i16 %tmp_7_0_5, %tmp_7_0_5_0_1

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="758" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:236  %tmp_7_0_6 = mul i16 %tmp_0_4_0_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_6"/></StgValue>
</operation>

<operation id="759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:238  %a_0_addr_8 = getelementptr [10 x i8]* %a_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_0_addr_8"/></StgValue>
</operation>

<operation id="760" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="4">
<![CDATA[
:239  %a_0_load_8 = load i8* %a_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_8"/></StgValue>
</operation>

<operation id="761" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:243  %tmp_7_0_6_1_1 = mul i16 %tmp_0_5_1_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_6_1_1"/></StgValue>
</operation>

<operation id="762" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:244  %a_1_addr_8 = getelementptr [10 x i8]* %a_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_1_addr_8"/></StgValue>
</operation>

<operation id="763" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="4">
<![CDATA[
:245  %a_1_load_8 = load i8* %a_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_8"/></StgValue>
</operation>

<operation id="764" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:249  %tmp_7_0_6_2_1 = mul i16 %tmp_0_5_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_6_2_1"/></StgValue>
</operation>

<operation id="765" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:250  %a_2_addr_8 = getelementptr [10 x i8]* %a_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_2_addr_8"/></StgValue>
</operation>

<operation id="766" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="4">
<![CDATA[
:251  %a_2_load_8 = load i8* %a_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_8"/></StgValue>
</operation>

<operation id="767" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:264  %tmp_7_0_7 = mul i16 %tmp_0_5_0_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_0_7"/></StgValue>
</operation>

<operation id="768" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:266  %a_0_addr_9 = getelementptr [10 x i8]* %a_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_0_addr_9"/></StgValue>
</operation>

<operation id="769" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="4">
<![CDATA[
:267  %a_0_load_9 = load i8* %a_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_9"/></StgValue>
</operation>

<operation id="770" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:272  %a_1_addr_9 = getelementptr [10 x i8]* %a_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_1_addr_9"/></StgValue>
</operation>

<operation id="771" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="4">
<![CDATA[
:273  %a_1_load_9 = load i8* %a_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_9"/></StgValue>
</operation>

<operation id="772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278  %a_2_addr_9 = getelementptr [10 x i8]* %a_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_2_addr_9"/></StgValue>
</operation>

<operation id="773" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="4">
<![CDATA[
:279  %a_2_load_9 = load i8* %a_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_9"/></StgValue>
</operation>

<operation id="774" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:312  %tmp56 = add i16 %tmp58, %tmp57

]]></Node>
<StgValue><ssdm name="tmp56"/></StgValue>
</operation>

<operation id="775" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:316  %tmp59 = add i16 %tmp61, %tmp60

]]></Node>
<StgValue><ssdm name="tmp59"/></StgValue>
</operation>

<operation id="776" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:317  %sum_2_1_0_2_2 = add i16 %tmp59, %tmp56

]]></Node>
<StgValue><ssdm name="sum_2_1_0_2_2"/></StgValue>
</operation>

<operation id="777" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:318  %res_1_addr = getelementptr [8 x i16]* %res_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_1_addr"/></StgValue>
</operation>

<operation id="778" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:319  store i16 %sum_2_1_0_2_2, i16* %res_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="779" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:334  %tmp63 = add i16 %tmp65, %tmp64

]]></Node>
<StgValue><ssdm name="tmp63"/></StgValue>
</operation>

<operation id="780" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:338  %tmp66 = add i16 %tmp68, %tmp67

]]></Node>
<StgValue><ssdm name="tmp66"/></StgValue>
</operation>

<operation id="781" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:339  %sum_2_1_1_2_2 = add i16 %tmp66, %tmp63

]]></Node>
<StgValue><ssdm name="sum_2_1_1_2_2"/></StgValue>
</operation>

<operation id="782" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:340  %res_1_addr_1 = getelementptr [8 x i16]* %res_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_1_addr_1"/></StgValue>
</operation>

<operation id="783" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:341  store i16 %sum_2_1_1_2_2, i16* %res_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="784" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:345  %tmp_7_1_2_1 = mul i16 %tmp_0_0_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_1"/></StgValue>
</operation>

<operation id="785" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:348  %tmp_7_1_2_2 = mul i16 %tmp_1_0_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_2_2"/></StgValue>
</operation>

<operation id="786" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:355  %tmp72 = add i16 %tmp_7_1_2_0_2, %tmp_7_1_2_1

]]></Node>
<StgValue><ssdm name="tmp72"/></StgValue>
</operation>

<operation id="787" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:359  %tmp75 = add i16 %tmp76, %tmp_7_1_2_2

]]></Node>
<StgValue><ssdm name="tmp75"/></StgValue>
</operation>

<operation id="788" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:360  %tmp73 = add i16 %tmp75, %tmp74

]]></Node>
<StgValue><ssdm name="tmp73"/></StgValue>
</operation>

<operation id="789" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:367  %tmp_7_1_3_1 = mul i16 %tmp_0_1_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_3_1"/></StgValue>
</operation>

<operation id="790" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:369  %tmp_7_1_3_1_2 = mul i16 %tmp_0_3_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_3_1_2"/></StgValue>
</operation>

<operation id="791" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:370  %tmp_7_1_3_2 = mul i16 %tmp_1_1_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_3_2"/></StgValue>
</operation>

<operation id="792" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:375  %tmp_7_1_3_2_2 = mul i16 %tmp_1_3_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_3_2_2"/></StgValue>
</operation>

<operation id="793" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:377  %tmp79 = add i16 %tmp_7_1_3_0_2, %tmp_7_1_3_1

]]></Node>
<StgValue><ssdm name="tmp79"/></StgValue>
</operation>

<operation id="794" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:379  %tmp81 = add i16 %tmp_7_1_3_1_1, %tmp_7_1_3_1_2

]]></Node>
<StgValue><ssdm name="tmp81"/></StgValue>
</operation>

<operation id="795" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:380  %tmp83 = add i16 %tmp_7_1_3_2_1, %tmp_7_1_3_2_2

]]></Node>
<StgValue><ssdm name="tmp83"/></StgValue>
</operation>

<operation id="796" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:381  %tmp82 = add i16 %tmp83, %tmp_7_1_3_2

]]></Node>
<StgValue><ssdm name="tmp82"/></StgValue>
</operation>

<operation id="797" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:382  %tmp80 = add i16 %tmp82, %tmp81

]]></Node>
<StgValue><ssdm name="tmp80"/></StgValue>
</operation>

<operation id="798" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:387  %tmp_7_1_4_0_1 = mul i16 %tmp_0_3_1_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_4_0_1"/></StgValue>
</operation>

<operation id="799" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:388  %tmp_7_1_4_0_2 = mul i16 %tmp_0_4_1_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_4_0_2"/></StgValue>
</operation>

<operation id="800" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:391  %tmp_7_1_4_1_2 = mul i16 %tmp_0_4_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_4_1_2"/></StgValue>
</operation>

<operation id="801" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="4">
<![CDATA[
:395  %a_3_load_6 = load i8* %a_3_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_6"/></StgValue>
</operation>

<operation id="802" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="8">
<![CDATA[
:396  %tmp_1_4_2_2 = sext i8 %a_3_load_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_1_4_2_2"/></StgValue>
</operation>

<operation id="803" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:397  %tmp_7_1_4_2_2 = mul i16 %tmp_1_4_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_4_2_2"/></StgValue>
</operation>

<operation id="804" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:398  %tmp85 = add i16 %tmp_7_1_4, %tmp_7_1_4_0_1

]]></Node>
<StgValue><ssdm name="tmp85"/></StgValue>
</operation>

<operation id="805" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:401  %tmp88 = add i16 %tmp_7_1_4_1_1, %tmp_7_1_4_1_2

]]></Node>
<StgValue><ssdm name="tmp88"/></StgValue>
</operation>

<operation id="806" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:402  %tmp90 = add i16 %tmp_7_1_4_2_1, %tmp_7_1_4_2_2

]]></Node>
<StgValue><ssdm name="tmp90"/></StgValue>
</operation>

<operation id="807" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:409  %tmp_7_1_5_0_1 = mul i16 %tmp_0_4_1_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_5_0_1"/></StgValue>
</operation>

<operation id="808" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:410  %tmp_7_1_5_0_2 = mul i16 %tmp_0_5_1_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_5_0_2"/></StgValue>
</operation>

<operation id="809" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:412  %tmp_7_1_5_1_1 = mul i16 %tmp_0_4_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_5_1_1"/></StgValue>
</operation>

<operation id="810" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:415  %tmp_7_1_5_2_1 = mul i16 %tmp_1_4_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_5_2_1"/></StgValue>
</operation>

<operation id="811" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="4">
<![CDATA[
:417  %a_3_load_7 = load i8* %a_3_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_7"/></StgValue>
</operation>

<operation id="812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="8">
<![CDATA[
:418  %tmp_1_5_2_2 = sext i8 %a_3_load_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_1_5_2_2"/></StgValue>
</operation>

<operation id="813" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:420  %tmp92 = add i16 %tmp_7_1_5, %tmp_7_1_5_0_1

]]></Node>
<StgValue><ssdm name="tmp92"/></StgValue>
</operation>

<operation id="814" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:430  %tmp_7_1_6 = mul i16 %tmp_0_4_1_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_6"/></StgValue>
</operation>

<operation id="815" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:434  %tmp_7_1_6_1_1 = mul i16 %tmp_0_5_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_6_1_1"/></StgValue>
</operation>

<operation id="816" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:437  %tmp_7_1_6_2_1 = mul i16 %tmp_1_5_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_6_2_1"/></StgValue>
</operation>

<operation id="817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:438  %a_3_addr_8 = getelementptr [10 x i8]* %a_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_3_addr_8"/></StgValue>
</operation>

<operation id="818" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="4">
<![CDATA[
:439  %a_3_load_8 = load i8* %a_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_8"/></StgValue>
</operation>

<operation id="819" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:452  %tmp_7_1_7 = mul i16 %tmp_0_5_1_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_1_7"/></StgValue>
</operation>

<operation id="820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:460  %a_3_addr_9 = getelementptr [10 x i8]* %a_3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_3_addr_9"/></StgValue>
</operation>

<operation id="821" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="4">
<![CDATA[
:461  %a_3_load_9 = load i8* %a_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_9"/></StgValue>
</operation>

<operation id="822" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:494  %tmp112 = add i16 %tmp114, %tmp113

]]></Node>
<StgValue><ssdm name="tmp112"/></StgValue>
</operation>

<operation id="823" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:498  %tmp115 = add i16 %tmp117, %tmp116

]]></Node>
<StgValue><ssdm name="tmp115"/></StgValue>
</operation>

<operation id="824" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:499  %sum_2_2_0_2_2 = add i16 %tmp115, %tmp112

]]></Node>
<StgValue><ssdm name="sum_2_2_0_2_2"/></StgValue>
</operation>

<operation id="825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:500  %res_2_addr = getelementptr [8 x i16]* %res_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_2_addr"/></StgValue>
</operation>

<operation id="826" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:501  store i16 %sum_2_2_0_2_2, i16* %res_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="827" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:516  %tmp119 = add i16 %tmp121, %tmp120

]]></Node>
<StgValue><ssdm name="tmp119"/></StgValue>
</operation>

<operation id="828" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:520  %tmp122 = add i16 %tmp124, %tmp123

]]></Node>
<StgValue><ssdm name="tmp122"/></StgValue>
</operation>

<operation id="829" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:521  %sum_2_2_1_2_2 = add i16 %tmp122, %tmp119

]]></Node>
<StgValue><ssdm name="sum_2_2_1_2_2"/></StgValue>
</operation>

<operation id="830" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:522  %res_2_addr_1 = getelementptr [8 x i16]* %res_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_2_addr_1"/></StgValue>
</operation>

<operation id="831" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:523  store i16 %sum_2_2_1_2_2, i16* %res_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:527  %tmp_7_2_2_1 = mul i16 %tmp_1_0_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_1"/></StgValue>
</operation>

<operation id="833" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:530  %tmp_7_2_2_2 = mul i16 %tmp_2_0_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_2_2"/></StgValue>
</operation>

<operation id="834" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:537  %tmp128 = add i16 %tmp_7_2_2_0_2, %tmp_7_2_2_1

]]></Node>
<StgValue><ssdm name="tmp128"/></StgValue>
</operation>

<operation id="835" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:541  %tmp131 = add i16 %tmp132, %tmp_7_2_2_2

]]></Node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>

<operation id="836" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:542  %tmp129 = add i16 %tmp131, %tmp130

]]></Node>
<StgValue><ssdm name="tmp129"/></StgValue>
</operation>

<operation id="837" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:549  %tmp_7_2_3_1 = mul i16 %tmp_1_1_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_3_1"/></StgValue>
</operation>

<operation id="838" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:551  %tmp_7_2_3_1_2 = mul i16 %tmp_1_3_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_3_1_2"/></StgValue>
</operation>

<operation id="839" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:552  %tmp_7_2_3_2 = mul i16 %tmp_2_1_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_3_2"/></StgValue>
</operation>

<operation id="840" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:557  %tmp_7_2_3_2_2 = mul i16 %tmp_2_3_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_3_2_2"/></StgValue>
</operation>

<operation id="841" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:559  %tmp135 = add i16 %tmp_7_2_3_0_2, %tmp_7_2_3_1

]]></Node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>

<operation id="842" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:561  %tmp137 = add i16 %tmp_7_2_3_1_1, %tmp_7_2_3_1_2

]]></Node>
<StgValue><ssdm name="tmp137"/></StgValue>
</operation>

<operation id="843" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:562  %tmp139 = add i16 %tmp_7_2_3_2_1, %tmp_7_2_3_2_2

]]></Node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="844" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:563  %tmp138 = add i16 %tmp139, %tmp_7_2_3_2

]]></Node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="845" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:564  %tmp136 = add i16 %tmp138, %tmp137

]]></Node>
<StgValue><ssdm name="tmp136"/></StgValue>
</operation>

<operation id="846" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:569  %tmp_7_2_4_0_1 = mul i16 %tmp_0_3_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_4_0_1"/></StgValue>
</operation>

<operation id="847" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:570  %tmp_7_2_4_0_2 = mul i16 %tmp_0_4_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_4_0_2"/></StgValue>
</operation>

<operation id="848" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:573  %tmp_7_2_4_1_2 = mul i16 %tmp_1_4_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_4_1_2"/></StgValue>
</operation>

<operation id="849" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="4">
<![CDATA[
:577  %a_4_load_6 = load i8* %a_4_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_6"/></StgValue>
</operation>

<operation id="850" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="8">
<![CDATA[
:578  %tmp_2_4_2_2 = sext i8 %a_4_load_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_2_4_2_2"/></StgValue>
</operation>

<operation id="851" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:579  %tmp_7_2_4_2_2 = mul i16 %tmp_2_4_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_4_2_2"/></StgValue>
</operation>

<operation id="852" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:580  %tmp141 = add i16 %tmp_7_2_4, %tmp_7_2_4_0_1

]]></Node>
<StgValue><ssdm name="tmp141"/></StgValue>
</operation>

<operation id="853" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:583  %tmp144 = add i16 %tmp_7_2_4_1_1, %tmp_7_2_4_1_2

]]></Node>
<StgValue><ssdm name="tmp144"/></StgValue>
</operation>

<operation id="854" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:584  %tmp146 = add i16 %tmp_7_2_4_2_1, %tmp_7_2_4_2_2

]]></Node>
<StgValue><ssdm name="tmp146"/></StgValue>
</operation>

<operation id="855" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:591  %tmp_7_2_5_0_1 = mul i16 %tmp_0_4_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_5_0_1"/></StgValue>
</operation>

<operation id="856" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:592  %tmp_7_2_5_0_2 = mul i16 %tmp_0_5_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_5_0_2"/></StgValue>
</operation>

<operation id="857" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:594  %tmp_7_2_5_1_1 = mul i16 %tmp_1_4_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_5_1_1"/></StgValue>
</operation>

<operation id="858" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:597  %tmp_7_2_5_2_1 = mul i16 %tmp_2_4_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_5_2_1"/></StgValue>
</operation>

<operation id="859" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="4">
<![CDATA[
:599  %a_4_load_7 = load i8* %a_4_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_7"/></StgValue>
</operation>

<operation id="860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="8">
<![CDATA[
:600  %tmp_2_5_2_2 = sext i8 %a_4_load_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_2_5_2_2"/></StgValue>
</operation>

<operation id="861" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:602  %tmp148 = add i16 %tmp_7_2_5, %tmp_7_2_5_0_1

]]></Node>
<StgValue><ssdm name="tmp148"/></StgValue>
</operation>

<operation id="862" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:612  %tmp_7_2_6 = mul i16 %tmp_0_4_2_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_6"/></StgValue>
</operation>

<operation id="863" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:616  %tmp_7_2_6_1_1 = mul i16 %tmp_1_5_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_6_1_1"/></StgValue>
</operation>

<operation id="864" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:619  %tmp_7_2_6_2_1 = mul i16 %tmp_2_5_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_6_2_1"/></StgValue>
</operation>

<operation id="865" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:620  %a_4_addr_8 = getelementptr [10 x i8]* %a_4, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_4_addr_8"/></StgValue>
</operation>

<operation id="866" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="4">
<![CDATA[
:621  %a_4_load_8 = load i8* %a_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_8"/></StgValue>
</operation>

<operation id="867" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:634  %tmp_7_2_7 = mul i16 %tmp_0_5_2_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_2_7"/></StgValue>
</operation>

<operation id="868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:642  %a_4_addr_9 = getelementptr [10 x i8]* %a_4, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_4_addr_9"/></StgValue>
</operation>

<operation id="869" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="4">
<![CDATA[
:643  %a_4_load_9 = load i8* %a_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_9"/></StgValue>
</operation>

<operation id="870" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:676  %tmp168 = add i16 %tmp170, %tmp169

]]></Node>
<StgValue><ssdm name="tmp168"/></StgValue>
</operation>

<operation id="871" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:680  %tmp171 = add i16 %tmp173, %tmp172

]]></Node>
<StgValue><ssdm name="tmp171"/></StgValue>
</operation>

<operation id="872" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:681  %sum_2_3_0_2_2 = add i16 %tmp171, %tmp168

]]></Node>
<StgValue><ssdm name="sum_2_3_0_2_2"/></StgValue>
</operation>

<operation id="873" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:682  %res_3_addr = getelementptr [8 x i16]* %res_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_3_addr"/></StgValue>
</operation>

<operation id="874" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:683  store i16 %sum_2_3_0_2_2, i16* %res_3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:698  %tmp175 = add i16 %tmp177, %tmp176

]]></Node>
<StgValue><ssdm name="tmp175"/></StgValue>
</operation>

<operation id="876" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:702  %tmp178 = add i16 %tmp180, %tmp179

]]></Node>
<StgValue><ssdm name="tmp178"/></StgValue>
</operation>

<operation id="877" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:703  %sum_2_3_1_2_2 = add i16 %tmp178, %tmp175

]]></Node>
<StgValue><ssdm name="sum_2_3_1_2_2"/></StgValue>
</operation>

<operation id="878" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:704  %res_3_addr_1 = getelementptr [8 x i16]* %res_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_3_addr_1"/></StgValue>
</operation>

<operation id="879" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:705  store i16 %sum_2_3_1_2_2, i16* %res_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="880" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:709  %tmp_7_3_2_1 = mul i16 %tmp_2_0_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_1"/></StgValue>
</operation>

<operation id="881" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:712  %tmp_7_3_2_2 = mul i16 %tmp_3_0_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_2_2"/></StgValue>
</operation>

<operation id="882" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:719  %tmp184 = add i16 %tmp_7_3_2_0_2, %tmp_7_3_2_1

]]></Node>
<StgValue><ssdm name="tmp184"/></StgValue>
</operation>

<operation id="883" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:723  %tmp187 = add i16 %tmp188, %tmp_7_3_2_2

]]></Node>
<StgValue><ssdm name="tmp187"/></StgValue>
</operation>

<operation id="884" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:724  %tmp185 = add i16 %tmp187, %tmp186

]]></Node>
<StgValue><ssdm name="tmp185"/></StgValue>
</operation>

<operation id="885" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:731  %tmp_7_3_3_1 = mul i16 %tmp_2_1_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_3_1"/></StgValue>
</operation>

<operation id="886" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:733  %tmp_7_3_3_1_2 = mul i16 %tmp_2_3_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_3_1_2"/></StgValue>
</operation>

<operation id="887" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:734  %tmp_7_3_3_2 = mul i16 %tmp_3_1_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_3_2"/></StgValue>
</operation>

<operation id="888" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:739  %tmp_7_3_3_2_2 = mul i16 %tmp_3_3_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_3_2_2"/></StgValue>
</operation>

<operation id="889" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:741  %tmp191 = add i16 %tmp_7_3_3_0_2, %tmp_7_3_3_1

]]></Node>
<StgValue><ssdm name="tmp191"/></StgValue>
</operation>

<operation id="890" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:743  %tmp193 = add i16 %tmp_7_3_3_1_1, %tmp_7_3_3_1_2

]]></Node>
<StgValue><ssdm name="tmp193"/></StgValue>
</operation>

<operation id="891" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:744  %tmp195 = add i16 %tmp_7_3_3_2_1, %tmp_7_3_3_2_2

]]></Node>
<StgValue><ssdm name="tmp195"/></StgValue>
</operation>

<operation id="892" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:745  %tmp194 = add i16 %tmp195, %tmp_7_3_3_2

]]></Node>
<StgValue><ssdm name="tmp194"/></StgValue>
</operation>

<operation id="893" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:746  %tmp192 = add i16 %tmp194, %tmp193

]]></Node>
<StgValue><ssdm name="tmp192"/></StgValue>
</operation>

<operation id="894" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:751  %tmp_7_3_4_0_1 = mul i16 %tmp_1_3_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_4_0_1"/></StgValue>
</operation>

<operation id="895" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:752  %tmp_7_3_4_0_2 = mul i16 %tmp_1_4_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_4_0_2"/></StgValue>
</operation>

<operation id="896" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:755  %tmp_7_3_4_1_2 = mul i16 %tmp_2_4_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_4_1_2"/></StgValue>
</operation>

<operation id="897" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="4">
<![CDATA[
:759  %a_5_load_6 = load i8* %a_5_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_6"/></StgValue>
</operation>

<operation id="898" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="8">
<![CDATA[
:760  %tmp_3_4_2_2 = sext i8 %a_5_load_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_4_2_2"/></StgValue>
</operation>

<operation id="899" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:761  %tmp_7_3_4_2_2 = mul i16 %tmp_3_4_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_4_2_2"/></StgValue>
</operation>

<operation id="900" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:762  %tmp197 = add i16 %tmp_7_3_4, %tmp_7_3_4_0_1

]]></Node>
<StgValue><ssdm name="tmp197"/></StgValue>
</operation>

<operation id="901" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:765  %tmp200 = add i16 %tmp_7_3_4_1_1, %tmp_7_3_4_1_2

]]></Node>
<StgValue><ssdm name="tmp200"/></StgValue>
</operation>

<operation id="902" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:766  %tmp202 = add i16 %tmp_7_3_4_2_1, %tmp_7_3_4_2_2

]]></Node>
<StgValue><ssdm name="tmp202"/></StgValue>
</operation>

<operation id="903" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:773  %tmp_7_3_5_0_1 = mul i16 %tmp_1_4_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_5_0_1"/></StgValue>
</operation>

<operation id="904" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:774  %tmp_7_3_5_0_2 = mul i16 %tmp_1_5_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_5_0_2"/></StgValue>
</operation>

<operation id="905" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:776  %tmp_7_3_5_1_1 = mul i16 %tmp_2_4_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_5_1_1"/></StgValue>
</operation>

<operation id="906" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:779  %tmp_7_3_5_2_1 = mul i16 %tmp_3_4_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_5_2_1"/></StgValue>
</operation>

<operation id="907" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="4">
<![CDATA[
:781  %a_5_load_7 = load i8* %a_5_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_7"/></StgValue>
</operation>

<operation id="908" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="8">
<![CDATA[
:782  %tmp_3_5_2_2 = sext i8 %a_5_load_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_5_2_2"/></StgValue>
</operation>

<operation id="909" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:784  %tmp204 = add i16 %tmp_7_3_5, %tmp_7_3_5_0_1

]]></Node>
<StgValue><ssdm name="tmp204"/></StgValue>
</operation>

<operation id="910" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:794  %tmp_7_3_6 = mul i16 %tmp_1_4_2_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_6"/></StgValue>
</operation>

<operation id="911" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:798  %tmp_7_3_6_1_1 = mul i16 %tmp_2_5_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_6_1_1"/></StgValue>
</operation>

<operation id="912" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:801  %tmp_7_3_6_2_1 = mul i16 %tmp_3_5_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_6_2_1"/></StgValue>
</operation>

<operation id="913" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:802  %a_5_addr_8 = getelementptr [10 x i8]* %a_5, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_5_addr_8"/></StgValue>
</operation>

<operation id="914" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="4">
<![CDATA[
:803  %a_5_load_8 = load i8* %a_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_8"/></StgValue>
</operation>

<operation id="915" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:816  %tmp_7_3_7 = mul i16 %tmp_1_5_2_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_3_7"/></StgValue>
</operation>

<operation id="916" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:824  %a_5_addr_9 = getelementptr [10 x i8]* %a_5, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_5_addr_9"/></StgValue>
</operation>

<operation id="917" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="4">
<![CDATA[
:825  %a_5_load_9 = load i8* %a_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_9"/></StgValue>
</operation>

<operation id="918" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:858  %tmp224 = add i16 %tmp226, %tmp225

]]></Node>
<StgValue><ssdm name="tmp224"/></StgValue>
</operation>

<operation id="919" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:862  %tmp227 = add i16 %tmp229, %tmp228

]]></Node>
<StgValue><ssdm name="tmp227"/></StgValue>
</operation>

<operation id="920" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:863  %sum_2_4_0_2_2 = add i16 %tmp227, %tmp224

]]></Node>
<StgValue><ssdm name="sum_2_4_0_2_2"/></StgValue>
</operation>

<operation id="921" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:864  %res_4_addr = getelementptr [8 x i16]* %res_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_4_addr"/></StgValue>
</operation>

<operation id="922" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:865  store i16 %sum_2_4_0_2_2, i16* %res_4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="923" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:880  %tmp231 = add i16 %tmp233, %tmp232

]]></Node>
<StgValue><ssdm name="tmp231"/></StgValue>
</operation>

<operation id="924" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:884  %tmp234 = add i16 %tmp236, %tmp235

]]></Node>
<StgValue><ssdm name="tmp234"/></StgValue>
</operation>

<operation id="925" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:885  %sum_2_4_1_2_2 = add i16 %tmp234, %tmp231

]]></Node>
<StgValue><ssdm name="sum_2_4_1_2_2"/></StgValue>
</operation>

<operation id="926" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:886  %res_4_addr_1 = getelementptr [8 x i16]* %res_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_4_addr_1"/></StgValue>
</operation>

<operation id="927" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:887  store i16 %sum_2_4_1_2_2, i16* %res_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="928" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:891  %tmp_7_4_2_1 = mul i16 %tmp_3_0_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_1"/></StgValue>
</operation>

<operation id="929" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:894  %tmp_7_4_2_2 = mul i16 %tmp_4_0_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_2_2"/></StgValue>
</operation>

<operation id="930" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:901  %tmp240 = add i16 %tmp_7_4_2_0_2, %tmp_7_4_2_1

]]></Node>
<StgValue><ssdm name="tmp240"/></StgValue>
</operation>

<operation id="931" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:905  %tmp243 = add i16 %tmp244, %tmp_7_4_2_2

]]></Node>
<StgValue><ssdm name="tmp243"/></StgValue>
</operation>

<operation id="932" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:906  %tmp241 = add i16 %tmp243, %tmp242

]]></Node>
<StgValue><ssdm name="tmp241"/></StgValue>
</operation>

<operation id="933" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:913  %tmp_7_4_3_1 = mul i16 %tmp_3_1_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_3_1"/></StgValue>
</operation>

<operation id="934" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:915  %tmp_7_4_3_1_2 = mul i16 %tmp_3_3_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_3_1_2"/></StgValue>
</operation>

<operation id="935" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:916  %tmp_7_4_3_2 = mul i16 %tmp_4_1_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_3_2"/></StgValue>
</operation>

<operation id="936" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:921  %tmp_7_4_3_2_2 = mul i16 %tmp_4_3_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_3_2_2"/></StgValue>
</operation>

<operation id="937" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:923  %tmp247 = add i16 %tmp_7_4_3_0_2, %tmp_7_4_3_1

]]></Node>
<StgValue><ssdm name="tmp247"/></StgValue>
</operation>

<operation id="938" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:925  %tmp249 = add i16 %tmp_7_4_3_1_1, %tmp_7_4_3_1_2

]]></Node>
<StgValue><ssdm name="tmp249"/></StgValue>
</operation>

<operation id="939" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:926  %tmp251 = add i16 %tmp_7_4_3_2_1, %tmp_7_4_3_2_2

]]></Node>
<StgValue><ssdm name="tmp251"/></StgValue>
</operation>

<operation id="940" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:927  %tmp250 = add i16 %tmp251, %tmp_7_4_3_2

]]></Node>
<StgValue><ssdm name="tmp250"/></StgValue>
</operation>

<operation id="941" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:928  %tmp248 = add i16 %tmp250, %tmp249

]]></Node>
<StgValue><ssdm name="tmp248"/></StgValue>
</operation>

<operation id="942" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:933  %tmp_7_4_4_0_1 = mul i16 %tmp_2_3_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_4_0_1"/></StgValue>
</operation>

<operation id="943" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:934  %tmp_7_4_4_0_2 = mul i16 %tmp_2_4_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_4_0_2"/></StgValue>
</operation>

<operation id="944" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:937  %tmp_7_4_4_1_2 = mul i16 %tmp_3_4_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_4_1_2"/></StgValue>
</operation>

<operation id="945" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="8" op_0_bw="4">
<![CDATA[
:941  %a_6_load_6 = load i8* %a_6_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_6"/></StgValue>
</operation>

<operation id="946" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="8">
<![CDATA[
:942  %tmp_4_4_2_2 = sext i8 %a_6_load_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_4_4_2_2"/></StgValue>
</operation>

<operation id="947" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:943  %tmp_7_4_4_2_2 = mul i16 %tmp_4_4_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_4_2_2"/></StgValue>
</operation>

<operation id="948" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:944  %tmp253 = add i16 %tmp_7_4_4, %tmp_7_4_4_0_1

]]></Node>
<StgValue><ssdm name="tmp253"/></StgValue>
</operation>

<operation id="949" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:947  %tmp256 = add i16 %tmp_7_4_4_1_1, %tmp_7_4_4_1_2

]]></Node>
<StgValue><ssdm name="tmp256"/></StgValue>
</operation>

<operation id="950" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:948  %tmp258 = add i16 %tmp_7_4_4_2_1, %tmp_7_4_4_2_2

]]></Node>
<StgValue><ssdm name="tmp258"/></StgValue>
</operation>

<operation id="951" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:955  %tmp_7_4_5_0_1 = mul i16 %tmp_2_4_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_5_0_1"/></StgValue>
</operation>

<operation id="952" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:956  %tmp_7_4_5_0_2 = mul i16 %tmp_2_5_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_5_0_2"/></StgValue>
</operation>

<operation id="953" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:958  %tmp_7_4_5_1_1 = mul i16 %tmp_3_4_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_5_1_1"/></StgValue>
</operation>

<operation id="954" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:961  %tmp_7_4_5_2_1 = mul i16 %tmp_4_4_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_5_2_1"/></StgValue>
</operation>

<operation id="955" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="8" op_0_bw="4">
<![CDATA[
:963  %a_6_load_7 = load i8* %a_6_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_7"/></StgValue>
</operation>

<operation id="956" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="8">
<![CDATA[
:964  %tmp_4_5_2_2 = sext i8 %a_6_load_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_4_5_2_2"/></StgValue>
</operation>

<operation id="957" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:966  %tmp260 = add i16 %tmp_7_4_5, %tmp_7_4_5_0_1

]]></Node>
<StgValue><ssdm name="tmp260"/></StgValue>
</operation>

<operation id="958" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:976  %tmp_7_4_6 = mul i16 %tmp_2_4_2_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_6"/></StgValue>
</operation>

<operation id="959" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:980  %tmp_7_4_6_1_1 = mul i16 %tmp_3_5_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_6_1_1"/></StgValue>
</operation>

<operation id="960" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:983  %tmp_7_4_6_2_1 = mul i16 %tmp_4_5_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_6_2_1"/></StgValue>
</operation>

<operation id="961" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:984  %a_6_addr_8 = getelementptr [10 x i8]* %a_6, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_6_addr_8"/></StgValue>
</operation>

<operation id="962" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="4">
<![CDATA[
:985  %a_6_load_8 = load i8* %a_6_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_8"/></StgValue>
</operation>

<operation id="963" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:998  %tmp_7_4_7 = mul i16 %tmp_2_5_2_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_7_4_7"/></StgValue>
</operation>

<operation id="964" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1006  %a_6_addr_9 = getelementptr [10 x i8]* %a_6, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_6_addr_9"/></StgValue>
</operation>

<operation id="965" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="4">
<![CDATA[
:1007  %a_6_load_9 = load i8* %a_6_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_9"/></StgValue>
</operation>

<operation id="966" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1040  %tmp280 = add i16 %tmp282, %tmp281

]]></Node>
<StgValue><ssdm name="tmp280"/></StgValue>
</operation>

<operation id="967" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1044  %tmp283 = add i16 %tmp285, %tmp284

]]></Node>
<StgValue><ssdm name="tmp283"/></StgValue>
</operation>

<operation id="968" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1045  %sum_2_5_0_2_2 = add i16 %tmp283, %tmp280

]]></Node>
<StgValue><ssdm name="sum_2_5_0_2_2"/></StgValue>
</operation>

<operation id="969" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1046  %res_5_addr = getelementptr [8 x i16]* %res_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_5_addr"/></StgValue>
</operation>

<operation id="970" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1047  store i16 %sum_2_5_0_2_2, i16* %res_5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="971" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1074  %tmp287 = add i16 %tmp289, %tmp288

]]></Node>
<StgValue><ssdm name="tmp287"/></StgValue>
</operation>

<operation id="972" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1078  %tmp290 = add i16 %tmp292, %tmp291

]]></Node>
<StgValue><ssdm name="tmp290"/></StgValue>
</operation>

<operation id="973" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1079  %sum_2_5_1_2_2 = add i16 %tmp290, %tmp287

]]></Node>
<StgValue><ssdm name="sum_2_5_1_2_2"/></StgValue>
</operation>

<operation id="974" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1080  %res_5_addr_1 = getelementptr [8 x i16]* %res_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_5_addr_1"/></StgValue>
</operation>

<operation id="975" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1081  store i16 %sum_2_5_1_2_2, i16* %res_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="976" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1085  %tmp_7_5_2_1 = mul i16 %tmp_4_0_2_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_2_1"/></StgValue>
</operation>

<operation id="977" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1090  %tmp_7_5_2_2 = mul i16 %tmp_5_0_2_2, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_2_2"/></StgValue>
</operation>

<operation id="978" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1101  %tmp296 = add i16 %tmp_7_5_2_0_2, %tmp_7_5_2_1

]]></Node>
<StgValue><ssdm name="tmp296"/></StgValue>
</operation>

<operation id="979" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1105  %tmp299 = add i16 %tmp300, %tmp_7_5_2_2

]]></Node>
<StgValue><ssdm name="tmp299"/></StgValue>
</operation>

<operation id="980" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1106  %tmp297 = add i16 %tmp299, %tmp298

]]></Node>
<StgValue><ssdm name="tmp297"/></StgValue>
</operation>

<operation id="981" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1113  %tmp_7_5_3_1 = mul i16 %tmp_4_1_2_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_3_1"/></StgValue>
</operation>

<operation id="982" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1115  %tmp_7_5_3_1_2 = mul i16 %tmp_4_3_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_3_1_2"/></StgValue>
</operation>

<operation id="983" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1116  %tmp_7_5_3_2 = mul i16 %tmp_5_1_2_2, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_3_2"/></StgValue>
</operation>

<operation id="984" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1121  %tmp_7_5_3_2_2 = mul i16 %tmp_5_3_2_2, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_5_3_2_2"/></StgValue>
</operation>

<operation id="985" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1123  %tmp303 = add i16 %tmp_7_5_3_0_2, %tmp_7_5_3_1

]]></Node>
<StgValue><ssdm name="tmp303"/></StgValue>
</operation>

<operation id="986" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1125  %tmp305 = add i16 %tmp_7_5_3_1_1, %tmp_7_5_3_1_2

]]></Node>
<StgValue><ssdm name="tmp305"/></StgValue>
</operation>

<operation id="987" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1126  %tmp307 = add i16 %tmp_7_5_3_2_1, %tmp_7_5_3_2_2

]]></Node>
<StgValue><ssdm name="tmp307"/></StgValue>
</operation>

<operation id="988" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1127  %tmp306 = add i16 %tmp307, %tmp_7_5_3_2

]]></Node>
<StgValue><ssdm name="tmp306"/></StgValue>
</operation>

<operation id="989" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1128  %tmp304 = add i16 %tmp306, %tmp305

]]></Node>
<StgValue><ssdm name="tmp304"/></StgValue>
</operation>

<operation id="990" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1133  %tmp_7_5_4_0_1 = mul i16 %tmp_3_3_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_4_0_1"/></StgValue>
</operation>

<operation id="991" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1134  %tmp_7_5_4_0_2 = mul i16 %tmp_3_4_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_4_0_2"/></StgValue>
</operation>

<operation id="992" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1137  %tmp_7_5_4_1_2 = mul i16 %tmp_4_4_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_4_1_2"/></StgValue>
</operation>

<operation id="993" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="4">
<![CDATA[
:1141  %a_7_load_6 = load i8* %a_7_addr_6, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_6"/></StgValue>
</operation>

<operation id="994" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="8">
<![CDATA[
:1142  %tmp_5_4_2_2 = sext i8 %a_7_load_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_4_2_2"/></StgValue>
</operation>

<operation id="995" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1143  %tmp_7_5_4_2_2 = mul i16 %tmp_5_4_2_2, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_5_4_2_2"/></StgValue>
</operation>

<operation id="996" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1144  %tmp309 = add i16 %tmp_7_5_4, %tmp_7_5_4_0_1

]]></Node>
<StgValue><ssdm name="tmp309"/></StgValue>
</operation>

<operation id="997" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1147  %tmp312 = add i16 %tmp_7_5_4_1_1, %tmp_7_5_4_1_2

]]></Node>
<StgValue><ssdm name="tmp312"/></StgValue>
</operation>

<operation id="998" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1148  %tmp314 = add i16 %tmp_7_5_4_2_1, %tmp_7_5_4_2_2

]]></Node>
<StgValue><ssdm name="tmp314"/></StgValue>
</operation>

<operation id="999" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1155  %tmp_7_5_5_0_1 = mul i16 %tmp_3_4_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_5_0_1"/></StgValue>
</operation>

<operation id="1000" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1156  %tmp_7_5_5_0_2 = mul i16 %tmp_3_5_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_5_0_2"/></StgValue>
</operation>

<operation id="1001" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1158  %tmp_7_5_5_1_1 = mul i16 %tmp_4_4_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_5_1_1"/></StgValue>
</operation>

<operation id="1002" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1161  %tmp_7_5_5_2_1 = mul i16 %tmp_5_4_2_2, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_5_2_1"/></StgValue>
</operation>

<operation id="1003" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="8" op_0_bw="4">
<![CDATA[
:1163  %a_7_load_7 = load i8* %a_7_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_7"/></StgValue>
</operation>

<operation id="1004" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="8">
<![CDATA[
:1164  %tmp_5_5_2_2 = sext i8 %a_7_load_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_5_2_2"/></StgValue>
</operation>

<operation id="1005" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1166  %tmp316 = add i16 %tmp_7_5_5, %tmp_7_5_5_0_1

]]></Node>
<StgValue><ssdm name="tmp316"/></StgValue>
</operation>

<operation id="1006" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1176  %tmp_7_5_6 = mul i16 %tmp_3_4_2_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_6"/></StgValue>
</operation>

<operation id="1007" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1180  %tmp_7_5_6_1_1 = mul i16 %tmp_4_5_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_6_1_1"/></StgValue>
</operation>

<operation id="1008" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1183  %tmp_7_5_6_2_1 = mul i16 %tmp_5_5_2_2, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_6_2_1"/></StgValue>
</operation>

<operation id="1009" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1184  %a_7_addr_8 = getelementptr [10 x i8]* %a_7, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_7_addr_8"/></StgValue>
</operation>

<operation id="1010" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="4">
<![CDATA[
:1185  %a_7_load_8 = load i8* %a_7_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_8"/></StgValue>
</operation>

<operation id="1011" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1198  %tmp_7_5_7 = mul i16 %tmp_3_5_2_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_7"/></StgValue>
</operation>

<operation id="1012" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1206  %a_7_addr_9 = getelementptr [10 x i8]* %a_7, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_7_addr_9"/></StgValue>
</operation>

<operation id="1013" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="8" op_0_bw="4">
<![CDATA[
:1207  %a_7_load_9 = load i8* %a_7_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_9"/></StgValue>
</operation>

<operation id="1014" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1226  %a_8_addr = getelementptr [10 x i8]* %a_8, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_8_addr"/></StgValue>
</operation>

<operation id="1015" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="4">
<![CDATA[
:1227  %a_8_load = load i8* %a_8_addr, align 1

]]></Node>
<StgValue><ssdm name="a_8_load"/></StgValue>
</operation>

<operation id="1016" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1262  %tmp343 = add i16 %tmp345, %tmp344

]]></Node>
<StgValue><ssdm name="tmp343"/></StgValue>
</operation>

<operation id="1017" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1266  %tmp346 = add i16 %tmp348, %tmp347

]]></Node>
<StgValue><ssdm name="tmp346"/></StgValue>
</operation>

<operation id="1018" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1267  %sum_2_6_1_2_2 = add i16 %tmp346, %tmp343

]]></Node>
<StgValue><ssdm name="sum_2_6_1_2_2"/></StgValue>
</operation>

<operation id="1019" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1268  %res_6_addr_1 = getelementptr [8 x i16]* %res_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_6_addr_1"/></StgValue>
</operation>

<operation id="1020" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1269  store i16 %sum_2_6_1_2_2, i16* %res_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1021" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1273  %tmp_7_6_2_1 = mul i16 %tmp_5_0_2_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_2_1"/></StgValue>
</operation>

<operation id="1022" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1283  %tmp352 = add i16 %tmp_7_6_2_0_2, %tmp_7_6_2_1

]]></Node>
<StgValue><ssdm name="tmp352"/></StgValue>
</operation>

<operation id="1023" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1284  %tmp350 = add i16 %tmp352, %tmp351

]]></Node>
<StgValue><ssdm name="tmp350"/></StgValue>
</operation>

<operation id="1024" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1288  %tmp353 = add i16 %tmp355, %tmp354

]]></Node>
<StgValue><ssdm name="tmp353"/></StgValue>
</operation>

<operation id="1025" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1289  %sum_2_6_2_2_2 = add i16 %tmp353, %tmp350

]]></Node>
<StgValue><ssdm name="sum_2_6_2_2_2"/></StgValue>
</operation>

<operation id="1026" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1293  %tmp_7_6_3_0_1 = mul i16 %tmp_4_2_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_3_0_1"/></StgValue>
</operation>

<operation id="1027" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1295  %tmp_7_6_3_1 = mul i16 %tmp_5_1_2_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_3_1"/></StgValue>
</operation>

<operation id="1028" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1297  %tmp_7_6_3_1_2 = mul i16 %tmp_5_3_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_3_1_2"/></StgValue>
</operation>

<operation id="1029" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1298  %tmp_7_6_3_2 = mul i16 %tmp_6_1_2_2, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_3_2"/></StgValue>
</operation>

<operation id="1030" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1303  %tmp_7_6_3_2_2 = mul i16 %tmp_6_3_2_2, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_6_3_2_2"/></StgValue>
</operation>

<operation id="1031" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1304  %tmp358 = add i16 %tmp_7_6_3, %tmp_7_6_3_0_1

]]></Node>
<StgValue><ssdm name="tmp358"/></StgValue>
</operation>

<operation id="1032" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1305  %tmp359 = add i16 %tmp_7_6_3_0_2, %tmp_7_6_3_1

]]></Node>
<StgValue><ssdm name="tmp359"/></StgValue>
</operation>

<operation id="1033" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1307  %tmp361 = add i16 %tmp_7_6_3_1_1, %tmp_7_6_3_1_2

]]></Node>
<StgValue><ssdm name="tmp361"/></StgValue>
</operation>

<operation id="1034" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1308  %tmp363 = add i16 %tmp_7_6_3_2_1, %tmp_7_6_3_2_2

]]></Node>
<StgValue><ssdm name="tmp363"/></StgValue>
</operation>

<operation id="1035" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1309  %tmp362 = add i16 %tmp363, %tmp_7_6_3_2

]]></Node>
<StgValue><ssdm name="tmp362"/></StgValue>
</operation>

<operation id="1036" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1310  %tmp360 = add i16 %tmp362, %tmp361

]]></Node>
<StgValue><ssdm name="tmp360"/></StgValue>
</operation>

<operation id="1037" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1315  %tmp_7_6_4_0_1 = mul i16 %tmp_4_3_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_4_0_1"/></StgValue>
</operation>

<operation id="1038" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1316  %tmp_7_6_4_0_2 = mul i16 %tmp_4_4_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_4_0_2"/></StgValue>
</operation>

<operation id="1039" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1319  %tmp_7_6_4_1_2 = mul i16 %tmp_5_4_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_4_1_2"/></StgValue>
</operation>

<operation id="1040" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1320  %tmp_7_6_4_2 = mul i16 %tmp_6_2_2_2, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_4_2"/></StgValue>
</operation>

<operation id="1041" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1325  %tmp_7_6_4_2_2 = mul i16 %tmp_6_4_2_2, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_6_4_2_2"/></StgValue>
</operation>

<operation id="1042" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1326  %tmp365 = add i16 %tmp_7_6_4, %tmp_7_6_4_0_1

]]></Node>
<StgValue><ssdm name="tmp365"/></StgValue>
</operation>

<operation id="1043" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1329  %tmp368 = add i16 %tmp_7_6_4_1_1, %tmp_7_6_4_1_2

]]></Node>
<StgValue><ssdm name="tmp368"/></StgValue>
</operation>

<operation id="1044" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1330  %tmp370 = add i16 %tmp_7_6_4_2_1, %tmp_7_6_4_2_2

]]></Node>
<StgValue><ssdm name="tmp370"/></StgValue>
</operation>

<operation id="1045" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1331  %tmp369 = add i16 %tmp370, %tmp_7_6_4_2

]]></Node>
<StgValue><ssdm name="tmp369"/></StgValue>
</operation>

<operation id="1046" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1337  %tmp_7_6_5_0_1 = mul i16 %tmp_4_4_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_5_0_1"/></StgValue>
</operation>

<operation id="1047" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1338  %tmp_7_6_5_0_2 = mul i16 %tmp_4_5_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_5_0_2"/></StgValue>
</operation>

<operation id="1048" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1340  %tmp_7_6_5_1_1 = mul i16 %tmp_5_4_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_5_1_1"/></StgValue>
</operation>

<operation id="1049" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="8" op_0_bw="4">
<![CDATA[
:1345  %a_8_load_7 = load i8* %a_8_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_7"/></StgValue>
</operation>

<operation id="1050" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="8">
<![CDATA[
:1346  %tmp_6_5_2_2 = sext i8 %a_8_load_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_5_2_2"/></StgValue>
</operation>

<operation id="1051" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1347  %tmp_7_6_5_2_2 = mul i16 %tmp_6_5_2_2, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_6_5_2_2"/></StgValue>
</operation>

<operation id="1052" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1348  %tmp372 = add i16 %tmp_7_6_5, %tmp_7_6_5_0_1

]]></Node>
<StgValue><ssdm name="tmp372"/></StgValue>
</operation>

<operation id="1053" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1352  %tmp377 = add i16 %tmp_7_6_5_2_1, %tmp_7_6_5_2_2

]]></Node>
<StgValue><ssdm name="tmp377"/></StgValue>
</operation>

<operation id="1054" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1358  %tmp_7_6_6 = mul i16 %tmp_4_4_2_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_6"/></StgValue>
</operation>

<operation id="1055" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1362  %tmp_7_6_6_1_1 = mul i16 %tmp_5_5_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_6_1_1"/></StgValue>
</operation>

<operation id="1056" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1365  %tmp_7_6_6_2_1 = mul i16 %tmp_6_5_2_2, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_6_2_1"/></StgValue>
</operation>

<operation id="1057" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="8" op_0_bw="4">
<![CDATA[
:1367  %a_8_load_8 = load i8* %a_8_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_8"/></StgValue>
</operation>

<operation id="1058" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="16" op_0_bw="8">
<![CDATA[
:1368  %tmp_6_6_2_2 = sext i8 %a_8_load_8 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_6_2_2"/></StgValue>
</operation>

<operation id="1059" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1380  %tmp_7_6_7 = mul i16 %tmp_4_5_2_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_7"/></StgValue>
</operation>

<operation id="1060" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1387  %tmp_7_6_7_2_1 = mul i16 %tmp_6_6_2_2, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_7_2_1"/></StgValue>
</operation>

<operation id="1061" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1388  %a_8_addr_9 = getelementptr [10 x i8]* %a_8, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_8_addr_9"/></StgValue>
</operation>

<operation id="1062" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="8" op_0_bw="4">
<![CDATA[
:1389  %a_8_load_9 = load i8* %a_8_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_9"/></StgValue>
</operation>

<operation id="1063" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1403  %tmp_7_7_0_0_1 = mul i16 %tmp_5_0_2_1, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_0_0_1"/></StgValue>
</operation>

<operation id="1064" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1407  %tmp_7_7_0_1_2 = mul i16 %tmp_6_0_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_0_1_2"/></StgValue>
</operation>

<operation id="1065" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1408  %a_9_addr = getelementptr [10 x i8]* %a_9, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_9_addr"/></StgValue>
</operation>

<operation id="1066" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="8" op_0_bw="4">
<![CDATA[
:1409  %a_9_load = load i8* %a_9_addr, align 1

]]></Node>
<StgValue><ssdm name="a_9_load"/></StgValue>
</operation>

<operation id="1067" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1419  %tmp_7_7_0_2_2 = mul i16 %tmp_7_0_2_2_6, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_7_0_2_2"/></StgValue>
</operation>

<operation id="1068" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1420  %tmp393 = add i16 %tmp_7_7, %tmp_7_7_0_0_1

]]></Node>
<StgValue><ssdm name="tmp393"/></StgValue>
</operation>

<operation id="1069" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1423  %tmp396 = add i16 %tmp_7_7_0_1_1, %tmp_7_7_0_1_2

]]></Node>
<StgValue><ssdm name="tmp396"/></StgValue>
</operation>

<operation id="1070" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1424  %tmp398 = add i16 %tmp_7_7_0_2_1, %tmp_7_7_0_2_2

]]></Node>
<StgValue><ssdm name="tmp398"/></StgValue>
</operation>

<operation id="1071" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1431  %tmp_7_7_1_0_1 = mul i16 %tmp_5_0_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_1_0_1"/></StgValue>
</operation>

<operation id="1072" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1433  %tmp_7_7_1_1 = mul i16 %tmp_6_0_2_1, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_1_1"/></StgValue>
</operation>

<operation id="1073" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1435  %tmp_7_7_1_1_2 = mul i16 %tmp_6_1_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_1_1_2"/></StgValue>
</operation>

<operation id="1074" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1436  %tmp_7_7_1_2 = mul i16 %tmp_7_0_2_1_5, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_1_2"/></StgValue>
</operation>

<operation id="1075" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1441  %tmp_7_7_1_2_2 = mul i16 %tmp_7_1_2_2_7, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_7_1_2_2"/></StgValue>
</operation>

<operation id="1076" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1442  %tmp400 = add i16 %tmp_7_7_1, %tmp_7_7_1_0_1

]]></Node>
<StgValue><ssdm name="tmp400"/></StgValue>
</operation>

<operation id="1077" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1443  %tmp401 = add i16 %tmp_7_7_1_0_2, %tmp_7_7_1_1

]]></Node>
<StgValue><ssdm name="tmp401"/></StgValue>
</operation>

<operation id="1078" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1445  %tmp403 = add i16 %tmp_7_7_1_1_1, %tmp_7_7_1_1_2

]]></Node>
<StgValue><ssdm name="tmp403"/></StgValue>
</operation>

<operation id="1079" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1446  %tmp405 = add i16 %tmp_7_7_1_2_1, %tmp_7_7_1_2_2

]]></Node>
<StgValue><ssdm name="tmp405"/></StgValue>
</operation>

<operation id="1080" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1447  %tmp404 = add i16 %tmp405, %tmp_7_7_1_2

]]></Node>
<StgValue><ssdm name="tmp404"/></StgValue>
</operation>

<operation id="1081" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1448  %tmp402 = add i16 %tmp404, %tmp403

]]></Node>
<StgValue><ssdm name="tmp402"/></StgValue>
</operation>

<operation id="1082" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1453  %tmp_7_7_2_0_1 = mul i16 %tmp_5_1_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_2_0_1"/></StgValue>
</operation>

<operation id="1083" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1455  %tmp_7_7_2_1 = mul i16 %tmp_6_0_2_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_2_1"/></StgValue>
</operation>

<operation id="1084" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1457  %tmp_7_7_2_1_2 = mul i16 %tmp_6_2_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_2_1_2"/></StgValue>
</operation>

<operation id="1085" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1458  %tmp_7_7_2_2 = mul i16 %tmp_7_0_2_2_6, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_2_2"/></StgValue>
</operation>

<operation id="1086" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1463  %tmp_7_7_2_2_2 = mul i16 %tmp_7_2_2_2_8, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_7_2_2_2"/></StgValue>
</operation>

<operation id="1087" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1464  %tmp407 = add i16 %tmp_7_7_2, %tmp_7_7_2_0_1

]]></Node>
<StgValue><ssdm name="tmp407"/></StgValue>
</operation>

<operation id="1088" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1465  %tmp408 = add i16 %tmp_7_7_2_0_2, %tmp_7_7_2_1

]]></Node>
<StgValue><ssdm name="tmp408"/></StgValue>
</operation>

<operation id="1089" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1467  %tmp410 = add i16 %tmp_7_7_2_1_1, %tmp_7_7_2_1_2

]]></Node>
<StgValue><ssdm name="tmp410"/></StgValue>
</operation>

<operation id="1090" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1468  %tmp412 = add i16 %tmp_7_7_2_2_1, %tmp_7_7_2_2_2

]]></Node>
<StgValue><ssdm name="tmp412"/></StgValue>
</operation>

<operation id="1091" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1469  %tmp411 = add i16 %tmp412, %tmp_7_7_2_2

]]></Node>
<StgValue><ssdm name="tmp411"/></StgValue>
</operation>

<operation id="1092" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1470  %tmp409 = add i16 %tmp411, %tmp410

]]></Node>
<StgValue><ssdm name="tmp409"/></StgValue>
</operation>

<operation id="1093" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1498  %tmp_7_7_4_0_2 = mul i16 %tmp_5_4_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_4_0_2"/></StgValue>
</operation>

<operation id="1094" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1520  %tmp_7_7_5_0_2 = mul i16 %tmp_5_5_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_5_0_2"/></StgValue>
</operation>

<operation id="1095" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="8" op_0_bw="4">
<![CDATA[
:1527  %a_9_load_7 = load i8* %a_9_addr_7, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_7"/></StgValue>
</operation>

<operation id="1096" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="16" op_0_bw="8">
<![CDATA[
:1528  %tmp_7_5_2_2_11 = sext i8 %a_9_load_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_7_5_2_2_11"/></StgValue>
</operation>

<operation id="1097" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1540  %tmp_7_7_6 = mul i16 %tmp_5_4_2_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_6"/></StgValue>
</operation>

<operation id="1098" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1544  %tmp_7_7_6_1_1 = mul i16 %tmp_6_5_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_6_1_1"/></StgValue>
</operation>

<operation id="1099" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1547  %tmp_7_7_6_2_1 = mul i16 %tmp_7_5_2_2_11, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_6_2_1"/></StgValue>
</operation>

<operation id="1100" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="8" op_0_bw="4">
<![CDATA[
:1549  %a_9_load_8 = load i8* %a_9_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_8"/></StgValue>
</operation>

<operation id="1101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="16" op_0_bw="8">
<![CDATA[
:1550  %tmp_7_6_2_2_12 = sext i8 %a_9_load_8 to i16

]]></Node>
<StgValue><ssdm name="tmp_7_6_2_2_12"/></StgValue>
</operation>

<operation id="1102" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1562  %tmp_7_7_7 = mul i16 %tmp_5_5_2_2, %tmp_3_5_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_7"/></StgValue>
</operation>

<operation id="1103" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1566  %tmp_7_7_7_1_1 = mul i16 %tmp_6_6_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_7_1_1"/></StgValue>
</operation>

<operation id="1104" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1569  %tmp_7_7_7_2_1 = mul i16 %tmp_7_6_2_2_12, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_7_2_1"/></StgValue>
</operation>

<operation id="1105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1570  %a_9_addr_9 = getelementptr [10 x i8]* %a_9, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_9_addr_9"/></StgValue>
</operation>

<operation id="1106" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="8" op_0_bw="4">
<![CDATA[
:1571  %a_9_load_9 = load i8* %a_9_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1107" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:144  %tmp14 = add i16 %tmp16, %tmp15

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="1108" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:149  %sum_2_0_2_2_2 = add i16 %tmp17, %tmp14

]]></Node>
<StgValue><ssdm name="sum_2_0_2_2_2"/></StgValue>
</operation>

<operation id="1109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %res_0_addr_2 = getelementptr [8 x i16]* %res_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_0_addr_2"/></StgValue>
</operation>

<operation id="1110" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:151  store i16 %sum_2_0_2_2_2, i16* %res_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1111" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:172  %tmp21 = add i16 %tmp23, %tmp22

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="1112" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:177  %sum_2_0_3_2_2 = add i16 %tmp24, %tmp21

]]></Node>
<StgValue><ssdm name="sum_2_0_3_2_2"/></StgValue>
</operation>

<operation id="1113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %res_0_addr_3 = getelementptr [8 x i16]* %res_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_0_addr_3"/></StgValue>
</operation>

<operation id="1114" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:179  store i16 %sum_2_0_3_2_2, i16* %res_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1115" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:186  %tmp_7_0_4_1 = mul i16 %tmp_0_2_1_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_4_1"/></StgValue>
</operation>

<operation id="1116" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:192  %tmp_7_0_4_2 = mul i16 %tmp_0_2_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_4_2"/></StgValue>
</operation>

<operation id="1117" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:199  %tmp30 = add i16 %tmp_7_0_4_0_2, %tmp_7_0_4_1

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="1118" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:203  %tmp33 = add i16 %tmp34, %tmp_7_0_4_2

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="1119" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:204  %tmp31 = add i16 %tmp33, %tmp32

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="1120" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:214  %tmp_7_0_5_1 = mul i16 %tmp_0_3_1_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_5_1"/></StgValue>
</operation>

<operation id="1121" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:219  %tmp_7_0_5_1_2 = mul i16 %tmp_0_5_1_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_5_1_2"/></StgValue>
</operation>

<operation id="1122" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:220  %tmp_7_0_5_2 = mul i16 %tmp_0_3_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_5_2"/></StgValue>
</operation>

<operation id="1123" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:225  %tmp_7_0_5_2_2 = mul i16 %tmp_0_5_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_5_2_2"/></StgValue>
</operation>

<operation id="1124" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:227  %tmp37 = add i16 %tmp_7_0_5_0_2, %tmp_7_0_5_1

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="1125" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:229  %tmp39 = add i16 %tmp_7_0_5_1_1, %tmp_7_0_5_1_2

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1126" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:230  %tmp41 = add i16 %tmp_7_0_5_2_1, %tmp_7_0_5_2_2

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1127" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:231  %tmp40 = add i16 %tmp41, %tmp_7_0_5_2

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1128" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:232  %tmp38 = add i16 %tmp40, %tmp39

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="1129" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:237  %tmp_7_0_6_0_1 = mul i16 %tmp_0_5_0_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_6_0_1"/></StgValue>
</operation>

<operation id="1130" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="4">
<![CDATA[
:239  %a_0_load_8 = load i8* %a_0_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_8"/></StgValue>
</operation>

<operation id="1131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="8">
<![CDATA[
:240  %tmp_0_6_0_2 = sext i8 %a_0_load_8 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_6_0_2"/></StgValue>
</operation>

<operation id="1132" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:241  %tmp_7_0_6_0_2 = mul i16 %tmp_0_6_0_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_6_0_2"/></StgValue>
</operation>

<operation id="1133" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="4">
<![CDATA[
:245  %a_1_load_8 = load i8* %a_1_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_8"/></StgValue>
</operation>

<operation id="1134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="8">
<![CDATA[
:246  %tmp_0_6_1_2 = sext i8 %a_1_load_8 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_6_1_2"/></StgValue>
</operation>

<operation id="1135" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:247  %tmp_7_0_6_1_2 = mul i16 %tmp_0_6_1_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_6_1_2"/></StgValue>
</operation>

<operation id="1136" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="4">
<![CDATA[
:251  %a_2_load_8 = load i8* %a_2_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_8"/></StgValue>
</operation>

<operation id="1137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="8">
<![CDATA[
:252  %tmp_0_6_2_2 = sext i8 %a_2_load_8 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_6_2_2"/></StgValue>
</operation>

<operation id="1138" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:253  %tmp_7_0_6_2_2 = mul i16 %tmp_0_6_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_6_2_2"/></StgValue>
</operation>

<operation id="1139" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:254  %tmp43 = add i16 %tmp_7_0_6, %tmp_7_0_6_0_1

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="1140" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:257  %tmp46 = add i16 %tmp_7_0_6_1_1, %tmp_7_0_6_1_2

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="1141" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:258  %tmp48 = add i16 %tmp_7_0_6_2_1, %tmp_7_0_6_2_2

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="1142" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:265  %tmp_7_0_7_0_1 = mul i16 %tmp_0_6_0_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_7_0_1"/></StgValue>
</operation>

<operation id="1143" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="4">
<![CDATA[
:267  %a_0_load_9 = load i8* %a_0_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_0_load_9"/></StgValue>
</operation>

<operation id="1144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="8">
<![CDATA[
:268  %tmp_0_7_0_2 = sext i8 %a_0_load_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_7_0_2"/></StgValue>
</operation>

<operation id="1145" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:269  %tmp_7_0_7_0_2 = mul i16 %tmp_0_7_0_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_7_0_2"/></StgValue>
</operation>

<operation id="1146" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:271  %tmp_7_0_7_1_1 = mul i16 %tmp_0_6_1_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_7_1_1"/></StgValue>
</operation>

<operation id="1147" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="4">
<![CDATA[
:273  %a_1_load_9 = load i8* %a_1_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_1_load_9"/></StgValue>
</operation>

<operation id="1148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="8">
<![CDATA[
:274  %tmp_0_7_1_2 = sext i8 %a_1_load_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_7_1_2"/></StgValue>
</operation>

<operation id="1149" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:277  %tmp_7_0_7_2_1 = mul i16 %tmp_0_6_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_7_2_1"/></StgValue>
</operation>

<operation id="1150" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="4">
<![CDATA[
:279  %a_2_load_9 = load i8* %a_2_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_2_load_9"/></StgValue>
</operation>

<operation id="1151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="8">
<![CDATA[
:280  %tmp_0_7_2_2 = sext i8 %a_2_load_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_7_2_2"/></StgValue>
</operation>

<operation id="1152" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:282  %tmp50 = add i16 %tmp_7_0_7, %tmp_7_0_7_0_1

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="1153" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:356  %tmp70 = add i16 %tmp72, %tmp71

]]></Node>
<StgValue><ssdm name="tmp70"/></StgValue>
</operation>

<operation id="1154" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:361  %sum_2_1_2_2_2 = add i16 %tmp73, %tmp70

]]></Node>
<StgValue><ssdm name="sum_2_1_2_2_2"/></StgValue>
</operation>

<operation id="1155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:362  %res_1_addr_2 = getelementptr [8 x i16]* %res_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_1_addr_2"/></StgValue>
</operation>

<operation id="1156" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:363  store i16 %sum_2_1_2_2_2, i16* %res_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1157" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:378  %tmp77 = add i16 %tmp79, %tmp78

]]></Node>
<StgValue><ssdm name="tmp77"/></StgValue>
</operation>

<operation id="1158" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:383  %sum_2_1_3_2_2 = add i16 %tmp80, %tmp77

]]></Node>
<StgValue><ssdm name="sum_2_1_3_2_2"/></StgValue>
</operation>

<operation id="1159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:384  %res_1_addr_3 = getelementptr [8 x i16]* %res_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_1_addr_3"/></StgValue>
</operation>

<operation id="1160" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:385  store i16 %sum_2_1_3_2_2, i16* %res_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1161" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:389  %tmp_7_1_4_1 = mul i16 %tmp_0_2_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_4_1"/></StgValue>
</operation>

<operation id="1162" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:392  %tmp_7_1_4_2 = mul i16 %tmp_1_2_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_4_2"/></StgValue>
</operation>

<operation id="1163" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:399  %tmp86 = add i16 %tmp_7_1_4_0_2, %tmp_7_1_4_1

]]></Node>
<StgValue><ssdm name="tmp86"/></StgValue>
</operation>

<operation id="1164" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:403  %tmp89 = add i16 %tmp90, %tmp_7_1_4_2

]]></Node>
<StgValue><ssdm name="tmp89"/></StgValue>
</operation>

<operation id="1165" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:404  %tmp87 = add i16 %tmp89, %tmp88

]]></Node>
<StgValue><ssdm name="tmp87"/></StgValue>
</operation>

<operation id="1166" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:411  %tmp_7_1_5_1 = mul i16 %tmp_0_3_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_5_1"/></StgValue>
</operation>

<operation id="1167" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:413  %tmp_7_1_5_1_2 = mul i16 %tmp_0_5_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_5_1_2"/></StgValue>
</operation>

<operation id="1168" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:414  %tmp_7_1_5_2 = mul i16 %tmp_1_3_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_5_2"/></StgValue>
</operation>

<operation id="1169" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:419  %tmp_7_1_5_2_2 = mul i16 %tmp_1_5_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_5_2_2"/></StgValue>
</operation>

<operation id="1170" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:421  %tmp93 = add i16 %tmp_7_1_5_0_2, %tmp_7_1_5_1

]]></Node>
<StgValue><ssdm name="tmp93"/></StgValue>
</operation>

<operation id="1171" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:423  %tmp95 = add i16 %tmp_7_1_5_1_1, %tmp_7_1_5_1_2

]]></Node>
<StgValue><ssdm name="tmp95"/></StgValue>
</operation>

<operation id="1172" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:424  %tmp97 = add i16 %tmp_7_1_5_2_1, %tmp_7_1_5_2_2

]]></Node>
<StgValue><ssdm name="tmp97"/></StgValue>
</operation>

<operation id="1173" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:425  %tmp96 = add i16 %tmp97, %tmp_7_1_5_2

]]></Node>
<StgValue><ssdm name="tmp96"/></StgValue>
</operation>

<operation id="1174" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:426  %tmp94 = add i16 %tmp96, %tmp95

]]></Node>
<StgValue><ssdm name="tmp94"/></StgValue>
</operation>

<operation id="1175" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:431  %tmp_7_1_6_0_1 = mul i16 %tmp_0_5_1_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_6_0_1"/></StgValue>
</operation>

<operation id="1176" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:432  %tmp_7_1_6_0_2 = mul i16 %tmp_0_6_1_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_6_0_2"/></StgValue>
</operation>

<operation id="1177" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:435  %tmp_7_1_6_1_2 = mul i16 %tmp_0_6_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_6_1_2"/></StgValue>
</operation>

<operation id="1178" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="4">
<![CDATA[
:439  %a_3_load_8 = load i8* %a_3_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_8"/></StgValue>
</operation>

<operation id="1179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="8">
<![CDATA[
:440  %tmp_1_6_2_2 = sext i8 %a_3_load_8 to i16

]]></Node>
<StgValue><ssdm name="tmp_1_6_2_2"/></StgValue>
</operation>

<operation id="1180" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:441  %tmp_7_1_6_2_2 = mul i16 %tmp_1_6_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_6_2_2"/></StgValue>
</operation>

<operation id="1181" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:442  %tmp99 = add i16 %tmp_7_1_6, %tmp_7_1_6_0_1

]]></Node>
<StgValue><ssdm name="tmp99"/></StgValue>
</operation>

<operation id="1182" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:445  %tmp102 = add i16 %tmp_7_1_6_1_1, %tmp_7_1_6_1_2

]]></Node>
<StgValue><ssdm name="tmp102"/></StgValue>
</operation>

<operation id="1183" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:446  %tmp104 = add i16 %tmp_7_1_6_2_1, %tmp_7_1_6_2_2

]]></Node>
<StgValue><ssdm name="tmp104"/></StgValue>
</operation>

<operation id="1184" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:453  %tmp_7_1_7_0_1 = mul i16 %tmp_0_6_1_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_7_0_1"/></StgValue>
</operation>

<operation id="1185" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:454  %tmp_7_1_7_0_2 = mul i16 %tmp_0_7_1_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_7_0_2"/></StgValue>
</operation>

<operation id="1186" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:456  %tmp_7_1_7_1_1 = mul i16 %tmp_0_6_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_7_1_1"/></StgValue>
</operation>

<operation id="1187" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:459  %tmp_7_1_7_2_1 = mul i16 %tmp_1_6_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_7_2_1"/></StgValue>
</operation>

<operation id="1188" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="8" op_0_bw="4">
<![CDATA[
:461  %a_3_load_9 = load i8* %a_3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_3_load_9"/></StgValue>
</operation>

<operation id="1189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="8">
<![CDATA[
:462  %tmp_1_7_2_2 = sext i8 %a_3_load_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_1_7_2_2"/></StgValue>
</operation>

<operation id="1190" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:464  %tmp106 = add i16 %tmp_7_1_7, %tmp_7_1_7_0_1

]]></Node>
<StgValue><ssdm name="tmp106"/></StgValue>
</operation>

<operation id="1191" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:538  %tmp126 = add i16 %tmp128, %tmp127

]]></Node>
<StgValue><ssdm name="tmp126"/></StgValue>
</operation>

<operation id="1192" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:543  %sum_2_2_2_2_2 = add i16 %tmp129, %tmp126

]]></Node>
<StgValue><ssdm name="sum_2_2_2_2_2"/></StgValue>
</operation>

<operation id="1193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:544  %res_2_addr_2 = getelementptr [8 x i16]* %res_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_2_addr_2"/></StgValue>
</operation>

<operation id="1194" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:545  store i16 %sum_2_2_2_2_2, i16* %res_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1195" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:560  %tmp133 = add i16 %tmp135, %tmp134

]]></Node>
<StgValue><ssdm name="tmp133"/></StgValue>
</operation>

<operation id="1196" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:565  %sum_2_2_3_2_2 = add i16 %tmp136, %tmp133

]]></Node>
<StgValue><ssdm name="sum_2_2_3_2_2"/></StgValue>
</operation>

<operation id="1197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:566  %res_2_addr_3 = getelementptr [8 x i16]* %res_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_2_addr_3"/></StgValue>
</operation>

<operation id="1198" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:567  store i16 %sum_2_2_3_2_2, i16* %res_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1199" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:571  %tmp_7_2_4_1 = mul i16 %tmp_1_2_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_4_1"/></StgValue>
</operation>

<operation id="1200" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:574  %tmp_7_2_4_2 = mul i16 %tmp_2_2_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_4_2"/></StgValue>
</operation>

<operation id="1201" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:581  %tmp142 = add i16 %tmp_7_2_4_0_2, %tmp_7_2_4_1

]]></Node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>

<operation id="1202" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:585  %tmp145 = add i16 %tmp146, %tmp_7_2_4_2

]]></Node>
<StgValue><ssdm name="tmp145"/></StgValue>
</operation>

<operation id="1203" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:586  %tmp143 = add i16 %tmp145, %tmp144

]]></Node>
<StgValue><ssdm name="tmp143"/></StgValue>
</operation>

<operation id="1204" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:593  %tmp_7_2_5_1 = mul i16 %tmp_1_3_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_5_1"/></StgValue>
</operation>

<operation id="1205" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:595  %tmp_7_2_5_1_2 = mul i16 %tmp_1_5_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_5_1_2"/></StgValue>
</operation>

<operation id="1206" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:596  %tmp_7_2_5_2 = mul i16 %tmp_2_3_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_5_2"/></StgValue>
</operation>

<operation id="1207" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:601  %tmp_7_2_5_2_2 = mul i16 %tmp_2_5_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_5_2_2"/></StgValue>
</operation>

<operation id="1208" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:603  %tmp149 = add i16 %tmp_7_2_5_0_2, %tmp_7_2_5_1

]]></Node>
<StgValue><ssdm name="tmp149"/></StgValue>
</operation>

<operation id="1209" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:605  %tmp151 = add i16 %tmp_7_2_5_1_1, %tmp_7_2_5_1_2

]]></Node>
<StgValue><ssdm name="tmp151"/></StgValue>
</operation>

<operation id="1210" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:606  %tmp153 = add i16 %tmp_7_2_5_2_1, %tmp_7_2_5_2_2

]]></Node>
<StgValue><ssdm name="tmp153"/></StgValue>
</operation>

<operation id="1211" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:607  %tmp152 = add i16 %tmp153, %tmp_7_2_5_2

]]></Node>
<StgValue><ssdm name="tmp152"/></StgValue>
</operation>

<operation id="1212" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:608  %tmp150 = add i16 %tmp152, %tmp151

]]></Node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>

<operation id="1213" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:613  %tmp_7_2_6_0_1 = mul i16 %tmp_0_5_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_6_0_1"/></StgValue>
</operation>

<operation id="1214" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:614  %tmp_7_2_6_0_2 = mul i16 %tmp_0_6_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_6_0_2"/></StgValue>
</operation>

<operation id="1215" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:617  %tmp_7_2_6_1_2 = mul i16 %tmp_1_6_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_6_1_2"/></StgValue>
</operation>

<operation id="1216" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="4">
<![CDATA[
:621  %a_4_load_8 = load i8* %a_4_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_8"/></StgValue>
</operation>

<operation id="1217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="8">
<![CDATA[
:622  %tmp_2_6_2_2 = sext i8 %a_4_load_8 to i16

]]></Node>
<StgValue><ssdm name="tmp_2_6_2_2"/></StgValue>
</operation>

<operation id="1218" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:623  %tmp_7_2_6_2_2 = mul i16 %tmp_2_6_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_6_2_2"/></StgValue>
</operation>

<operation id="1219" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:624  %tmp155 = add i16 %tmp_7_2_6, %tmp_7_2_6_0_1

]]></Node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>

<operation id="1220" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:627  %tmp158 = add i16 %tmp_7_2_6_1_1, %tmp_7_2_6_1_2

]]></Node>
<StgValue><ssdm name="tmp158"/></StgValue>
</operation>

<operation id="1221" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:628  %tmp160 = add i16 %tmp_7_2_6_2_1, %tmp_7_2_6_2_2

]]></Node>
<StgValue><ssdm name="tmp160"/></StgValue>
</operation>

<operation id="1222" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:635  %tmp_7_2_7_0_1 = mul i16 %tmp_0_6_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_7_0_1"/></StgValue>
</operation>

<operation id="1223" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:636  %tmp_7_2_7_0_2 = mul i16 %tmp_0_7_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_7_0_2"/></StgValue>
</operation>

<operation id="1224" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:638  %tmp_7_2_7_1_1 = mul i16 %tmp_1_6_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_7_1_1"/></StgValue>
</operation>

<operation id="1225" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:641  %tmp_7_2_7_2_1 = mul i16 %tmp_2_6_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_7_2_1"/></StgValue>
</operation>

<operation id="1226" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="4">
<![CDATA[
:643  %a_4_load_9 = load i8* %a_4_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_4_load_9"/></StgValue>
</operation>

<operation id="1227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="8">
<![CDATA[
:644  %tmp_2_7_2_2 = sext i8 %a_4_load_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_2_7_2_2"/></StgValue>
</operation>

<operation id="1228" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:646  %tmp162 = add i16 %tmp_7_2_7, %tmp_7_2_7_0_1

]]></Node>
<StgValue><ssdm name="tmp162"/></StgValue>
</operation>

<operation id="1229" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:720  %tmp182 = add i16 %tmp184, %tmp183

]]></Node>
<StgValue><ssdm name="tmp182"/></StgValue>
</operation>

<operation id="1230" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:725  %sum_2_3_2_2_2 = add i16 %tmp185, %tmp182

]]></Node>
<StgValue><ssdm name="sum_2_3_2_2_2"/></StgValue>
</operation>

<operation id="1231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:726  %res_3_addr_2 = getelementptr [8 x i16]* %res_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_3_addr_2"/></StgValue>
</operation>

<operation id="1232" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:727  store i16 %sum_2_3_2_2_2, i16* %res_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1233" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:742  %tmp189 = add i16 %tmp191, %tmp190

]]></Node>
<StgValue><ssdm name="tmp189"/></StgValue>
</operation>

<operation id="1234" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:747  %sum_2_3_3_2_2 = add i16 %tmp192, %tmp189

]]></Node>
<StgValue><ssdm name="sum_2_3_3_2_2"/></StgValue>
</operation>

<operation id="1235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:748  %res_3_addr_3 = getelementptr [8 x i16]* %res_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_3_addr_3"/></StgValue>
</operation>

<operation id="1236" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:749  store i16 %sum_2_3_3_2_2, i16* %res_3_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1237" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:753  %tmp_7_3_4_1 = mul i16 %tmp_2_2_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_4_1"/></StgValue>
</operation>

<operation id="1238" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:756  %tmp_7_3_4_2 = mul i16 %tmp_3_2_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_4_2"/></StgValue>
</operation>

<operation id="1239" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:763  %tmp198 = add i16 %tmp_7_3_4_0_2, %tmp_7_3_4_1

]]></Node>
<StgValue><ssdm name="tmp198"/></StgValue>
</operation>

<operation id="1240" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:767  %tmp201 = add i16 %tmp202, %tmp_7_3_4_2

]]></Node>
<StgValue><ssdm name="tmp201"/></StgValue>
</operation>

<operation id="1241" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:768  %tmp199 = add i16 %tmp201, %tmp200

]]></Node>
<StgValue><ssdm name="tmp199"/></StgValue>
</operation>

<operation id="1242" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:775  %tmp_7_3_5_1 = mul i16 %tmp_2_3_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_5_1"/></StgValue>
</operation>

<operation id="1243" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:777  %tmp_7_3_5_1_2 = mul i16 %tmp_2_5_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_5_1_2"/></StgValue>
</operation>

<operation id="1244" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:778  %tmp_7_3_5_2 = mul i16 %tmp_3_3_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_5_2"/></StgValue>
</operation>

<operation id="1245" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:783  %tmp_7_3_5_2_2 = mul i16 %tmp_3_5_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_5_2_2"/></StgValue>
</operation>

<operation id="1246" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:785  %tmp205 = add i16 %tmp_7_3_5_0_2, %tmp_7_3_5_1

]]></Node>
<StgValue><ssdm name="tmp205"/></StgValue>
</operation>

<operation id="1247" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:787  %tmp207 = add i16 %tmp_7_3_5_1_1, %tmp_7_3_5_1_2

]]></Node>
<StgValue><ssdm name="tmp207"/></StgValue>
</operation>

<operation id="1248" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:788  %tmp209 = add i16 %tmp_7_3_5_2_1, %tmp_7_3_5_2_2

]]></Node>
<StgValue><ssdm name="tmp209"/></StgValue>
</operation>

<operation id="1249" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:789  %tmp208 = add i16 %tmp209, %tmp_7_3_5_2

]]></Node>
<StgValue><ssdm name="tmp208"/></StgValue>
</operation>

<operation id="1250" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:790  %tmp206 = add i16 %tmp208, %tmp207

]]></Node>
<StgValue><ssdm name="tmp206"/></StgValue>
</operation>

<operation id="1251" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:795  %tmp_7_3_6_0_1 = mul i16 %tmp_1_5_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_6_0_1"/></StgValue>
</operation>

<operation id="1252" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:796  %tmp_7_3_6_0_2 = mul i16 %tmp_1_6_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_6_0_2"/></StgValue>
</operation>

<operation id="1253" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:799  %tmp_7_3_6_1_2 = mul i16 %tmp_2_6_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_6_1_2"/></StgValue>
</operation>

<operation id="1254" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="4">
<![CDATA[
:803  %a_5_load_8 = load i8* %a_5_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_8"/></StgValue>
</operation>

<operation id="1255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="8">
<![CDATA[
:804  %tmp_3_6_2_2 = sext i8 %a_5_load_8 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_6_2_2"/></StgValue>
</operation>

<operation id="1256" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:805  %tmp_7_3_6_2_2 = mul i16 %tmp_3_6_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_6_2_2"/></StgValue>
</operation>

<operation id="1257" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:806  %tmp211 = add i16 %tmp_7_3_6, %tmp_7_3_6_0_1

]]></Node>
<StgValue><ssdm name="tmp211"/></StgValue>
</operation>

<operation id="1258" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:809  %tmp214 = add i16 %tmp_7_3_6_1_1, %tmp_7_3_6_1_2

]]></Node>
<StgValue><ssdm name="tmp214"/></StgValue>
</operation>

<operation id="1259" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:810  %tmp216 = add i16 %tmp_7_3_6_2_1, %tmp_7_3_6_2_2

]]></Node>
<StgValue><ssdm name="tmp216"/></StgValue>
</operation>

<operation id="1260" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:817  %tmp_7_3_7_0_1 = mul i16 %tmp_1_6_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_7_0_1"/></StgValue>
</operation>

<operation id="1261" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:818  %tmp_7_3_7_0_2 = mul i16 %tmp_1_7_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_7_0_2"/></StgValue>
</operation>

<operation id="1262" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:820  %tmp_7_3_7_1_1 = mul i16 %tmp_2_6_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_7_1_1"/></StgValue>
</operation>

<operation id="1263" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:823  %tmp_7_3_7_2_1 = mul i16 %tmp_3_6_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_7_2_1"/></StgValue>
</operation>

<operation id="1264" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="8" op_0_bw="4">
<![CDATA[
:825  %a_5_load_9 = load i8* %a_5_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_5_load_9"/></StgValue>
</operation>

<operation id="1265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="8">
<![CDATA[
:826  %tmp_3_7_2_2 = sext i8 %a_5_load_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_7_2_2"/></StgValue>
</operation>

<operation id="1266" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:828  %tmp218 = add i16 %tmp_7_3_7, %tmp_7_3_7_0_1

]]></Node>
<StgValue><ssdm name="tmp218"/></StgValue>
</operation>

<operation id="1267" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:902  %tmp238 = add i16 %tmp240, %tmp239

]]></Node>
<StgValue><ssdm name="tmp238"/></StgValue>
</operation>

<operation id="1268" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:907  %sum_2_4_2_2_2 = add i16 %tmp241, %tmp238

]]></Node>
<StgValue><ssdm name="sum_2_4_2_2_2"/></StgValue>
</operation>

<operation id="1269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:908  %res_4_addr_2 = getelementptr [8 x i16]* %res_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_4_addr_2"/></StgValue>
</operation>

<operation id="1270" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:909  store i16 %sum_2_4_2_2_2, i16* %res_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1271" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:924  %tmp245 = add i16 %tmp247, %tmp246

]]></Node>
<StgValue><ssdm name="tmp245"/></StgValue>
</operation>

<operation id="1272" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:929  %sum_2_4_3_2_2 = add i16 %tmp248, %tmp245

]]></Node>
<StgValue><ssdm name="sum_2_4_3_2_2"/></StgValue>
</operation>

<operation id="1273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:930  %res_4_addr_3 = getelementptr [8 x i16]* %res_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_4_addr_3"/></StgValue>
</operation>

<operation id="1274" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:931  store i16 %sum_2_4_3_2_2, i16* %res_4_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1275" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:935  %tmp_7_4_4_1 = mul i16 %tmp_3_2_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_4_1"/></StgValue>
</operation>

<operation id="1276" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:938  %tmp_7_4_4_2 = mul i16 %tmp_4_2_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_4_2"/></StgValue>
</operation>

<operation id="1277" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:945  %tmp254 = add i16 %tmp_7_4_4_0_2, %tmp_7_4_4_1

]]></Node>
<StgValue><ssdm name="tmp254"/></StgValue>
</operation>

<operation id="1278" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:949  %tmp257 = add i16 %tmp258, %tmp_7_4_4_2

]]></Node>
<StgValue><ssdm name="tmp257"/></StgValue>
</operation>

<operation id="1279" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:950  %tmp255 = add i16 %tmp257, %tmp256

]]></Node>
<StgValue><ssdm name="tmp255"/></StgValue>
</operation>

<operation id="1280" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:957  %tmp_7_4_5_1 = mul i16 %tmp_3_3_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_5_1"/></StgValue>
</operation>

<operation id="1281" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:959  %tmp_7_4_5_1_2 = mul i16 %tmp_3_5_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_5_1_2"/></StgValue>
</operation>

<operation id="1282" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:960  %tmp_7_4_5_2 = mul i16 %tmp_4_3_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_5_2"/></StgValue>
</operation>

<operation id="1283" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:965  %tmp_7_4_5_2_2 = mul i16 %tmp_4_5_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_5_2_2"/></StgValue>
</operation>

<operation id="1284" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:967  %tmp261 = add i16 %tmp_7_4_5_0_2, %tmp_7_4_5_1

]]></Node>
<StgValue><ssdm name="tmp261"/></StgValue>
</operation>

<operation id="1285" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:969  %tmp263 = add i16 %tmp_7_4_5_1_1, %tmp_7_4_5_1_2

]]></Node>
<StgValue><ssdm name="tmp263"/></StgValue>
</operation>

<operation id="1286" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:970  %tmp265 = add i16 %tmp_7_4_5_2_1, %tmp_7_4_5_2_2

]]></Node>
<StgValue><ssdm name="tmp265"/></StgValue>
</operation>

<operation id="1287" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:971  %tmp264 = add i16 %tmp265, %tmp_7_4_5_2

]]></Node>
<StgValue><ssdm name="tmp264"/></StgValue>
</operation>

<operation id="1288" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:972  %tmp262 = add i16 %tmp264, %tmp263

]]></Node>
<StgValue><ssdm name="tmp262"/></StgValue>
</operation>

<operation id="1289" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:977  %tmp_7_4_6_0_1 = mul i16 %tmp_2_5_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_6_0_1"/></StgValue>
</operation>

<operation id="1290" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:978  %tmp_7_4_6_0_2 = mul i16 %tmp_2_6_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_6_0_2"/></StgValue>
</operation>

<operation id="1291" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:981  %tmp_7_4_6_1_2 = mul i16 %tmp_3_6_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_6_1_2"/></StgValue>
</operation>

<operation id="1292" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="4">
<![CDATA[
:985  %a_6_load_8 = load i8* %a_6_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_8"/></StgValue>
</operation>

<operation id="1293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="8">
<![CDATA[
:986  %tmp_4_6_2_2 = sext i8 %a_6_load_8 to i16

]]></Node>
<StgValue><ssdm name="tmp_4_6_2_2"/></StgValue>
</operation>

<operation id="1294" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:987  %tmp_7_4_6_2_2 = mul i16 %tmp_4_6_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_6_2_2"/></StgValue>
</operation>

<operation id="1295" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:988  %tmp267 = add i16 %tmp_7_4_6, %tmp_7_4_6_0_1

]]></Node>
<StgValue><ssdm name="tmp267"/></StgValue>
</operation>

<operation id="1296" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:991  %tmp270 = add i16 %tmp_7_4_6_1_1, %tmp_7_4_6_1_2

]]></Node>
<StgValue><ssdm name="tmp270"/></StgValue>
</operation>

<operation id="1297" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:992  %tmp272 = add i16 %tmp_7_4_6_2_1, %tmp_7_4_6_2_2

]]></Node>
<StgValue><ssdm name="tmp272"/></StgValue>
</operation>

<operation id="1298" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:999  %tmp_7_4_7_0_1 = mul i16 %tmp_2_6_2_2, %tmp_3_0_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_7_0_1"/></StgValue>
</operation>

<operation id="1299" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1000  %tmp_7_4_7_0_2 = mul i16 %tmp_2_7_2_2, %tmp_3_0_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_7_0_2"/></StgValue>
</operation>

<operation id="1300" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1002  %tmp_7_4_7_1_1 = mul i16 %tmp_3_6_2_2, %tmp_3_0_0_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_7_1_1"/></StgValue>
</operation>

<operation id="1301" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1005  %tmp_7_4_7_2_1 = mul i16 %tmp_4_6_2_2, %tmp_3_0_0_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_7_2_1"/></StgValue>
</operation>

<operation id="1302" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="4">
<![CDATA[
:1007  %a_6_load_9 = load i8* %a_6_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_6_load_9"/></StgValue>
</operation>

<operation id="1303" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="8">
<![CDATA[
:1008  %tmp_4_7_2_2 = sext i8 %a_6_load_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_4_7_2_2"/></StgValue>
</operation>

<operation id="1304" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1010  %tmp274 = add i16 %tmp_7_4_7, %tmp_7_4_7_0_1

]]></Node>
<StgValue><ssdm name="tmp274"/></StgValue>
</operation>

<operation id="1305" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1102  %tmp294 = add i16 %tmp296, %tmp295

]]></Node>
<StgValue><ssdm name="tmp294"/></StgValue>
</operation>

<operation id="1306" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1107  %sum_2_5_2_2_2 = add i16 %tmp297, %tmp294

]]></Node>
<StgValue><ssdm name="sum_2_5_2_2_2"/></StgValue>
</operation>

<operation id="1307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1108  %res_5_addr_2 = getelementptr [8 x i16]* %res_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_5_addr_2"/></StgValue>
</operation>

<operation id="1308" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1109  store i16 %sum_2_5_2_2_2, i16* %res_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1309" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1124  %tmp301 = add i16 %tmp303, %tmp302

]]></Node>
<StgValue><ssdm name="tmp301"/></StgValue>
</operation>

<operation id="1310" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1129  %sum_2_5_3_2_2 = add i16 %tmp304, %tmp301

]]></Node>
<StgValue><ssdm name="sum_2_5_3_2_2"/></StgValue>
</operation>

<operation id="1311" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1130  %res_5_addr_3 = getelementptr [8 x i16]* %res_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_5_addr_3"/></StgValue>
</operation>

<operation id="1312" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1131  store i16 %sum_2_5_3_2_2, i16* %res_5_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1313" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1135  %tmp_7_5_4_1 = mul i16 %tmp_4_2_2_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_4_1"/></StgValue>
</operation>

<operation id="1314" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1138  %tmp_7_5_4_2 = mul i16 %tmp_5_2_2_2, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_4_2"/></StgValue>
</operation>

<operation id="1315" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1145  %tmp310 = add i16 %tmp_7_5_4_0_2, %tmp_7_5_4_1

]]></Node>
<StgValue><ssdm name="tmp310"/></StgValue>
</operation>

<operation id="1316" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1149  %tmp313 = add i16 %tmp314, %tmp_7_5_4_2

]]></Node>
<StgValue><ssdm name="tmp313"/></StgValue>
</operation>

<operation id="1317" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1150  %tmp311 = add i16 %tmp313, %tmp312

]]></Node>
<StgValue><ssdm name="tmp311"/></StgValue>
</operation>

<operation id="1318" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1157  %tmp_7_5_5_1 = mul i16 %tmp_4_3_2_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_5_1"/></StgValue>
</operation>

<operation id="1319" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1159  %tmp_7_5_5_1_2 = mul i16 %tmp_4_5_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_5_1_2"/></StgValue>
</operation>

<operation id="1320" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1160  %tmp_7_5_5_2 = mul i16 %tmp_5_3_2_2, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_5_2"/></StgValue>
</operation>

<operation id="1321" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1165  %tmp_7_5_5_2_2 = mul i16 %tmp_5_5_2_2, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_5_5_2_2"/></StgValue>
</operation>

<operation id="1322" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1167  %tmp317 = add i16 %tmp_7_5_5_0_2, %tmp_7_5_5_1

]]></Node>
<StgValue><ssdm name="tmp317"/></StgValue>
</operation>

<operation id="1323" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1169  %tmp319 = add i16 %tmp_7_5_5_1_1, %tmp_7_5_5_1_2

]]></Node>
<StgValue><ssdm name="tmp319"/></StgValue>
</operation>

<operation id="1324" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1170  %tmp321 = add i16 %tmp_7_5_5_2_1, %tmp_7_5_5_2_2

]]></Node>
<StgValue><ssdm name="tmp321"/></StgValue>
</operation>

<operation id="1325" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1171  %tmp320 = add i16 %tmp321, %tmp_7_5_5_2

]]></Node>
<StgValue><ssdm name="tmp320"/></StgValue>
</operation>

<operation id="1326" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1172  %tmp318 = add i16 %tmp320, %tmp319

]]></Node>
<StgValue><ssdm name="tmp318"/></StgValue>
</operation>

<operation id="1327" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1177  %tmp_7_5_6_0_1 = mul i16 %tmp_3_5_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_6_0_1"/></StgValue>
</operation>

<operation id="1328" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1178  %tmp_7_5_6_0_2 = mul i16 %tmp_3_6_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_6_0_2"/></StgValue>
</operation>

<operation id="1329" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1181  %tmp_7_5_6_1_2 = mul i16 %tmp_4_6_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_6_1_2"/></StgValue>
</operation>

<operation id="1330" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="4">
<![CDATA[
:1185  %a_7_load_8 = load i8* %a_7_addr_8, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_8"/></StgValue>
</operation>

<operation id="1331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="16" op_0_bw="8">
<![CDATA[
:1186  %tmp_5_6_2_2 = sext i8 %a_7_load_8 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_6_2_2"/></StgValue>
</operation>

<operation id="1332" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1187  %tmp_7_5_6_2_2 = mul i16 %tmp_5_6_2_2, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_5_6_2_2"/></StgValue>
</operation>

<operation id="1333" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1188  %tmp323 = add i16 %tmp_7_5_6, %tmp_7_5_6_0_1

]]></Node>
<StgValue><ssdm name="tmp323"/></StgValue>
</operation>

<operation id="1334" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1191  %tmp326 = add i16 %tmp_7_5_6_1_1, %tmp_7_5_6_1_2

]]></Node>
<StgValue><ssdm name="tmp326"/></StgValue>
</operation>

<operation id="1335" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1192  %tmp328 = add i16 %tmp_7_5_6_2_1, %tmp_7_5_6_2_2

]]></Node>
<StgValue><ssdm name="tmp328"/></StgValue>
</operation>

<operation id="1336" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1199  %tmp_7_5_7_0_1 = mul i16 %tmp_3_6_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_7_0_1"/></StgValue>
</operation>

<operation id="1337" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1200  %tmp_7_5_7_0_2 = mul i16 %tmp_3_7_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_7_0_2"/></StgValue>
</operation>

<operation id="1338" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1202  %tmp_7_5_7_1_1 = mul i16 %tmp_4_6_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_7_1_1"/></StgValue>
</operation>

<operation id="1339" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1205  %tmp_7_5_7_2_1 = mul i16 %tmp_5_6_2_2, %tmp_3_5_2_2_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_7_2_1"/></StgValue>
</operation>

<operation id="1340" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="8" op_0_bw="4">
<![CDATA[
:1207  %a_7_load_9 = load i8* %a_7_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_7_load_9"/></StgValue>
</operation>

<operation id="1341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="16" op_0_bw="8">
<![CDATA[
:1208  %tmp_5_7_2_2 = sext i8 %a_7_load_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_5_7_2_2"/></StgValue>
</operation>

<operation id="1342" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1210  %tmp330 = add i16 %tmp_7_5_7, %tmp_7_5_7_0_1

]]></Node>
<StgValue><ssdm name="tmp330"/></StgValue>
</operation>

<operation id="1343" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="4">
<![CDATA[
:1227  %a_8_load = load i8* %a_8_addr, align 1

]]></Node>
<StgValue><ssdm name="a_8_load"/></StgValue>
</operation>

<operation id="1344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="8">
<![CDATA[
:1228  %tmp_6_0_2 = sext i8 %a_8_load to i16

]]></Node>
<StgValue><ssdm name="tmp_6_0_2"/></StgValue>
</operation>

<operation id="1345" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1229  %tmp_7_6_0_2 = mul i16 %tmp_6_0_2, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_0_2"/></StgValue>
</operation>

<operation id="1346" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1243  %tmp341 = add i16 %tmp342, %tmp_7_6_0_2

]]></Node>
<StgValue><ssdm name="tmp341"/></StgValue>
</operation>

<operation id="1347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1290  %res_6_addr_2 = getelementptr [8 x i16]* %res_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_6_addr_2"/></StgValue>
</operation>

<operation id="1348" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1291  store i16 %sum_2_6_2_2_2, i16* %res_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1349" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1306  %tmp357 = add i16 %tmp359, %tmp358

]]></Node>
<StgValue><ssdm name="tmp357"/></StgValue>
</operation>

<operation id="1350" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1311  %sum_2_6_3_2_2 = add i16 %tmp360, %tmp357

]]></Node>
<StgValue><ssdm name="sum_2_6_3_2_2"/></StgValue>
</operation>

<operation id="1351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1312  %res_6_addr_3 = getelementptr [8 x i16]* %res_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_6_addr_3"/></StgValue>
</operation>

<operation id="1352" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1313  store i16 %sum_2_6_3_2_2, i16* %res_6_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1353" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1317  %tmp_7_6_4_1 = mul i16 %tmp_5_2_2_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_4_1"/></StgValue>
</operation>

<operation id="1354" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1327  %tmp366 = add i16 %tmp_7_6_4_0_2, %tmp_7_6_4_1

]]></Node>
<StgValue><ssdm name="tmp366"/></StgValue>
</operation>

<operation id="1355" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1328  %tmp364 = add i16 %tmp366, %tmp365

]]></Node>
<StgValue><ssdm name="tmp364"/></StgValue>
</operation>

<operation id="1356" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1332  %tmp367 = add i16 %tmp369, %tmp368

]]></Node>
<StgValue><ssdm name="tmp367"/></StgValue>
</operation>

<operation id="1357" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1333  %sum_2_6_4_2_2 = add i16 %tmp367, %tmp364

]]></Node>
<StgValue><ssdm name="sum_2_6_4_2_2"/></StgValue>
</operation>

<operation id="1358" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1339  %tmp_7_6_5_1 = mul i16 %tmp_5_3_2_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_5_1"/></StgValue>
</operation>

<operation id="1359" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1341  %tmp_7_6_5_1_2 = mul i16 %tmp_5_5_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_5_1_2"/></StgValue>
</operation>

<operation id="1360" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1342  %tmp_7_6_5_2 = mul i16 %tmp_6_3_2_2, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_5_2"/></StgValue>
</operation>

<operation id="1361" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1349  %tmp373 = add i16 %tmp_7_6_5_0_2, %tmp_7_6_5_1

]]></Node>
<StgValue><ssdm name="tmp373"/></StgValue>
</operation>

<operation id="1362" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1351  %tmp375 = add i16 %tmp_7_6_5_1_1, %tmp_7_6_5_1_2

]]></Node>
<StgValue><ssdm name="tmp375"/></StgValue>
</operation>

<operation id="1363" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1353  %tmp376 = add i16 %tmp377, %tmp_7_6_5_2

]]></Node>
<StgValue><ssdm name="tmp376"/></StgValue>
</operation>

<operation id="1364" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1354  %tmp374 = add i16 %tmp376, %tmp375

]]></Node>
<StgValue><ssdm name="tmp374"/></StgValue>
</operation>

<operation id="1365" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1359  %tmp_7_6_6_0_1 = mul i16 %tmp_4_5_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_6_0_1"/></StgValue>
</operation>

<operation id="1366" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1360  %tmp_7_6_6_0_2 = mul i16 %tmp_4_6_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_6_0_2"/></StgValue>
</operation>

<operation id="1367" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1363  %tmp_7_6_6_1_2 = mul i16 %tmp_5_6_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_6_1_2"/></StgValue>
</operation>

<operation id="1368" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1364  %tmp_7_6_6_2 = mul i16 %tmp_6_4_2_2, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_6_2"/></StgValue>
</operation>

<operation id="1369" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1369  %tmp_7_6_6_2_2 = mul i16 %tmp_6_6_2_2, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_6_6_2_2"/></StgValue>
</operation>

<operation id="1370" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1370  %tmp379 = add i16 %tmp_7_6_6, %tmp_7_6_6_0_1

]]></Node>
<StgValue><ssdm name="tmp379"/></StgValue>
</operation>

<operation id="1371" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1373  %tmp382 = add i16 %tmp_7_6_6_1_1, %tmp_7_6_6_1_2

]]></Node>
<StgValue><ssdm name="tmp382"/></StgValue>
</operation>

<operation id="1372" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1374  %tmp384 = add i16 %tmp_7_6_6_2_1, %tmp_7_6_6_2_2

]]></Node>
<StgValue><ssdm name="tmp384"/></StgValue>
</operation>

<operation id="1373" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1375  %tmp383 = add i16 %tmp384, %tmp_7_6_6_2

]]></Node>
<StgValue><ssdm name="tmp383"/></StgValue>
</operation>

<operation id="1374" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1381  %tmp_7_6_7_0_1 = mul i16 %tmp_4_6_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_7_0_1"/></StgValue>
</operation>

<operation id="1375" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1382  %tmp_7_6_7_0_2 = mul i16 %tmp_4_7_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_7_0_2"/></StgValue>
</operation>

<operation id="1376" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1384  %tmp_7_6_7_1_1 = mul i16 %tmp_5_6_2_2, %tmp_3_5_1_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_7_1_1"/></StgValue>
</operation>

<operation id="1377" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="8" op_0_bw="4">
<![CDATA[
:1389  %a_8_load_9 = load i8* %a_8_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_8_load_9"/></StgValue>
</operation>

<operation id="1378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="8">
<![CDATA[
:1390  %tmp_6_7_2_2 = sext i8 %a_8_load_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_6_7_2_2"/></StgValue>
</operation>

<operation id="1379" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1391  %tmp_7_6_7_2_2 = mul i16 %tmp_6_7_2_2, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_6_7_2_2"/></StgValue>
</operation>

<operation id="1380" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1392  %tmp386 = add i16 %tmp_7_6_7, %tmp_7_6_7_0_1

]]></Node>
<StgValue><ssdm name="tmp386"/></StgValue>
</operation>

<operation id="1381" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1396  %tmp391 = add i16 %tmp_7_6_7_2_1, %tmp_7_6_7_2_2

]]></Node>
<StgValue><ssdm name="tmp391"/></StgValue>
</operation>

<operation id="1382" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1405  %tmp_7_7_0_1 = mul i16 %tmp_6_0_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_0_1"/></StgValue>
</operation>

<operation id="1383" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="8" op_0_bw="4">
<![CDATA[
:1409  %a_9_load = load i8* %a_9_addr, align 1

]]></Node>
<StgValue><ssdm name="a_9_load"/></StgValue>
</operation>

<operation id="1384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="16" op_0_bw="8">
<![CDATA[
:1410  %tmp_7_0_2_4 = sext i8 %a_9_load to i16

]]></Node>
<StgValue><ssdm name="tmp_7_0_2_4"/></StgValue>
</operation>

<operation id="1385" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1411  %tmp_7_7_0_2 = mul i16 %tmp_7_0_2_4, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_0_2"/></StgValue>
</operation>

<operation id="1386" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1421  %tmp394 = add i16 %tmp_7_7_0_0_2, %tmp_7_7_0_1

]]></Node>
<StgValue><ssdm name="tmp394"/></StgValue>
</operation>

<operation id="1387" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1425  %tmp397 = add i16 %tmp398, %tmp_7_7_0_2

]]></Node>
<StgValue><ssdm name="tmp397"/></StgValue>
</operation>

<operation id="1388" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1444  %tmp399 = add i16 %tmp401, %tmp400

]]></Node>
<StgValue><ssdm name="tmp399"/></StgValue>
</operation>

<operation id="1389" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1449  %sum_2_7_1_2_2 = add i16 %tmp402, %tmp399

]]></Node>
<StgValue><ssdm name="sum_2_7_1_2_2"/></StgValue>
</operation>

<operation id="1390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1450  %res_7_addr_1 = getelementptr [8 x i16]* %res_7, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="res_7_addr_1"/></StgValue>
</operation>

<operation id="1391" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1451  store i16 %sum_2_7_1_2_2, i16* %res_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1392" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1466  %tmp406 = add i16 %tmp408, %tmp407

]]></Node>
<StgValue><ssdm name="tmp406"/></StgValue>
</operation>

<operation id="1393" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1471  %sum_2_7_2_2_2 = add i16 %tmp409, %tmp406

]]></Node>
<StgValue><ssdm name="sum_2_7_2_2_2"/></StgValue>
</operation>

<operation id="1394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1472  %res_7_addr_2 = getelementptr [8 x i16]* %res_7, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="res_7_addr_2"/></StgValue>
</operation>

<operation id="1395" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1473  store i16 %sum_2_7_2_2_2, i16* %res_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1396" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1475  %tmp_7_7_3_0_1 = mul i16 %tmp_5_2_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_3_0_1"/></StgValue>
</operation>

<operation id="1397" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1477  %tmp_7_7_3_1 = mul i16 %tmp_6_1_2_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_3_1"/></StgValue>
</operation>

<operation id="1398" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1479  %tmp_7_7_3_1_2 = mul i16 %tmp_6_3_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_3_1_2"/></StgValue>
</operation>

<operation id="1399" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1480  %tmp_7_7_3_2 = mul i16 %tmp_7_1_2_2_7, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_3_2"/></StgValue>
</operation>

<operation id="1400" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1485  %tmp_7_7_3_2_2 = mul i16 %tmp_7_3_2_2_9, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_7_3_2_2"/></StgValue>
</operation>

<operation id="1401" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1486  %tmp414 = add i16 %tmp_7_7_3, %tmp_7_7_3_0_1

]]></Node>
<StgValue><ssdm name="tmp414"/></StgValue>
</operation>

<operation id="1402" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1487  %tmp415 = add i16 %tmp_7_7_3_0_2, %tmp_7_7_3_1

]]></Node>
<StgValue><ssdm name="tmp415"/></StgValue>
</operation>

<operation id="1403" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1489  %tmp417 = add i16 %tmp_7_7_3_1_1, %tmp_7_7_3_1_2

]]></Node>
<StgValue><ssdm name="tmp417"/></StgValue>
</operation>

<operation id="1404" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1490  %tmp419 = add i16 %tmp_7_7_3_2_1, %tmp_7_7_3_2_2

]]></Node>
<StgValue><ssdm name="tmp419"/></StgValue>
</operation>

<operation id="1405" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1491  %tmp418 = add i16 %tmp419, %tmp_7_7_3_2

]]></Node>
<StgValue><ssdm name="tmp418"/></StgValue>
</operation>

<operation id="1406" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1492  %tmp416 = add i16 %tmp418, %tmp417

]]></Node>
<StgValue><ssdm name="tmp416"/></StgValue>
</operation>

<operation id="1407" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1497  %tmp_7_7_4_0_1 = mul i16 %tmp_5_3_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_4_0_1"/></StgValue>
</operation>

<operation id="1408" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1499  %tmp_7_7_4_1 = mul i16 %tmp_6_2_2_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_4_1"/></StgValue>
</operation>

<operation id="1409" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1501  %tmp_7_7_4_1_2 = mul i16 %tmp_6_4_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_4_1_2"/></StgValue>
</operation>

<operation id="1410" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1502  %tmp_7_7_4_2 = mul i16 %tmp_7_2_2_2_8, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_4_2"/></StgValue>
</operation>

<operation id="1411" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1507  %tmp_7_7_4_2_2 = mul i16 %tmp_7_4_2_2_10, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_7_4_2_2"/></StgValue>
</operation>

<operation id="1412" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1508  %tmp421 = add i16 %tmp_7_7_4, %tmp_7_7_4_0_1

]]></Node>
<StgValue><ssdm name="tmp421"/></StgValue>
</operation>

<operation id="1413" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1509  %tmp422 = add i16 %tmp_7_7_4_0_2, %tmp_7_7_4_1

]]></Node>
<StgValue><ssdm name="tmp422"/></StgValue>
</operation>

<operation id="1414" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1511  %tmp424 = add i16 %tmp_7_7_4_1_1, %tmp_7_7_4_1_2

]]></Node>
<StgValue><ssdm name="tmp424"/></StgValue>
</operation>

<operation id="1415" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1512  %tmp426 = add i16 %tmp_7_7_4_2_1, %tmp_7_7_4_2_2

]]></Node>
<StgValue><ssdm name="tmp426"/></StgValue>
</operation>

<operation id="1416" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1513  %tmp425 = add i16 %tmp426, %tmp_7_7_4_2

]]></Node>
<StgValue><ssdm name="tmp425"/></StgValue>
</operation>

<operation id="1417" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1514  %tmp423 = add i16 %tmp425, %tmp424

]]></Node>
<StgValue><ssdm name="tmp423"/></StgValue>
</operation>

<operation id="1418" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1519  %tmp_7_7_5_0_1 = mul i16 %tmp_5_4_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_5_0_1"/></StgValue>
</operation>

<operation id="1419" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1521  %tmp_7_7_5_1 = mul i16 %tmp_6_3_2_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_5_1"/></StgValue>
</operation>

<operation id="1420" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1530  %tmp428 = add i16 %tmp_7_7_5, %tmp_7_7_5_0_1

]]></Node>
<StgValue><ssdm name="tmp428"/></StgValue>
</operation>

<operation id="1421" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1531  %tmp429 = add i16 %tmp_7_7_5_0_2, %tmp_7_7_5_1

]]></Node>
<StgValue><ssdm name="tmp429"/></StgValue>
</operation>

<operation id="1422" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1542  %tmp_7_7_6_0_2 = mul i16 %tmp_5_6_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_6_0_2"/></StgValue>
</operation>

<operation id="1423" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1564  %tmp_7_7_7_0_2 = mul i16 %tmp_5_7_2_2, %tmp_3_5_1_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_7_0_2"/></StgValue>
</operation>

<operation id="1424" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="8" op_0_bw="4">
<![CDATA[
:1571  %a_9_load_9 = load i8* %a_9_addr_9, align 1

]]></Node>
<StgValue><ssdm name="a_9_load_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1425" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:200  %tmp28 = add i16 %tmp30, %tmp29

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1426" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:205  %sum_2_0_4_2_2 = add i16 %tmp31, %tmp28

]]></Node>
<StgValue><ssdm name="sum_2_0_4_2_2"/></StgValue>
</operation>

<operation id="1427" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206  %res_0_addr_4 = getelementptr [8 x i16]* %res_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_0_addr_4"/></StgValue>
</operation>

<operation id="1428" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:207  store i16 %sum_2_0_4_2_2, i16* %res_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1429" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:228  %tmp35 = add i16 %tmp37, %tmp36

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="1430" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:233  %sum_2_0_5_2_2 = add i16 %tmp38, %tmp35

]]></Node>
<StgValue><ssdm name="sum_2_0_5_2_2"/></StgValue>
</operation>

<operation id="1431" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:234  %res_0_addr_5 = getelementptr [8 x i16]* %res_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_0_addr_5"/></StgValue>
</operation>

<operation id="1432" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:235  store i16 %sum_2_0_5_2_2, i16* %res_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1433" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:242  %tmp_7_0_6_1 = mul i16 %tmp_0_4_1_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_6_1"/></StgValue>
</operation>

<operation id="1434" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:248  %tmp_7_0_6_2 = mul i16 %tmp_0_4_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_6_2"/></StgValue>
</operation>

<operation id="1435" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:255  %tmp44 = add i16 %tmp_7_0_6_0_2, %tmp_7_0_6_1

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1436" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:259  %tmp47 = add i16 %tmp48, %tmp_7_0_6_2

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="1437" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:260  %tmp45 = add i16 %tmp47, %tmp46

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="1438" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:270  %tmp_7_0_7_1 = mul i16 %tmp_0_5_1_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_0_7_1"/></StgValue>
</operation>

<operation id="1439" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:275  %tmp_7_0_7_1_2 = mul i16 %tmp_0_7_1_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_7_1_2"/></StgValue>
</operation>

<operation id="1440" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:276  %tmp_7_0_7_2 = mul i16 %tmp_0_5_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_7_2"/></StgValue>
</operation>

<operation id="1441" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:281  %tmp_7_0_7_2_2 = mul i16 %tmp_0_7_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_0_7_2_2"/></StgValue>
</operation>

<operation id="1442" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:283  %tmp51 = add i16 %tmp_7_0_7_0_2, %tmp_7_0_7_1

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="1443" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:285  %tmp53 = add i16 %tmp_7_0_7_1_1, %tmp_7_0_7_1_2

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="1444" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:286  %tmp55 = add i16 %tmp_7_0_7_2_1, %tmp_7_0_7_2_2

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="1445" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:287  %tmp54 = add i16 %tmp55, %tmp_7_0_7_2

]]></Node>
<StgValue><ssdm name="tmp54"/></StgValue>
</operation>

<operation id="1446" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:288  %tmp52 = add i16 %tmp54, %tmp53

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="1447" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:400  %tmp84 = add i16 %tmp86, %tmp85

]]></Node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="1448" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:405  %sum_2_1_4_2_2 = add i16 %tmp87, %tmp84

]]></Node>
<StgValue><ssdm name="sum_2_1_4_2_2"/></StgValue>
</operation>

<operation id="1449" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:406  %res_1_addr_4 = getelementptr [8 x i16]* %res_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_1_addr_4"/></StgValue>
</operation>

<operation id="1450" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:407  store i16 %sum_2_1_4_2_2, i16* %res_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1451" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:422  %tmp91 = add i16 %tmp93, %tmp92

]]></Node>
<StgValue><ssdm name="tmp91"/></StgValue>
</operation>

<operation id="1452" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:427  %sum_2_1_5_2_2 = add i16 %tmp94, %tmp91

]]></Node>
<StgValue><ssdm name="sum_2_1_5_2_2"/></StgValue>
</operation>

<operation id="1453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:428  %res_1_addr_5 = getelementptr [8 x i16]* %res_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_1_addr_5"/></StgValue>
</operation>

<operation id="1454" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:429  store i16 %sum_2_1_5_2_2, i16* %res_1_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1455" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:433  %tmp_7_1_6_1 = mul i16 %tmp_0_4_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_6_1"/></StgValue>
</operation>

<operation id="1456" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:436  %tmp_7_1_6_2 = mul i16 %tmp_1_4_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_6_2"/></StgValue>
</operation>

<operation id="1457" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:443  %tmp100 = add i16 %tmp_7_1_6_0_2, %tmp_7_1_6_1

]]></Node>
<StgValue><ssdm name="tmp100"/></StgValue>
</operation>

<operation id="1458" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:447  %tmp103 = add i16 %tmp104, %tmp_7_1_6_2

]]></Node>
<StgValue><ssdm name="tmp103"/></StgValue>
</operation>

<operation id="1459" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:448  %tmp101 = add i16 %tmp103, %tmp102

]]></Node>
<StgValue><ssdm name="tmp101"/></StgValue>
</operation>

<operation id="1460" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:455  %tmp_7_1_7_1 = mul i16 %tmp_0_5_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_1_7_1"/></StgValue>
</operation>

<operation id="1461" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:457  %tmp_7_1_7_1_2 = mul i16 %tmp_0_7_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_7_1_2"/></StgValue>
</operation>

<operation id="1462" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:458  %tmp_7_1_7_2 = mul i16 %tmp_1_5_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_7_2"/></StgValue>
</operation>

<operation id="1463" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:463  %tmp_7_1_7_2_2 = mul i16 %tmp_1_7_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_1_7_2_2"/></StgValue>
</operation>

<operation id="1464" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:465  %tmp107 = add i16 %tmp_7_1_7_0_2, %tmp_7_1_7_1

]]></Node>
<StgValue><ssdm name="tmp107"/></StgValue>
</operation>

<operation id="1465" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:467  %tmp109 = add i16 %tmp_7_1_7_1_1, %tmp_7_1_7_1_2

]]></Node>
<StgValue><ssdm name="tmp109"/></StgValue>
</operation>

<operation id="1466" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:468  %tmp111 = add i16 %tmp_7_1_7_2_1, %tmp_7_1_7_2_2

]]></Node>
<StgValue><ssdm name="tmp111"/></StgValue>
</operation>

<operation id="1467" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:469  %tmp110 = add i16 %tmp111, %tmp_7_1_7_2

]]></Node>
<StgValue><ssdm name="tmp110"/></StgValue>
</operation>

<operation id="1468" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:470  %tmp108 = add i16 %tmp110, %tmp109

]]></Node>
<StgValue><ssdm name="tmp108"/></StgValue>
</operation>

<operation id="1469" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:582  %tmp140 = add i16 %tmp142, %tmp141

]]></Node>
<StgValue><ssdm name="tmp140"/></StgValue>
</operation>

<operation id="1470" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:587  %sum_2_2_4_2_2 = add i16 %tmp143, %tmp140

]]></Node>
<StgValue><ssdm name="sum_2_2_4_2_2"/></StgValue>
</operation>

<operation id="1471" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:588  %res_2_addr_4 = getelementptr [8 x i16]* %res_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_2_addr_4"/></StgValue>
</operation>

<operation id="1472" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:589  store i16 %sum_2_2_4_2_2, i16* %res_2_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1473" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:604  %tmp147 = add i16 %tmp149, %tmp148

]]></Node>
<StgValue><ssdm name="tmp147"/></StgValue>
</operation>

<operation id="1474" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:609  %sum_2_2_5_2_2 = add i16 %tmp150, %tmp147

]]></Node>
<StgValue><ssdm name="sum_2_2_5_2_2"/></StgValue>
</operation>

<operation id="1475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:610  %res_2_addr_5 = getelementptr [8 x i16]* %res_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_2_addr_5"/></StgValue>
</operation>

<operation id="1476" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:611  store i16 %sum_2_2_5_2_2, i16* %res_2_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1477" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:615  %tmp_7_2_6_1 = mul i16 %tmp_1_4_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_6_1"/></StgValue>
</operation>

<operation id="1478" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:618  %tmp_7_2_6_2 = mul i16 %tmp_2_4_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_6_2"/></StgValue>
</operation>

<operation id="1479" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:625  %tmp156 = add i16 %tmp_7_2_6_0_2, %tmp_7_2_6_1

]]></Node>
<StgValue><ssdm name="tmp156"/></StgValue>
</operation>

<operation id="1480" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:629  %tmp159 = add i16 %tmp160, %tmp_7_2_6_2

]]></Node>
<StgValue><ssdm name="tmp159"/></StgValue>
</operation>

<operation id="1481" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:630  %tmp157 = add i16 %tmp159, %tmp158

]]></Node>
<StgValue><ssdm name="tmp157"/></StgValue>
</operation>

<operation id="1482" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:637  %tmp_7_2_7_1 = mul i16 %tmp_1_5_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_2_7_1"/></StgValue>
</operation>

<operation id="1483" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:639  %tmp_7_2_7_1_2 = mul i16 %tmp_1_7_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_7_1_2"/></StgValue>
</operation>

<operation id="1484" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:640  %tmp_7_2_7_2 = mul i16 %tmp_2_5_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_7_2"/></StgValue>
</operation>

<operation id="1485" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:645  %tmp_7_2_7_2_2 = mul i16 %tmp_2_7_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_2_7_2_2"/></StgValue>
</operation>

<operation id="1486" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:647  %tmp163 = add i16 %tmp_7_2_7_0_2, %tmp_7_2_7_1

]]></Node>
<StgValue><ssdm name="tmp163"/></StgValue>
</operation>

<operation id="1487" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:649  %tmp165 = add i16 %tmp_7_2_7_1_1, %tmp_7_2_7_1_2

]]></Node>
<StgValue><ssdm name="tmp165"/></StgValue>
</operation>

<operation id="1488" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:650  %tmp167 = add i16 %tmp_7_2_7_2_1, %tmp_7_2_7_2_2

]]></Node>
<StgValue><ssdm name="tmp167"/></StgValue>
</operation>

<operation id="1489" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:651  %tmp166 = add i16 %tmp167, %tmp_7_2_7_2

]]></Node>
<StgValue><ssdm name="tmp166"/></StgValue>
</operation>

<operation id="1490" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:652  %tmp164 = add i16 %tmp166, %tmp165

]]></Node>
<StgValue><ssdm name="tmp164"/></StgValue>
</operation>

<operation id="1491" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:764  %tmp196 = add i16 %tmp198, %tmp197

]]></Node>
<StgValue><ssdm name="tmp196"/></StgValue>
</operation>

<operation id="1492" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:769  %sum_2_3_4_2_2 = add i16 %tmp199, %tmp196

]]></Node>
<StgValue><ssdm name="sum_2_3_4_2_2"/></StgValue>
</operation>

<operation id="1493" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:770  %res_3_addr_4 = getelementptr [8 x i16]* %res_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_3_addr_4"/></StgValue>
</operation>

<operation id="1494" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:771  store i16 %sum_2_3_4_2_2, i16* %res_3_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1495" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:786  %tmp203 = add i16 %tmp205, %tmp204

]]></Node>
<StgValue><ssdm name="tmp203"/></StgValue>
</operation>

<operation id="1496" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:791  %sum_2_3_5_2_2 = add i16 %tmp206, %tmp203

]]></Node>
<StgValue><ssdm name="sum_2_3_5_2_2"/></StgValue>
</operation>

<operation id="1497" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:792  %res_3_addr_5 = getelementptr [8 x i16]* %res_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_3_addr_5"/></StgValue>
</operation>

<operation id="1498" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:793  store i16 %sum_2_3_5_2_2, i16* %res_3_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1499" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:797  %tmp_7_3_6_1 = mul i16 %tmp_2_4_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_6_1"/></StgValue>
</operation>

<operation id="1500" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:800  %tmp_7_3_6_2 = mul i16 %tmp_3_4_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_6_2"/></StgValue>
</operation>

<operation id="1501" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:807  %tmp212 = add i16 %tmp_7_3_6_0_2, %tmp_7_3_6_1

]]></Node>
<StgValue><ssdm name="tmp212"/></StgValue>
</operation>

<operation id="1502" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:811  %tmp215 = add i16 %tmp216, %tmp_7_3_6_2

]]></Node>
<StgValue><ssdm name="tmp215"/></StgValue>
</operation>

<operation id="1503" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:812  %tmp213 = add i16 %tmp215, %tmp214

]]></Node>
<StgValue><ssdm name="tmp213"/></StgValue>
</operation>

<operation id="1504" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:819  %tmp_7_3_7_1 = mul i16 %tmp_2_5_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_3_7_1"/></StgValue>
</operation>

<operation id="1505" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:821  %tmp_7_3_7_1_2 = mul i16 %tmp_2_7_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_7_1_2"/></StgValue>
</operation>

<operation id="1506" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:822  %tmp_7_3_7_2 = mul i16 %tmp_3_5_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_7_2"/></StgValue>
</operation>

<operation id="1507" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:827  %tmp_7_3_7_2_2 = mul i16 %tmp_3_7_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_3_7_2_2"/></StgValue>
</operation>

<operation id="1508" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:829  %tmp219 = add i16 %tmp_7_3_7_0_2, %tmp_7_3_7_1

]]></Node>
<StgValue><ssdm name="tmp219"/></StgValue>
</operation>

<operation id="1509" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:831  %tmp221 = add i16 %tmp_7_3_7_1_1, %tmp_7_3_7_1_2

]]></Node>
<StgValue><ssdm name="tmp221"/></StgValue>
</operation>

<operation id="1510" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:832  %tmp223 = add i16 %tmp_7_3_7_2_1, %tmp_7_3_7_2_2

]]></Node>
<StgValue><ssdm name="tmp223"/></StgValue>
</operation>

<operation id="1511" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:833  %tmp222 = add i16 %tmp223, %tmp_7_3_7_2

]]></Node>
<StgValue><ssdm name="tmp222"/></StgValue>
</operation>

<operation id="1512" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:834  %tmp220 = add i16 %tmp222, %tmp221

]]></Node>
<StgValue><ssdm name="tmp220"/></StgValue>
</operation>

<operation id="1513" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:946  %tmp252 = add i16 %tmp254, %tmp253

]]></Node>
<StgValue><ssdm name="tmp252"/></StgValue>
</operation>

<operation id="1514" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:951  %sum_2_4_4_2_2 = add i16 %tmp255, %tmp252

]]></Node>
<StgValue><ssdm name="sum_2_4_4_2_2"/></StgValue>
</operation>

<operation id="1515" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:952  %res_4_addr_4 = getelementptr [8 x i16]* %res_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_4_addr_4"/></StgValue>
</operation>

<operation id="1516" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:953  store i16 %sum_2_4_4_2_2, i16* %res_4_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1517" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:968  %tmp259 = add i16 %tmp261, %tmp260

]]></Node>
<StgValue><ssdm name="tmp259"/></StgValue>
</operation>

<operation id="1518" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:973  %sum_2_4_5_2_2 = add i16 %tmp262, %tmp259

]]></Node>
<StgValue><ssdm name="sum_2_4_5_2_2"/></StgValue>
</operation>

<operation id="1519" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:974  %res_4_addr_5 = getelementptr [8 x i16]* %res_4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_4_addr_5"/></StgValue>
</operation>

<operation id="1520" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:975  store i16 %sum_2_4_5_2_2, i16* %res_4_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1521" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:979  %tmp_7_4_6_1 = mul i16 %tmp_3_4_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_6_1"/></StgValue>
</operation>

<operation id="1522" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:982  %tmp_7_4_6_2 = mul i16 %tmp_4_4_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_6_2"/></StgValue>
</operation>

<operation id="1523" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:989  %tmp268 = add i16 %tmp_7_4_6_0_2, %tmp_7_4_6_1

]]></Node>
<StgValue><ssdm name="tmp268"/></StgValue>
</operation>

<operation id="1524" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:993  %tmp271 = add i16 %tmp272, %tmp_7_4_6_2

]]></Node>
<StgValue><ssdm name="tmp271"/></StgValue>
</operation>

<operation id="1525" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:994  %tmp269 = add i16 %tmp271, %tmp270

]]></Node>
<StgValue><ssdm name="tmp269"/></StgValue>
</operation>

<operation id="1526" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1001  %tmp_7_4_7_1 = mul i16 %tmp_3_5_2_2, %tmp_3_0_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_4_7_1"/></StgValue>
</operation>

<operation id="1527" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1003  %tmp_7_4_7_1_2 = mul i16 %tmp_3_7_2_2, %tmp_3_0_0_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_7_1_2"/></StgValue>
</operation>

<operation id="1528" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1004  %tmp_7_4_7_2 = mul i16 %tmp_4_5_2_2, %tmp_3_0_0_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_7_2"/></StgValue>
</operation>

<operation id="1529" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1009  %tmp_7_4_7_2_2 = mul i16 %tmp_4_7_2_2, %tmp_3_0_0_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_4_7_2_2"/></StgValue>
</operation>

<operation id="1530" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1011  %tmp275 = add i16 %tmp_7_4_7_0_2, %tmp_7_4_7_1

]]></Node>
<StgValue><ssdm name="tmp275"/></StgValue>
</operation>

<operation id="1531" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1013  %tmp277 = add i16 %tmp_7_4_7_1_1, %tmp_7_4_7_1_2

]]></Node>
<StgValue><ssdm name="tmp277"/></StgValue>
</operation>

<operation id="1532" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1014  %tmp279 = add i16 %tmp_7_4_7_2_1, %tmp_7_4_7_2_2

]]></Node>
<StgValue><ssdm name="tmp279"/></StgValue>
</operation>

<operation id="1533" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1015  %tmp278 = add i16 %tmp279, %tmp_7_4_7_2

]]></Node>
<StgValue><ssdm name="tmp278"/></StgValue>
</operation>

<operation id="1534" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1016  %tmp276 = add i16 %tmp278, %tmp277

]]></Node>
<StgValue><ssdm name="tmp276"/></StgValue>
</operation>

<operation id="1535" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1146  %tmp308 = add i16 %tmp310, %tmp309

]]></Node>
<StgValue><ssdm name="tmp308"/></StgValue>
</operation>

<operation id="1536" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1151  %sum_2_5_4_2_2 = add i16 %tmp311, %tmp308

]]></Node>
<StgValue><ssdm name="sum_2_5_4_2_2"/></StgValue>
</operation>

<operation id="1537" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1152  %res_5_addr_4 = getelementptr [8 x i16]* %res_5, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_5_addr_4"/></StgValue>
</operation>

<operation id="1538" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1153  store i16 %sum_2_5_4_2_2, i16* %res_5_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1539" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1168  %tmp315 = add i16 %tmp317, %tmp316

]]></Node>
<StgValue><ssdm name="tmp315"/></StgValue>
</operation>

<operation id="1540" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1173  %sum_2_5_5_2_2 = add i16 %tmp318, %tmp315

]]></Node>
<StgValue><ssdm name="sum_2_5_5_2_2"/></StgValue>
</operation>

<operation id="1541" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1174  %res_5_addr_5 = getelementptr [8 x i16]* %res_5, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_5_addr_5"/></StgValue>
</operation>

<operation id="1542" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1175  store i16 %sum_2_5_5_2_2, i16* %res_5_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1543" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1179  %tmp_7_5_6_1 = mul i16 %tmp_4_4_2_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_6_1"/></StgValue>
</operation>

<operation id="1544" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1182  %tmp_7_5_6_2 = mul i16 %tmp_5_4_2_2, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_6_2"/></StgValue>
</operation>

<operation id="1545" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1189  %tmp324 = add i16 %tmp_7_5_6_0_2, %tmp_7_5_6_1

]]></Node>
<StgValue><ssdm name="tmp324"/></StgValue>
</operation>

<operation id="1546" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1193  %tmp327 = add i16 %tmp328, %tmp_7_5_6_2

]]></Node>
<StgValue><ssdm name="tmp327"/></StgValue>
</operation>

<operation id="1547" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1194  %tmp325 = add i16 %tmp327, %tmp326

]]></Node>
<StgValue><ssdm name="tmp325"/></StgValue>
</operation>

<operation id="1548" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1201  %tmp_7_5_7_1 = mul i16 %tmp_4_5_2_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_5_7_1"/></StgValue>
</operation>

<operation id="1549" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1203  %tmp_7_5_7_1_2 = mul i16 %tmp_4_7_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_7_1_2"/></StgValue>
</operation>

<operation id="1550" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1204  %tmp_7_5_7_2 = mul i16 %tmp_5_5_2_2, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_5_7_2"/></StgValue>
</operation>

<operation id="1551" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1209  %tmp_7_5_7_2_2 = mul i16 %tmp_5_7_2_2, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_5_7_2_2"/></StgValue>
</operation>

<operation id="1552" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1211  %tmp331 = add i16 %tmp_7_5_7_0_2, %tmp_7_5_7_1

]]></Node>
<StgValue><ssdm name="tmp331"/></StgValue>
</operation>

<operation id="1553" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1213  %tmp333 = add i16 %tmp_7_5_7_1_1, %tmp_7_5_7_1_2

]]></Node>
<StgValue><ssdm name="tmp333"/></StgValue>
</operation>

<operation id="1554" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1214  %tmp335 = add i16 %tmp_7_5_7_2_1, %tmp_7_5_7_2_2

]]></Node>
<StgValue><ssdm name="tmp335"/></StgValue>
</operation>

<operation id="1555" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1215  %tmp334 = add i16 %tmp335, %tmp_7_5_7_2

]]></Node>
<StgValue><ssdm name="tmp334"/></StgValue>
</operation>

<operation id="1556" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1216  %tmp332 = add i16 %tmp334, %tmp333

]]></Node>
<StgValue><ssdm name="tmp332"/></StgValue>
</operation>

<operation id="1557" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1240  %tmp336 = add i16 %tmp338, %tmp337

]]></Node>
<StgValue><ssdm name="tmp336"/></StgValue>
</operation>

<operation id="1558" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1244  %tmp339 = add i16 %tmp341, %tmp340

]]></Node>
<StgValue><ssdm name="tmp339"/></StgValue>
</operation>

<operation id="1559" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1245  %sum_2_6_0_2_2 = add i16 %tmp339, %tmp336

]]></Node>
<StgValue><ssdm name="sum_2_6_0_2_2"/></StgValue>
</operation>

<operation id="1560" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1246  %res_6_addr = getelementptr [8 x i16]* %res_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_6_addr"/></StgValue>
</operation>

<operation id="1561" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1247  store i16 %sum_2_6_0_2_2, i16* %res_6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1562" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1334  %res_6_addr_4 = getelementptr [8 x i16]* %res_6, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_6_addr_4"/></StgValue>
</operation>

<operation id="1563" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1335  store i16 %sum_2_6_4_2_2, i16* %res_6_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1564" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1350  %tmp371 = add i16 %tmp373, %tmp372

]]></Node>
<StgValue><ssdm name="tmp371"/></StgValue>
</operation>

<operation id="1565" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1355  %sum_2_6_5_2_2 = add i16 %tmp374, %tmp371

]]></Node>
<StgValue><ssdm name="sum_2_6_5_2_2"/></StgValue>
</operation>

<operation id="1566" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1361  %tmp_7_6_6_1 = mul i16 %tmp_5_4_2_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_6_1"/></StgValue>
</operation>

<operation id="1567" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1371  %tmp380 = add i16 %tmp_7_6_6_0_2, %tmp_7_6_6_1

]]></Node>
<StgValue><ssdm name="tmp380"/></StgValue>
</operation>

<operation id="1568" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1372  %tmp378 = add i16 %tmp380, %tmp379

]]></Node>
<StgValue><ssdm name="tmp378"/></StgValue>
</operation>

<operation id="1569" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1376  %tmp381 = add i16 %tmp383, %tmp382

]]></Node>
<StgValue><ssdm name="tmp381"/></StgValue>
</operation>

<operation id="1570" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1377  %sum_2_6_6_2_2 = add i16 %tmp381, %tmp378

]]></Node>
<StgValue><ssdm name="sum_2_6_6_2_2"/></StgValue>
</operation>

<operation id="1571" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1383  %tmp_7_6_7_1 = mul i16 %tmp_5_5_2_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_6_7_1"/></StgValue>
</operation>

<operation id="1572" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1385  %tmp_7_6_7_1_2 = mul i16 %tmp_5_7_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_7_1_2"/></StgValue>
</operation>

<operation id="1573" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1386  %tmp_7_6_7_2 = mul i16 %tmp_6_5_2_2, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_6_7_2"/></StgValue>
</operation>

<operation id="1574" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1393  %tmp387 = add i16 %tmp_7_6_7_0_2, %tmp_7_6_7_1

]]></Node>
<StgValue><ssdm name="tmp387"/></StgValue>
</operation>

<operation id="1575" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1395  %tmp389 = add i16 %tmp_7_6_7_1_1, %tmp_7_6_7_1_2

]]></Node>
<StgValue><ssdm name="tmp389"/></StgValue>
</operation>

<operation id="1576" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1397  %tmp390 = add i16 %tmp391, %tmp_7_6_7_2

]]></Node>
<StgValue><ssdm name="tmp390"/></StgValue>
</operation>

<operation id="1577" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1398  %tmp388 = add i16 %tmp390, %tmp389

]]></Node>
<StgValue><ssdm name="tmp388"/></StgValue>
</operation>

<operation id="1578" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1422  %tmp392 = add i16 %tmp394, %tmp393

]]></Node>
<StgValue><ssdm name="tmp392"/></StgValue>
</operation>

<operation id="1579" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1426  %tmp395 = add i16 %tmp397, %tmp396

]]></Node>
<StgValue><ssdm name="tmp395"/></StgValue>
</operation>

<operation id="1580" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1427  %sum_2_7_0_2_2 = add i16 %tmp395, %tmp392

]]></Node>
<StgValue><ssdm name="sum_2_7_0_2_2"/></StgValue>
</operation>

<operation id="1581" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1428  %res_7_addr = getelementptr [8 x i16]* %res_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="res_7_addr"/></StgValue>
</operation>

<operation id="1582" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1429  store i16 %sum_2_7_0_2_2, i16* %res_7_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1583" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1488  %tmp413 = add i16 %tmp415, %tmp414

]]></Node>
<StgValue><ssdm name="tmp413"/></StgValue>
</operation>

<operation id="1584" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1493  %sum_2_7_3_2_2 = add i16 %tmp416, %tmp413

]]></Node>
<StgValue><ssdm name="sum_2_7_3_2_2"/></StgValue>
</operation>

<operation id="1585" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1494  %res_7_addr_3 = getelementptr [8 x i16]* %res_7, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="res_7_addr_3"/></StgValue>
</operation>

<operation id="1586" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1495  store i16 %sum_2_7_3_2_2, i16* %res_7_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1587" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1510  %tmp420 = add i16 %tmp422, %tmp421

]]></Node>
<StgValue><ssdm name="tmp420"/></StgValue>
</operation>

<operation id="1588" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1515  %sum_2_7_4_2_2 = add i16 %tmp423, %tmp420

]]></Node>
<StgValue><ssdm name="sum_2_7_4_2_2"/></StgValue>
</operation>

<operation id="1589" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1523  %tmp_7_7_5_1_2 = mul i16 %tmp_6_5_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_5_1_2"/></StgValue>
</operation>

<operation id="1590" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1524  %tmp_7_7_5_2 = mul i16 %tmp_7_3_2_2_9, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_5_2"/></StgValue>
</operation>

<operation id="1591" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1529  %tmp_7_7_5_2_2 = mul i16 %tmp_7_5_2_2_11, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_7_5_2_2"/></StgValue>
</operation>

<operation id="1592" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1533  %tmp431 = add i16 %tmp_7_7_5_1_1, %tmp_7_7_5_1_2

]]></Node>
<StgValue><ssdm name="tmp431"/></StgValue>
</operation>

<operation id="1593" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1534  %tmp433 = add i16 %tmp_7_7_5_2_1, %tmp_7_7_5_2_2

]]></Node>
<StgValue><ssdm name="tmp433"/></StgValue>
</operation>

<operation id="1594" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1535  %tmp432 = add i16 %tmp433, %tmp_7_7_5_2

]]></Node>
<StgValue><ssdm name="tmp432"/></StgValue>
</operation>

<operation id="1595" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1536  %tmp430 = add i16 %tmp432, %tmp431

]]></Node>
<StgValue><ssdm name="tmp430"/></StgValue>
</operation>

<operation id="1596" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1541  %tmp_7_7_6_0_1 = mul i16 %tmp_5_5_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_6_0_1"/></StgValue>
</operation>

<operation id="1597" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1543  %tmp_7_7_6_1 = mul i16 %tmp_6_4_2_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_6_1"/></StgValue>
</operation>

<operation id="1598" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1545  %tmp_7_7_6_1_2 = mul i16 %tmp_6_6_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_6_1_2"/></StgValue>
</operation>

<operation id="1599" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1546  %tmp_7_7_6_2 = mul i16 %tmp_7_4_2_2_10, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_6_2"/></StgValue>
</operation>

<operation id="1600" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1551  %tmp_7_7_6_2_2 = mul i16 %tmp_7_6_2_2_12, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_7_6_2_2"/></StgValue>
</operation>

<operation id="1601" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1552  %tmp435 = add i16 %tmp_7_7_6, %tmp_7_7_6_0_1

]]></Node>
<StgValue><ssdm name="tmp435"/></StgValue>
</operation>

<operation id="1602" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1553  %tmp436 = add i16 %tmp_7_7_6_0_2, %tmp_7_7_6_1

]]></Node>
<StgValue><ssdm name="tmp436"/></StgValue>
</operation>

<operation id="1603" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1555  %tmp438 = add i16 %tmp_7_7_6_1_1, %tmp_7_7_6_1_2

]]></Node>
<StgValue><ssdm name="tmp438"/></StgValue>
</operation>

<operation id="1604" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1556  %tmp440 = add i16 %tmp_7_7_6_2_1, %tmp_7_7_6_2_2

]]></Node>
<StgValue><ssdm name="tmp440"/></StgValue>
</operation>

<operation id="1605" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1557  %tmp439 = add i16 %tmp440, %tmp_7_7_6_2

]]></Node>
<StgValue><ssdm name="tmp439"/></StgValue>
</operation>

<operation id="1606" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1558  %tmp437 = add i16 %tmp439, %tmp438

]]></Node>
<StgValue><ssdm name="tmp437"/></StgValue>
</operation>

<operation id="1607" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1563  %tmp_7_7_7_0_1 = mul i16 %tmp_5_6_2_2, %tmp_3_5_1_0_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_7_0_1"/></StgValue>
</operation>

<operation id="1608" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1565  %tmp_7_7_7_1 = mul i16 %tmp_6_5_2_2, %tmp_3_5_1_1

]]></Node>
<StgValue><ssdm name="tmp_7_7_7_1"/></StgValue>
</operation>

<operation id="1609" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1567  %tmp_7_7_7_1_2 = mul i16 %tmp_6_7_2_2, %tmp_3_5_1_1_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_7_1_2"/></StgValue>
</operation>

<operation id="1610" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1568  %tmp_7_7_7_2 = mul i16 %tmp_7_5_2_2_11, %tmp_3_5_2_2_2

]]></Node>
<StgValue><ssdm name="tmp_7_7_7_2"/></StgValue>
</operation>

<operation id="1611" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="16" op_0_bw="8">
<![CDATA[
:1572  %tmp_7_7_2_2_13 = sext i8 %a_9_load_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_7_7_2_2_13"/></StgValue>
</operation>

<operation id="1612" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1573  %tmp_7_7_7_2_2 = mul i16 %tmp_7_7_2_2_13, %tmp_3_5_2_2_2_3

]]></Node>
<StgValue><ssdm name="tmp_7_7_7_2_2"/></StgValue>
</operation>

<operation id="1613" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1574  %tmp442 = add i16 %tmp_7_7_7, %tmp_7_7_7_0_1

]]></Node>
<StgValue><ssdm name="tmp442"/></StgValue>
</operation>

<operation id="1614" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1575  %tmp443 = add i16 %tmp_7_7_7_0_2, %tmp_7_7_7_1

]]></Node>
<StgValue><ssdm name="tmp443"/></StgValue>
</operation>

<operation id="1615" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1577  %tmp445 = add i16 %tmp_7_7_7_1_1, %tmp_7_7_7_1_2

]]></Node>
<StgValue><ssdm name="tmp445"/></StgValue>
</operation>

<operation id="1616" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1578  %tmp447 = add i16 %tmp_7_7_7_2_1, %tmp_7_7_7_2_2

]]></Node>
<StgValue><ssdm name="tmp447"/></StgValue>
</operation>

<operation id="1617" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1579  %tmp446 = add i16 %tmp447, %tmp_7_7_7_2

]]></Node>
<StgValue><ssdm name="tmp446"/></StgValue>
</operation>

<operation id="1618" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1580  %tmp444 = add i16 %tmp446, %tmp445

]]></Node>
<StgValue><ssdm name="tmp444"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1619" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:256  %tmp42 = add i16 %tmp44, %tmp43

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="1620" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:261  %sum_2_0_6_2_2 = add i16 %tmp45, %tmp42

]]></Node>
<StgValue><ssdm name="sum_2_0_6_2_2"/></StgValue>
</operation>

<operation id="1621" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:262  %res_0_addr_6 = getelementptr [8 x i16]* %res_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="res_0_addr_6"/></StgValue>
</operation>

<operation id="1622" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:263  store i16 %sum_2_0_6_2_2, i16* %res_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1623" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:284  %tmp49 = add i16 %tmp51, %tmp50

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1624" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:289  %sum_2_0_7_2_2 = add i16 %tmp52, %tmp49

]]></Node>
<StgValue><ssdm name="sum_2_0_7_2_2"/></StgValue>
</operation>

<operation id="1625" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:290  %res_0_addr_7 = getelementptr [8 x i16]* %res_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="res_0_addr_7"/></StgValue>
</operation>

<operation id="1626" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:291  store i16 %sum_2_0_7_2_2, i16* %res_0_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1627" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:444  %tmp98 = add i16 %tmp100, %tmp99

]]></Node>
<StgValue><ssdm name="tmp98"/></StgValue>
</operation>

<operation id="1628" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:449  %sum_2_1_6_2_2 = add i16 %tmp101, %tmp98

]]></Node>
<StgValue><ssdm name="sum_2_1_6_2_2"/></StgValue>
</operation>

<operation id="1629" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:450  %res_1_addr_6 = getelementptr [8 x i16]* %res_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="res_1_addr_6"/></StgValue>
</operation>

<operation id="1630" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:451  store i16 %sum_2_1_6_2_2, i16* %res_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1631" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:466  %tmp105 = add i16 %tmp107, %tmp106

]]></Node>
<StgValue><ssdm name="tmp105"/></StgValue>
</operation>

<operation id="1632" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:471  %sum_2_1_7_2_2 = add i16 %tmp108, %tmp105

]]></Node>
<StgValue><ssdm name="sum_2_1_7_2_2"/></StgValue>
</operation>

<operation id="1633" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:472  %res_1_addr_7 = getelementptr [8 x i16]* %res_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="res_1_addr_7"/></StgValue>
</operation>

<operation id="1634" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:473  store i16 %sum_2_1_7_2_2, i16* %res_1_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1635" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:626  %tmp154 = add i16 %tmp156, %tmp155

]]></Node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="1636" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:631  %sum_2_2_6_2_2 = add i16 %tmp157, %tmp154

]]></Node>
<StgValue><ssdm name="sum_2_2_6_2_2"/></StgValue>
</operation>

<operation id="1637" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:632  %res_2_addr_6 = getelementptr [8 x i16]* %res_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="res_2_addr_6"/></StgValue>
</operation>

<operation id="1638" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:633  store i16 %sum_2_2_6_2_2, i16* %res_2_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1639" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:648  %tmp161 = add i16 %tmp163, %tmp162

]]></Node>
<StgValue><ssdm name="tmp161"/></StgValue>
</operation>

<operation id="1640" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:653  %sum_2_2_7_2_2 = add i16 %tmp164, %tmp161

]]></Node>
<StgValue><ssdm name="sum_2_2_7_2_2"/></StgValue>
</operation>

<operation id="1641" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:654  %res_2_addr_7 = getelementptr [8 x i16]* %res_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="res_2_addr_7"/></StgValue>
</operation>

<operation id="1642" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:655  store i16 %sum_2_2_7_2_2, i16* %res_2_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1643" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:808  %tmp210 = add i16 %tmp212, %tmp211

]]></Node>
<StgValue><ssdm name="tmp210"/></StgValue>
</operation>

<operation id="1644" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:813  %sum_2_3_6_2_2 = add i16 %tmp213, %tmp210

]]></Node>
<StgValue><ssdm name="sum_2_3_6_2_2"/></StgValue>
</operation>

<operation id="1645" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:814  %res_3_addr_6 = getelementptr [8 x i16]* %res_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="res_3_addr_6"/></StgValue>
</operation>

<operation id="1646" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:815  store i16 %sum_2_3_6_2_2, i16* %res_3_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1647" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:830  %tmp217 = add i16 %tmp219, %tmp218

]]></Node>
<StgValue><ssdm name="tmp217"/></StgValue>
</operation>

<operation id="1648" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:835  %sum_2_3_7_2_2 = add i16 %tmp220, %tmp217

]]></Node>
<StgValue><ssdm name="sum_2_3_7_2_2"/></StgValue>
</operation>

<operation id="1649" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:836  %res_3_addr_7 = getelementptr [8 x i16]* %res_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="res_3_addr_7"/></StgValue>
</operation>

<operation id="1650" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:837  store i16 %sum_2_3_7_2_2, i16* %res_3_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1651" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:990  %tmp266 = add i16 %tmp268, %tmp267

]]></Node>
<StgValue><ssdm name="tmp266"/></StgValue>
</operation>

<operation id="1652" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:995  %sum_2_4_6_2_2 = add i16 %tmp269, %tmp266

]]></Node>
<StgValue><ssdm name="sum_2_4_6_2_2"/></StgValue>
</operation>

<operation id="1653" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:996  %res_4_addr_6 = getelementptr [8 x i16]* %res_4, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="res_4_addr_6"/></StgValue>
</operation>

<operation id="1654" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:997  store i16 %sum_2_4_6_2_2, i16* %res_4_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1655" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1012  %tmp273 = add i16 %tmp275, %tmp274

]]></Node>
<StgValue><ssdm name="tmp273"/></StgValue>
</operation>

<operation id="1656" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1017  %sum_2_4_7_2_2 = add i16 %tmp276, %tmp273

]]></Node>
<StgValue><ssdm name="sum_2_4_7_2_2"/></StgValue>
</operation>

<operation id="1657" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1018  %res_4_addr_7 = getelementptr [8 x i16]* %res_4, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="res_4_addr_7"/></StgValue>
</operation>

<operation id="1658" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1019  store i16 %sum_2_4_7_2_2, i16* %res_4_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1659" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1190  %tmp322 = add i16 %tmp324, %tmp323

]]></Node>
<StgValue><ssdm name="tmp322"/></StgValue>
</operation>

<operation id="1660" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1195  %sum_2_5_6_2_2 = add i16 %tmp325, %tmp322

]]></Node>
<StgValue><ssdm name="sum_2_5_6_2_2"/></StgValue>
</operation>

<operation id="1661" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1196  %res_5_addr_6 = getelementptr [8 x i16]* %res_5, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="res_5_addr_6"/></StgValue>
</operation>

<operation id="1662" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1197  store i16 %sum_2_5_6_2_2, i16* %res_5_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1663" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1212  %tmp329 = add i16 %tmp331, %tmp330

]]></Node>
<StgValue><ssdm name="tmp329"/></StgValue>
</operation>

<operation id="1664" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1217  %sum_2_5_7_2_2 = add i16 %tmp332, %tmp329

]]></Node>
<StgValue><ssdm name="sum_2_5_7_2_2"/></StgValue>
</operation>

<operation id="1665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1218  %res_5_addr_7 = getelementptr [8 x i16]* %res_5, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="res_5_addr_7"/></StgValue>
</operation>

<operation id="1666" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1219  store i16 %sum_2_5_7_2_2, i16* %res_5_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1667" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1356  %res_6_addr_5 = getelementptr [8 x i16]* %res_6, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_6_addr_5"/></StgValue>
</operation>

<operation id="1668" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1357  store i16 %sum_2_6_5_2_2, i16* %res_6_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1669" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1378  %res_6_addr_6 = getelementptr [8 x i16]* %res_6, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="res_6_addr_6"/></StgValue>
</operation>

<operation id="1670" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1379  store i16 %sum_2_6_6_2_2, i16* %res_6_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1671" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1394  %tmp385 = add i16 %tmp387, %tmp386

]]></Node>
<StgValue><ssdm name="tmp385"/></StgValue>
</operation>

<operation id="1672" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1399  %sum_2_6_7_2_2 = add i16 %tmp388, %tmp385

]]></Node>
<StgValue><ssdm name="sum_2_6_7_2_2"/></StgValue>
</operation>

<operation id="1673" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1516  %res_7_addr_4 = getelementptr [8 x i16]* %res_7, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="res_7_addr_4"/></StgValue>
</operation>

<operation id="1674" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1517  store i16 %sum_2_7_4_2_2, i16* %res_7_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1675" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1532  %tmp427 = add i16 %tmp429, %tmp428

]]></Node>
<StgValue><ssdm name="tmp427"/></StgValue>
</operation>

<operation id="1676" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1537  %sum_2_7_5_2_2 = add i16 %tmp430, %tmp427

]]></Node>
<StgValue><ssdm name="sum_2_7_5_2_2"/></StgValue>
</operation>

<operation id="1677" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1538  %res_7_addr_5 = getelementptr [8 x i16]* %res_7, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="res_7_addr_5"/></StgValue>
</operation>

<operation id="1678" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1539  store i16 %sum_2_7_5_2_2, i16* %res_7_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1679" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1554  %tmp434 = add i16 %tmp436, %tmp435

]]></Node>
<StgValue><ssdm name="tmp434"/></StgValue>
</operation>

<operation id="1680" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1559  %sum_2_7_6_2_2 = add i16 %tmp437, %tmp434

]]></Node>
<StgValue><ssdm name="sum_2_7_6_2_2"/></StgValue>
</operation>

<operation id="1681" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1576  %tmp441 = add i16 %tmp443, %tmp442

]]></Node>
<StgValue><ssdm name="tmp441"/></StgValue>
</operation>

<operation id="1682" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1581  %sum_2_7_7_2_2 = add i16 %tmp444, %tmp441

]]></Node>
<StgValue><ssdm name="sum_2_7_7_2_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1683" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_7), !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1684" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_6), !map !14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1685" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_5), !map !20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1686" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_4), !map !26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1687" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_3), !map !32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1688" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_2), !map !38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1689" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_1), !map !44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1690" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap([8 x i16]* %res_0), !map !50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1691" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_2), !map !56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1692" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_1), !map !62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1693" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap([3 x i8]* %b_0), !map !67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1694" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_9), !map !72

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1695" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_8), !map !79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1696" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_7), !map !85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1697" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_6), !map !90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1698" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_5), !map !95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1699" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_4), !map !100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1700" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_3), !map !105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1701" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_2), !map !110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1702" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_1), !map !115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1703" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap([10 x i8]* %a_0), !map !120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1704" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_conv_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1705" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1706" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1400  %res_6_addr_7 = getelementptr [8 x i16]* %res_6, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="res_6_addr_7"/></StgValue>
</operation>

<operation id="1707" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1401  store i16 %sum_2_6_7_2_2, i16* %res_6_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1708" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1560  %res_7_addr_6 = getelementptr [8 x i16]* %res_7, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="res_7_addr_6"/></StgValue>
</operation>

<operation id="1709" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1561  store i16 %sum_2_7_6_2_2, i16* %res_7_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1710" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1582  %res_7_addr_7 = getelementptr [8 x i16]* %res_7, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="res_7_addr_7"/></StgValue>
</operation>

<operation id="1711" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:1583  store i16 %sum_2_7_7_2_2, i16* %res_7_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1712" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="0">
<![CDATA[
:1584  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
