#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "B:\iverilog\lib\ivl\system.vpi";
:vpi_module "B:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "B:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "B:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "B:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "B:\iverilog\lib\ivl\v2009.vpi";
S_0000018a4e6e1510 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000018a4e6f43d0 .scope module, "testy_fir_tb" "testy_fir_tb" 3 3;
 .timescale -9 -12;
P_0000018a4e6eb870 .param/l "WIDTH" 1 3 45, +C4<00000000000000000000000000010101>;
v0000018a4e7533a0_0 .net "Acc_out", 20 0, v0000018a4e6e8c80_0;  1 drivers
v0000018a4e7536c0_0 .net "DONE", 0 0, v0000018a4e751c50_0;  1 drivers
v0000018a4e753c60_0 .net "FSM_Acc_en", 0 0, v0000018a4e750e90_0;  1 drivers
v0000018a4e752680_0 .net "FSM_Acc_zapisz", 0 0, v0000018a4e750b70_0;  1 drivers
v0000018a4e752540_0 .net "FSM_MUX_CDC", 0 0, v0000018a4e751930_0;  1 drivers
v0000018a4e7525e0_0 .net "FSM_MUX_wej", 0 0, v0000018a4e751110_0;  1 drivers
v0000018a4e752180_0 .net "FSM_MUX_wyj", 0 0, v0000018a4e751570_0;  1 drivers
v0000018a4e753e40_0 .net "FSM_nowa_probka", 0 0, v0000018a4e750990_0;  1 drivers
v0000018a4e752a40_0 .net "FSM_nowa_shift", 0 0, v0000018a4e751250_0;  1 drivers
v0000018a4e753260_0 .net "FSM_petla_en", 0 0, v0000018a4e7512f0_0;  1 drivers
v0000018a4e752f40_0 .net "FSM_reset_Acc", 0 0, v0000018a4e750a30_0;  1 drivers
v0000018a4e753800_0 .net "FSM_reset_licznik", 0 0, v0000018a4e751430_0;  1 drivers
v0000018a4e753f80_0 .net "FSM_reset_petla", 0 0, v0000018a4e750c10_0;  1 drivers
v0000018a4e753080_0 .net "FSM_reset_shift", 0 0, v0000018a4e7519d0_0;  1 drivers
v0000018a4e753620_0 .net "FSM_wyj_wr", 0 0, v0000018a4e7517f0_0;  1 drivers
v0000018a4e752cc0_0 .net "FSM_zapisz_probki", 0 0, v0000018a4e751070_0;  1 drivers
v0000018a4e753940_0 .net "FSM_zapisz_wsp", 0 0, v0000018a4e751ed0_0;  1 drivers
v0000018a4e752d60_0 .net "Licznik_full", 0 0, v0000018a4e751610_0;  1 drivers
v0000018a4e7520e0_0 .net "Petla_full", 0 0, v0000018a4e750350_0;  1 drivers
v0000018a4e752220_0 .var "START", 0 0;
v0000018a4e7538a0_0 .net "adres_FIR", 4 0, v0000018a4e7516b0_0;  1 drivers
v0000018a4e7522c0_0 .net "adres_probki", 12 0, v0000018a4e6e8f00_0;  1 drivers
v0000018a4e752e00_0 .var "clk", 0 0;
v0000018a4e752360_0 .net "fir_probka_wynik", 20 0, v0000018a4e6e8960_0;  1 drivers
v0000018a4e753760_0 .var "ile_probek", 13 0;
v0000018a4e752400_0 .net "mnozenie_wynik", 31 0, v0000018a4e7503f0_0;  1 drivers
v0000018a4e7524a0_0 .var "mnozenie_wynik_adder", 15 0;
v0000018a4e753440_0 .net "pracuje", 0 0, v0000018a4e750210_0;  1 drivers
v0000018a4e7531c0_0 .var "rst_n", 0 0;
v0000018a4e753120_0 .net "shift_in", 15 0, v0000018a4e6e8780_0;  1 drivers
v0000018a4e752720_0 .net "shift_out", 15 0, L_0000018a4e7529a0;  1 drivers
v0000018a4e7527c0_0 .net "suma_wynik", 20 0, v0000018a4e6e92c0_0;  1 drivers
v0000018a4e752ea0_0 .var "wsp", 5 0;
v0000018a4e752860_0 .net "wsp_data", 15 0, v0000018a4e753bc0_0;  1 drivers
L_0000018a4e752ae0 .part v0000018a4e7503f0_0, 15, 16;
S_0000018a4e6e0eb0 .scope module, "probk_ram" "ram" 3 76, 4 3 0, S_0000018a4e6f43d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 13 "adres";
    .port_info 2 /INPUT 16 "data";
    .port_info 3 /INPUT 1 "wr";
    .port_info 4 /OUTPUT 16 "data_out";
P_0000018a4e6e3130 .param/l "ADDR_WIDTH" 0 4 4, +C4<00000000000000000000000000001101>;
P_0000018a4e6e3168 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0000018a4e6e9680_0 .net "adres", 12 0, v0000018a4e6e8f00_0;  alias, 1 drivers
v0000018a4e6e8aa0_0 .net "clk", 0 0, v0000018a4e752e00_0;  1 drivers
L_0000018a4e754138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a4e6e8b40_0 .net "data", 15 0, L_0000018a4e754138;  1 drivers
v0000018a4e6e8780_0 .var "data_out", 15 0;
v0000018a4e6e8820 .array "pamiec_RAM", 8191 0, 15 0;
L_0000018a4e754180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018a4e6e8be0_0 .net "wr", 0 0, L_0000018a4e754180;  1 drivers
E_0000018a4e6ec530 .event posedge, v0000018a4e6e8aa0_0;
S_0000018a4e6be3f0 .scope begin, "Ram" "Ram" 4 17, 4 17 0, S_0000018a4e6e0eb0;
 .timescale -9 -12;
S_0000018a4e6be580 .scope module, "u_acc" "acc_module" 3 120, 5 3 0, S_0000018a4e6f43d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_b";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "FSM_Acc_en";
    .port_info 3 /INPUT 1 "FSM_Acc_zapis";
    .port_info 4 /INPUT 1 "FSM_reset_Acc";
    .port_info 5 /INPUT 21 "suma_wynik";
    .port_info 6 /OUTPUT 21 "Acc_out";
    .port_info 7 /OUTPUT 21 "FIR_probka_wynik";
v0000018a4e6e8c80_0 .var "Acc_out", 20 0;
v0000018a4e6e8960_0 .var "FIR_probka_wynik", 20 0;
v0000018a4e6e9040_0 .net "FSM_Acc_en", 0 0, v0000018a4e750e90_0;  alias, 1 drivers
v0000018a4e6e8d20_0 .net "FSM_Acc_zapis", 0 0, v0000018a4e750b70_0;  alias, 1 drivers
v0000018a4e6e9400_0 .net "FSM_reset_Acc", 0 0, v0000018a4e750a30_0;  alias, 1 drivers
v0000018a4e6e8dc0_0 .net "clk_b", 0 0, v0000018a4e752e00_0;  alias, 1 drivers
v0000018a4e6e95e0_0 .net "rst_n", 0 0, v0000018a4e7531c0_0;  1 drivers
v0000018a4e6e9540_0 .net "suma_wynik", 20 0, v0000018a4e6e92c0_0;  alias, 1 drivers
E_0000018a4e6ec130/0 .event negedge, v0000018a4e6e95e0_0;
E_0000018a4e6ec130/1 .event posedge, v0000018a4e6e8aa0_0;
E_0000018a4e6ec130 .event/or E_0000018a4e6ec130/0, E_0000018a4e6ec130/1;
S_0000018a4e6ba6c0 .scope module, "u_adder" "adder" 3 134, 6 1 0, S_0000018a4e6f43d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "mnozenie_wynik";
    .port_info 1 /INPUT 21 "Acc_out";
    .port_info 2 /OUTPUT 21 "suma_wynik";
P_0000018a4e6ec1b0 .param/l "WIDTH" 0 6 2, +C4<00000000000000000000000000010101>;
v0000018a4e6e8e60_0 .net "Acc_out", 20 0, v0000018a4e6e8c80_0;  alias, 1 drivers
v0000018a4e6e94a0_0 .net "mnozenie_wynik", 15 0, L_0000018a4e752ae0;  1 drivers
v0000018a4e6e92c0_0 .var "suma_wynik", 20 0;
E_0000018a4e6ebbf0 .event anyedge, v0000018a4e6e94a0_0, v0000018a4e6e8c80_0;
S_0000018a4e6ba850 .scope module, "u_counter_module" "counter_module" 3 95, 7 3 0, S_0000018a4e6f43d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_b";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 14 "ile_probek";
    .port_info 3 /INPUT 1 "FSM_zapisz_probki";
    .port_info 4 /INPUT 1 "FSM_reset_licznik";
    .port_info 5 /INPUT 1 "FSM_nowa_probka";
    .port_info 6 /OUTPUT 13 "A_probki_FIR";
    .port_info 7 /OUTPUT 1 "licznik_full";
v0000018a4e6e8f00_0 .var "A_probki_FIR", 12 0;
v0000018a4e6e8fa0_0 .net "FSM_nowa_probka", 0 0, v0000018a4e750990_0;  alias, 1 drivers
v0000018a4e7508f0_0 .net "FSM_reset_licznik", 0 0, v0000018a4e751430_0;  alias, 1 drivers
v0000018a4e7511b0_0 .net "FSM_zapisz_probki", 0 0, v0000018a4e751070_0;  alias, 1 drivers
v0000018a4e751f70_0 .net "clk_b", 0 0, v0000018a4e752e00_0;  alias, 1 drivers
v0000018a4e7507b0_0 .net "ile_probek", 13 0, v0000018a4e753760_0;  1 drivers
v0000018a4e751610_0 .var "licznik_full", 0 0;
v0000018a4e750850_0 .var "max_probek", 13 0;
v0000018a4e7500d0_0 .net "rst_n", 0 0, v0000018a4e7531c0_0;  alias, 1 drivers
S_0000018a4e6a2120 .scope module, "u_fsm" "fsm" 3 146, 8 3 0, S_0000018a4e6f43d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "START";
    .port_info 3 /OUTPUT 1 "pracuje";
    .port_info 4 /OUTPUT 1 "DONE";
    .port_info 5 /OUTPUT 1 "FSM_wyj_wr";
    .port_info 6 /OUTPUT 1 "FSM_MUX_wyj";
    .port_info 7 /OUTPUT 1 "FSM_MUX_wej";
    .port_info 8 /OUTPUT 1 "FSM_MUX_CDC";
    .port_info 9 /OUTPUT 1 "FSM_zapisz_wsp";
    .port_info 10 /OUTPUT 1 "FSM_petla_en";
    .port_info 11 /OUTPUT 1 "FSM_reset_petla";
    .port_info 12 /INPUT 1 "Petla_full";
    .port_info 13 /OUTPUT 1 "FSM_zapisz_probki";
    .port_info 14 /OUTPUT 1 "FSM_reset_licznik";
    .port_info 15 /INPUT 1 "Licznik_full";
    .port_info 16 /OUTPUT 1 "FSM_nowa_probka";
    .port_info 17 /OUTPUT 1 "FSM_nowa_shift";
    .port_info 18 /OUTPUT 1 "FSM_reset_shift";
    .port_info 19 /OUTPUT 1 "FSM_Acc_en";
    .port_info 20 /OUTPUT 1 "FSM_Acc_zapisz";
    .port_info 21 /OUTPUT 1 "FSM_reset_Acc";
enum0000018a4e6cfd50 .enum4 (3)
   "IDLE" 3'b000,
   "START_S" 3'b001,
   "A" 3'b010,
   "B" 3'b011,
   "C" 3'b100,
   "D" 3'b101,
   "KONIEC" 3'b110
 ;
v0000018a4e751c50_0 .var "DONE", 0 0;
v0000018a4e750e90_0 .var "FSM_Acc_en", 0 0;
v0000018a4e750b70_0 .var "FSM_Acc_zapisz", 0 0;
v0000018a4e751930_0 .var "FSM_MUX_CDC", 0 0;
v0000018a4e751110_0 .var "FSM_MUX_wej", 0 0;
v0000018a4e751570_0 .var "FSM_MUX_wyj", 0 0;
v0000018a4e750990_0 .var "FSM_nowa_probka", 0 0;
v0000018a4e751250_0 .var "FSM_nowa_shift", 0 0;
v0000018a4e7512f0_0 .var "FSM_petla_en", 0 0;
v0000018a4e750a30_0 .var "FSM_reset_Acc", 0 0;
v0000018a4e751430_0 .var "FSM_reset_licznik", 0 0;
v0000018a4e750c10_0 .var "FSM_reset_petla", 0 0;
v0000018a4e7519d0_0 .var "FSM_reset_shift", 0 0;
v0000018a4e7517f0_0 .var "FSM_wyj_wr", 0 0;
v0000018a4e751070_0 .var "FSM_zapisz_probki", 0 0;
v0000018a4e751ed0_0 .var "FSM_zapisz_wsp", 0 0;
v0000018a4e751890_0 .net "Licznik_full", 0 0, v0000018a4e751610_0;  alias, 1 drivers
v0000018a4e751a70_0 .net "Petla_full", 0 0, v0000018a4e750350_0;  alias, 1 drivers
v0000018a4e751bb0_0 .net "START", 0 0, v0000018a4e752220_0;  1 drivers
v0000018a4e7502b0_0 .net "clk", 0 0, v0000018a4e752e00_0;  alias, 1 drivers
v0000018a4e750ad0_0 .var "next_state", 2 0;
v0000018a4e750210_0 .var "pracuje", 0 0;
v0000018a4e751cf0_0 .net "rst_n", 0 0, v0000018a4e7531c0_0;  alias, 1 drivers
v0000018a4e751b10_0 .var "state", 2 0;
E_0000018a4e6ebf30 .event anyedge, v0000018a4e751b10_0;
E_0000018a4e6ebdb0 .event anyedge, v0000018a4e751b10_0, v0000018a4e751bb0_0, v0000018a4e751a70_0, v0000018a4e751610_0;
S_0000018a4e6a6cf0 .scope module, "u_licznik_petla" "licznik_petli" 3 106, 9 3 0, S_0000018a4e6f43d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "reset_petla";
    .port_info 3 /INPUT 1 "petla_en";
    .port_info 4 /INPUT 1 "zapisz_wsp";
    .port_info 5 /INPUT 6 "wsp";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 5 "adres";
v0000018a4e7516b0_0 .var "adres", 4 0;
v0000018a4e750d50_0 .net "clk", 0 0, v0000018a4e752e00_0;  alias, 1 drivers
v0000018a4e750350_0 .var "full", 0 0;
v0000018a4e751390_0 .net "petla_en", 0 0, v0000018a4e7512f0_0;  alias, 1 drivers
v0000018a4e750170_0 .net "reset_petla", 0 0, v0000018a4e750c10_0;  alias, 1 drivers
v0000018a4e751750_0 .net "rst_n", 0 0, v0000018a4e7531c0_0;  alias, 1 drivers
v0000018a4e751d90_0 .net "wsp", 5 0, v0000018a4e752ea0_0;  1 drivers
v0000018a4e750fd0_0 .var "wsp_max", 5 0;
v0000018a4e751e30_0 .net "zapisz_wsp", 0 0, v0000018a4e751ed0_0;  alias, 1 drivers
S_0000018a4e6a6e80 .scope module, "u_multiplier" "multiplier" 3 140, 10 1 0, S_0000018a4e6f43d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "shift_out";
    .port_info 1 /INPUT 16 "wsp_data";
    .port_info 2 /OUTPUT 32 "mnozenie_wynik";
v0000018a4e7503f0_0 .var "mnozenie_wynik", 31 0;
v0000018a4e750df0_0 .net/s "shift_out", 15 0, L_0000018a4e7529a0;  alias, 1 drivers
v0000018a4e750cb0_0 .net/s "wsp_data", 15 0, v0000018a4e753bc0_0;  alias, 1 drivers
E_0000018a4e6ebe70 .event anyedge, v0000018a4e750df0_0, v0000018a4e750cb0_0;
S_0000018a4e6ade10 .scope module, "u_shift" "shift_R" 3 84, 11 3 0, S_0000018a4e6f43d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "probka_in";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /INPUT 1 "nowa_shift";
    .port_info 5 /INPUT 1 "reset_shift";
    .port_info 6 /INPUT 5 "adres";
v0000018a4e750490_0 .net *"_ivl_0", 8 0, L_0000018a4e7534e0;  1 drivers
L_0000018a4e7541c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000018a4e750670_0 .net *"_ivl_3", 3 0, L_0000018a4e7541c8;  1 drivers
L_0000018a4e754210 .functor BUFT 1, C4<000010000>, C4<0>, C4<0>, C4<0>;
v0000018a4e7505d0_0 .net/2u *"_ivl_4", 8 0, L_0000018a4e754210;  1 drivers
v0000018a4e750530_0 .net *"_ivl_7", 8 0, L_0000018a4e753580;  1 drivers
v0000018a4e750710_0 .net "adres", 4 0, v0000018a4e7516b0_0;  alias, 1 drivers
v0000018a4e750f30_0 .net "clk", 0 0, v0000018a4e752e00_0;  alias, 1 drivers
v0000018a4e7514d0_0 .net "nowa_shift", 0 0, v0000018a4e751250_0;  alias, 1 drivers
v0000018a4e752900_0 .net "out", 15 0, L_0000018a4e7529a0;  alias, 1 drivers
v0000018a4e7539e0_0 .net "probka_in", 15 0, v0000018a4e6e8780_0;  alias, 1 drivers
v0000018a4e753d00_0 .var "reg_shift", 511 0;
v0000018a4e753a80_0 .net "reset_shift", 0 0, v0000018a4e7519d0_0;  alias, 1 drivers
v0000018a4e753b20_0 .net "rst_n", 0 0, v0000018a4e7531c0_0;  alias, 1 drivers
L_0000018a4e7534e0 .concat [ 5 4 0 0], v0000018a4e7516b0_0, L_0000018a4e7541c8;
L_0000018a4e753580 .arith/mult 9, L_0000018a4e7534e0, L_0000018a4e754210;
L_0000018a4e7529a0 .part/v v0000018a4e753d00_0, L_0000018a4e753580, 16;
S_0000018a4e6adfa0 .scope module, "wsp_ram" "ram" 3 65, 4 3 0, S_0000018a4e6f43d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "adres";
    .port_info 2 /INPUT 16 "data";
    .port_info 3 /INPUT 1 "wr";
    .port_info 4 /OUTPUT 16 "data_out";
P_0000018a4e6e2830 .param/l "ADDR_WIDTH" 0 4 4, +C4<00000000000000000000000000000101>;
P_0000018a4e6e2868 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0000018a4e753300_0 .net "adres", 4 0, v0000018a4e7516b0_0;  alias, 1 drivers
v0000018a4e752fe0_0 .net "clk", 0 0, v0000018a4e752e00_0;  alias, 1 drivers
L_0000018a4e7540a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018a4e753ee0_0 .net "data", 15 0, L_0000018a4e7540a8;  1 drivers
v0000018a4e753bc0_0 .var "data_out", 15 0;
v0000018a4e752c20 .array "pamiec_RAM", 31 0, 15 0;
L_0000018a4e7540f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018a4e753da0_0 .net "wr", 0 0, L_0000018a4e7540f0;  1 drivers
S_0000018a4e6a48a0 .scope begin, "Ram" "Ram" 4 17, 4 17 0, S_0000018a4e6adfa0;
 .timescale -9 -12;
    .scope S_0000018a4e6adfa0;
T_0 ;
    %wait E_0000018a4e6ec530;
    %fork t_1, S_0000018a4e6a48a0;
    %jmp t_0;
    .scope S_0000018a4e6a48a0;
t_1 ;
    %load/vec4 v0000018a4e753da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000018a4e753ee0_0;
    %load/vec4 v0000018a4e753300_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a4e752c20, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018a4e753300_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000018a4e752c20, 4;
    %assign/vec4 v0000018a4e753bc0_0, 0;
T_0.1 ;
    %end;
    .scope S_0000018a4e6adfa0;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018a4e6e0eb0;
T_1 ;
    %wait E_0000018a4e6ec530;
    %fork t_3, S_0000018a4e6be3f0;
    %jmp t_2;
    .scope S_0000018a4e6be3f0;
t_3 ;
    %load/vec4 v0000018a4e6e8be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000018a4e6e8b40_0;
    %load/vec4 v0000018a4e6e9680_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018a4e6e8820, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018a4e6e9680_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0000018a4e6e8820, 4;
    %assign/vec4 v0000018a4e6e8780_0, 0;
T_1.1 ;
    %end;
    .scope S_0000018a4e6e0eb0;
t_2 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018a4e6ade10;
T_2 ;
    %wait E_0000018a4e6ec530;
    %load/vec4 v0000018a4e753b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0000018a4e753d00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000018a4e753a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0000018a4e753d00_0, 0;
T_2.2 ;
    %load/vec4 v0000018a4e7514d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000018a4e753d00_0;
    %load/vec4 v0000018a4e7539e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 512;
    %assign/vec4 v0000018a4e753d00_0, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018a4e6ba850;
T_3 ;
    %wait E_0000018a4e6ec130;
    %load/vec4 v0000018a4e7500d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000018a4e6e8f00_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000018a4e750850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a4e751610_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000018a4e7511b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000018a4e7507b0_0;
    %assign/vec4 v0000018a4e750850_0, 0;
T_3.2 ;
    %load/vec4 v0000018a4e7508f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000018a4e6e8f00_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000018a4e6e8fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0000018a4e6e8f00_0;
    %pad/u 14;
    %load/vec4 v0000018a4e750850_0;
    %subi 1, 0, 14;
    %cmp/u;
    %jmp/0xz  T_3.8, 5;
    %load/vec4 v0000018a4e6e8f00_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000018a4e6e8f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a4e751610_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a4e751610_0, 0;
T_3.9 ;
T_3.6 ;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018a4e6a6cf0;
T_4 ;
    %wait E_0000018a4e6ec530;
    %load/vec4 v0000018a4e751750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000018a4e750fd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018a4e7516b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a4e750350_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018a4e750350_0, 0;
    %load/vec4 v0000018a4e751390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000018a4e7516b0_0;
    %pad/u 6;
    %load/vec4 v0000018a4e750fd0_0;
    %subi 2, 0, 6;
    %cmp/e;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018a4e750350_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018a4e7516b0_0, 0;
T_4.4 ;
    %load/vec4 v0000018a4e7516b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000018a4e7516b0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000018a4e751e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0000018a4e751d90_0;
    %assign/vec4 v0000018a4e750fd0_0, 0;
T_4.6 ;
    %load/vec4 v0000018a4e750170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018a4e7516b0_0, 0;
T_4.8 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018a4e6be580;
T_5 ;
    %wait E_0000018a4e6ec130;
    %load/vec4 v0000018a4e6e95e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000018a4e6e8c80_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000018a4e6e8960_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000018a4e6e9400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000018a4e6e8c80_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000018a4e6e8960_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000018a4e6e9040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0000018a4e6e9540_0;
    %assign/vec4 v0000018a4e6e8c80_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000018a4e6e8d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0000018a4e6e8c80_0;
    %assign/vec4 v0000018a4e6e8960_0, 0;
T_5.6 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000018a4e6ba6c0;
T_6 ;
Ewait_0 .event/or E_0000018a4e6ebbf0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000018a4e6e94a0_0;
    %pad/u 21;
    %load/vec4 v0000018a4e6e8e60_0;
    %add;
    %store/vec4 v0000018a4e6e92c0_0, 0, 21;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000018a4e6a6e80;
T_7 ;
Ewait_1 .event/or E_0000018a4e6ebe70, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000018a4e750df0_0;
    %pad/s 32;
    %load/vec4 v0000018a4e750cb0_0;
    %pad/s 32;
    %mul;
    %store/vec4 v0000018a4e7503f0_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000018a4e6a2120;
T_8 ;
    %wait E_0000018a4e6ec130;
    %load/vec4 v0000018a4e751cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018a4e751b10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000018a4e750ad0_0;
    %assign/vec4 v0000018a4e751b10_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000018a4e6a2120;
T_9 ;
Ewait_2 .event/or E_0000018a4e6ebdb0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000018a4e751b10_0;
    %store/vec4 v0000018a4e750ad0_0, 0, 3;
    %load/vec4 v0000018a4e751b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0000018a4e751bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000018a4e750ad0_0, 0, 3;
T_9.8 ;
    %jmp T_9.7;
T_9.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000018a4e750ad0_0, 0, 3;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000018a4e750ad0_0, 0, 3;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0000018a4e751a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000018a4e750ad0_0, 0, 3;
T_9.10 ;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000018a4e750ad0_0, 0, 3;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0000018a4e751890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000018a4e750ad0_0, 0, 3;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000018a4e750ad0_0, 0, 3;
T_9.13 ;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018a4e750ad0_0, 0, 3;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000018a4e6a2120;
T_10 ;
Ewait_3 .event/or E_0000018a4e6ebf30, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e750210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e751c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e751570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e751110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e751930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e7517f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e751ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e7512f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e750c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e751070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e751430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e750990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e751250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e7519d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e750e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e750b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e750a30_0, 0, 1;
    %load/vec4 v0000018a4e751b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %jmp T_10.7;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e750210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e751930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e751110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e751570_0, 0, 1;
    %jmp T_10.7;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e750210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e751930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e751110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e751570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e751070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e751430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e751ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e750c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e750a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e7519d0_0, 0, 1;
    %jmp T_10.7;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e751250_0, 0, 1;
    %jmp T_10.7;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e7512f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e750e90_0, 0, 1;
    %jmp T_10.7;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e7512f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e750e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e750b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e750990_0, 0, 1;
    %jmp T_10.7;
T_10.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e750a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e7517f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e750c10_0, 0, 1;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e751c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e750210_0, 0, 1;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000018a4e6f43d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e752e00_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000018a4e6f43d0;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0000018a4e752e00_0;
    %inv;
    %store/vec4 v0000018a4e752e00_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000018a4e6f43d0;
T_13 ;
    %vpi_call/w 3 189 "$dumpfile", "testy_fir_tb.vcd" {0 0 0};
    %vpi_call/w 3 190 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018a4e6f43d0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000018a4e6f43d0;
T_14 ;
    %pushi/vec4 16384, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018a4e752c20, 4, 0;
    %pushi/vec4 16384, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018a4e752c20, 4, 0;
    %pushi/vec4 16384, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018a4e752c20, 4, 0;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018a4e752c20, 4, 0;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000018a4e752ea0_0, 0, 6;
    %pushi/vec4 8192, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018a4e6e8820, 4, 0;
    %pushi/vec4 8192, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018a4e6e8820, 4, 0;
    %pushi/vec4 8192, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018a4e6e8820, 4, 0;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000018a4e6e8820, 4, 0;
    %pushi/vec4 3, 0, 14;
    %store/vec4 v0000018a4e753760_0, 0, 14;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000018a4e7524a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e7531c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e752220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e7531c0_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a4e752220_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a4e752220_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 237 "$display", "trestS, %b", v0000018a4e752400_0 {0 0 0};
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call/w 3 250 "$display", "suma wynik, %b", &PV<v0000018a4e7527c0_0, 0, 16> {0 0 0};
    %delay 20000, 0;
    %delay 10000, 0;
    %delay 30000, 0;
    %delay 100000, 0;
    %delay 10000, 0;
    %delay 500000, 0;
    %vpi_call/w 3 278 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "testy_fir_tb.sv";
    "../ram.sv";
    "../acc.sv";
    "../adder.sv";
    "../licznik.sv";
    "../fsm.sv";
    "../licznik_petli.sv";
    "../multiplier.sv";
    "../shift_R.sv";
