/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az275-270
+ date
Mon Mar  6 19:18:17 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1678130297
+ CACTUS_STARTTIME=1678130297
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Mar 06 2023 (19:11:38)
Run date:          Mar 06 2023 (19:18:18+0000)
Run host:          fv-az275-270 (pid=103613)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az275-270
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110656KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=64a790a1-e469-4a4b-9c70-b6f233affa79, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1033-azure, OSVersion="#40~20.04.1-Ubuntu SMP Tue Jan 24 16:06:28 UTC 2023", HostName=fv-az275-270, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110656KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=106, CPUModel="Intel(R) Xeon(R) Platinum 8370C CPU @ 2.80GHz", CPUStepping=6)
    L3Cache L#0: (P#-1, size=49152KB, linesize=64, ways=12, Inclusive=0)
      L2Cache L#0: (P#-1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#0: (P#-1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#1: (P#-1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 49152 linesize 64 associativity 12 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1310720 linesize 64 associativity 20 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 50331648 linesize 64 associativity 12 stride 4194304, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00169389 sec
      iterations=10000000... time=0.0169901 sec
      iterations=100000000... time=0.169756 sec
      iterations=600000000... time=1.01812 sec
      iterations=600000000... time=1.03919 sec
      result: -56.9309 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00361028 sec
      iterations=10000000... time=0.0360921 sec
      iterations=100000000... time=0.361144 sec
      iterations=300000000... time=1.08553 sec
      result: 8.84364 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00200079 sec
      iterations=10000000... time=0.0199118 sec
      iterations=100000000... time=0.199338 sec
      iterations=600000000... time=1.19464 sec
      result: 8.0359 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=0.000201799 sec
      iterations=10000... time=0.00200569 sec
      iterations=100000... time=0.0200886 sec
      iterations=1000000... time=0.200904 sec
      iterations=5000000... time=1.00441 sec
      result: 2.00883 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=0.000585597 sec
      iterations=10000... time=0.00584967 sec
      iterations=100000... time=0.0584931 sec
      iterations=1000000... time=0.582698 sec
      iterations=2000000... time=1.15757 sec
      result: 5.78785 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=5.6e-06 sec
      iterations=100... time=5.4199e-05 sec
      iterations=1000... time=0.000540698 sec
      iterations=10000... time=0.00541917 sec
      iterations=100000... time=0.0541443 sec
      iterations=1000000... time=0.542034 sec
      iterations=2000000... time=1.08296 sec
      result: 68.08 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=2.3499e-05 sec
      iterations=10... time=0.000219499 sec
      iterations=100... time=0.00219049 sec
      iterations=1000... time=0.0218327 sec
      iterations=10000... time=0.218168 sec
      iterations=50000... time=1.09058 sec
      result: 45.0694 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1000... time=3.7e-06 sec
      iterations=10000... time=3.2599e-05 sec
      iterations=100000... time=0.000321499 sec
      iterations=1000000... time=0.00321578 sec
      iterations=10000000... time=0.0321409 sec
      iterations=100000000... time=0.321392 sec
      iterations=300000000... time=0.964164 sec
      iterations=600000000... time=1.92838 sec
      result: 0.401746 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1000... time=1.7499e-05 sec
      iterations=10000... time=0.000180099 sec
      iterations=100000... time=0.00184129 sec
      iterations=1000000... time=0.0182028 sec
      iterations=10000000... time=0.182774 sec
      iterations=60000000... time=1.0948 sec
      result: 2.28084 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*36864 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=5.6e-06 sec
      iterations=100... time=3.18e-05 sec
      iterations=1000... time=0.000248299 sec
      iterations=10000... time=0.00248719 sec
      iterations=100000... time=0.0248638 sec
      iterations=1000000... time=0.248654 sec
      iterations=4000000... time=0.994776 sec
      iterations=8000000... time=1.98936 sec
      result: 148.245 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*983040 bytes):
      iterations=1... time=2.39e-05 sec
      iterations=10... time=0.000209999 sec
      iterations=100... time=0.00208869 sec
      iterations=1000... time=0.0208541 sec
      iterations=10000... time=0.208608 sec
      iterations=50000... time=1.04281 sec
      result: 47.1342 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*13^3 grid points, 1*35152 bytes):
      iterations=1... time=1.36e-05 sec
      iterations=10... time=0.0001358 sec
      iterations=100... time=0.00141349 sec
      iterations=1000... time=0.0136289 sec
      iterations=10000... time=0.136983 sec
      iterations=80000... time=1.09566 sec
      result: 0.160415 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*39^3 grid points, 1*949104 bytes):
      iterations=1... time=0.000105599 sec
      iterations=10... time=0.0010526 sec
      iterations=100... time=0.0102487 sec
      iterations=1000... time=0.10248 sec
      iterations=10000... time=1.02244 sec
      result: 0.580169 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.0477305 sec
      iterations=10... time=0.496437 sec
      iterations=20... time=0.995834 sec
      iterations=40... time=1.9912 sec
      result: 0.0472606 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00171924 sec
      iterations=10000000... time=0.0169918 sec
      iterations=100000000... time=0.171564 sec
      iterations=600000000... time=1.02212 sec
      iterations=600000000... time=1.04097 sec
      result: -63.6897 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00362658 sec
      iterations=10000000... time=0.0361231 sec
      iterations=100000000... time=0.36287 sec
      iterations=300000000... time=1.08511 sec
      result: 8.84703 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00202154 sec
      iterations=10000000... time=0.0199558 sec
      iterations=100000000... time=0.199352 sec
      iterations=600000000... time=1.19715 sec
      result: 8.01905 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=0.000200899 sec
      iterations=10000... time=0.00200529 sec
      iterations=100000... time=0.0207257 sec
      iterations=1000000... time=0.201671 sec
      iterations=5000000... time=1.00645 sec
      result: 2.01291 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=0.000576547 sec
      iterations=10000... time=0.00576622 sec
      iterations=100000... time=0.0579238 sec
      iterations=1000000... time=0.57844 sec
      iterations=2000000... time=1.15707 sec
      result: 5.78533 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=7.5e-07 sec
      iterations=10... time=5.5e-06 sec
      iterations=100... time=5.4049e-05 sec
      iterations=1000... time=0.000540598 sec
      iterations=10000... time=0.00544077 sec
      iterations=100000... time=0.054214 sec
      iterations=1000000... time=0.542622 sec
      iterations=2000000... time=1.08455 sec
      result: 67.9803 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=2.21e-05 sec
      iterations=10... time=0.000214649 sec
      iterations=100... time=0.00217444 sec
      iterations=1000... time=0.0214976 sec
      iterations=10000... time=0.220731 sec
      iterations=50000... time=1.07468 sec
      result: 45.7363 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1000... time=3.5e-06 sec
      iterations=10000... time=3.235e-05 sec
      iterations=100000... time=0.000321048 sec
      iterations=1000000... time=0.00323909 sec
      iterations=10000000... time=0.0321528 sec
      iterations=100000000... time=0.32197 sec
      iterations=300000000... time=0.966179 sec
      iterations=600000000... time=1.93513 sec
      result: 0.403151 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1000... time=1.605e-05 sec
      iterations=10000... time=0.000177699 sec
      iterations=100000... time=0.00174099 sec
      iterations=1000000... time=0.0181627 sec
      iterations=10000000... time=0.181497 sec
      iterations=60000000... time=1.09111 sec
      result: 2.27315 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*36864 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=5.55e-06 sec
      iterations=100... time=3.975e-05 sec
      iterations=1000... time=0.000265099 sec
      iterations=10000... time=0.00239739 sec
      iterations=100000... time=0.024014 sec
      iterations=1000000... time=0.240426 sec
      iterations=5000000... time=1.20248 sec
      result: 153.283 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*983040 bytes):
      iterations=1... time=2.525e-05 sec
      iterations=10... time=0.000205599 sec
      iterations=100... time=0.00207574 sec
      iterations=1000... time=0.0205829 sec
      iterations=10000... time=0.205598 sec
      iterations=50000... time=1.0297 sec
      result: 47.7342 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*10^3 grid points, 2*16000 bytes):
      iterations=1... time=3.65e-06 sec
      iterations=10... time=3.61e-05 sec
      iterations=100... time=0.000373248 sec
      iterations=1000... time=0.00380583 sec
      iterations=10000... time=0.0376033 sec
      iterations=100000... time=0.384826 sec
      iterations=300000... time=1.1395 sec
      result: 0.263272 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*31^3 grid points, 2*476656 bytes):
      iterations=1... time=0.000119249 sec
      iterations=10... time=0.000563847 sec
      iterations=100... time=0.00547922 sec
      iterations=1000... time=0.0548448 sec
      iterations=10000... time=0.54531 sec
      iterations=20000... time=1.09278 sec
      result: 0.545234 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.00137829 sec
      iterations=10... time=0.0128609 sec
      iterations=100... time=0.13054 sec
      iterations=800... time=1.03778 sec
      result: 1.81359 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Mon Mar  6 19:19:11 UTC 2023
+ echo Done.
Done.
  Elapsed time: 54.4 s
