Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Feb 12 01:23:35 2025
| Host         : ArchDesktop running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                                 Violations  
-------  --------  ------------------------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert                2           
SYNTH-6  Warning   Timing of a RAM block might be sub-optimal  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.664        0.000                      0                 6874        0.060        0.000                      0                 6874        3.000        0.000                       0                  2614  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  clkfb        {0.000 5.000}      10.000          100.000         
  internalClk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  clkfb                                                                                                                                                          8.751        0.000                       0                     2  
  internalClk        0.664        0.000                      0                 4268        0.060        0.000                      0                 4268        9.500        0.000                       0                  2611  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  internalClk        internalClk              9.821        0.000                      0                 2606        0.828        0.000                      0                 2606  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkfb                       
(none)        internalClk                 
(none)                      internalClk   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { externalClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockGenerator/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        19.160ns  (logic 5.552ns (28.978%)  route 13.608ns (71.022%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT3=3 LUT4=3 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 25.756 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.565     6.102    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X44Y10         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDCE (Prop_fdce_C_Q)         0.456     6.558 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=32, routed)          1.148     7.707    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.831 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.896     8.727    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.851 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6/O
                         net (fo=1, routed)           0.000     8.851    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6_n_0
    SLICE_X36Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     9.068 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[69]_i_3/O
                         net (fo=1, routed)           0.575     9.643    CPU_Core_inst/CU/debugSignalsReg_reg[69]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.299     9.942 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_2/O
                         net (fo=1, routed)           0.505    10.446    CPU_Core_inst/CU/debugSignalsReg[69]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    10.570 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_1/O
                         net (fo=95, routed)          0.861    11.431    CPU_Core_inst/CU/D[8]
    SLICE_X36Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.555 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_5/O
                         net (fo=14, routed)          0.484    12.040    CPU_Core_inst/CU/debugSignalsReg[836]_i_5_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I2_O)        0.124    12.164 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.428    12.591    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.124    12.715 r  CPU_Core_inst/CU/debugSignalsReg[835]_i_15/O
                         net (fo=25, routed)          0.677    13.392    CPU_Core_inst/CU/debugSignalsReg[835]_i_15_n_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.516 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_9/O
                         net (fo=15, routed)          0.636    14.152    CPU_Core_inst/CU/debugSignalsReg[835]_i_9_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I3_O)        0.124    14.276 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_20/O
                         net (fo=2, routed)           0.572    14.848    CPU_Core_inst/CU/debugSignalsReg[821]_i_20_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I2_O)        0.150    14.998 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_13/O
                         net (fo=2, routed)           0.282    15.280    CPU_Core_inst/CU/debugSignalsReg[821]_i_13_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I4_O)        0.332    15.612 f  CPU_Core_inst/CU/debugSignalsReg[818]_i_7/O
                         net (fo=2, routed)           0.602    16.214    CPU_Core_inst/CU/debugSignalsReg[818]_i_7_n_0
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.124    16.338 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_2/O
                         net (fo=4, routed)           0.877    17.214    CPU_Core_inst/CU/debugSignalsReg[818]_i_2_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.154    17.368 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_1/O
                         net (fo=16, routed)          0.897    18.265    CPU_Core_inst/CU/D[149]
    SLICE_X29Y6          LUT2 (Prop_lut2_I0_O)        0.327    18.592 r  CPU_Core_inst/CU/resultReg[15]_i_21/O
                         net (fo=1, routed)           0.000    18.592    CPU_Core_inst/CU/resultReg[15]_i_21_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.142 r  CPU_Core_inst/CU/resultReg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.142    CPU_Core_inst/CU/resultReg_reg[15]_i_6_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.256 r  CPU_Core_inst/CU/resultReg_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.256    CPU_Core_inst/CU/resultReg_reg[19]_i_5_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.370 r  CPU_Core_inst/CU/resultReg_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.370    CPU_Core_inst/CU/resultReg_reg[23]_i_9_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  CPU_Core_inst/CU/resultReg_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.484    CPU_Core_inst/CU/resultReg_reg[26]_i_9_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.818 f  CPU_Core_inst/CU/resultReg_reg[29]_i_10/O[1]
                         net (fo=1, routed)           0.938    20.756    CPU_Core_inst/CU/ALU_inst/data10[29]
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.303    21.059 r  CPU_Core_inst/CU/resultReg[29]_i_4/O
                         net (fo=1, routed)           0.444    21.503    CPU_Core_inst/CU/resultReg[29]_i_4_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.150    21.653 f  CPU_Core_inst/CU/resultReg[29]_i_1/O
                         net (fo=3, routed)           0.622    22.275    CPU_Core_inst/CU/D[133]
    SLICE_X47Y12         LUT4 (Prop_lut4_I1_O)        0.326    22.601 f  CPU_Core_inst/CU/flagsReg[3]_i_7/O
                         net (fo=1, routed)           0.426    23.027    CPU_Core_inst/CU/flagsReg[3]_i_7_n_0
    SLICE_X46Y12         LUT6 (Prop_lut6_I0_O)        0.124    23.151 r  CPU_Core_inst/CU/flagsReg[3]_i_5/O
                         net (fo=1, routed)           0.446    23.597    CPU_Core_inst/CU/flagsReg[3]_i_5_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I4_O)        0.124    23.721 r  CPU_Core_inst/CU/flagsReg[3]_i_4/O
                         net (fo=1, routed)           0.706    24.427    CPU_Core_inst/CU/flagsReg[3]_i_4_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I0_O)        0.124    24.551 r  CPU_Core_inst/CU/flagsReg[3]_i_2/O
                         net (fo=1, routed)           0.161    24.712    CPU_Core_inst/CU/flagsReg[3]_i_2_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I0_O)        0.124    24.836 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=2, routed)           0.426    25.262    CPU_Core_inst/ALU_inst/D[34]
    SLICE_X48Y4          FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.451    25.756    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X48Y4          FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.312    26.068    
                         clock uncertainty           -0.082    25.987    
    SLICE_X48Y4          FDCE (Setup_fdce_C_D)       -0.061    25.926    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.926    
                         arrival time                         -25.262    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[840]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        19.071ns  (logic 5.552ns (29.112%)  route 13.519ns (70.888%))
  Logic Levels:           27  (CARRY4=5 LUT2=4 LUT3=3 LUT4=3 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 25.753 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.565     6.102    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X44Y10         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDCE (Prop_fdce_C_Q)         0.456     6.558 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=32, routed)          1.148     7.707    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.831 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.896     8.727    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.851 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6/O
                         net (fo=1, routed)           0.000     8.851    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6_n_0
    SLICE_X36Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     9.068 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[69]_i_3/O
                         net (fo=1, routed)           0.575     9.643    CPU_Core_inst/CU/debugSignalsReg_reg[69]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.299     9.942 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_2/O
                         net (fo=1, routed)           0.505    10.446    CPU_Core_inst/CU/debugSignalsReg[69]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    10.570 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_1/O
                         net (fo=95, routed)          0.861    11.431    CPU_Core_inst/CU/D[8]
    SLICE_X36Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.555 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_5/O
                         net (fo=14, routed)          0.484    12.040    CPU_Core_inst/CU/debugSignalsReg[836]_i_5_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I2_O)        0.124    12.164 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.428    12.591    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.124    12.715 r  CPU_Core_inst/CU/debugSignalsReg[835]_i_15/O
                         net (fo=25, routed)          0.677    13.392    CPU_Core_inst/CU/debugSignalsReg[835]_i_15_n_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.516 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_9/O
                         net (fo=15, routed)          0.636    14.152    CPU_Core_inst/CU/debugSignalsReg[835]_i_9_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I3_O)        0.124    14.276 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_20/O
                         net (fo=2, routed)           0.572    14.848    CPU_Core_inst/CU/debugSignalsReg[821]_i_20_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I2_O)        0.150    14.998 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_13/O
                         net (fo=2, routed)           0.282    15.280    CPU_Core_inst/CU/debugSignalsReg[821]_i_13_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I4_O)        0.332    15.612 f  CPU_Core_inst/CU/debugSignalsReg[818]_i_7/O
                         net (fo=2, routed)           0.602    16.214    CPU_Core_inst/CU/debugSignalsReg[818]_i_7_n_0
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.124    16.338 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_2/O
                         net (fo=4, routed)           0.877    17.214    CPU_Core_inst/CU/debugSignalsReg[818]_i_2_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.154    17.368 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_1/O
                         net (fo=16, routed)          0.897    18.265    CPU_Core_inst/CU/D[149]
    SLICE_X29Y6          LUT2 (Prop_lut2_I0_O)        0.327    18.592 r  CPU_Core_inst/CU/resultReg[15]_i_21/O
                         net (fo=1, routed)           0.000    18.592    CPU_Core_inst/CU/resultReg[15]_i_21_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.142 r  CPU_Core_inst/CU/resultReg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.142    CPU_Core_inst/CU/resultReg_reg[15]_i_6_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.256 r  CPU_Core_inst/CU/resultReg_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.256    CPU_Core_inst/CU/resultReg_reg[19]_i_5_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.370 r  CPU_Core_inst/CU/resultReg_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.370    CPU_Core_inst/CU/resultReg_reg[23]_i_9_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  CPU_Core_inst/CU/resultReg_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.484    CPU_Core_inst/CU/resultReg_reg[26]_i_9_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.818 f  CPU_Core_inst/CU/resultReg_reg[29]_i_10/O[1]
                         net (fo=1, routed)           0.938    20.756    CPU_Core_inst/CU/ALU_inst/data10[29]
    SLICE_X44Y13         LUT6 (Prop_lut6_I4_O)        0.303    21.059 r  CPU_Core_inst/CU/resultReg[29]_i_4/O
                         net (fo=1, routed)           0.444    21.503    CPU_Core_inst/CU/resultReg[29]_i_4_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I4_O)        0.150    21.653 f  CPU_Core_inst/CU/resultReg[29]_i_1/O
                         net (fo=3, routed)           0.622    22.275    CPU_Core_inst/CU/D[133]
    SLICE_X47Y12         LUT4 (Prop_lut4_I1_O)        0.326    22.601 f  CPU_Core_inst/CU/flagsReg[3]_i_7/O
                         net (fo=1, routed)           0.426    23.027    CPU_Core_inst/CU/flagsReg[3]_i_7_n_0
    SLICE_X46Y12         LUT6 (Prop_lut6_I0_O)        0.124    23.151 r  CPU_Core_inst/CU/flagsReg[3]_i_5/O
                         net (fo=1, routed)           0.446    23.597    CPU_Core_inst/CU/flagsReg[3]_i_5_n_0
    SLICE_X46Y11         LUT6 (Prop_lut6_I4_O)        0.124    23.721 r  CPU_Core_inst/CU/flagsReg[3]_i_4/O
                         net (fo=1, routed)           0.706    24.427    CPU_Core_inst/CU/flagsReg[3]_i_4_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I0_O)        0.124    24.551 r  CPU_Core_inst/CU/flagsReg[3]_i_2/O
                         net (fo=1, routed)           0.161    24.712    CPU_Core_inst/CU/flagsReg[3]_i_2_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I0_O)        0.124    24.836 r  CPU_Core_inst/CU/flagsReg[3]_i_1/O
                         net (fo=2, routed)           0.338    25.173    memoryMapping_inst/D[714]
    SLICE_X44Y4          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[840]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.448    25.753    memoryMapping_inst/internalClk_BUFG
    SLICE_X44Y4          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[840]/C
                         clock pessimism              0.326    26.079    
                         clock uncertainty           -0.082    25.998    
    SLICE_X44Y4          FDCE (Setup_fdce_C_D)       -0.058    25.940    memoryMapping_inst/debugSignalsReg_reg[840]
  -------------------------------------------------------------------
                         required time                         25.940    
                         arrival time                         -25.173    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.939ns  (logic 5.351ns (29.829%)  route 12.588ns (70.171%))
  Logic Levels:           21  (CARRY4=4 LUT1=1 LUT2=3 LUT3=2 LUT4=6 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.565     6.102    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X44Y10         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDCE (Prop_fdce_C_Q)         0.456     6.558 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=32, routed)          1.148     7.707    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.831 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.896     8.727    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.851 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6/O
                         net (fo=1, routed)           0.000     8.851    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6_n_0
    SLICE_X36Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     9.068 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[69]_i_3/O
                         net (fo=1, routed)           0.575     9.643    CPU_Core_inst/CU/debugSignalsReg_reg[69]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.299     9.942 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_2/O
                         net (fo=1, routed)           0.505    10.446    CPU_Core_inst/CU/debugSignalsReg[69]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    10.570 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_1/O
                         net (fo=95, routed)          0.861    11.431    CPU_Core_inst/CU/D[8]
    SLICE_X36Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.555 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_5/O
                         net (fo=14, routed)          0.484    12.040    CPU_Core_inst/CU/debugSignalsReg[836]_i_5_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I2_O)        0.124    12.164 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.428    12.591    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.124    12.715 r  CPU_Core_inst/CU/debugSignalsReg[835]_i_15/O
                         net (fo=25, routed)          0.677    13.392    CPU_Core_inst/CU/debugSignalsReg[835]_i_15_n_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.516 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_9/O
                         net (fo=15, routed)          0.870    14.386    CPU_Core_inst/CU/debugSignalsReg[835]_i_9_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152    14.538 f  CPU_Core_inst/CU/debugSignalsReg[832]_i_15/O
                         net (fo=2, routed)           0.828    15.366    CPU_Core_inst/CU/debugSignalsReg[832]_i_15_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.362    15.728 f  CPU_Core_inst/CU/debugSignalsReg[830]_i_6/O
                         net (fo=2, routed)           0.769    16.497    CPU_Core_inst/CU/debugSignalsReg[830]_i_6_n_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I1_O)        0.327    16.824 f  CPU_Core_inst/CU/debugSignalsReg[830]_i_4/O
                         net (fo=1, routed)           0.844    17.668    CPU_Core_inst/CU/debugSignalsReg[830]_i_4_n_0
    SLICE_X36Y9          LUT3 (Prop_lut3_I1_O)        0.150    17.818 f  CPU_Core_inst/CU/debugSignalsReg[830]_i_2/O
                         net (fo=17, routed)          0.728    18.546    CPU_Core_inst/CU/ALU_inst/operationResult1[25]
    SLICE_X35Y9          LUT1 (Prop_lut1_I0_O)        0.326    18.872 r  CPU_Core_inst/CU/flagsReg[0]_i_121/O
                         net (fo=1, routed)           0.000    18.872    CPU_Core_inst/CU/flagsReg[0]_i_121_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.404 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    19.404    CPU_Core_inst/CU/flagsReg_reg[0]_i_72_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.643 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_31/O[2]
                         net (fo=2, routed)           0.878    20.521    CPU_Core_inst/CU/ALU_inst/CarryFlag1[31]
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.302    20.823 r  CPU_Core_inst/CU/flagsReg[0]_i_68/O
                         net (fo=1, routed)           0.000    20.823    CPU_Core_inst/CU/flagsReg[0]_i_68_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.199 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.199    CPU_Core_inst/CU/flagsReg_reg[0]_i_30_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.453 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_8/CO[0]
                         net (fo=1, routed)           0.951    22.403    CPU_Core_inst/CU/ALU_inst/data4
    SLICE_X44Y16         LUT5 (Prop_lut5_I2_O)        0.367    22.770 r  CPU_Core_inst/CU/flagsReg[0]_i_3/O
                         net (fo=1, routed)           0.670    23.441    CPU_Core_inst/CU/flagsReg[0]_i_3_n_0
    SLICE_X44Y16         LUT4 (Prop_lut4_I1_O)        0.124    23.565 r  CPU_Core_inst/CU/flagsReg[0]_i_1/O
                         net (fo=2, routed)           0.477    24.041    CPU_Core_inst/ALU_inst/D[32]
    SLICE_X46Y16         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.441    25.746    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X46Y16         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
                         clock pessimism              0.326    26.072    
                         clock uncertainty           -0.082    25.991    
    SLICE_X46Y16         FDCE (Setup_fdce_C_D)       -0.031    25.960    CPU_Core_inst/ALU_inst/flagsReg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.960    
                         arrival time                         -24.041    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[837]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        17.814ns  (logic 5.351ns (30.039%)  route 12.463ns (69.961%))
  Logic Levels:           21  (CARRY4=4 LUT1=1 LUT2=3 LUT3=2 LUT4=6 LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 25.745 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.565     6.102    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X44Y10         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDCE (Prop_fdce_C_Q)         0.456     6.558 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=32, routed)          1.148     7.707    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.831 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.896     8.727    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.851 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6/O
                         net (fo=1, routed)           0.000     8.851    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6_n_0
    SLICE_X36Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     9.068 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[69]_i_3/O
                         net (fo=1, routed)           0.575     9.643    CPU_Core_inst/CU/debugSignalsReg_reg[69]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.299     9.942 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_2/O
                         net (fo=1, routed)           0.505    10.446    CPU_Core_inst/CU/debugSignalsReg[69]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    10.570 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_1/O
                         net (fo=95, routed)          0.861    11.431    CPU_Core_inst/CU/D[8]
    SLICE_X36Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.555 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_5/O
                         net (fo=14, routed)          0.484    12.040    CPU_Core_inst/CU/debugSignalsReg[836]_i_5_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I2_O)        0.124    12.164 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.428    12.591    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.124    12.715 r  CPU_Core_inst/CU/debugSignalsReg[835]_i_15/O
                         net (fo=25, routed)          0.677    13.392    CPU_Core_inst/CU/debugSignalsReg[835]_i_15_n_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.516 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_9/O
                         net (fo=15, routed)          0.870    14.386    CPU_Core_inst/CU/debugSignalsReg[835]_i_9_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152    14.538 f  CPU_Core_inst/CU/debugSignalsReg[832]_i_15/O
                         net (fo=2, routed)           0.828    15.366    CPU_Core_inst/CU/debugSignalsReg[832]_i_15_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.362    15.728 f  CPU_Core_inst/CU/debugSignalsReg[830]_i_6/O
                         net (fo=2, routed)           0.769    16.497    CPU_Core_inst/CU/debugSignalsReg[830]_i_6_n_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I1_O)        0.327    16.824 f  CPU_Core_inst/CU/debugSignalsReg[830]_i_4/O
                         net (fo=1, routed)           0.844    17.668    CPU_Core_inst/CU/debugSignalsReg[830]_i_4_n_0
    SLICE_X36Y9          LUT3 (Prop_lut3_I1_O)        0.150    17.818 f  CPU_Core_inst/CU/debugSignalsReg[830]_i_2/O
                         net (fo=17, routed)          0.728    18.546    CPU_Core_inst/CU/ALU_inst/operationResult1[25]
    SLICE_X35Y9          LUT1 (Prop_lut1_I0_O)        0.326    18.872 r  CPU_Core_inst/CU/flagsReg[0]_i_121/O
                         net (fo=1, routed)           0.000    18.872    CPU_Core_inst/CU/flagsReg[0]_i_121_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.404 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_72/CO[3]
                         net (fo=1, routed)           0.000    19.404    CPU_Core_inst/CU/flagsReg_reg[0]_i_72_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.643 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_31/O[2]
                         net (fo=2, routed)           0.878    20.521    CPU_Core_inst/CU/ALU_inst/CarryFlag1[31]
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.302    20.823 r  CPU_Core_inst/CU/flagsReg[0]_i_68/O
                         net (fo=1, routed)           0.000    20.823    CPU_Core_inst/CU/flagsReg[0]_i_68_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.199 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.199    CPU_Core_inst/CU/flagsReg_reg[0]_i_30_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.453 r  CPU_Core_inst/CU/flagsReg_reg[0]_i_8/CO[0]
                         net (fo=1, routed)           0.951    22.403    CPU_Core_inst/CU/ALU_inst/data4
    SLICE_X44Y16         LUT5 (Prop_lut5_I2_O)        0.367    22.770 r  CPU_Core_inst/CU/flagsReg[0]_i_3/O
                         net (fo=1, routed)           0.670    23.441    CPU_Core_inst/CU/flagsReg[0]_i_3_n_0
    SLICE_X44Y16         LUT4 (Prop_lut4_I1_O)        0.124    23.565 r  CPU_Core_inst/CU/flagsReg[0]_i_1/O
                         net (fo=2, routed)           0.351    23.916    memoryMapping_inst/D[712]
    SLICE_X43Y16         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[837]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.440    25.745    memoryMapping_inst/internalClk_BUFG
    SLICE_X43Y16         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[837]/C
                         clock pessimism              0.312    26.057    
                         clock uncertainty           -0.082    25.976    
    SLICE_X43Y16         FDCE (Setup_fdce_C_D)       -0.040    25.936    memoryMapping_inst/debugSignalsReg_reg[837]
  -------------------------------------------------------------------
                         required time                         25.936    
                         arrival time                         -23.916    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.930ns  (logic 4.574ns (27.017%)  route 12.356ns (72.983%))
  Logic Levels:           19  (CARRY4=2 LUT2=4 LUT3=2 LUT4=4 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.565     6.102    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X44Y10         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDCE (Prop_fdce_C_Q)         0.456     6.558 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=32, routed)          1.148     7.707    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.831 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.896     8.727    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.851 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6/O
                         net (fo=1, routed)           0.000     8.851    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6_n_0
    SLICE_X36Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     9.068 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[69]_i_3/O
                         net (fo=1, routed)           0.575     9.643    CPU_Core_inst/CU/debugSignalsReg_reg[69]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.299     9.942 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_2/O
                         net (fo=1, routed)           0.505    10.446    CPU_Core_inst/CU/debugSignalsReg[69]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    10.570 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_1/O
                         net (fo=95, routed)          0.861    11.431    CPU_Core_inst/CU/D[8]
    SLICE_X36Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.555 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_5/O
                         net (fo=14, routed)          0.484    12.040    CPU_Core_inst/CU/debugSignalsReg[836]_i_5_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I2_O)        0.124    12.164 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.428    12.591    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.124    12.715 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_15/O
                         net (fo=25, routed)          0.677    13.392    CPU_Core_inst/CU/debugSignalsReg[835]_i_15_n_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.516 r  CPU_Core_inst/CU/debugSignalsReg[835]_i_9/O
                         net (fo=15, routed)          0.870    14.386    CPU_Core_inst/CU/debugSignalsReg[835]_i_9_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152    14.538 r  CPU_Core_inst/CU/debugSignalsReg[832]_i_15/O
                         net (fo=2, routed)           0.828    15.366    CPU_Core_inst/CU/debugSignalsReg[832]_i_15_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.362    15.728 r  CPU_Core_inst/CU/debugSignalsReg[830]_i_6/O
                         net (fo=2, routed)           0.769    16.497    CPU_Core_inst/CU/debugSignalsReg[830]_i_6_n_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I1_O)        0.327    16.824 r  CPU_Core_inst/CU/debugSignalsReg[830]_i_4/O
                         net (fo=1, routed)           0.844    17.668    CPU_Core_inst/CU/debugSignalsReg[830]_i_4_n_0
    SLICE_X36Y9          LUT3 (Prop_lut3_I1_O)        0.150    17.818 r  CPU_Core_inst/CU/debugSignalsReg[830]_i_2/O
                         net (fo=17, routed)          0.772    18.590    CPU_Core_inst/CU/ALU_inst/operationResult1[25]
    SLICE_X37Y9          LUT2 (Prop_lut2_I0_O)        0.326    18.916 r  CPU_Core_inst/CU/resultReg[26]_i_20/O
                         net (fo=1, routed)           0.000    18.916    CPU_Core_inst/CU/resultReg[26]_i_20_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.466 r  CPU_Core_inst/CU/resultReg_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.466    CPU_Core_inst/CU/resultReg_reg[26]_i_6_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.779 r  CPU_Core_inst/CU/resultReg_reg[29]_i_5/O[3]
                         net (fo=2, routed)           0.887    20.666    CPU_Core_inst/CU/ALU_inst/p_0_in7_in
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.306    20.972 r  CPU_Core_inst/CU/flagsReg[1]_i_5/O
                         net (fo=1, routed)           0.444    21.416    CPU_Core_inst/CU/flagsReg[1]_i_5_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I5_O)        0.124    21.540 f  CPU_Core_inst/CU/flagsReg[1]_i_4/O
                         net (fo=1, routed)           0.692    22.232    CPU_Core_inst/CU/flagsReg[1]_i_4_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I3_O)        0.124    22.356 r  CPU_Core_inst/CU/flagsReg[1]_i_1/O
                         net (fo=2, routed)           0.676    23.032    CPU_Core_inst/ALU_inst/D[33]
    SLICE_X46Y16         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.441    25.746    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X46Y16         FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
                         clock pessimism              0.326    26.072    
                         clock uncertainty           -0.082    25.991    
    SLICE_X46Y16         FDCE (Setup_fdce_C_D)       -0.045    25.946    CPU_Core_inst/ALU_inst/flagsReg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.946    
                         arrival time                         -23.032    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[803]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.537ns  (logic 4.727ns (28.584%)  route 11.810ns (71.416%))
  Logic Levels:           23  (CARRY4=5 LUT1=1 LUT2=4 LUT3=3 LUT4=2 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.752ns = ( 25.752 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.565     6.102    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X44Y10         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDCE (Prop_fdce_C_Q)         0.456     6.558 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=32, routed)          1.148     7.707    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.831 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.896     8.727    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.851 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6/O
                         net (fo=1, routed)           0.000     8.851    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6_n_0
    SLICE_X36Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     9.068 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[69]_i_3/O
                         net (fo=1, routed)           0.575     9.643    CPU_Core_inst/CU/debugSignalsReg_reg[69]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.299     9.942 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_2/O
                         net (fo=1, routed)           0.505    10.446    CPU_Core_inst/CU/debugSignalsReg[69]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    10.570 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_1/O
                         net (fo=95, routed)          0.861    11.431    CPU_Core_inst/CU/D[8]
    SLICE_X36Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.555 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_5/O
                         net (fo=14, routed)          0.484    12.040    CPU_Core_inst/CU/debugSignalsReg[836]_i_5_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I2_O)        0.124    12.164 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.428    12.591    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.124    12.715 r  CPU_Core_inst/CU/debugSignalsReg[835]_i_15/O
                         net (fo=25, routed)          0.677    13.392    CPU_Core_inst/CU/debugSignalsReg[835]_i_15_n_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.516 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_9/O
                         net (fo=15, routed)          0.636    14.152    CPU_Core_inst/CU/debugSignalsReg[835]_i_9_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I3_O)        0.124    14.276 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_20/O
                         net (fo=2, routed)           0.572    14.848    CPU_Core_inst/CU/debugSignalsReg[821]_i_20_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I2_O)        0.150    14.998 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_13/O
                         net (fo=2, routed)           0.282    15.280    CPU_Core_inst/CU/debugSignalsReg[821]_i_13_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I4_O)        0.332    15.612 f  CPU_Core_inst/CU/debugSignalsReg[818]_i_7/O
                         net (fo=2, routed)           0.602    16.214    CPU_Core_inst/CU/debugSignalsReg[818]_i_7_n_0
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.124    16.338 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_2/O
                         net (fo=4, routed)           0.877    17.214    CPU_Core_inst/CU/debugSignalsReg[818]_i_2_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.154    17.368 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_1/O
                         net (fo=16, routed)          0.897    18.265    CPU_Core_inst/CU/D[149]
    SLICE_X29Y6          LUT2 (Prop_lut2_I0_O)        0.327    18.592 r  CPU_Core_inst/CU/resultReg[15]_i_21/O
                         net (fo=1, routed)           0.000    18.592    CPU_Core_inst/CU/resultReg[15]_i_21_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.142 r  CPU_Core_inst/CU/resultReg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.142    CPU_Core_inst/CU/resultReg_reg[15]_i_6_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.256 r  CPU_Core_inst/CU/resultReg_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.256    CPU_Core_inst/CU/resultReg_reg[19]_i_5_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.370 r  CPU_Core_inst/CU/resultReg_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.370    CPU_Core_inst/CU/resultReg_reg[23]_i_9_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  CPU_Core_inst/CU/resultReg_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.484    CPU_Core_inst/CU/resultReg_reg[26]_i_9_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.723 r  CPU_Core_inst/CU/resultReg_reg[29]_i_10/O[2]
                         net (fo=1, routed)           1.186    20.909    CPU_Core_inst/CU/ALU_inst/data10[30]
    SLICE_X42Y13         LUT6 (Prop_lut6_I4_O)        0.302    21.211 f  CPU_Core_inst/CU/resultReg[30]_i_8/O
                         net (fo=1, routed)           0.171    21.382    CPU_Core_inst/CU/resultReg[30]_i_8_n_0
    SLICE_X42Y13         LUT5 (Prop_lut5_I4_O)        0.124    21.506 f  CPU_Core_inst/CU/resultReg[30]_i_5/O
                         net (fo=2, routed)           0.442    21.948    CPU_Core_inst/CU/resultReg[30]_i_5_n_0
    SLICE_X46Y13         LUT1 (Prop_lut1_I0_O)        0.119    22.067 r  CPU_Core_inst/CU/resultReg[30]_i_2/O
                         net (fo=2, routed)           0.572    22.639    memoryMapping_inst/D[678]
    SLICE_X48Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[803]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.447    25.752    memoryMapping_inst/internalClk_BUFG
    SLICE_X48Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[803]/C
                         clock pessimism              0.312    26.064    
                         clock uncertainty           -0.082    25.983    
    SLICE_X48Y12         FDCE (Setup_fdce_C_D)       -0.289    25.694    memoryMapping_inst/debugSignalsReg_reg[803]
  -------------------------------------------------------------------
                         required time                         25.694    
                         arrival time                         -22.639    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[838]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.739ns  (logic 4.574ns (27.325%)  route 12.165ns (72.675%))
  Logic Levels:           19  (CARRY4=2 LUT2=4 LUT3=2 LUT4=4 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 25.747 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.565     6.102    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X44Y10         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDCE (Prop_fdce_C_Q)         0.456     6.558 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=32, routed)          1.148     7.707    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.831 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.896     8.727    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.851 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6/O
                         net (fo=1, routed)           0.000     8.851    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6_n_0
    SLICE_X36Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     9.068 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[69]_i_3/O
                         net (fo=1, routed)           0.575     9.643    CPU_Core_inst/CU/debugSignalsReg_reg[69]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.299     9.942 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_2/O
                         net (fo=1, routed)           0.505    10.446    CPU_Core_inst/CU/debugSignalsReg[69]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    10.570 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_1/O
                         net (fo=95, routed)          0.861    11.431    CPU_Core_inst/CU/D[8]
    SLICE_X36Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.555 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_5/O
                         net (fo=14, routed)          0.484    12.040    CPU_Core_inst/CU/debugSignalsReg[836]_i_5_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I2_O)        0.124    12.164 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.428    12.591    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.124    12.715 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_15/O
                         net (fo=25, routed)          0.677    13.392    CPU_Core_inst/CU/debugSignalsReg[835]_i_15_n_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.516 r  CPU_Core_inst/CU/debugSignalsReg[835]_i_9/O
                         net (fo=15, routed)          0.870    14.386    CPU_Core_inst/CU/debugSignalsReg[835]_i_9_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.152    14.538 r  CPU_Core_inst/CU/debugSignalsReg[832]_i_15/O
                         net (fo=2, routed)           0.828    15.366    CPU_Core_inst/CU/debugSignalsReg[832]_i_15_n_0
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.362    15.728 r  CPU_Core_inst/CU/debugSignalsReg[830]_i_6/O
                         net (fo=2, routed)           0.769    16.497    CPU_Core_inst/CU/debugSignalsReg[830]_i_6_n_0
    SLICE_X33Y12         LUT5 (Prop_lut5_I1_O)        0.327    16.824 r  CPU_Core_inst/CU/debugSignalsReg[830]_i_4/O
                         net (fo=1, routed)           0.844    17.668    CPU_Core_inst/CU/debugSignalsReg[830]_i_4_n_0
    SLICE_X36Y9          LUT3 (Prop_lut3_I1_O)        0.150    17.818 r  CPU_Core_inst/CU/debugSignalsReg[830]_i_2/O
                         net (fo=17, routed)          0.772    18.590    CPU_Core_inst/CU/ALU_inst/operationResult1[25]
    SLICE_X37Y9          LUT2 (Prop_lut2_I0_O)        0.326    18.916 r  CPU_Core_inst/CU/resultReg[26]_i_20/O
                         net (fo=1, routed)           0.000    18.916    CPU_Core_inst/CU/resultReg[26]_i_20_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.466 r  CPU_Core_inst/CU/resultReg_reg[26]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.466    CPU_Core_inst/CU/resultReg_reg[26]_i_6_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.779 r  CPU_Core_inst/CU/resultReg_reg[29]_i_5/O[3]
                         net (fo=2, routed)           0.887    20.666    CPU_Core_inst/CU/ALU_inst/p_0_in7_in
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.306    20.972 r  CPU_Core_inst/CU/flagsReg[1]_i_5/O
                         net (fo=1, routed)           0.444    21.416    CPU_Core_inst/CU/flagsReg[1]_i_5_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I5_O)        0.124    21.540 f  CPU_Core_inst/CU/flagsReg[1]_i_4/O
                         net (fo=1, routed)           0.692    22.232    CPU_Core_inst/CU/flagsReg[1]_i_4_n_0
    SLICE_X43Y15         LUT6 (Prop_lut6_I3_O)        0.124    22.356 r  CPU_Core_inst/CU/flagsReg[1]_i_1/O
                         net (fo=2, routed)           0.486    22.842    memoryMapping_inst/D[713]
    SLICE_X43Y14         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[838]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.442    25.747    memoryMapping_inst/internalClk_BUFG
    SLICE_X43Y14         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[838]/C
                         clock pessimism              0.312    26.059    
                         clock uncertainty           -0.082    25.978    
    SLICE_X43Y14         FDCE (Setup_fdce_C_D)       -0.062    25.916    memoryMapping_inst/debugSignalsReg_reg[838]
  -------------------------------------------------------------------
                         required time                         25.916    
                         arrival time                         -22.842    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.733ns  (logic 4.121ns (24.628%)  route 12.612ns (75.372%))
  Logic Levels:           18  (CARRY4=1 LUT2=4 LUT3=3 LUT4=2 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.759ns = ( 25.759 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.565     6.102    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X44Y10         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDCE (Prop_fdce_C_Q)         0.456     6.558 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=32, routed)          1.148     7.707    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.831 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.896     8.727    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.851 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6/O
                         net (fo=1, routed)           0.000     8.851    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6_n_0
    SLICE_X36Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     9.068 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[69]_i_3/O
                         net (fo=1, routed)           0.575     9.643    CPU_Core_inst/CU/debugSignalsReg_reg[69]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.299     9.942 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_2/O
                         net (fo=1, routed)           0.505    10.446    CPU_Core_inst/CU/debugSignalsReg[69]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    10.570 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_1/O
                         net (fo=95, routed)          0.861    11.431    CPU_Core_inst/CU/D[8]
    SLICE_X36Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.555 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_5/O
                         net (fo=14, routed)          0.484    12.040    CPU_Core_inst/CU/debugSignalsReg[836]_i_5_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I2_O)        0.124    12.164 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.428    12.591    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.124    12.715 r  CPU_Core_inst/CU/debugSignalsReg[835]_i_15/O
                         net (fo=25, routed)          0.677    13.392    CPU_Core_inst/CU/debugSignalsReg[835]_i_15_n_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.516 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_9/O
                         net (fo=15, routed)          0.636    14.152    CPU_Core_inst/CU/debugSignalsReg[835]_i_9_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I3_O)        0.124    14.276 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_20/O
                         net (fo=2, routed)           0.572    14.848    CPU_Core_inst/CU/debugSignalsReg[821]_i_20_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I2_O)        0.150    14.998 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_13/O
                         net (fo=2, routed)           0.282    15.280    CPU_Core_inst/CU/debugSignalsReg[821]_i_13_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I4_O)        0.332    15.612 f  CPU_Core_inst/CU/debugSignalsReg[818]_i_7/O
                         net (fo=2, routed)           0.602    16.214    CPU_Core_inst/CU/debugSignalsReg[818]_i_7_n_0
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.124    16.338 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_2/O
                         net (fo=4, routed)           0.877    17.214    CPU_Core_inst/CU/debugSignalsReg[818]_i_2_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.154    17.368 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_1/O
                         net (fo=16, routed)          0.897    18.265    CPU_Core_inst/CU/D[149]
    SLICE_X29Y6          LUT2 (Prop_lut2_I0_O)        0.327    18.592 r  CPU_Core_inst/CU/resultReg[15]_i_21/O
                         net (fo=1, routed)           0.000    18.592    CPU_Core_inst/CU/resultReg[15]_i_21_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    19.232 r  CPU_Core_inst/CU/resultReg_reg[15]_i_6/O[3]
                         net (fo=1, routed)           1.055    20.287    CPU_Core_inst/CU/ALU_inst/data10[15]
    SLICE_X43Y7          LUT6 (Prop_lut6_I4_O)        0.306    20.593 f  CPU_Core_inst/CU/resultReg[15]_i_2/O
                         net (fo=1, routed)           0.919    21.511    CPU_Core_inst/CU/resultReg[15]_i_2_n_0
    SLICE_X46Y3          LUT5 (Prop_lut5_I0_O)        0.124    21.635 r  CPU_Core_inst/CU/resultReg[15]_i_1/O
                         net (fo=3, routed)           1.200    22.835    CPU_Core_inst/ALU_inst/D[15]
    SLICE_X56Y0          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.454    25.759    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X56Y0          FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[15]/C
                         clock pessimism              0.312    26.071    
                         clock uncertainty           -0.082    25.990    
    SLICE_X56Y0          FDCE (Setup_fdce_C_D)       -0.065    25.925    CPU_Core_inst/ALU_inst/resultReg_reg[15]
  -------------------------------------------------------------------
                         required time                         25.925    
                         arrival time                         -22.835    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.637ns  (logic 4.504ns (27.073%)  route 12.133ns (72.927%))
  Logic Levels:           21  (CARRY4=3 LUT2=4 LUT3=3 LUT4=2 LUT5=4 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 25.749 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.565     6.102    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X44Y10         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDCE (Prop_fdce_C_Q)         0.456     6.558 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=32, routed)          1.148     7.707    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.831 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.896     8.727    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.851 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6/O
                         net (fo=1, routed)           0.000     8.851    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6_n_0
    SLICE_X36Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     9.068 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[69]_i_3/O
                         net (fo=1, routed)           0.575     9.643    CPU_Core_inst/CU/debugSignalsReg_reg[69]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.299     9.942 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_2/O
                         net (fo=1, routed)           0.505    10.446    CPU_Core_inst/CU/debugSignalsReg[69]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    10.570 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_1/O
                         net (fo=95, routed)          0.861    11.431    CPU_Core_inst/CU/D[8]
    SLICE_X36Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.555 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_5/O
                         net (fo=14, routed)          0.484    12.040    CPU_Core_inst/CU/debugSignalsReg[836]_i_5_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I2_O)        0.124    12.164 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.428    12.591    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.124    12.715 r  CPU_Core_inst/CU/debugSignalsReg[835]_i_15/O
                         net (fo=25, routed)          0.677    13.392    CPU_Core_inst/CU/debugSignalsReg[835]_i_15_n_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.516 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_9/O
                         net (fo=15, routed)          0.636    14.152    CPU_Core_inst/CU/debugSignalsReg[835]_i_9_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I3_O)        0.124    14.276 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_20/O
                         net (fo=2, routed)           0.572    14.848    CPU_Core_inst/CU/debugSignalsReg[821]_i_20_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I2_O)        0.150    14.998 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_13/O
                         net (fo=2, routed)           0.282    15.280    CPU_Core_inst/CU/debugSignalsReg[821]_i_13_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I4_O)        0.332    15.612 f  CPU_Core_inst/CU/debugSignalsReg[818]_i_7/O
                         net (fo=2, routed)           0.602    16.214    CPU_Core_inst/CU/debugSignalsReg[818]_i_7_n_0
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.124    16.338 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_2/O
                         net (fo=4, routed)           0.877    17.214    CPU_Core_inst/CU/debugSignalsReg[818]_i_2_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.154    17.368 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_1/O
                         net (fo=16, routed)          0.717    18.085    CPU_Core_inst/CU/D[149]
    SLICE_X39Y6          LUT2 (Prop_lut2_I0_O)        0.327    18.412 r  CPU_Core_inst/CU/resultReg[15]_i_29/O
                         net (fo=1, routed)           0.000    18.412    CPU_Core_inst/CU/resultReg[15]_i_29_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.962 r  CPU_Core_inst/CU/resultReg_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.962    CPU_Core_inst/CU/resultReg_reg[15]_i_8_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.076 r  CPU_Core_inst/CU/resultReg_reg[19]_i_8/CO[3]
                         net (fo=1, routed)           0.000    19.076    CPU_Core_inst/CU/resultReg_reg[19]_i_8_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.315 r  CPU_Core_inst/CU/resultReg_reg[23]_i_6/O[2]
                         net (fo=1, routed)           0.942    20.257    CPU_Core_inst/CU/resultReg_reg[23]_i_6_n_5
    SLICE_X40Y10         LUT5 (Prop_lut5_I0_O)        0.302    20.559 r  CPU_Core_inst/CU/resultReg[22]_i_7/O
                         net (fo=1, routed)           0.488    21.047    CPU_Core_inst/CU/resultReg[22]_i_7_n_0
    SLICE_X43Y12         LUT6 (Prop_lut6_I3_O)        0.124    21.171 r  CPU_Core_inst/CU/resultReg[22]_i_3/O
                         net (fo=1, routed)           0.467    21.638    CPU_Core_inst/CU/resultReg[22]_i_3_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I5_O)        0.124    21.762 r  CPU_Core_inst/CU/resultReg[22]_i_1/O
                         net (fo=3, routed)           0.977    22.739    CPU_Core_inst/ALU_inst/D[22]
    SLICE_X47Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.444    25.749    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X47Y12         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[22]/C
                         clock pessimism              0.326    26.075    
                         clock uncertainty           -0.082    25.994    
    SLICE_X47Y12         FDCE (Setup_fdce_C_D)       -0.109    25.885    CPU_Core_inst/ALU_inst/resultReg_reg[22]
  -------------------------------------------------------------------
                         required time                         25.885    
                         arrival time                         -22.739    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/procState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[804]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        16.623ns  (logic 4.686ns (28.190%)  route 11.937ns (71.810%))
  Logic Levels:           22  (CARRY4=5 LUT2=4 LUT3=3 LUT4=2 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.749ns = ( 25.749 - 20.000 ) 
    Source Clock Delay      (SCD):    6.102ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.565     6.102    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X44Y10         FDCE                                         r  CPU_Core_inst/CU/procState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDCE (Prop_fdce_C_Q)         0.456     6.558 f  CPU_Core_inst/CU/procState_reg[2]/Q
                         net (fo=32, routed)          1.148     7.707    CPU_Core_inst/CU/procState_reg_n_0_[2]
    SLICE_X41Y13         LUT4 (Prop_lut4_I2_O)        0.124     7.831 r  CPU_Core_inst/CU/debugSignalsReg[71]_i_5/O
                         net (fo=21, routed)          0.896     8.727    CPU_Core_inst/RegisterFile_inst/bitManipulationValSel[0]
    SLICE_X36Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.851 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6/O
                         net (fo=1, routed)           0.000     8.851    CPU_Core_inst/RegisterFile_inst/debugSignalsReg[69]_i_6_n_0
    SLICE_X36Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     9.068 f  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[69]_i_3/O
                         net (fo=1, routed)           0.575     9.643    CPU_Core_inst/CU/debugSignalsReg_reg[69]
    SLICE_X37Y13         LUT4 (Prop_lut4_I2_O)        0.299     9.942 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_2/O
                         net (fo=1, routed)           0.505    10.446    CPU_Core_inst/CU/debugSignalsReg[69]_i_2_n_0
    SLICE_X36Y6          LUT5 (Prop_lut5_I4_O)        0.124    10.570 f  CPU_Core_inst/CU/debugSignalsReg[69]_i_1/O
                         net (fo=95, routed)          0.861    11.431    CPU_Core_inst/CU/D[8]
    SLICE_X36Y5          LUT2 (Prop_lut2_I1_O)        0.124    11.555 f  CPU_Core_inst/CU/debugSignalsReg[836]_i_5/O
                         net (fo=14, routed)          0.484    12.040    CPU_Core_inst/CU/debugSignalsReg[836]_i_5_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I2_O)        0.124    12.164 r  CPU_Core_inst/CU/debugSignalsReg[806]_i_9/O
                         net (fo=2, routed)           0.428    12.591    CPU_Core_inst/CU/debugSignalsReg[806]_i_9_n_0
    SLICE_X36Y6          LUT2 (Prop_lut2_I1_O)        0.124    12.715 r  CPU_Core_inst/CU/debugSignalsReg[835]_i_15/O
                         net (fo=25, routed)          0.677    13.392    CPU_Core_inst/CU/debugSignalsReg[835]_i_15_n_0
    SLICE_X33Y7          LUT2 (Prop_lut2_I1_O)        0.124    13.516 f  CPU_Core_inst/CU/debugSignalsReg[835]_i_9/O
                         net (fo=15, routed)          0.636    14.152    CPU_Core_inst/CU/debugSignalsReg[835]_i_9_n_0
    SLICE_X33Y6          LUT5 (Prop_lut5_I3_O)        0.124    14.276 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_20/O
                         net (fo=2, routed)           0.572    14.848    CPU_Core_inst/CU/debugSignalsReg[821]_i_20_n_0
    SLICE_X33Y5          LUT3 (Prop_lut3_I2_O)        0.150    14.998 f  CPU_Core_inst/CU/debugSignalsReg[821]_i_13/O
                         net (fo=2, routed)           0.282    15.280    CPU_Core_inst/CU/debugSignalsReg[821]_i_13_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I4_O)        0.332    15.612 f  CPU_Core_inst/CU/debugSignalsReg[818]_i_7/O
                         net (fo=2, routed)           0.602    16.214    CPU_Core_inst/CU/debugSignalsReg[818]_i_7_n_0
    SLICE_X36Y5          LUT5 (Prop_lut5_I4_O)        0.124    16.338 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_2/O
                         net (fo=4, routed)           0.877    17.214    CPU_Core_inst/CU/debugSignalsReg[818]_i_2_n_0
    SLICE_X36Y5          LUT3 (Prop_lut3_I0_O)        0.154    17.368 r  CPU_Core_inst/CU/debugSignalsReg[818]_i_1/O
                         net (fo=16, routed)          0.897    18.265    CPU_Core_inst/CU/D[149]
    SLICE_X29Y6          LUT2 (Prop_lut2_I0_O)        0.327    18.592 r  CPU_Core_inst/CU/resultReg[15]_i_21/O
                         net (fo=1, routed)           0.000    18.592    CPU_Core_inst/CU/resultReg[15]_i_21_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.142 r  CPU_Core_inst/CU/resultReg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.142    CPU_Core_inst/CU/resultReg_reg[15]_i_6_n_0
    SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.256 r  CPU_Core_inst/CU/resultReg_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.256    CPU_Core_inst/CU/resultReg_reg[19]_i_5_n_0
    SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.370 r  CPU_Core_inst/CU/resultReg_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.370    CPU_Core_inst/CU/resultReg_reg[23]_i_9_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.484 r  CPU_Core_inst/CU/resultReg_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.484    CPU_Core_inst/CU/resultReg_reg[26]_i_9_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.797 r  CPU_Core_inst/CU/resultReg_reg[29]_i_10/O[3]
                         net (fo=2, routed)           1.264    21.061    CPU_Core_inst/CU/ALU_inst/data10[31]
    SLICE_X44Y15         LUT6 (Prop_lut6_I1_O)        0.306    21.367 f  CPU_Core_inst/CU/resultReg[31]_i_2/O
                         net (fo=1, routed)           0.433    21.800    CPU_Core_inst/CU/resultReg[31]_i_2_n_0
    SLICE_X44Y15         LUT5 (Prop_lut5_I0_O)        0.124    21.924 r  CPU_Core_inst/CU/resultReg[31]_i_1/O
                         net (fo=3, routed)           0.801    22.725    memoryMapping_inst/D[679]
    SLICE_X45Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[804]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.444    25.749    memoryMapping_inst/internalClk_BUFG
    SLICE_X45Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[804]/C
                         clock pessimism              0.326    26.075    
                         clock uncertainty           -0.082    25.994    
    SLICE_X45Y12         FDCE (Setup_fdce_C_D)       -0.101    25.893    memoryMapping_inst/debugSignalsReg_reg[804]
  -------------------------------------------------------------------
                         required time                         25.893    
                         arrival time                         -22.725    
  -------------------------------------------------------------------
                         slack                                  3.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[7][13]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[466]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.395%)  route 0.232ns (58.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.562     1.790    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X38Y9          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[7][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDCE (Prop_fdce_C_Q)         0.164     1.954 r  CPU_Core_inst/RegisterFile_inst/registers_reg[7][13]/Q
                         net (fo=4, routed)           0.232     2.186    memoryMapping_inst/D[373]
    SLICE_X32Y9          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[466]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.831     2.336    memoryMapping_inst/internalClk_BUFG
    SLICE_X32Y9          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[466]/C
                         clock pessimism             -0.282     2.054    
    SLICE_X32Y9          FDCE (Hold_fdce_C_D)         0.072     2.126    memoryMapping_inst/debugSignalsReg_reg[466]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[4][7]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[364]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.240%)  route 0.238ns (62.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.556     1.784    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X33Y18         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDCE (Prop_fdce_C_Q)         0.141     1.925 r  CPU_Core_inst/RegisterFile_inst/registers_reg[4][7]/Q
                         net (fo=4, routed)           0.238     2.163    memoryMapping_inst/D[271]
    SLICE_X37Y16         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[364]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.825     2.330    memoryMapping_inst/internalClk_BUFG
    SLICE_X37Y16         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[364]/C
                         clock pessimism             -0.282     2.048    
    SLICE_X37Y16         FDCE (Hold_fdce_C_D)         0.046     2.094    memoryMapping_inst/debugSignalsReg_reg[364]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[0][28]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[257]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.371%)  route 0.269ns (65.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.559     1.787    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X40Y13         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDCE (Prop_fdce_C_Q)         0.141     1.928 r  CPU_Core_inst/RegisterFile_inst/registers_reg[0][28]/Q
                         net (fo=4, routed)           0.269     2.197    memoryMapping_inst/D[164]
    SLICE_X33Y11         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.830     2.335    memoryMapping_inst/internalClk_BUFG
    SLICE_X33Y11         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[257]/C
                         clock pessimism             -0.282     2.053    
    SLICE_X33Y11         FDCE (Hold_fdce_C_D)         0.070     2.123    memoryMapping_inst/debugSignalsReg_reg[257]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[5][7]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[396]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.295%)  route 0.270ns (65.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.558     1.786    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X33Y16         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDCE (Prop_fdce_C_Q)         0.141     1.927 r  CPU_Core_inst/RegisterFile_inst/registers_reg[5][7]/Q
                         net (fo=4, routed)           0.270     2.197    memoryMapping_inst/D[303]
    SLICE_X36Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[396]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.824     2.329    memoryMapping_inst/internalClk_BUFG
    SLICE_X36Y17         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[396]/C
                         clock pessimism             -0.282     2.047    
    SLICE_X36Y17         FDCE (Hold_fdce_C_D)         0.072     2.119    memoryMapping_inst/debugSignalsReg_reg[396]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[1][14]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[275]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.040%)  route 0.273ns (65.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.563     1.791    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X28Y6          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y6          FDCE (Prop_fdce_C_Q)         0.141     1.932 r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][14]/Q
                         net (fo=4, routed)           0.273     2.205    memoryMapping_inst/D[182]
    SLICE_X36Y6          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[275]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.832     2.337    memoryMapping_inst/internalClk_BUFG
    SLICE_X36Y6          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[275]/C
                         clock pessimism             -0.282     2.055    
    SLICE_X36Y6          FDCE (Hold_fdce_C_D)         0.070     2.125    memoryMapping_inst/debugSignalsReg_reg[275]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[8][19]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[504]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.845%)  route 0.276ns (66.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.563     1.791    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X28Y5          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDCE (Prop_fdce_C_Q)         0.141     1.932 r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][19]/Q
                         net (fo=4, routed)           0.276     2.208    memoryMapping_inst/D[411]
    SLICE_X36Y2          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[504]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.833     2.338    memoryMapping_inst/internalClk_BUFG
    SLICE_X36Y2          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[504]/C
                         clock pessimism             -0.282     2.056    
    SLICE_X36Y2          FDCE (Hold_fdce_C_D)         0.070     2.126    memoryMapping_inst/debugSignalsReg_reg[504]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[1][31]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[292]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.769%)  route 0.303ns (68.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.558     1.786    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X29Y16         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDCE (Prop_fdce_C_Q)         0.141     1.927 r  CPU_Core_inst/RegisterFile_inst/registers_reg[1][31]/Q
                         net (fo=4, routed)           0.303     2.230    memoryMapping_inst/D[199]
    SLICE_X39Y14         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[292]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.827     2.332    memoryMapping_inst/internalClk_BUFG
    SLICE_X39Y14         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[292]/C
                         clock pessimism             -0.282     2.050    
    SLICE_X39Y14         FDCE (Hold_fdce_C_D)         0.072     2.122    memoryMapping_inst/debugSignalsReg_reg[292]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[8][22]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[507]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.812%)  route 0.302ns (68.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.562     1.790    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X35Y5          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDCE (Prop_fdce_C_Q)         0.141     1.931 r  CPU_Core_inst/RegisterFile_inst/registers_reg[8][22]/Q
                         net (fo=4, routed)           0.302     2.233    memoryMapping_inst/D[414]
    SLICE_X36Y3          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.832     2.337    memoryMapping_inst/internalClk_BUFG
    SLICE_X36Y3          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[507]/C
                         clock pessimism             -0.282     2.055    
    SLICE_X36Y3          FDCE (Hold_fdce_C_D)         0.066     2.121    memoryMapping_inst/debugSignalsReg_reg[507]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[10][15]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[564]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.758%)  route 0.317ns (69.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.563     1.791    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X28Y4          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDCE (Prop_fdce_C_Q)         0.141     1.932 r  CPU_Core_inst/RegisterFile_inst/registers_reg[10][15]/Q
                         net (fo=4, routed)           0.317     2.250    memoryMapping_inst/D[471]
    SLICE_X36Y6          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[564]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.832     2.337    memoryMapping_inst/internalClk_BUFG
    SLICE_X36Y6          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[564]/C
                         clock pessimism             -0.282     2.055    
    SLICE_X36Y6          FDCE (Hold_fdce_C_D)         0.072     2.127    memoryMapping_inst/debugSignalsReg_reg[564]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 CPU_Core_inst/RegisterFile_inst/registers_reg[11][22]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[603]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             internalClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.853%)  route 0.293ns (64.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.562     1.790    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X34Y3          FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDCE (Prop_fdce_C_Q)         0.164     1.954 r  CPU_Core_inst/RegisterFile_inst/registers_reg[11][22]/Q
                         net (fo=4, routed)           0.293     2.248    memoryMapping_inst/D[510]
    SLICE_X37Y3          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[603]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.832     2.337    memoryMapping_inst/internalClk_BUFG
    SLICE_X37Y3          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[603]/C
                         clock pessimism             -0.282     2.055    
    SLICE_X37Y3          FDCE (Hold_fdce_C_D)         0.062     2.117    memoryMapping_inst/debugSignalsReg_reg[603]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         internalClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ClockGenerator/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2      ram_inst/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    internalClk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y16     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X46Y16     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X48Y4      CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X51Y6      CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X56Y0      CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X52Y0      CPU_Core_inst/ALU_inst/resultReg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X56Y7      CPU_Core_inst/ALU_inst/resultReg_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ClockGenerator/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y4      CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y4      CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y6      CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y6      CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X56Y0      CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X56Y0      CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y16     CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y4      CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X48Y4      CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y6      CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X51Y6      CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X56Y0      CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X56Y0      CPU_Core_inst/ALU_inst/resultReg_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  internalClk
  To Clock:  internalClk

Setup :            0  Failing Endpoints,  Worst Slack        9.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.828ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.821ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[643]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 0.608ns (6.504%)  route 8.740ns (93.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 25.744 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.994     7.554    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I0_O)        0.152     7.706 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1939, routed)        7.746    15.452    memoryMapping_inst/reset
    SLICE_X15Y19         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[643]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.439    25.744    memoryMapping_inst/internalClk_BUFG
    SLICE_X15Y19         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[643]/C
                         clock pessimism              0.240    25.984    
                         clock uncertainty           -0.082    25.903    
    SLICE_X15Y19         FDCE (Recov_fdce_C_CLR)     -0.629    25.274    memoryMapping_inst/debugSignalsReg_reg[643]
  -------------------------------------------------------------------
                         required time                         25.274    
                         arrival time                         -15.452    
  -------------------------------------------------------------------
                         slack                                  9.821    

Slack (MET) :             9.907ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[650]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 0.608ns (6.504%)  route 8.740ns (93.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 25.744 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.994     7.554    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I0_O)        0.152     7.706 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1939, routed)        7.746    15.452    memoryMapping_inst/reset
    SLICE_X14Y19         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[650]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.439    25.744    memoryMapping_inst/internalClk_BUFG
    SLICE_X14Y19         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[650]/C
                         clock pessimism              0.240    25.984    
                         clock uncertainty           -0.082    25.903    
    SLICE_X14Y19         FDCE (Recov_fdce_C_CLR)     -0.543    25.360    memoryMapping_inst/debugSignalsReg_reg[650]
  -------------------------------------------------------------------
                         required time                         25.360    
                         arrival time                         -15.452    
  -------------------------------------------------------------------
                         slack                                  9.907    

Slack (MET) :             10.250ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[256]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 0.608ns (6.815%)  route 8.314ns (93.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.994     7.554    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I0_O)        0.152     7.706 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1939, routed)        7.320    15.026    memoryMapping_inst/reset
    SLICE_X33Y12         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[256]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.441    25.746    memoryMapping_inst/internalClk_BUFG
    SLICE_X33Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[256]/C
                         clock pessimism              0.240    25.986    
                         clock uncertainty           -0.082    25.905    
    SLICE_X33Y12         FDCE (Recov_fdce_C_CLR)     -0.629    25.276    memoryMapping_inst/debugSignalsReg_reg[256]
  -------------------------------------------------------------------
                         required time                         25.276    
                         arrival time                         -15.026    
  -------------------------------------------------------------------
                         slack                                 10.250    

Slack (MET) :             10.250ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[263]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 0.608ns (6.815%)  route 8.314ns (93.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.994     7.554    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I0_O)        0.152     7.706 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1939, routed)        7.320    15.026    memoryMapping_inst/reset
    SLICE_X33Y12         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[263]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.441    25.746    memoryMapping_inst/internalClk_BUFG
    SLICE_X33Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[263]/C
                         clock pessimism              0.240    25.986    
                         clock uncertainty           -0.082    25.905    
    SLICE_X33Y12         FDCE (Recov_fdce_C_CLR)     -0.629    25.276    memoryMapping_inst/debugSignalsReg_reg[263]
  -------------------------------------------------------------------
                         required time                         25.276    
                         arrival time                         -15.026    
  -------------------------------------------------------------------
                         slack                                 10.250    

Slack (MET) :             10.250ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[294]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 0.608ns (6.815%)  route 8.314ns (93.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.994     7.554    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I0_O)        0.152     7.706 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1939, routed)        7.320    15.026    memoryMapping_inst/reset
    SLICE_X33Y12         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[294]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.441    25.746    memoryMapping_inst/internalClk_BUFG
    SLICE_X33Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[294]/C
                         clock pessimism              0.240    25.986    
                         clock uncertainty           -0.082    25.905    
    SLICE_X33Y12         FDCE (Recov_fdce_C_CLR)     -0.629    25.276    memoryMapping_inst/debugSignalsReg_reg[294]
  -------------------------------------------------------------------
                         required time                         25.276    
                         arrival time                         -15.026    
  -------------------------------------------------------------------
                         slack                                 10.250    

Slack (MET) :             10.250ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[352]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 0.608ns (6.815%)  route 8.314ns (93.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.994     7.554    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I0_O)        0.152     7.706 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1939, routed)        7.320    15.026    memoryMapping_inst/reset
    SLICE_X33Y12         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[352]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.441    25.746    memoryMapping_inst/internalClk_BUFG
    SLICE_X33Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[352]/C
                         clock pessimism              0.240    25.986    
                         clock uncertainty           -0.082    25.905    
    SLICE_X33Y12         FDCE (Recov_fdce_C_CLR)     -0.629    25.276    memoryMapping_inst/debugSignalsReg_reg[352]
  -------------------------------------------------------------------
                         required time                         25.276    
                         arrival time                         -15.026    
  -------------------------------------------------------------------
                         slack                                 10.250    

Slack (MET) :             10.250ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[353]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 0.608ns (6.815%)  route 8.314ns (93.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.994     7.554    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I0_O)        0.152     7.706 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1939, routed)        7.320    15.026    memoryMapping_inst/reset
    SLICE_X33Y12         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[353]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.441    25.746    memoryMapping_inst/internalClk_BUFG
    SLICE_X33Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[353]/C
                         clock pessimism              0.240    25.986    
                         clock uncertainty           -0.082    25.905    
    SLICE_X33Y12         FDCE (Recov_fdce_C_CLR)     -0.629    25.276    memoryMapping_inst/debugSignalsReg_reg[353]
  -------------------------------------------------------------------
                         required time                         25.276    
                         arrival time                         -15.026    
  -------------------------------------------------------------------
                         slack                                 10.250    

Slack (MET) :             10.250ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[512]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 0.608ns (6.815%)  route 8.314ns (93.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.994     7.554    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I0_O)        0.152     7.706 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1939, routed)        7.320    15.026    memoryMapping_inst/reset
    SLICE_X33Y12         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[512]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.441    25.746    memoryMapping_inst/internalClk_BUFG
    SLICE_X33Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[512]/C
                         clock pessimism              0.240    25.986    
                         clock uncertainty           -0.082    25.905    
    SLICE_X33Y12         FDCE (Recov_fdce_C_CLR)     -0.629    25.276    memoryMapping_inst/debugSignalsReg_reg[512]
  -------------------------------------------------------------------
                         required time                         25.276    
                         arrival time                         -15.026    
  -------------------------------------------------------------------
                         slack                                 10.250    

Slack (MET) :             10.250ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[545]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 0.608ns (6.815%)  route 8.314ns (93.185%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 25.746 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.994     7.554    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I0_O)        0.152     7.706 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1939, routed)        7.320    15.026    memoryMapping_inst/reset
    SLICE_X33Y12         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[545]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.441    25.746    memoryMapping_inst/internalClk_BUFG
    SLICE_X33Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[545]/C
                         clock pessimism              0.240    25.986    
                         clock uncertainty           -0.082    25.905    
    SLICE_X33Y12         FDCE (Recov_fdce_C_CLR)     -0.629    25.276    memoryMapping_inst/debugSignalsReg_reg[545]
  -------------------------------------------------------------------
                         required time                         25.276    
                         arrival time                         -15.026    
  -------------------------------------------------------------------
                         slack                                 10.250    

Slack (MET) :             10.333ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[162]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (internalClk rise@20.000ns - internalClk rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 0.608ns (6.878%)  route 8.232ns (93.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 25.748 - 20.000 ) 
    Source Clock Delay      (SCD):    6.104ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.567     6.104    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.456     6.560 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.994     7.554    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I0_O)        0.152     7.706 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1939, routed)        7.238    14.944    memoryMapping_inst/reset
    SLICE_X32Y10         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[162]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162    22.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    24.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.443    25.748    memoryMapping_inst/internalClk_BUFG
    SLICE_X32Y10         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[162]/C
                         clock pessimism              0.240    25.988    
                         clock uncertainty           -0.082    25.907    
    SLICE_X32Y10         FDCE (Recov_fdce_C_CLR)     -0.629    25.278    memoryMapping_inst/debugSignalsReg_reg[162]
  -------------------------------------------------------------------
                         required time                         25.278    
                         arrival time                         -14.944    
  -------------------------------------------------------------------
                         slack                                 10.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/softwareResetReg_reg/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.271%)  route 0.550ns (74.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.141     1.932 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.372     2.304    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.045     2.349 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.178     2.527    CPU_Core_inst/CU/AR[0]
    SLICE_X53Y12         FDCE                                         f  CPU_Core_inst/CU/softwareResetReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.833     2.338    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
                         clock pessimism             -0.547     1.791    
    SLICE_X53Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.699    CPU_Core_inst/CU/softwareResetReg_reg
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[28]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.031%)  route 0.622ns (76.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.141     1.932 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.372     2.304    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.045     2.349 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.249     2.599    CPU_Core_inst/ALU_inst/AR[0]
    SLICE_X49Y14         FDCE                                         f  CPU_Core_inst/ALU_inst/resultReg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.831     2.336    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X49Y14         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[28]/C
                         clock pessimism             -0.511     1.825    
    SLICE_X49Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.733    CPU_Core_inst/ALU_inst/resultReg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[2]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.186ns (23.031%)  route 0.622ns (76.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.141     1.932 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.372     2.304    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.045     2.349 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.249     2.599    CPU_Core_inst/ALU_inst/AR[0]
    SLICE_X49Y14         FDCE                                         f  CPU_Core_inst/ALU_inst/resultReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.831     2.336    CPU_Core_inst/ALU_inst/internalClk_BUFG
    SLICE_X49Y14         FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[2]/C
                         clock pessimism             -0.511     1.825    
    SLICE_X49Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.733    CPU_Core_inst/ALU_inst/resultReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/dataToALU_Reg_reg[0]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.829%)  route 0.629ns (77.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.141     1.932 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.372     2.304    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.045     2.349 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.257     2.606    CPU_Core_inst/CU/AR[0]
    SLICE_X50Y12         FDCE                                         f  CPU_Core_inst/CU/dataToALU_Reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.833     2.338    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/dataToALU_Reg_reg[0]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X50Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.739    CPU_Core_inst/CU/dataToALU_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/dataToALU_Reg_reg[1]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.829%)  route 0.629ns (77.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.141     1.932 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.372     2.304    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.045     2.349 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.257     2.606    CPU_Core_inst/CU/AR[0]
    SLICE_X50Y12         FDCE                                         f  CPU_Core_inst/CU/dataToALU_Reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.833     2.338    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y12         FDCE                                         r  CPU_Core_inst/CU/dataToALU_Reg_reg[1]/C
                         clock pessimism             -0.532     1.806    
    SLICE_X50Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.739    CPU_Core_inst/CU/dataToALU_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[24]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.734%)  route 0.632ns (77.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.141     1.932 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.372     2.304    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.045     2.349 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.260     2.609    CPU_Core_inst/CU/AR[0]
    SLICE_X50Y11         FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.835     2.340    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y11         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[24]/C
                         clock pessimism             -0.532     1.808    
    SLICE_X50Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.741    CPU_Core_inst/CU/instructionReg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[28]/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.734%)  route 0.632ns (77.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.141     1.932 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.372     2.304    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.045     2.349 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.260     2.609    CPU_Core_inst/CU/AR[0]
    SLICE_X50Y11         FDCE                                         f  CPU_Core_inst/CU/instructionReg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.835     2.340    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X50Y11         FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[28]/C
                         clock pessimism             -0.532     1.808    
    SLICE_X50Y11         FDCE (Remov_fdce_C_CLR)     -0.067     1.741    CPU_Core_inst/CU/instructionReg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/updateCPSR_EnReg_reg/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.734%)  route 0.632ns (77.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.141     1.932 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.372     2.304    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.045     2.349 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.260     2.609    CPU_Core_inst/CU/AR[0]
    SLICE_X51Y11         FDCE                                         f  CPU_Core_inst/CU/updateCPSR_EnReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.835     2.340    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X51Y11         FDCE                                         r  CPU_Core_inst/CU/updateCPSR_EnReg_reg/C
                         clock pessimism             -0.532     1.808    
    SLICE_X51Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.716    CPU_Core_inst/CU/updateCPSR_EnReg_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/useCPSR_EnReg_reg/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.734%)  route 0.632ns (77.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.141     1.932 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.372     2.304    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.045     2.349 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.260     2.609    CPU_Core_inst/CU/AR[0]
    SLICE_X51Y11         FDCE                                         f  CPU_Core_inst/CU/useCPSR_EnReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.835     2.340    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X51Y11         FDCE                                         r  CPU_Core_inst/CU/useCPSR_EnReg_reg/C
                         clock pessimism             -0.532     1.808    
    SLICE_X51Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.716    CPU_Core_inst/CU/useCPSR_EnReg_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/CU/writeBackEnReg_reg/CLR
                            (removal check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (internalClk rise@0.000ns - internalClk rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.734%)  route 0.632ns (77.266%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.563     1.791    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X53Y12         FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y12         FDCE (Prop_fdce_C_Q)         0.141     1.932 f  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=3, routed)           0.372     2.304    CPU_Core_inst/CU/D[0]
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.045     2.349 f  CPU_Core_inst/CU/resultReg[30]_i_3/O
                         net (fo=668, routed)         0.260     2.609    CPU_Core_inst/CU/AR[0]
    SLICE_X51Y11         FDCE                                         f  CPU_Core_inst/CU/writeBackEnReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.835     2.340    CPU_Core_inst/CU/internalClk_BUFG
    SLICE_X51Y11         FDCE                                         r  CPU_Core_inst/CU/writeBackEnReg_reg/C
                         clock pessimism             -0.532     1.808    
    SLICE_X51Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.716    CPU_Core_inst/CU/writeBackEnReg_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.893    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     7.691    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.779 f  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.793    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockGenerator/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    ClockGenerator/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ClockGenerator/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  internalClk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.216ns  (logic 40.288ns (32.697%)  route 82.928ns (67.303%))
  Logic Levels:           143  (CARRY4=84 LUT1=5 LUT2=7 LUT3=19 LUT4=9 LUT5=10 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.564     6.101    memoryMapping_inst/internalClk_BUFG
    SLICE_X55Y15         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.456     6.557 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=83, routed)          2.717     9.275    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[0]
    SLICE_X44Y20         LUT1 (Prop_lut1_I0_O)        0.124     9.399 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_18/O
                         net (fo=2, routed)           1.081    10.480    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_5
    SLICE_X51Y13         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    11.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_47/O[1]
                         net (fo=2, routed)           1.421    12.498    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[16][1]
    SLICE_X55Y26         LUT3 (Prop_lut3_I1_O)        0.331    12.829 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_50/O
                         net (fo=55, routed)          2.580    15.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_rep[0]
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.326    15.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_573/O
                         net (fo=8, routed)           0.978    16.714    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_rep[2]
    SLICE_X53Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.838 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1818/O
                         net (fo=1, routed)           0.000    16.838    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1818_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.239 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1735/CO[3]
                         net (fo=1, routed)           0.000    17.239    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1735_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.353 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1561/CO[3]
                         net (fo=1, routed)           0.000    17.353    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1561_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.467 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1254/CO[3]
                         net (fo=1, routed)           0.000    17.467    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1254_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.581 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_942/CO[3]
                         net (fo=1, routed)           0.000    17.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_942_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_546/CO[3]
                         net (fo=1, routed)           0.000    17.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_546_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_970/O[2]
                         net (fo=3, routed)           1.334    19.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_970_n_5
    SLICE_X54Y19         LUT3 (Prop_lut3_I2_O)        0.331    19.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_565/O
                         net (fo=2, routed)           0.822    20.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_565_n_0
    SLICE_X54Y19         LUT4 (Prop_lut4_I3_O)        0.331    20.752 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_568/O
                         net (fo=1, routed)           0.000    20.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_568_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000    21.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_265_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.245 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_274/CO[3]
                         net (fo=1, routed)           0.000    21.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_274_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_515/O[2]
                         net (fo=3, routed)           1.418    22.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_515_n_5
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.301    23.203 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1384/O
                         net (fo=2, routed)           0.858    24.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1384_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.153    24.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1066/O
                         net (fo=2, routed)           1.484    25.698    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1066_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.331    26.029 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1070/O
                         net (fo=1, routed)           0.000    26.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1070_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_712/O[2]
                         net (fo=6, routed)           1.297    27.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_712_n_5
    SLICE_X50Y24         LUT2 (Prop_lut2_I0_O)        0.302    28.208 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1815/O
                         net (fo=1, routed)           0.000    28.208    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1815_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.588 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1730/CO[3]
                         net (fo=1, routed)           0.009    28.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1730_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.816 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1547/O[0]
                         net (fo=3, routed)           1.563    30.379    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1547_n_7
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.295    30.674 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1724/O
                         net (fo=1, routed)           0.740    31.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1724_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1538/CO[3]
                         net (fo=1, routed)           0.000    31.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1538_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.035 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1227/CO[3]
                         net (fo=1, routed)           0.009    32.044    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1227_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.158 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_911/CO[3]
                         net (fo=1, routed)           0.000    32.158    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_911_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_518/CO[3]
                         net (fo=1, routed)           0.000    32.272    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_518_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.386 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_249/CO[3]
                         net (fo=1, routed)           0.000    32.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_249_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.657 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_129/CO[0]
                         net (fo=1, routed)           0.405    33.062    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_129_n_3
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.373    33.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_71/O
                         net (fo=64, routed)          1.496    34.931    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_71_n_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124    35.055 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=59, routed)          1.195    36.250    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]41_in[0]
    SLICE_X60Y24         LUT1 (Prop_lut1_I0_O)        0.124    36.374 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_123/O
                         net (fo=2, routed)           1.296    37.670    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_123_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    38.312 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_121/O[3]
                         net (fo=1, routed)           0.820    39.131    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]4[4]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.306    39.437 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_162/O
                         net (fo=2, routed)           1.281    40.718    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_162_n_0
    SLICE_X52Y30         LUT1 (Prop_lut1_I0_O)        0.124    40.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_124/O
                         net (fo=1, routed)           0.000    40.842    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_124_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.218 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_67_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.437 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1350/O[0]
                         net (fo=1, routed)           0.810    42.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]5[5]
    SLICE_X51Y32         LUT3 (Prop_lut3_I2_O)        0.295    42.542 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_996/O
                         net (fo=44, routed)          3.375    45.917    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_996_n_0
    SLICE_X55Y26         LUT5 (Prop_lut5_I4_O)        0.124    46.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1339/O
                         net (fo=8, routed)           1.363    47.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst_n_118
    SLICE_X58Y26         LUT3 (Prop_lut3_I0_O)        0.124    47.528 r  memoryMapping_inst/g0_b0__0_i_1953/O
                         net (fo=1, routed)           0.000    47.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1664_0[1]
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1864/CO[3]
                         net (fo=1, routed)           0.000    48.078    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1864_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1670/CO[3]
                         net (fo=1, routed)           0.000    48.192    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1670_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.306 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1329/CO[3]
                         net (fo=1, routed)           0.000    48.306    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1329_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.420 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_963/CO[3]
                         net (fo=1, routed)           0.000    48.420    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_963_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.534 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_550/CO[3]
                         net (fo=1, routed)           0.000    48.534    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_550_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1006/O[2]
                         net (fo=3, routed)           1.424    50.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1006_n_5
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.331    50.528 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_573/O
                         net (fo=2, routed)           0.679    51.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_573_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.331    51.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_576/O
                         net (fo=1, routed)           0.000    51.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_576_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_272/CO[3]
                         net (fo=1, routed)           0.000    51.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_272_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.031 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_281/CO[3]
                         net (fo=1, routed)           0.000    52.031    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_281_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_512/CO[3]
                         net (fo=1, routed)           0.000    52.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_512_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.387 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1442/O[2]
                         net (fo=3, routed)           1.381    53.769    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1442_n_5
    SLICE_X60Y35         LUT3 (Prop_lut3_I2_O)        0.301    54.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2171/O
                         net (fo=2, routed)           0.948    55.017    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2171_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.154    55.171 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2073/O
                         net (fo=2, routed)           0.954    56.126    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2073_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.327    56.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2077/O
                         net (fo=1, routed)           0.000    56.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2077_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1849/CO[3]
                         net (fo=1, routed)           0.000    57.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1849_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1286/CO[3]
                         net (fo=1, routed)           0.000    57.117    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1286_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_937/CO[3]
                         net (fo=1, routed)           0.000    57.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_937_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.544 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_533/O[3]
                         net (fo=5, routed)           1.716    59.260    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_533_n_4
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.306    59.566 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_933/O
                         net (fo=1, routed)           0.000    59.566    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_933_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    59.942 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_529/CO[3]
                         net (fo=1, routed)           0.000    59.942    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_529_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    60.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_259/O[3]
                         net (fo=3, routed)           0.982    61.239    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_259_n_4
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.307    61.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_525/O
                         net (fo=1, routed)           0.000    61.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_525_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_256/CO[3]
                         net (fo=1, routed)           0.000    61.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_256_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    62.218 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_138/CO[0]
                         net (fo=1, routed)           0.871    63.089    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_138_n_3
    SLICE_X58Y43         LUT4 (Prop_lut4_I2_O)        0.373    63.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_72/O
                         net (fo=41, routed)          2.301    65.763    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_72_n_0
    SLICE_X49Y36         LUT3 (Prop_lut3_I1_O)        0.124    65.887 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_76/O
                         net (fo=58, routed)          1.011    66.898    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_73_0[0]
    SLICE_X48Y40         LUT1 (Prop_lut1_I0_O)        0.124    67.022 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_124/O
                         net (fo=2, routed)           0.823    67.844    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_124_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    68.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_68/CO[3]
                         net (fo=1, routed)           0.000    68.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_68_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.556 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1057/CO[3]
                         net (fo=1, routed)           0.000    68.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1057_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.673 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_682/CO[3]
                         net (fo=1, routed)           0.000    68.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_682_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_310/CO[3]
                         net (fo=1, routed)           0.000    68.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_310_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.907 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    68.907    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_161_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.024 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_77/CO[3]
                         net (fo=1, routed)           0.000    69.024    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_77_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.141 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_51/CO[3]
                         net (fo=1, routed)           1.107    70.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_51_n_0
    SLICE_X58Y43         LUT2 (Prop_lut2_I0_O)        0.152    70.400 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=171, routed)         2.405    72.805    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_3
    SLICE_X57Y35         LUT3 (Prop_lut3_I2_O)        0.326    73.131 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_69/O
                         net (fo=59, routed)          3.744    76.875    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_69_n_0
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.153    77.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1445/O
                         net (fo=8, routed)           1.215    78.243    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1445_n_0
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.331    78.574 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2165/O
                         net (fo=1, routed)           0.000    78.574    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2165_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    78.950 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2060/CO[3]
                         net (fo=1, routed)           0.000    78.950    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2060_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.067 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1819/CO[3]
                         net (fo=1, routed)           0.000    79.067    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1819_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1437/CO[3]
                         net (fo=1, routed)           0.000    79.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1437_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.301 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    79.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1039_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.418 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_577/CO[3]
                         net (fo=1, routed)           0.000    79.418    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_577_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.535 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1079/CO[3]
                         net (fo=1, routed)           0.000    79.535    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1079_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    79.858 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1089/O[1]
                         net (fo=2, routed)           0.848    80.706    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1089_n_6
    SLICE_X55Y49         LUT3 (Prop_lut3_I2_O)        0.334    81.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_640/O
                         net (fo=2, routed)           0.860    81.900    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_640_n_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I3_O)        0.332    82.232 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_644/O
                         net (fo=1, routed)           0.000    82.232    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_644_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    82.630 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_285/CO[3]
                         net (fo=1, routed)           0.001    82.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_285_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    82.965 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_540/O[1]
                         net (fo=3, routed)           1.018    83.982    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_540_n_6
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.303    84.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_539/O
                         net (fo=2, routed)           1.339    85.624    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_539_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.149    85.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1193/O
                         net (fo=2, routed)           1.332    87.104    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1193_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I0_O)        0.332    87.436 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1197/O
                         net (fo=1, routed)           0.000    87.436    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1197_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    87.949 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_750/CO[3]
                         net (fo=1, routed)           0.000    87.949    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_750_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    88.168 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1552/O[0]
                         net (fo=5, routed)           1.359    89.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1552_n_7
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.295    89.823 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2055/O
                         net (fo=1, routed)           0.000    89.823    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2055_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    90.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1791/CO[3]
                         net (fo=1, routed)           0.001    90.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1791_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.689 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1404/O[1]
                         net (fo=3, routed)           1.187    91.877    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1404_n_6
    SLICE_X52Y49         LUT4 (Prop_lut4_I2_O)        0.303    92.180 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1789/O
                         net (fo=1, routed)           0.000    92.180    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1789_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.713 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1395/CO[3]
                         net (fo=1, routed)           0.001    92.713    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1395_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.830 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1005/CO[3]
                         net (fo=1, routed)           0.000    92.830    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1005_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_548/CO[3]
                         net (fo=1, routed)           0.000    92.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_548_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_260/CO[3]
                         net (fo=1, routed)           0.000    93.064    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_260_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.318 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_142/CO[0]
                         net (fo=1, routed)           0.805    94.123    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_142_n_3
    SLICE_X52Y54         LUT4 (Prop_lut4_I2_O)        0.367    94.490 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O
                         net (fo=39, routed)          2.365    96.855    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_0
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.124    96.979 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_80/O
                         net (fo=32, routed)          1.062    98.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[3]41_in[0]
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.148    98.188 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_128/O
                         net (fo=2, routed)           0.742    98.931    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_128_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    99.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    99.715    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_71_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.829 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1165/CO[3]
                         net (fo=1, routed)           0.000    99.829    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1165_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_731/CO[3]
                         net (fo=1, routed)           0.000    99.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_731_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.057 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_314/CO[3]
                         net (fo=1, routed)           0.000   100.057    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_314_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.171 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_165/CO[3]
                         net (fo=1, routed)           0.000   100.171    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_165_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_81/CO[3]
                         net (fo=1, routed)           0.000   100.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_81_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.398 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_55/CO[3]
                         net (fo=1, routed)           1.172   101.571    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_55_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.153   101.724 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_32/O
                         net (fo=44, routed)          1.661   103.384    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_32_n_0
    SLICE_X63Y50         LUT3 (Prop_lut3_I2_O)        0.353   103.737 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74/O
                         net (fo=27, routed)          1.716   105.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74_n_0
    SLICE_X59Y45         LUT3 (Prop_lut3_I2_O)        0.354   105.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1501/O
                         net (fo=4, routed)           0.831   106.638    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1501_n_0
    SLICE_X61Y45         LUT4 (Prop_lut4_I0_O)        0.332   106.970 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2174/O
                         net (fo=1, routed)           0.000   106.970    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2174_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   107.368 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2080/CO[3]
                         net (fo=1, routed)           0.000   107.368    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2080_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1861/CO[3]
                         net (fo=1, routed)           0.000   107.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1861_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1496/CO[3]
                         net (fo=1, routed)           0.000   107.596    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1496_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1104/CO[3]
                         net (fo=1, routed)           0.000   107.710    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1104_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_663/CO[3]
                         net (fo=1, routed)           0.001   107.825    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_663_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   108.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1154/O[2]
                         net (fo=3, routed)           1.001   109.065    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1154_n_5
    SLICE_X63Y50         LUT3 (Prop_lut3_I2_O)        0.330   109.395 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_709/O
                         net (fo=1, routed)           0.525   109.920    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_709_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.647   110.567 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_308/O[3]
                         net (fo=3, routed)           0.550   111.117    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_308_n_4
    SLICE_X65Y49         LUT3 (Prop_lut3_I0_O)        0.306   111.423 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_301/O
                         net (fo=2, routed)           0.673   112.096    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_301_n_0
    SLICE_X64Y48         LUT5 (Prop_lut5_I0_O)        0.124   112.220 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_157/O
                         net (fo=2, routed)           0.942   113.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_157_n_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124   113.286 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_161/O
                         net (fo=1, routed)           0.000   113.286    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_161_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.687 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_79/CO[3]
                         net (fo=1, routed)           0.000   113.687    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_79_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   114.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_153/O[1]
                         net (fo=2, routed)           0.974   114.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_153_n_6
    SLICE_X65Y47         LUT2 (Prop_lut2_I0_O)        0.303   115.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_155/O
                         net (fo=1, routed)           0.000   115.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_155_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   115.524 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_78/O[1]
                         net (fo=1, routed)           0.926   116.451    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_78_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.303   116.754 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_51/O
                         net (fo=1, routed)           0.000   116.754    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_51_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   117.155 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_23/CO[3]
                         net (fo=1, routed)           0.000   117.155    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_23_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   117.377 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34/O[0]
                         net (fo=5, routed)           1.708   119.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34_n_7
    SLICE_X46Y44         LUT6 (Prop_lut6_I2_O)        0.299   119.384 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_16/O
                         net (fo=1, routed)           0.954   120.337    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_16_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I0_O)        0.148   120.485 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_5/O
                         net (fo=7, routed)           1.808   122.293    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[4]
    SLICE_X43Y23         LUT5 (Prop_lut5_I4_O)        0.328   122.621 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3/O
                         net (fo=1, routed)           0.000   122.621    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3_n_0
    SLICE_X43Y23         MUXF7 (Prop_muxf7_I1_O)      0.217   122.838 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000   122.838    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y23         MUXF8 (Prop_muxf8_I1_O)      0.094   122.932 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.658   125.590    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.728   129.317 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000   129.317    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.201ns  (logic 40.283ns (32.697%)  route 82.918ns (67.303%))
  Logic Levels:           143  (CARRY4=84 LUT1=5 LUT2=7 LUT3=19 LUT4=9 LUT5=10 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.564     6.101    memoryMapping_inst/internalClk_BUFG
    SLICE_X55Y15         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.456     6.557 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=83, routed)          2.717     9.275    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[0]
    SLICE_X44Y20         LUT1 (Prop_lut1_I0_O)        0.124     9.399 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_18/O
                         net (fo=2, routed)           1.081    10.480    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_5
    SLICE_X51Y13         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    11.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_47/O[1]
                         net (fo=2, routed)           1.421    12.498    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[16][1]
    SLICE_X55Y26         LUT3 (Prop_lut3_I1_O)        0.331    12.829 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_50/O
                         net (fo=55, routed)          2.580    15.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_rep[0]
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.326    15.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_573/O
                         net (fo=8, routed)           0.978    16.714    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_rep[2]
    SLICE_X53Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.838 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1818/O
                         net (fo=1, routed)           0.000    16.838    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1818_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.239 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1735/CO[3]
                         net (fo=1, routed)           0.000    17.239    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1735_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.353 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1561/CO[3]
                         net (fo=1, routed)           0.000    17.353    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1561_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.467 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1254/CO[3]
                         net (fo=1, routed)           0.000    17.467    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1254_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.581 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_942/CO[3]
                         net (fo=1, routed)           0.000    17.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_942_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_546/CO[3]
                         net (fo=1, routed)           0.000    17.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_546_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_970/O[2]
                         net (fo=3, routed)           1.334    19.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_970_n_5
    SLICE_X54Y19         LUT3 (Prop_lut3_I2_O)        0.331    19.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_565/O
                         net (fo=2, routed)           0.822    20.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_565_n_0
    SLICE_X54Y19         LUT4 (Prop_lut4_I3_O)        0.331    20.752 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_568/O
                         net (fo=1, routed)           0.000    20.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_568_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000    21.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_265_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.245 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_274/CO[3]
                         net (fo=1, routed)           0.000    21.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_274_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_515/O[2]
                         net (fo=3, routed)           1.418    22.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_515_n_5
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.301    23.203 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1384/O
                         net (fo=2, routed)           0.858    24.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1384_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.153    24.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1066/O
                         net (fo=2, routed)           1.484    25.698    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1066_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.331    26.029 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1070/O
                         net (fo=1, routed)           0.000    26.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1070_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_712/O[2]
                         net (fo=6, routed)           1.297    27.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_712_n_5
    SLICE_X50Y24         LUT2 (Prop_lut2_I0_O)        0.302    28.208 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1815/O
                         net (fo=1, routed)           0.000    28.208    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1815_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.588 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1730/CO[3]
                         net (fo=1, routed)           0.009    28.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1730_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.816 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1547/O[0]
                         net (fo=3, routed)           1.563    30.379    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1547_n_7
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.295    30.674 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1724/O
                         net (fo=1, routed)           0.740    31.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1724_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1538/CO[3]
                         net (fo=1, routed)           0.000    31.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1538_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.035 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1227/CO[3]
                         net (fo=1, routed)           0.009    32.044    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1227_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.158 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_911/CO[3]
                         net (fo=1, routed)           0.000    32.158    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_911_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_518/CO[3]
                         net (fo=1, routed)           0.000    32.272    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_518_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.386 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_249/CO[3]
                         net (fo=1, routed)           0.000    32.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_249_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.657 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_129/CO[0]
                         net (fo=1, routed)           0.405    33.062    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_129_n_3
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.373    33.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_71/O
                         net (fo=64, routed)          1.496    34.931    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_71_n_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124    35.055 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=59, routed)          1.195    36.250    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]41_in[0]
    SLICE_X60Y24         LUT1 (Prop_lut1_I0_O)        0.124    36.374 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_123/O
                         net (fo=2, routed)           1.296    37.670    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_123_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    38.312 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_121/O[3]
                         net (fo=1, routed)           0.820    39.131    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]4[4]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.306    39.437 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_162/O
                         net (fo=2, routed)           1.281    40.718    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_162_n_0
    SLICE_X52Y30         LUT1 (Prop_lut1_I0_O)        0.124    40.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_124/O
                         net (fo=1, routed)           0.000    40.842    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_124_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.218 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_67_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.437 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1350/O[0]
                         net (fo=1, routed)           0.810    42.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]5[5]
    SLICE_X51Y32         LUT3 (Prop_lut3_I2_O)        0.295    42.542 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_996/O
                         net (fo=44, routed)          3.375    45.917    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_996_n_0
    SLICE_X55Y26         LUT5 (Prop_lut5_I4_O)        0.124    46.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1339/O
                         net (fo=8, routed)           1.363    47.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst_n_118
    SLICE_X58Y26         LUT3 (Prop_lut3_I0_O)        0.124    47.528 r  memoryMapping_inst/g0_b0__0_i_1953/O
                         net (fo=1, routed)           0.000    47.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1664_0[1]
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1864/CO[3]
                         net (fo=1, routed)           0.000    48.078    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1864_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1670/CO[3]
                         net (fo=1, routed)           0.000    48.192    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1670_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.306 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1329/CO[3]
                         net (fo=1, routed)           0.000    48.306    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1329_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.420 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_963/CO[3]
                         net (fo=1, routed)           0.000    48.420    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_963_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.534 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_550/CO[3]
                         net (fo=1, routed)           0.000    48.534    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_550_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1006/O[2]
                         net (fo=3, routed)           1.424    50.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1006_n_5
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.331    50.528 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_573/O
                         net (fo=2, routed)           0.679    51.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_573_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.331    51.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_576/O
                         net (fo=1, routed)           0.000    51.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_576_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_272/CO[3]
                         net (fo=1, routed)           0.000    51.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_272_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.031 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_281/CO[3]
                         net (fo=1, routed)           0.000    52.031    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_281_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_512/CO[3]
                         net (fo=1, routed)           0.000    52.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_512_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.387 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1442/O[2]
                         net (fo=3, routed)           1.381    53.769    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1442_n_5
    SLICE_X60Y35         LUT3 (Prop_lut3_I2_O)        0.301    54.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2171/O
                         net (fo=2, routed)           0.948    55.017    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2171_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.154    55.171 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2073/O
                         net (fo=2, routed)           0.954    56.126    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2073_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.327    56.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2077/O
                         net (fo=1, routed)           0.000    56.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2077_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1849/CO[3]
                         net (fo=1, routed)           0.000    57.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1849_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1286/CO[3]
                         net (fo=1, routed)           0.000    57.117    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1286_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_937/CO[3]
                         net (fo=1, routed)           0.000    57.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_937_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.544 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_533/O[3]
                         net (fo=5, routed)           1.716    59.260    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_533_n_4
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.306    59.566 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_933/O
                         net (fo=1, routed)           0.000    59.566    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_933_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    59.942 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_529/CO[3]
                         net (fo=1, routed)           0.000    59.942    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_529_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    60.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_259/O[3]
                         net (fo=3, routed)           0.982    61.239    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_259_n_4
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.307    61.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_525/O
                         net (fo=1, routed)           0.000    61.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_525_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_256/CO[3]
                         net (fo=1, routed)           0.000    61.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_256_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    62.218 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_138/CO[0]
                         net (fo=1, routed)           0.871    63.089    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_138_n_3
    SLICE_X58Y43         LUT4 (Prop_lut4_I2_O)        0.373    63.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_72/O
                         net (fo=41, routed)          2.301    65.763    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_72_n_0
    SLICE_X49Y36         LUT3 (Prop_lut3_I1_O)        0.124    65.887 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_76/O
                         net (fo=58, routed)          1.011    66.898    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_73_0[0]
    SLICE_X48Y40         LUT1 (Prop_lut1_I0_O)        0.124    67.022 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_124/O
                         net (fo=2, routed)           0.823    67.844    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_124_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    68.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_68/CO[3]
                         net (fo=1, routed)           0.000    68.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_68_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.556 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1057/CO[3]
                         net (fo=1, routed)           0.000    68.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1057_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.673 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_682/CO[3]
                         net (fo=1, routed)           0.000    68.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_682_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_310/CO[3]
                         net (fo=1, routed)           0.000    68.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_310_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.907 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    68.907    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_161_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.024 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_77/CO[3]
                         net (fo=1, routed)           0.000    69.024    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_77_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.141 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_51/CO[3]
                         net (fo=1, routed)           1.107    70.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_51_n_0
    SLICE_X58Y43         LUT2 (Prop_lut2_I0_O)        0.152    70.400 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=171, routed)         2.405    72.805    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_3
    SLICE_X57Y35         LUT3 (Prop_lut3_I2_O)        0.326    73.131 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_69/O
                         net (fo=59, routed)          3.744    76.875    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_69_n_0
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.153    77.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1445/O
                         net (fo=8, routed)           1.215    78.243    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1445_n_0
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.331    78.574 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2165/O
                         net (fo=1, routed)           0.000    78.574    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2165_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    78.950 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2060/CO[3]
                         net (fo=1, routed)           0.000    78.950    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2060_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.067 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1819/CO[3]
                         net (fo=1, routed)           0.000    79.067    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1819_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1437/CO[3]
                         net (fo=1, routed)           0.000    79.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1437_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.301 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    79.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1039_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.418 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_577/CO[3]
                         net (fo=1, routed)           0.000    79.418    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_577_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.535 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1079/CO[3]
                         net (fo=1, routed)           0.000    79.535    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1079_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    79.858 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1089/O[1]
                         net (fo=2, routed)           0.848    80.706    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1089_n_6
    SLICE_X55Y49         LUT3 (Prop_lut3_I2_O)        0.334    81.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_640/O
                         net (fo=2, routed)           0.860    81.900    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_640_n_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I3_O)        0.332    82.232 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_644/O
                         net (fo=1, routed)           0.000    82.232    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_644_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    82.630 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_285/CO[3]
                         net (fo=1, routed)           0.001    82.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_285_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    82.965 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_540/O[1]
                         net (fo=3, routed)           1.018    83.982    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_540_n_6
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.303    84.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_539/O
                         net (fo=2, routed)           1.339    85.624    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_539_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.149    85.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1193/O
                         net (fo=2, routed)           1.332    87.104    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1193_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I0_O)        0.332    87.436 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1197/O
                         net (fo=1, routed)           0.000    87.436    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1197_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    87.949 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_750/CO[3]
                         net (fo=1, routed)           0.000    87.949    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_750_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    88.168 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1552/O[0]
                         net (fo=5, routed)           1.359    89.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1552_n_7
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.295    89.823 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2055/O
                         net (fo=1, routed)           0.000    89.823    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2055_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    90.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1791/CO[3]
                         net (fo=1, routed)           0.001    90.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1791_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.689 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1404/O[1]
                         net (fo=3, routed)           1.187    91.877    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1404_n_6
    SLICE_X52Y49         LUT4 (Prop_lut4_I2_O)        0.303    92.180 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1789/O
                         net (fo=1, routed)           0.000    92.180    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1789_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.713 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1395/CO[3]
                         net (fo=1, routed)           0.001    92.713    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1395_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.830 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1005/CO[3]
                         net (fo=1, routed)           0.000    92.830    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1005_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_548/CO[3]
                         net (fo=1, routed)           0.000    92.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_548_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_260/CO[3]
                         net (fo=1, routed)           0.000    93.064    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_260_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.318 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_142/CO[0]
                         net (fo=1, routed)           0.805    94.123    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_142_n_3
    SLICE_X52Y54         LUT4 (Prop_lut4_I2_O)        0.367    94.490 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O
                         net (fo=39, routed)          2.365    96.855    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_0
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.124    96.979 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_80/O
                         net (fo=32, routed)          1.062    98.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[3]41_in[0]
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.148    98.188 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_128/O
                         net (fo=2, routed)           0.742    98.931    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_128_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    99.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    99.715    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_71_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.829 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1165/CO[3]
                         net (fo=1, routed)           0.000    99.829    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1165_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_731/CO[3]
                         net (fo=1, routed)           0.000    99.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_731_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.057 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_314/CO[3]
                         net (fo=1, routed)           0.000   100.057    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_314_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.171 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_165/CO[3]
                         net (fo=1, routed)           0.000   100.171    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_165_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_81/CO[3]
                         net (fo=1, routed)           0.000   100.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_81_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.398 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_55/CO[3]
                         net (fo=1, routed)           1.172   101.571    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_55_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.153   101.724 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_32/O
                         net (fo=44, routed)          1.661   103.384    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_32_n_0
    SLICE_X63Y50         LUT3 (Prop_lut3_I2_O)        0.353   103.737 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74/O
                         net (fo=27, routed)          1.716   105.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74_n_0
    SLICE_X59Y45         LUT3 (Prop_lut3_I2_O)        0.354   105.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1501/O
                         net (fo=4, routed)           0.831   106.638    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1501_n_0
    SLICE_X61Y45         LUT4 (Prop_lut4_I0_O)        0.332   106.970 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2174/O
                         net (fo=1, routed)           0.000   106.970    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2174_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   107.368 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2080/CO[3]
                         net (fo=1, routed)           0.000   107.368    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2080_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1861/CO[3]
                         net (fo=1, routed)           0.000   107.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1861_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1496/CO[3]
                         net (fo=1, routed)           0.000   107.596    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1496_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1104/CO[3]
                         net (fo=1, routed)           0.000   107.710    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1104_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_663/CO[3]
                         net (fo=1, routed)           0.001   107.825    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_663_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   108.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1154/O[2]
                         net (fo=3, routed)           1.001   109.065    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1154_n_5
    SLICE_X63Y50         LUT3 (Prop_lut3_I2_O)        0.330   109.395 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_709/O
                         net (fo=1, routed)           0.525   109.920    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_709_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.647   110.567 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_308/O[3]
                         net (fo=3, routed)           0.550   111.117    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_308_n_4
    SLICE_X65Y49         LUT3 (Prop_lut3_I0_O)        0.306   111.423 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_301/O
                         net (fo=2, routed)           0.673   112.096    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_301_n_0
    SLICE_X64Y48         LUT5 (Prop_lut5_I0_O)        0.124   112.220 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_157/O
                         net (fo=2, routed)           0.942   113.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_157_n_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124   113.286 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_161/O
                         net (fo=1, routed)           0.000   113.286    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_161_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.687 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_79/CO[3]
                         net (fo=1, routed)           0.000   113.687    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_79_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   114.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_153/O[1]
                         net (fo=2, routed)           0.974   114.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_153_n_6
    SLICE_X65Y47         LUT2 (Prop_lut2_I0_O)        0.303   115.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_155/O
                         net (fo=1, routed)           0.000   115.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_155_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   115.524 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_78/O[1]
                         net (fo=1, routed)           0.926   116.451    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_78_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.303   116.754 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_51/O
                         net (fo=1, routed)           0.000   116.754    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_51_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   117.155 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_23/CO[3]
                         net (fo=1, routed)           0.000   117.155    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_23_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   117.377 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34/O[0]
                         net (fo=5, routed)           1.708   119.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34_n_7
    SLICE_X46Y44         LUT6 (Prop_lut6_I2_O)        0.299   119.384 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_16/O
                         net (fo=1, routed)           0.954   120.337    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_16_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I0_O)        0.148   120.485 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_5/O
                         net (fo=7, routed)           1.660   122.145    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[4]
    SLICE_X45Y24         LUT5 (Prop_lut5_I4_O)        0.328   122.473 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6/O
                         net (fo=1, routed)           0.000   122.473    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6_n_0
    SLICE_X45Y24         MUXF7 (Prop_muxf7_I1_O)      0.217   122.690 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000   122.690    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_3_n_0
    SLICE_X45Y24         MUXF8 (Prop_muxf8_I1_O)      0.094   122.784 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.795   125.579    sevenSegmentLEDs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.723   129.303 r  sevenSegmentLEDs_OBUF[6]_inst/O
                         net (fo=0)                   0.000   129.303    sevenSegmentLEDs[6]
    U7                                                                r  sevenSegmentLEDs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.089ns  (logic 40.287ns (32.730%)  route 82.802ns (67.270%))
  Logic Levels:           143  (CARRY4=84 LUT1=5 LUT2=7 LUT3=19 LUT4=9 LUT5=10 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.564     6.101    memoryMapping_inst/internalClk_BUFG
    SLICE_X55Y15         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.456     6.557 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=83, routed)          2.717     9.275    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[0]
    SLICE_X44Y20         LUT1 (Prop_lut1_I0_O)        0.124     9.399 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_18/O
                         net (fo=2, routed)           1.081    10.480    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_5
    SLICE_X51Y13         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    11.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_47/O[1]
                         net (fo=2, routed)           1.421    12.498    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[16][1]
    SLICE_X55Y26         LUT3 (Prop_lut3_I1_O)        0.331    12.829 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_50/O
                         net (fo=55, routed)          2.580    15.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_rep[0]
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.326    15.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_573/O
                         net (fo=8, routed)           0.978    16.714    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_rep[2]
    SLICE_X53Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.838 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1818/O
                         net (fo=1, routed)           0.000    16.838    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1818_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.239 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1735/CO[3]
                         net (fo=1, routed)           0.000    17.239    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1735_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.353 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1561/CO[3]
                         net (fo=1, routed)           0.000    17.353    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1561_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.467 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1254/CO[3]
                         net (fo=1, routed)           0.000    17.467    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1254_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.581 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_942/CO[3]
                         net (fo=1, routed)           0.000    17.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_942_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_546/CO[3]
                         net (fo=1, routed)           0.000    17.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_546_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_970/O[2]
                         net (fo=3, routed)           1.334    19.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_970_n_5
    SLICE_X54Y19         LUT3 (Prop_lut3_I2_O)        0.331    19.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_565/O
                         net (fo=2, routed)           0.822    20.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_565_n_0
    SLICE_X54Y19         LUT4 (Prop_lut4_I3_O)        0.331    20.752 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_568/O
                         net (fo=1, routed)           0.000    20.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_568_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000    21.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_265_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.245 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_274/CO[3]
                         net (fo=1, routed)           0.000    21.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_274_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_515/O[2]
                         net (fo=3, routed)           1.418    22.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_515_n_5
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.301    23.203 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1384/O
                         net (fo=2, routed)           0.858    24.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1384_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.153    24.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1066/O
                         net (fo=2, routed)           1.484    25.698    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1066_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.331    26.029 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1070/O
                         net (fo=1, routed)           0.000    26.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1070_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_712/O[2]
                         net (fo=6, routed)           1.297    27.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_712_n_5
    SLICE_X50Y24         LUT2 (Prop_lut2_I0_O)        0.302    28.208 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1815/O
                         net (fo=1, routed)           0.000    28.208    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1815_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.588 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1730/CO[3]
                         net (fo=1, routed)           0.009    28.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1730_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.816 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1547/O[0]
                         net (fo=3, routed)           1.563    30.379    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1547_n_7
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.295    30.674 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1724/O
                         net (fo=1, routed)           0.740    31.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1724_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1538/CO[3]
                         net (fo=1, routed)           0.000    31.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1538_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.035 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1227/CO[3]
                         net (fo=1, routed)           0.009    32.044    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1227_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.158 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_911/CO[3]
                         net (fo=1, routed)           0.000    32.158    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_911_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_518/CO[3]
                         net (fo=1, routed)           0.000    32.272    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_518_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.386 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_249/CO[3]
                         net (fo=1, routed)           0.000    32.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_249_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.657 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_129/CO[0]
                         net (fo=1, routed)           0.405    33.062    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_129_n_3
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.373    33.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_71/O
                         net (fo=64, routed)          1.496    34.931    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_71_n_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124    35.055 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=59, routed)          1.195    36.250    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]41_in[0]
    SLICE_X60Y24         LUT1 (Prop_lut1_I0_O)        0.124    36.374 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_123/O
                         net (fo=2, routed)           1.296    37.670    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_123_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    38.312 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_121/O[3]
                         net (fo=1, routed)           0.820    39.131    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]4[4]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.306    39.437 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_162/O
                         net (fo=2, routed)           1.281    40.718    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_162_n_0
    SLICE_X52Y30         LUT1 (Prop_lut1_I0_O)        0.124    40.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_124/O
                         net (fo=1, routed)           0.000    40.842    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_124_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.218 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_67_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.437 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1350/O[0]
                         net (fo=1, routed)           0.810    42.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]5[5]
    SLICE_X51Y32         LUT3 (Prop_lut3_I2_O)        0.295    42.542 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_996/O
                         net (fo=44, routed)          3.375    45.917    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_996_n_0
    SLICE_X55Y26         LUT5 (Prop_lut5_I4_O)        0.124    46.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1339/O
                         net (fo=8, routed)           1.363    47.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst_n_118
    SLICE_X58Y26         LUT3 (Prop_lut3_I0_O)        0.124    47.528 r  memoryMapping_inst/g0_b0__0_i_1953/O
                         net (fo=1, routed)           0.000    47.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1664_0[1]
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1864/CO[3]
                         net (fo=1, routed)           0.000    48.078    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1864_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1670/CO[3]
                         net (fo=1, routed)           0.000    48.192    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1670_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.306 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1329/CO[3]
                         net (fo=1, routed)           0.000    48.306    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1329_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.420 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_963/CO[3]
                         net (fo=1, routed)           0.000    48.420    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_963_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.534 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_550/CO[3]
                         net (fo=1, routed)           0.000    48.534    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_550_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1006/O[2]
                         net (fo=3, routed)           1.424    50.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1006_n_5
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.331    50.528 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_573/O
                         net (fo=2, routed)           0.679    51.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_573_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.331    51.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_576/O
                         net (fo=1, routed)           0.000    51.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_576_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_272/CO[3]
                         net (fo=1, routed)           0.000    51.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_272_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.031 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_281/CO[3]
                         net (fo=1, routed)           0.000    52.031    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_281_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_512/CO[3]
                         net (fo=1, routed)           0.000    52.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_512_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.387 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1442/O[2]
                         net (fo=3, routed)           1.381    53.769    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1442_n_5
    SLICE_X60Y35         LUT3 (Prop_lut3_I2_O)        0.301    54.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2171/O
                         net (fo=2, routed)           0.948    55.017    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2171_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.154    55.171 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2073/O
                         net (fo=2, routed)           0.954    56.126    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2073_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.327    56.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2077/O
                         net (fo=1, routed)           0.000    56.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2077_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1849/CO[3]
                         net (fo=1, routed)           0.000    57.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1849_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1286/CO[3]
                         net (fo=1, routed)           0.000    57.117    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1286_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_937/CO[3]
                         net (fo=1, routed)           0.000    57.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_937_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.544 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_533/O[3]
                         net (fo=5, routed)           1.716    59.260    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_533_n_4
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.306    59.566 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_933/O
                         net (fo=1, routed)           0.000    59.566    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_933_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    59.942 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_529/CO[3]
                         net (fo=1, routed)           0.000    59.942    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_529_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    60.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_259/O[3]
                         net (fo=3, routed)           0.982    61.239    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_259_n_4
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.307    61.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_525/O
                         net (fo=1, routed)           0.000    61.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_525_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_256/CO[3]
                         net (fo=1, routed)           0.000    61.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_256_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    62.218 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_138/CO[0]
                         net (fo=1, routed)           0.871    63.089    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_138_n_3
    SLICE_X58Y43         LUT4 (Prop_lut4_I2_O)        0.373    63.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_72/O
                         net (fo=41, routed)          2.301    65.763    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_72_n_0
    SLICE_X49Y36         LUT3 (Prop_lut3_I1_O)        0.124    65.887 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_76/O
                         net (fo=58, routed)          1.011    66.898    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_73_0[0]
    SLICE_X48Y40         LUT1 (Prop_lut1_I0_O)        0.124    67.022 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_124/O
                         net (fo=2, routed)           0.823    67.844    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_124_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    68.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_68/CO[3]
                         net (fo=1, routed)           0.000    68.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_68_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.556 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1057/CO[3]
                         net (fo=1, routed)           0.000    68.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1057_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.673 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_682/CO[3]
                         net (fo=1, routed)           0.000    68.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_682_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_310/CO[3]
                         net (fo=1, routed)           0.000    68.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_310_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.907 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    68.907    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_161_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.024 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_77/CO[3]
                         net (fo=1, routed)           0.000    69.024    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_77_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.141 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_51/CO[3]
                         net (fo=1, routed)           1.107    70.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_51_n_0
    SLICE_X58Y43         LUT2 (Prop_lut2_I0_O)        0.152    70.400 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=171, routed)         2.405    72.805    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_3
    SLICE_X57Y35         LUT3 (Prop_lut3_I2_O)        0.326    73.131 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_69/O
                         net (fo=59, routed)          3.744    76.875    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_69_n_0
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.153    77.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1445/O
                         net (fo=8, routed)           1.215    78.243    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1445_n_0
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.331    78.574 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2165/O
                         net (fo=1, routed)           0.000    78.574    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2165_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    78.950 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2060/CO[3]
                         net (fo=1, routed)           0.000    78.950    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2060_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.067 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1819/CO[3]
                         net (fo=1, routed)           0.000    79.067    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1819_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1437/CO[3]
                         net (fo=1, routed)           0.000    79.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1437_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.301 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    79.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1039_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.418 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_577/CO[3]
                         net (fo=1, routed)           0.000    79.418    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_577_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.535 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1079/CO[3]
                         net (fo=1, routed)           0.000    79.535    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1079_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    79.858 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1089/O[1]
                         net (fo=2, routed)           0.848    80.706    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1089_n_6
    SLICE_X55Y49         LUT3 (Prop_lut3_I2_O)        0.334    81.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_640/O
                         net (fo=2, routed)           0.860    81.900    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_640_n_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I3_O)        0.332    82.232 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_644/O
                         net (fo=1, routed)           0.000    82.232    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_644_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    82.630 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_285/CO[3]
                         net (fo=1, routed)           0.001    82.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_285_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    82.965 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_540/O[1]
                         net (fo=3, routed)           1.018    83.982    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_540_n_6
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.303    84.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_539/O
                         net (fo=2, routed)           1.339    85.624    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_539_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.149    85.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1193/O
                         net (fo=2, routed)           1.332    87.104    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1193_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I0_O)        0.332    87.436 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1197/O
                         net (fo=1, routed)           0.000    87.436    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1197_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    87.949 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_750/CO[3]
                         net (fo=1, routed)           0.000    87.949    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_750_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    88.168 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1552/O[0]
                         net (fo=5, routed)           1.359    89.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1552_n_7
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.295    89.823 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2055/O
                         net (fo=1, routed)           0.000    89.823    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2055_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    90.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1791/CO[3]
                         net (fo=1, routed)           0.001    90.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1791_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.689 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1404/O[1]
                         net (fo=3, routed)           1.187    91.877    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1404_n_6
    SLICE_X52Y49         LUT4 (Prop_lut4_I2_O)        0.303    92.180 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1789/O
                         net (fo=1, routed)           0.000    92.180    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1789_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.713 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1395/CO[3]
                         net (fo=1, routed)           0.001    92.713    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1395_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.830 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1005/CO[3]
                         net (fo=1, routed)           0.000    92.830    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1005_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_548/CO[3]
                         net (fo=1, routed)           0.000    92.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_548_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_260/CO[3]
                         net (fo=1, routed)           0.000    93.064    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_260_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.318 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_142/CO[0]
                         net (fo=1, routed)           0.805    94.123    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_142_n_3
    SLICE_X52Y54         LUT4 (Prop_lut4_I2_O)        0.367    94.490 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O
                         net (fo=39, routed)          2.365    96.855    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_0
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.124    96.979 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_80/O
                         net (fo=32, routed)          1.062    98.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[3]41_in[0]
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.148    98.188 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_128/O
                         net (fo=2, routed)           0.742    98.931    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_128_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    99.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    99.715    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_71_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.829 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1165/CO[3]
                         net (fo=1, routed)           0.000    99.829    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1165_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_731/CO[3]
                         net (fo=1, routed)           0.000    99.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_731_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.057 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_314/CO[3]
                         net (fo=1, routed)           0.000   100.057    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_314_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.171 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_165/CO[3]
                         net (fo=1, routed)           0.000   100.171    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_165_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_81/CO[3]
                         net (fo=1, routed)           0.000   100.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_81_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.398 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_55/CO[3]
                         net (fo=1, routed)           1.172   101.571    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_55_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.153   101.724 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_32/O
                         net (fo=44, routed)          1.661   103.384    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_32_n_0
    SLICE_X63Y50         LUT3 (Prop_lut3_I2_O)        0.353   103.737 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74/O
                         net (fo=27, routed)          1.716   105.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74_n_0
    SLICE_X59Y45         LUT3 (Prop_lut3_I2_O)        0.354   105.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1501/O
                         net (fo=4, routed)           0.831   106.638    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1501_n_0
    SLICE_X61Y45         LUT4 (Prop_lut4_I0_O)        0.332   106.970 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2174/O
                         net (fo=1, routed)           0.000   106.970    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2174_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   107.368 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2080/CO[3]
                         net (fo=1, routed)           0.000   107.368    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2080_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1861/CO[3]
                         net (fo=1, routed)           0.000   107.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1861_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1496/CO[3]
                         net (fo=1, routed)           0.000   107.596    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1496_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1104/CO[3]
                         net (fo=1, routed)           0.000   107.710    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1104_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_663/CO[3]
                         net (fo=1, routed)           0.001   107.825    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_663_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   108.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1154/O[2]
                         net (fo=3, routed)           1.001   109.065    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1154_n_5
    SLICE_X63Y50         LUT3 (Prop_lut3_I2_O)        0.330   109.395 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_709/O
                         net (fo=1, routed)           0.525   109.920    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_709_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.647   110.567 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_308/O[3]
                         net (fo=3, routed)           0.550   111.117    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_308_n_4
    SLICE_X65Y49         LUT3 (Prop_lut3_I0_O)        0.306   111.423 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_301/O
                         net (fo=2, routed)           0.673   112.096    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_301_n_0
    SLICE_X64Y48         LUT5 (Prop_lut5_I0_O)        0.124   112.220 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_157/O
                         net (fo=2, routed)           0.942   113.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_157_n_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124   113.286 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_161/O
                         net (fo=1, routed)           0.000   113.286    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_161_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.687 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_79/CO[3]
                         net (fo=1, routed)           0.000   113.687    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_79_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   114.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_153/O[1]
                         net (fo=2, routed)           0.974   114.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_153_n_6
    SLICE_X65Y47         LUT2 (Prop_lut2_I0_O)        0.303   115.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_155/O
                         net (fo=1, routed)           0.000   115.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_155_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   115.524 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_78/O[1]
                         net (fo=1, routed)           0.926   116.451    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_78_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.303   116.754 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_51/O
                         net (fo=1, routed)           0.000   116.754    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_51_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   117.155 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_23/CO[3]
                         net (fo=1, routed)           0.000   117.155    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_23_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   117.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34/O[0]
                         net (fo=5, routed)           1.708   119.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34_n_7
    SLICE_X46Y44         LUT6 (Prop_lut6_I2_O)        0.299   119.384 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_16/O
                         net (fo=1, routed)           0.954   120.337    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_16_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I0_O)        0.148   120.485 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_5/O
                         net (fo=7, routed)           1.669   122.154    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[4]
    SLICE_X44Y24         LUT5 (Prop_lut5_I4_O)        0.328   122.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2/O
                         net (fo=1, routed)           0.000   122.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2_n_0
    SLICE_X44Y24         MUXF7 (Prop_muxf7_I1_O)      0.217   122.699 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000   122.699    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_3_n_0
    SLICE_X44Y24         MUXF8 (Prop_muxf8_I1_O)      0.094   122.793 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.670   125.464    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.727   129.191 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000   129.191    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.068ns  (logic 40.257ns (32.711%)  route 82.811ns (67.289%))
  Logic Levels:           143  (CARRY4=84 LUT1=5 LUT2=7 LUT3=19 LUT4=9 LUT5=10 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.564     6.101    memoryMapping_inst/internalClk_BUFG
    SLICE_X55Y15         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.456     6.557 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=83, routed)          2.717     9.275    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[0]
    SLICE_X44Y20         LUT1 (Prop_lut1_I0_O)        0.124     9.399 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_18/O
                         net (fo=2, routed)           1.081    10.480    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_5
    SLICE_X51Y13         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    11.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_47/O[1]
                         net (fo=2, routed)           1.421    12.498    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[16][1]
    SLICE_X55Y26         LUT3 (Prop_lut3_I1_O)        0.331    12.829 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_50/O
                         net (fo=55, routed)          2.580    15.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_rep[0]
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.326    15.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_573/O
                         net (fo=8, routed)           0.978    16.714    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_rep[2]
    SLICE_X53Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.838 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1818/O
                         net (fo=1, routed)           0.000    16.838    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1818_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.239 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1735/CO[3]
                         net (fo=1, routed)           0.000    17.239    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1735_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.353 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1561/CO[3]
                         net (fo=1, routed)           0.000    17.353    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1561_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.467 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1254/CO[3]
                         net (fo=1, routed)           0.000    17.467    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1254_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.581 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_942/CO[3]
                         net (fo=1, routed)           0.000    17.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_942_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_546/CO[3]
                         net (fo=1, routed)           0.000    17.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_546_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_970/O[2]
                         net (fo=3, routed)           1.334    19.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_970_n_5
    SLICE_X54Y19         LUT3 (Prop_lut3_I2_O)        0.331    19.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_565/O
                         net (fo=2, routed)           0.822    20.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_565_n_0
    SLICE_X54Y19         LUT4 (Prop_lut4_I3_O)        0.331    20.752 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_568/O
                         net (fo=1, routed)           0.000    20.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_568_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000    21.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_265_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.245 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_274/CO[3]
                         net (fo=1, routed)           0.000    21.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_274_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_515/O[2]
                         net (fo=3, routed)           1.418    22.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_515_n_5
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.301    23.203 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1384/O
                         net (fo=2, routed)           0.858    24.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1384_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.153    24.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1066/O
                         net (fo=2, routed)           1.484    25.698    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1066_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.331    26.029 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1070/O
                         net (fo=1, routed)           0.000    26.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1070_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_712/O[2]
                         net (fo=6, routed)           1.297    27.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_712_n_5
    SLICE_X50Y24         LUT2 (Prop_lut2_I0_O)        0.302    28.208 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1815/O
                         net (fo=1, routed)           0.000    28.208    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1815_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.588 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1730/CO[3]
                         net (fo=1, routed)           0.009    28.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1730_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.816 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1547/O[0]
                         net (fo=3, routed)           1.563    30.379    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1547_n_7
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.295    30.674 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1724/O
                         net (fo=1, routed)           0.740    31.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1724_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1538/CO[3]
                         net (fo=1, routed)           0.000    31.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1538_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.035 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1227/CO[3]
                         net (fo=1, routed)           0.009    32.044    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1227_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.158 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_911/CO[3]
                         net (fo=1, routed)           0.000    32.158    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_911_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_518/CO[3]
                         net (fo=1, routed)           0.000    32.272    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_518_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.386 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_249/CO[3]
                         net (fo=1, routed)           0.000    32.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_249_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.657 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_129/CO[0]
                         net (fo=1, routed)           0.405    33.062    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_129_n_3
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.373    33.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_71/O
                         net (fo=64, routed)          1.496    34.931    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_71_n_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124    35.055 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=59, routed)          1.195    36.250    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]41_in[0]
    SLICE_X60Y24         LUT1 (Prop_lut1_I0_O)        0.124    36.374 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_123/O
                         net (fo=2, routed)           1.296    37.670    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_123_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    38.312 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_121/O[3]
                         net (fo=1, routed)           0.820    39.131    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]4[4]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.306    39.437 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_162/O
                         net (fo=2, routed)           1.281    40.718    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_162_n_0
    SLICE_X52Y30         LUT1 (Prop_lut1_I0_O)        0.124    40.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_124/O
                         net (fo=1, routed)           0.000    40.842    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_124_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.218 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_67_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.437 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1350/O[0]
                         net (fo=1, routed)           0.810    42.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]5[5]
    SLICE_X51Y32         LUT3 (Prop_lut3_I2_O)        0.295    42.542 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_996/O
                         net (fo=44, routed)          3.375    45.917    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_996_n_0
    SLICE_X55Y26         LUT5 (Prop_lut5_I4_O)        0.124    46.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1339/O
                         net (fo=8, routed)           1.363    47.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst_n_118
    SLICE_X58Y26         LUT3 (Prop_lut3_I0_O)        0.124    47.528 r  memoryMapping_inst/g0_b0__0_i_1953/O
                         net (fo=1, routed)           0.000    47.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1664_0[1]
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1864/CO[3]
                         net (fo=1, routed)           0.000    48.078    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1864_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1670/CO[3]
                         net (fo=1, routed)           0.000    48.192    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1670_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.306 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1329/CO[3]
                         net (fo=1, routed)           0.000    48.306    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1329_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.420 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_963/CO[3]
                         net (fo=1, routed)           0.000    48.420    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_963_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.534 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_550/CO[3]
                         net (fo=1, routed)           0.000    48.534    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_550_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1006/O[2]
                         net (fo=3, routed)           1.424    50.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1006_n_5
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.331    50.528 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_573/O
                         net (fo=2, routed)           0.679    51.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_573_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.331    51.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_576/O
                         net (fo=1, routed)           0.000    51.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_576_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_272/CO[3]
                         net (fo=1, routed)           0.000    51.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_272_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.031 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_281/CO[3]
                         net (fo=1, routed)           0.000    52.031    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_281_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_512/CO[3]
                         net (fo=1, routed)           0.000    52.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_512_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.387 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1442/O[2]
                         net (fo=3, routed)           1.381    53.769    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1442_n_5
    SLICE_X60Y35         LUT3 (Prop_lut3_I2_O)        0.301    54.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2171/O
                         net (fo=2, routed)           0.948    55.017    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2171_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.154    55.171 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2073/O
                         net (fo=2, routed)           0.954    56.126    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2073_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.327    56.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2077/O
                         net (fo=1, routed)           0.000    56.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2077_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1849/CO[3]
                         net (fo=1, routed)           0.000    57.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1849_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1286/CO[3]
                         net (fo=1, routed)           0.000    57.117    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1286_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_937/CO[3]
                         net (fo=1, routed)           0.000    57.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_937_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.544 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_533/O[3]
                         net (fo=5, routed)           1.716    59.260    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_533_n_4
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.306    59.566 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_933/O
                         net (fo=1, routed)           0.000    59.566    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_933_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    59.942 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_529/CO[3]
                         net (fo=1, routed)           0.000    59.942    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_529_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    60.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_259/O[3]
                         net (fo=3, routed)           0.982    61.239    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_259_n_4
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.307    61.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_525/O
                         net (fo=1, routed)           0.000    61.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_525_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_256/CO[3]
                         net (fo=1, routed)           0.000    61.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_256_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    62.218 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_138/CO[0]
                         net (fo=1, routed)           0.871    63.089    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_138_n_3
    SLICE_X58Y43         LUT4 (Prop_lut4_I2_O)        0.373    63.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_72/O
                         net (fo=41, routed)          2.301    65.763    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_72_n_0
    SLICE_X49Y36         LUT3 (Prop_lut3_I1_O)        0.124    65.887 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_76/O
                         net (fo=58, routed)          1.011    66.898    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_73_0[0]
    SLICE_X48Y40         LUT1 (Prop_lut1_I0_O)        0.124    67.022 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_124/O
                         net (fo=2, routed)           0.823    67.844    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_124_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    68.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_68/CO[3]
                         net (fo=1, routed)           0.000    68.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_68_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.556 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1057/CO[3]
                         net (fo=1, routed)           0.000    68.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1057_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.673 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_682/CO[3]
                         net (fo=1, routed)           0.000    68.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_682_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_310/CO[3]
                         net (fo=1, routed)           0.000    68.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_310_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.907 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    68.907    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_161_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.024 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_77/CO[3]
                         net (fo=1, routed)           0.000    69.024    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_77_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.141 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_51/CO[3]
                         net (fo=1, routed)           1.107    70.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_51_n_0
    SLICE_X58Y43         LUT2 (Prop_lut2_I0_O)        0.152    70.400 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=171, routed)         2.405    72.805    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_3
    SLICE_X57Y35         LUT3 (Prop_lut3_I2_O)        0.326    73.131 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_69/O
                         net (fo=59, routed)          3.744    76.875    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_69_n_0
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.153    77.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1445/O
                         net (fo=8, routed)           1.215    78.243    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1445_n_0
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.331    78.574 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2165/O
                         net (fo=1, routed)           0.000    78.574    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2165_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    78.950 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2060/CO[3]
                         net (fo=1, routed)           0.000    78.950    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2060_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.067 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1819/CO[3]
                         net (fo=1, routed)           0.000    79.067    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1819_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1437/CO[3]
                         net (fo=1, routed)           0.000    79.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1437_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.301 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    79.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1039_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.418 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_577/CO[3]
                         net (fo=1, routed)           0.000    79.418    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_577_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.535 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1079/CO[3]
                         net (fo=1, routed)           0.000    79.535    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1079_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    79.858 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1089/O[1]
                         net (fo=2, routed)           0.848    80.706    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1089_n_6
    SLICE_X55Y49         LUT3 (Prop_lut3_I2_O)        0.334    81.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_640/O
                         net (fo=2, routed)           0.860    81.900    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_640_n_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I3_O)        0.332    82.232 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_644/O
                         net (fo=1, routed)           0.000    82.232    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_644_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    82.630 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_285/CO[3]
                         net (fo=1, routed)           0.001    82.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_285_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    82.965 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_540/O[1]
                         net (fo=3, routed)           1.018    83.982    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_540_n_6
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.303    84.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_539/O
                         net (fo=2, routed)           1.339    85.624    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_539_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.149    85.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1193/O
                         net (fo=2, routed)           1.332    87.104    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1193_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I0_O)        0.332    87.436 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1197/O
                         net (fo=1, routed)           0.000    87.436    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1197_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    87.949 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_750/CO[3]
                         net (fo=1, routed)           0.000    87.949    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_750_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    88.168 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1552/O[0]
                         net (fo=5, routed)           1.359    89.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1552_n_7
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.295    89.823 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2055/O
                         net (fo=1, routed)           0.000    89.823    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2055_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    90.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1791/CO[3]
                         net (fo=1, routed)           0.001    90.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1791_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.689 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1404/O[1]
                         net (fo=3, routed)           1.187    91.877    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1404_n_6
    SLICE_X52Y49         LUT4 (Prop_lut4_I2_O)        0.303    92.180 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1789/O
                         net (fo=1, routed)           0.000    92.180    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1789_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.713 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1395/CO[3]
                         net (fo=1, routed)           0.001    92.713    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1395_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.830 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1005/CO[3]
                         net (fo=1, routed)           0.000    92.830    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1005_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_548/CO[3]
                         net (fo=1, routed)           0.000    92.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_548_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_260/CO[3]
                         net (fo=1, routed)           0.000    93.064    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_260_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.318 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_142/CO[0]
                         net (fo=1, routed)           0.805    94.123    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_142_n_3
    SLICE_X52Y54         LUT4 (Prop_lut4_I2_O)        0.367    94.490 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O
                         net (fo=39, routed)          2.365    96.855    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_0
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.124    96.979 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_80/O
                         net (fo=32, routed)          1.062    98.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[3]41_in[0]
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.148    98.188 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_128/O
                         net (fo=2, routed)           0.742    98.931    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_128_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    99.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    99.715    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_71_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.829 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1165/CO[3]
                         net (fo=1, routed)           0.000    99.829    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1165_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_731/CO[3]
                         net (fo=1, routed)           0.000    99.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_731_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.057 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_314/CO[3]
                         net (fo=1, routed)           0.000   100.057    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_314_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.171 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_165/CO[3]
                         net (fo=1, routed)           0.000   100.171    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_165_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_81/CO[3]
                         net (fo=1, routed)           0.000   100.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_81_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.398 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_55/CO[3]
                         net (fo=1, routed)           1.172   101.571    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_55_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.153   101.724 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_32/O
                         net (fo=44, routed)          1.661   103.384    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_32_n_0
    SLICE_X63Y50         LUT3 (Prop_lut3_I2_O)        0.353   103.737 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74/O
                         net (fo=27, routed)          1.716   105.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74_n_0
    SLICE_X59Y45         LUT3 (Prop_lut3_I2_O)        0.354   105.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1501/O
                         net (fo=4, routed)           0.831   106.638    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1501_n_0
    SLICE_X61Y45         LUT4 (Prop_lut4_I0_O)        0.332   106.970 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2174/O
                         net (fo=1, routed)           0.000   106.970    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2174_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   107.368 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2080/CO[3]
                         net (fo=1, routed)           0.000   107.368    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2080_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1861/CO[3]
                         net (fo=1, routed)           0.000   107.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1861_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1496/CO[3]
                         net (fo=1, routed)           0.000   107.596    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1496_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1104/CO[3]
                         net (fo=1, routed)           0.000   107.710    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1104_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_663/CO[3]
                         net (fo=1, routed)           0.001   107.825    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_663_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   108.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1154/O[2]
                         net (fo=3, routed)           1.001   109.065    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1154_n_5
    SLICE_X63Y50         LUT3 (Prop_lut3_I2_O)        0.330   109.395 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_709/O
                         net (fo=1, routed)           0.525   109.920    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_709_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.647   110.567 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_308/O[3]
                         net (fo=3, routed)           0.550   111.117    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_308_n_4
    SLICE_X65Y49         LUT3 (Prop_lut3_I0_O)        0.306   111.423 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_301/O
                         net (fo=2, routed)           0.673   112.096    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_301_n_0
    SLICE_X64Y48         LUT5 (Prop_lut5_I0_O)        0.124   112.220 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_157/O
                         net (fo=2, routed)           0.942   113.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_157_n_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124   113.286 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_161/O
                         net (fo=1, routed)           0.000   113.286    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_161_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.687 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_79/CO[3]
                         net (fo=1, routed)           0.000   113.687    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_79_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   114.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_153/O[1]
                         net (fo=2, routed)           0.974   114.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_153_n_6
    SLICE_X65Y47         LUT2 (Prop_lut2_I0_O)        0.303   115.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_155/O
                         net (fo=1, routed)           0.000   115.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_155_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   115.524 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_78/O[1]
                         net (fo=1, routed)           0.926   116.451    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_78_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.303   116.754 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_51/O
                         net (fo=1, routed)           0.000   116.754    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_51_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   117.155 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_23/CO[3]
                         net (fo=1, routed)           0.000   117.155    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_23_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   117.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34/O[0]
                         net (fo=5, routed)           1.708   119.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34_n_7
    SLICE_X46Y44         LUT6 (Prop_lut6_I2_O)        0.299   119.384 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_16/O
                         net (fo=1, routed)           0.954   120.337    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_16_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I0_O)        0.148   120.485 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_5/O
                         net (fo=7, routed)           1.823   122.308    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[4]
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.328   122.636 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0/O
                         net (fo=1, routed)           0.000   122.636    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_n_0
    SLICE_X42Y23         MUXF7 (Prop_muxf7_I1_O)      0.214   122.850 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000   122.850    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_3_n_0
    SLICE_X42Y23         MUXF8 (Prop_muxf8_I1_O)      0.088   122.938 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.525   125.463    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.706   129.169 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000   129.169    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.064ns  (logic 40.256ns (32.712%)  route 82.808ns (67.288%))
  Logic Levels:           143  (CARRY4=84 LUT1=5 LUT2=7 LUT3=19 LUT4=9 LUT5=10 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.564     6.101    memoryMapping_inst/internalClk_BUFG
    SLICE_X55Y15         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.456     6.557 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=83, routed)          2.717     9.275    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[0]
    SLICE_X44Y20         LUT1 (Prop_lut1_I0_O)        0.124     9.399 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_18/O
                         net (fo=2, routed)           1.081    10.480    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_5
    SLICE_X51Y13         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    11.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_47/O[1]
                         net (fo=2, routed)           1.421    12.498    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[16][1]
    SLICE_X55Y26         LUT3 (Prop_lut3_I1_O)        0.331    12.829 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_50/O
                         net (fo=55, routed)          2.580    15.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_rep[0]
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.326    15.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_573/O
                         net (fo=8, routed)           0.978    16.714    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_rep[2]
    SLICE_X53Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.838 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1818/O
                         net (fo=1, routed)           0.000    16.838    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1818_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.239 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1735/CO[3]
                         net (fo=1, routed)           0.000    17.239    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1735_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.353 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1561/CO[3]
                         net (fo=1, routed)           0.000    17.353    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1561_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.467 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1254/CO[3]
                         net (fo=1, routed)           0.000    17.467    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1254_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.581 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_942/CO[3]
                         net (fo=1, routed)           0.000    17.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_942_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_546/CO[3]
                         net (fo=1, routed)           0.000    17.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_546_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_970/O[2]
                         net (fo=3, routed)           1.334    19.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_970_n_5
    SLICE_X54Y19         LUT3 (Prop_lut3_I2_O)        0.331    19.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_565/O
                         net (fo=2, routed)           0.822    20.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_565_n_0
    SLICE_X54Y19         LUT4 (Prop_lut4_I3_O)        0.331    20.752 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_568/O
                         net (fo=1, routed)           0.000    20.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_568_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000    21.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_265_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.245 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_274/CO[3]
                         net (fo=1, routed)           0.000    21.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_274_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_515/O[2]
                         net (fo=3, routed)           1.418    22.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_515_n_5
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.301    23.203 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1384/O
                         net (fo=2, routed)           0.858    24.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1384_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.153    24.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1066/O
                         net (fo=2, routed)           1.484    25.698    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1066_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.331    26.029 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1070/O
                         net (fo=1, routed)           0.000    26.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1070_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_712/O[2]
                         net (fo=6, routed)           1.297    27.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_712_n_5
    SLICE_X50Y24         LUT2 (Prop_lut2_I0_O)        0.302    28.208 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1815/O
                         net (fo=1, routed)           0.000    28.208    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1815_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.588 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1730/CO[3]
                         net (fo=1, routed)           0.009    28.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1730_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.816 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1547/O[0]
                         net (fo=3, routed)           1.563    30.379    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1547_n_7
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.295    30.674 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1724/O
                         net (fo=1, routed)           0.740    31.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1724_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1538/CO[3]
                         net (fo=1, routed)           0.000    31.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1538_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.035 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1227/CO[3]
                         net (fo=1, routed)           0.009    32.044    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1227_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.158 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_911/CO[3]
                         net (fo=1, routed)           0.000    32.158    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_911_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_518/CO[3]
                         net (fo=1, routed)           0.000    32.272    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_518_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.386 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_249/CO[3]
                         net (fo=1, routed)           0.000    32.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_249_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.657 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_129/CO[0]
                         net (fo=1, routed)           0.405    33.062    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_129_n_3
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.373    33.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_71/O
                         net (fo=64, routed)          1.496    34.931    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_71_n_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124    35.055 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=59, routed)          1.195    36.250    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]41_in[0]
    SLICE_X60Y24         LUT1 (Prop_lut1_I0_O)        0.124    36.374 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_123/O
                         net (fo=2, routed)           1.296    37.670    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_123_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    38.312 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_121/O[3]
                         net (fo=1, routed)           0.820    39.131    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]4[4]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.306    39.437 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_162/O
                         net (fo=2, routed)           1.281    40.718    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_162_n_0
    SLICE_X52Y30         LUT1 (Prop_lut1_I0_O)        0.124    40.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_124/O
                         net (fo=1, routed)           0.000    40.842    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_124_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.218 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_67_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.437 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1350/O[0]
                         net (fo=1, routed)           0.810    42.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]5[5]
    SLICE_X51Y32         LUT3 (Prop_lut3_I2_O)        0.295    42.542 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_996/O
                         net (fo=44, routed)          3.375    45.917    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_996_n_0
    SLICE_X55Y26         LUT5 (Prop_lut5_I4_O)        0.124    46.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1339/O
                         net (fo=8, routed)           1.363    47.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst_n_118
    SLICE_X58Y26         LUT3 (Prop_lut3_I0_O)        0.124    47.528 r  memoryMapping_inst/g0_b0__0_i_1953/O
                         net (fo=1, routed)           0.000    47.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1664_0[1]
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1864/CO[3]
                         net (fo=1, routed)           0.000    48.078    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1864_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1670/CO[3]
                         net (fo=1, routed)           0.000    48.192    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1670_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.306 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1329/CO[3]
                         net (fo=1, routed)           0.000    48.306    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1329_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.420 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_963/CO[3]
                         net (fo=1, routed)           0.000    48.420    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_963_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.534 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_550/CO[3]
                         net (fo=1, routed)           0.000    48.534    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_550_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1006/O[2]
                         net (fo=3, routed)           1.424    50.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1006_n_5
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.331    50.528 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_573/O
                         net (fo=2, routed)           0.679    51.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_573_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.331    51.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_576/O
                         net (fo=1, routed)           0.000    51.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_576_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_272/CO[3]
                         net (fo=1, routed)           0.000    51.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_272_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.031 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_281/CO[3]
                         net (fo=1, routed)           0.000    52.031    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_281_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_512/CO[3]
                         net (fo=1, routed)           0.000    52.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_512_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.387 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1442/O[2]
                         net (fo=3, routed)           1.381    53.769    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1442_n_5
    SLICE_X60Y35         LUT3 (Prop_lut3_I2_O)        0.301    54.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2171/O
                         net (fo=2, routed)           0.948    55.017    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2171_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.154    55.171 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2073/O
                         net (fo=2, routed)           0.954    56.126    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2073_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.327    56.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2077/O
                         net (fo=1, routed)           0.000    56.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2077_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1849/CO[3]
                         net (fo=1, routed)           0.000    57.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1849_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1286/CO[3]
                         net (fo=1, routed)           0.000    57.117    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1286_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_937/CO[3]
                         net (fo=1, routed)           0.000    57.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_937_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.544 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_533/O[3]
                         net (fo=5, routed)           1.716    59.260    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_533_n_4
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.306    59.566 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_933/O
                         net (fo=1, routed)           0.000    59.566    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_933_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    59.942 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_529/CO[3]
                         net (fo=1, routed)           0.000    59.942    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_529_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    60.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_259/O[3]
                         net (fo=3, routed)           0.982    61.239    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_259_n_4
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.307    61.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_525/O
                         net (fo=1, routed)           0.000    61.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_525_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_256/CO[3]
                         net (fo=1, routed)           0.000    61.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_256_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    62.218 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_138/CO[0]
                         net (fo=1, routed)           0.871    63.089    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_138_n_3
    SLICE_X58Y43         LUT4 (Prop_lut4_I2_O)        0.373    63.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_72/O
                         net (fo=41, routed)          2.301    65.763    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_72_n_0
    SLICE_X49Y36         LUT3 (Prop_lut3_I1_O)        0.124    65.887 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_76/O
                         net (fo=58, routed)          1.011    66.898    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_73_0[0]
    SLICE_X48Y40         LUT1 (Prop_lut1_I0_O)        0.124    67.022 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_124/O
                         net (fo=2, routed)           0.823    67.844    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_124_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    68.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_68/CO[3]
                         net (fo=1, routed)           0.000    68.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_68_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.556 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1057/CO[3]
                         net (fo=1, routed)           0.000    68.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1057_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.673 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_682/CO[3]
                         net (fo=1, routed)           0.000    68.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_682_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_310/CO[3]
                         net (fo=1, routed)           0.000    68.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_310_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.907 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    68.907    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_161_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.024 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_77/CO[3]
                         net (fo=1, routed)           0.000    69.024    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_77_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.141 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_51/CO[3]
                         net (fo=1, routed)           1.107    70.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_51_n_0
    SLICE_X58Y43         LUT2 (Prop_lut2_I0_O)        0.152    70.400 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=171, routed)         2.405    72.805    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_3
    SLICE_X57Y35         LUT3 (Prop_lut3_I2_O)        0.326    73.131 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_69/O
                         net (fo=59, routed)          3.744    76.875    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_69_n_0
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.153    77.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1445/O
                         net (fo=8, routed)           1.215    78.243    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1445_n_0
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.331    78.574 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2165/O
                         net (fo=1, routed)           0.000    78.574    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2165_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    78.950 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2060/CO[3]
                         net (fo=1, routed)           0.000    78.950    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2060_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.067 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1819/CO[3]
                         net (fo=1, routed)           0.000    79.067    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1819_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1437/CO[3]
                         net (fo=1, routed)           0.000    79.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1437_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.301 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    79.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1039_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.418 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_577/CO[3]
                         net (fo=1, routed)           0.000    79.418    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_577_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.535 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1079/CO[3]
                         net (fo=1, routed)           0.000    79.535    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1079_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    79.858 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1089/O[1]
                         net (fo=2, routed)           0.848    80.706    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1089_n_6
    SLICE_X55Y49         LUT3 (Prop_lut3_I2_O)        0.334    81.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_640/O
                         net (fo=2, routed)           0.860    81.900    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_640_n_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I3_O)        0.332    82.232 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_644/O
                         net (fo=1, routed)           0.000    82.232    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_644_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    82.630 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_285/CO[3]
                         net (fo=1, routed)           0.001    82.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_285_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    82.965 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_540/O[1]
                         net (fo=3, routed)           1.018    83.982    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_540_n_6
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.303    84.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_539/O
                         net (fo=2, routed)           1.339    85.624    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_539_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.149    85.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1193/O
                         net (fo=2, routed)           1.332    87.104    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1193_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I0_O)        0.332    87.436 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1197/O
                         net (fo=1, routed)           0.000    87.436    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1197_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    87.949 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_750/CO[3]
                         net (fo=1, routed)           0.000    87.949    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_750_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    88.168 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1552/O[0]
                         net (fo=5, routed)           1.359    89.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1552_n_7
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.295    89.823 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2055/O
                         net (fo=1, routed)           0.000    89.823    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2055_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    90.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1791/CO[3]
                         net (fo=1, routed)           0.001    90.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1791_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.689 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1404/O[1]
                         net (fo=3, routed)           1.187    91.877    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1404_n_6
    SLICE_X52Y49         LUT4 (Prop_lut4_I2_O)        0.303    92.180 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1789/O
                         net (fo=1, routed)           0.000    92.180    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1789_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.713 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1395/CO[3]
                         net (fo=1, routed)           0.001    92.713    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1395_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.830 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1005/CO[3]
                         net (fo=1, routed)           0.000    92.830    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1005_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_548/CO[3]
                         net (fo=1, routed)           0.000    92.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_548_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_260/CO[3]
                         net (fo=1, routed)           0.000    93.064    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_260_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.318 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_142/CO[0]
                         net (fo=1, routed)           0.805    94.123    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_142_n_3
    SLICE_X52Y54         LUT4 (Prop_lut4_I2_O)        0.367    94.490 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O
                         net (fo=39, routed)          2.365    96.855    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_0
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.124    96.979 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_80/O
                         net (fo=32, routed)          1.062    98.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[3]41_in[0]
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.148    98.188 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_128/O
                         net (fo=2, routed)           0.742    98.931    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_128_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    99.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    99.715    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_71_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.829 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1165/CO[3]
                         net (fo=1, routed)           0.000    99.829    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1165_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_731/CO[3]
                         net (fo=1, routed)           0.000    99.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_731_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.057 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_314/CO[3]
                         net (fo=1, routed)           0.000   100.057    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_314_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.171 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_165/CO[3]
                         net (fo=1, routed)           0.000   100.171    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_165_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_81/CO[3]
                         net (fo=1, routed)           0.000   100.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_81_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.398 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_55/CO[3]
                         net (fo=1, routed)           1.172   101.571    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_55_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.153   101.724 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_32/O
                         net (fo=44, routed)          1.661   103.384    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_32_n_0
    SLICE_X63Y50         LUT3 (Prop_lut3_I2_O)        0.353   103.737 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74/O
                         net (fo=27, routed)          1.716   105.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74_n_0
    SLICE_X59Y45         LUT3 (Prop_lut3_I2_O)        0.354   105.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1501/O
                         net (fo=4, routed)           0.831   106.638    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1501_n_0
    SLICE_X61Y45         LUT4 (Prop_lut4_I0_O)        0.332   106.970 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2174/O
                         net (fo=1, routed)           0.000   106.970    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2174_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   107.368 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2080/CO[3]
                         net (fo=1, routed)           0.000   107.368    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2080_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1861/CO[3]
                         net (fo=1, routed)           0.000   107.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1861_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1496/CO[3]
                         net (fo=1, routed)           0.000   107.596    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1496_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1104/CO[3]
                         net (fo=1, routed)           0.000   107.710    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1104_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_663/CO[3]
                         net (fo=1, routed)           0.001   107.825    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_663_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   108.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1154/O[2]
                         net (fo=3, routed)           1.001   109.065    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1154_n_5
    SLICE_X63Y50         LUT3 (Prop_lut3_I2_O)        0.330   109.395 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_709/O
                         net (fo=1, routed)           0.525   109.920    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_709_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.647   110.567 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_308/O[3]
                         net (fo=3, routed)           0.550   111.117    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_308_n_4
    SLICE_X65Y49         LUT3 (Prop_lut3_I0_O)        0.306   111.423 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_301/O
                         net (fo=2, routed)           0.673   112.096    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_301_n_0
    SLICE_X64Y48         LUT5 (Prop_lut5_I0_O)        0.124   112.220 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_157/O
                         net (fo=2, routed)           0.942   113.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_157_n_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124   113.286 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_161/O
                         net (fo=1, routed)           0.000   113.286    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_161_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.687 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_79/CO[3]
                         net (fo=1, routed)           0.000   113.687    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_79_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   114.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_153/O[1]
                         net (fo=2, routed)           0.974   114.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_153_n_6
    SLICE_X65Y47         LUT2 (Prop_lut2_I0_O)        0.303   115.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_155/O
                         net (fo=1, routed)           0.000   115.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_155_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   115.524 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_78/O[1]
                         net (fo=1, routed)           0.926   116.451    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_78_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.303   116.754 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_51/O
                         net (fo=1, routed)           0.000   116.754    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_51_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   117.155 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_23/CO[3]
                         net (fo=1, routed)           0.000   117.155    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_23_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   117.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34/O[0]
                         net (fo=5, routed)           1.708   119.085    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34_n_7
    SLICE_X46Y44         LUT6 (Prop_lut6_I2_O)        0.299   119.384 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_16/O
                         net (fo=1, routed)           0.954   120.337    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_16_n_0
    SLICE_X46Y42         LUT5 (Prop_lut5_I0_O)        0.148   120.485 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_5/O
                         net (fo=7, routed)           1.637   122.123    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[4]
    SLICE_X45Y23         LUT5 (Prop_lut5_I4_O)        0.328   122.451 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5/O
                         net (fo=1, routed)           0.000   122.451    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5_n_0
    SLICE_X45Y23         MUXF7 (Prop_muxf7_I1_O)      0.217   122.668 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000   122.668    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_3_n_0
    SLICE_X45Y23         MUXF8 (Prop_muxf8_I1_O)      0.094   122.762 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.707   125.469    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.696   129.166 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000   129.166    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        122.884ns  (logic 40.177ns (32.695%)  route 82.707ns (67.305%))
  Logic Levels:           144  (CARRY4=84 LUT1=5 LUT2=7 LUT3=19 LUT4=10 LUT5=9 LUT6=7 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.564     6.101    memoryMapping_inst/internalClk_BUFG
    SLICE_X55Y15         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.456     6.557 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=83, routed)          2.717     9.275    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[0]
    SLICE_X44Y20         LUT1 (Prop_lut1_I0_O)        0.124     9.399 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_18/O
                         net (fo=2, routed)           1.081    10.480    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_5
    SLICE_X51Y13         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    11.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_47/O[1]
                         net (fo=2, routed)           1.421    12.498    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[16][1]
    SLICE_X55Y26         LUT3 (Prop_lut3_I1_O)        0.331    12.829 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_50/O
                         net (fo=55, routed)          2.580    15.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_rep[0]
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.326    15.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_573/O
                         net (fo=8, routed)           0.978    16.714    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_rep[2]
    SLICE_X53Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.838 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1818/O
                         net (fo=1, routed)           0.000    16.838    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1818_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.239 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1735/CO[3]
                         net (fo=1, routed)           0.000    17.239    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1735_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.353 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1561/CO[3]
                         net (fo=1, routed)           0.000    17.353    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1561_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.467 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1254/CO[3]
                         net (fo=1, routed)           0.000    17.467    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1254_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.581 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_942/CO[3]
                         net (fo=1, routed)           0.000    17.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_942_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_546/CO[3]
                         net (fo=1, routed)           0.000    17.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_546_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_970/O[2]
                         net (fo=3, routed)           1.334    19.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_970_n_5
    SLICE_X54Y19         LUT3 (Prop_lut3_I2_O)        0.331    19.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_565/O
                         net (fo=2, routed)           0.822    20.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_565_n_0
    SLICE_X54Y19         LUT4 (Prop_lut4_I3_O)        0.331    20.752 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_568/O
                         net (fo=1, routed)           0.000    20.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_568_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000    21.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_265_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.245 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_274/CO[3]
                         net (fo=1, routed)           0.000    21.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_274_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_515/O[2]
                         net (fo=3, routed)           1.418    22.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_515_n_5
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.301    23.203 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1384/O
                         net (fo=2, routed)           0.858    24.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1384_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.153    24.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1066/O
                         net (fo=2, routed)           1.484    25.698    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1066_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.331    26.029 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1070/O
                         net (fo=1, routed)           0.000    26.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1070_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_712/O[2]
                         net (fo=6, routed)           1.297    27.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_712_n_5
    SLICE_X50Y24         LUT2 (Prop_lut2_I0_O)        0.302    28.208 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1815/O
                         net (fo=1, routed)           0.000    28.208    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1815_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.588 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1730/CO[3]
                         net (fo=1, routed)           0.009    28.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1730_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.816 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1547/O[0]
                         net (fo=3, routed)           1.563    30.379    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1547_n_7
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.295    30.674 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1724/O
                         net (fo=1, routed)           0.740    31.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1724_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1538/CO[3]
                         net (fo=1, routed)           0.000    31.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1538_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.035 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1227/CO[3]
                         net (fo=1, routed)           0.009    32.044    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1227_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.158 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_911/CO[3]
                         net (fo=1, routed)           0.000    32.158    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_911_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_518/CO[3]
                         net (fo=1, routed)           0.000    32.272    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_518_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.386 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_249/CO[3]
                         net (fo=1, routed)           0.000    32.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_249_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.657 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_129/CO[0]
                         net (fo=1, routed)           0.405    33.062    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_129_n_3
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.373    33.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_71/O
                         net (fo=64, routed)          1.496    34.931    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_71_n_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124    35.055 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=59, routed)          1.195    36.250    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]41_in[0]
    SLICE_X60Y24         LUT1 (Prop_lut1_I0_O)        0.124    36.374 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_123/O
                         net (fo=2, routed)           1.296    37.670    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_123_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    38.312 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_121/O[3]
                         net (fo=1, routed)           0.820    39.131    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]4[4]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.306    39.437 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_162/O
                         net (fo=2, routed)           1.281    40.718    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_162_n_0
    SLICE_X52Y30         LUT1 (Prop_lut1_I0_O)        0.124    40.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_124/O
                         net (fo=1, routed)           0.000    40.842    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_124_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.218 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_67_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.437 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1350/O[0]
                         net (fo=1, routed)           0.810    42.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]5[5]
    SLICE_X51Y32         LUT3 (Prop_lut3_I2_O)        0.295    42.542 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_996/O
                         net (fo=44, routed)          3.375    45.917    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_996_n_0
    SLICE_X55Y26         LUT5 (Prop_lut5_I4_O)        0.124    46.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1339/O
                         net (fo=8, routed)           1.363    47.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst_n_118
    SLICE_X58Y26         LUT3 (Prop_lut3_I0_O)        0.124    47.528 r  memoryMapping_inst/g0_b0__0_i_1953/O
                         net (fo=1, routed)           0.000    47.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1664_0[1]
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1864/CO[3]
                         net (fo=1, routed)           0.000    48.078    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1864_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1670/CO[3]
                         net (fo=1, routed)           0.000    48.192    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1670_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.306 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1329/CO[3]
                         net (fo=1, routed)           0.000    48.306    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1329_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.420 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_963/CO[3]
                         net (fo=1, routed)           0.000    48.420    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_963_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.534 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_550/CO[3]
                         net (fo=1, routed)           0.000    48.534    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_550_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1006/O[2]
                         net (fo=3, routed)           1.424    50.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1006_n_5
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.331    50.528 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_573/O
                         net (fo=2, routed)           0.679    51.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_573_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.331    51.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_576/O
                         net (fo=1, routed)           0.000    51.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_576_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_272/CO[3]
                         net (fo=1, routed)           0.000    51.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_272_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.031 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_281/CO[3]
                         net (fo=1, routed)           0.000    52.031    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_281_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_512/CO[3]
                         net (fo=1, routed)           0.000    52.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_512_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.387 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1442/O[2]
                         net (fo=3, routed)           1.381    53.769    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1442_n_5
    SLICE_X60Y35         LUT3 (Prop_lut3_I2_O)        0.301    54.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2171/O
                         net (fo=2, routed)           0.948    55.017    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2171_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.154    55.171 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2073/O
                         net (fo=2, routed)           0.954    56.126    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2073_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.327    56.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2077/O
                         net (fo=1, routed)           0.000    56.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2077_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1849/CO[3]
                         net (fo=1, routed)           0.000    57.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1849_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1286/CO[3]
                         net (fo=1, routed)           0.000    57.117    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1286_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_937/CO[3]
                         net (fo=1, routed)           0.000    57.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_937_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.544 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_533/O[3]
                         net (fo=5, routed)           1.716    59.260    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_533_n_4
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.306    59.566 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_933/O
                         net (fo=1, routed)           0.000    59.566    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_933_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    59.942 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_529/CO[3]
                         net (fo=1, routed)           0.000    59.942    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_529_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    60.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_259/O[3]
                         net (fo=3, routed)           0.982    61.239    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_259_n_4
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.307    61.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_525/O
                         net (fo=1, routed)           0.000    61.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_525_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_256/CO[3]
                         net (fo=1, routed)           0.000    61.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_256_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    62.218 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_138/CO[0]
                         net (fo=1, routed)           0.871    63.089    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_138_n_3
    SLICE_X58Y43         LUT4 (Prop_lut4_I2_O)        0.373    63.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_72/O
                         net (fo=41, routed)          2.301    65.763    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_72_n_0
    SLICE_X49Y36         LUT3 (Prop_lut3_I1_O)        0.124    65.887 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_76/O
                         net (fo=58, routed)          1.011    66.898    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_73_0[0]
    SLICE_X48Y40         LUT1 (Prop_lut1_I0_O)        0.124    67.022 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_124/O
                         net (fo=2, routed)           0.823    67.844    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_124_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    68.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_68/CO[3]
                         net (fo=1, routed)           0.000    68.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_68_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.556 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1057/CO[3]
                         net (fo=1, routed)           0.000    68.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1057_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.673 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_682/CO[3]
                         net (fo=1, routed)           0.000    68.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_682_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_310/CO[3]
                         net (fo=1, routed)           0.000    68.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_310_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.907 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    68.907    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_161_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.024 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_77/CO[3]
                         net (fo=1, routed)           0.000    69.024    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_77_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.141 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_51/CO[3]
                         net (fo=1, routed)           1.107    70.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_51_n_0
    SLICE_X58Y43         LUT2 (Prop_lut2_I0_O)        0.152    70.400 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=171, routed)         2.405    72.805    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_3
    SLICE_X57Y35         LUT3 (Prop_lut3_I2_O)        0.326    73.131 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_69/O
                         net (fo=59, routed)          3.744    76.875    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_69_n_0
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.153    77.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1445/O
                         net (fo=8, routed)           1.215    78.243    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1445_n_0
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.331    78.574 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2165/O
                         net (fo=1, routed)           0.000    78.574    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2165_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    78.950 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2060/CO[3]
                         net (fo=1, routed)           0.000    78.950    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2060_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.067 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1819/CO[3]
                         net (fo=1, routed)           0.000    79.067    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1819_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1437/CO[3]
                         net (fo=1, routed)           0.000    79.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1437_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.301 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    79.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1039_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.418 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_577/CO[3]
                         net (fo=1, routed)           0.000    79.418    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_577_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.535 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1079/CO[3]
                         net (fo=1, routed)           0.000    79.535    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1079_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    79.858 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1089/O[1]
                         net (fo=2, routed)           0.848    80.706    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1089_n_6
    SLICE_X55Y49         LUT3 (Prop_lut3_I2_O)        0.334    81.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_640/O
                         net (fo=2, routed)           0.860    81.900    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_640_n_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I3_O)        0.332    82.232 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_644/O
                         net (fo=1, routed)           0.000    82.232    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_644_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    82.630 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_285/CO[3]
                         net (fo=1, routed)           0.001    82.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_285_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    82.965 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_540/O[1]
                         net (fo=3, routed)           1.018    83.982    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_540_n_6
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.303    84.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_539/O
                         net (fo=2, routed)           1.339    85.624    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_539_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.149    85.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1193/O
                         net (fo=2, routed)           1.332    87.104    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1193_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I0_O)        0.332    87.436 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1197/O
                         net (fo=1, routed)           0.000    87.436    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1197_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    87.949 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_750/CO[3]
                         net (fo=1, routed)           0.000    87.949    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_750_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    88.168 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1552/O[0]
                         net (fo=5, routed)           1.359    89.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1552_n_7
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.295    89.823 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2055/O
                         net (fo=1, routed)           0.000    89.823    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2055_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    90.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1791/CO[3]
                         net (fo=1, routed)           0.001    90.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1791_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.689 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1404/O[1]
                         net (fo=3, routed)           1.187    91.877    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1404_n_6
    SLICE_X52Y49         LUT4 (Prop_lut4_I2_O)        0.303    92.180 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1789/O
                         net (fo=1, routed)           0.000    92.180    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1789_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.713 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1395/CO[3]
                         net (fo=1, routed)           0.001    92.713    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1395_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.830 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1005/CO[3]
                         net (fo=1, routed)           0.000    92.830    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1005_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_548/CO[3]
                         net (fo=1, routed)           0.000    92.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_548_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_260/CO[3]
                         net (fo=1, routed)           0.000    93.064    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_260_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.318 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_142/CO[0]
                         net (fo=1, routed)           0.805    94.123    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_142_n_3
    SLICE_X52Y54         LUT4 (Prop_lut4_I2_O)        0.367    94.490 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O
                         net (fo=39, routed)          2.365    96.855    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_0
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.124    96.979 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_80/O
                         net (fo=32, routed)          1.062    98.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[3]41_in[0]
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.148    98.188 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_128/O
                         net (fo=2, routed)           0.742    98.931    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_128_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    99.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    99.715    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_71_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.829 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1165/CO[3]
                         net (fo=1, routed)           0.000    99.829    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1165_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_731/CO[3]
                         net (fo=1, routed)           0.000    99.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_731_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.057 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_314/CO[3]
                         net (fo=1, routed)           0.000   100.057    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_314_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.171 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_165/CO[3]
                         net (fo=1, routed)           0.000   100.171    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_165_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_81/CO[3]
                         net (fo=1, routed)           0.000   100.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_81_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.398 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_55/CO[3]
                         net (fo=1, routed)           1.172   101.571    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_55_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.153   101.724 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_32/O
                         net (fo=44, routed)          1.661   103.384    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_32_n_0
    SLICE_X63Y50         LUT3 (Prop_lut3_I2_O)        0.353   103.737 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74/O
                         net (fo=27, routed)          1.716   105.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74_n_0
    SLICE_X59Y45         LUT3 (Prop_lut3_I2_O)        0.354   105.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1501/O
                         net (fo=4, routed)           0.831   106.638    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1501_n_0
    SLICE_X61Y45         LUT4 (Prop_lut4_I0_O)        0.332   106.970 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2174/O
                         net (fo=1, routed)           0.000   106.970    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2174_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   107.368 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2080/CO[3]
                         net (fo=1, routed)           0.000   107.368    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2080_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1861/CO[3]
                         net (fo=1, routed)           0.000   107.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1861_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1496/CO[3]
                         net (fo=1, routed)           0.000   107.596    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1496_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1104/CO[3]
                         net (fo=1, routed)           0.000   107.710    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1104_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_663/CO[3]
                         net (fo=1, routed)           0.001   107.825    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_663_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   108.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1154/O[2]
                         net (fo=3, routed)           1.001   109.065    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1154_n_5
    SLICE_X63Y50         LUT3 (Prop_lut3_I2_O)        0.330   109.395 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_709/O
                         net (fo=1, routed)           0.525   109.920    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_709_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.647   110.567 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_308/O[3]
                         net (fo=3, routed)           0.550   111.117    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_308_n_4
    SLICE_X65Y49         LUT3 (Prop_lut3_I0_O)        0.306   111.423 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_301/O
                         net (fo=2, routed)           0.673   112.096    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_301_n_0
    SLICE_X64Y48         LUT5 (Prop_lut5_I0_O)        0.124   112.220 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_157/O
                         net (fo=2, routed)           0.942   113.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_157_n_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124   113.286 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_161/O
                         net (fo=1, routed)           0.000   113.286    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_161_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.687 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_79/CO[3]
                         net (fo=1, routed)           0.000   113.687    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_79_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   114.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_153/O[1]
                         net (fo=2, routed)           0.974   114.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_153_n_6
    SLICE_X65Y47         LUT2 (Prop_lut2_I0_O)        0.303   115.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_155/O
                         net (fo=1, routed)           0.000   115.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_155_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   115.524 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_78/O[1]
                         net (fo=1, routed)           0.926   116.451    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_78_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.303   116.754 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_51/O
                         net (fo=1, routed)           0.000   116.754    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_51_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   117.155 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_23/CO[3]
                         net (fo=1, routed)           0.000   117.155    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_23_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   117.377 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34/O[0]
                         net (fo=5, routed)           1.667   119.043    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_34_n_7
    SLICE_X47Y44         LUT6 (Prop_lut6_I5_O)        0.299   119.342 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_29/O
                         net (fo=1, routed)           0.149   119.491    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_29_n_0
    SLICE_X47Y44         LUT4 (Prop_lut4_I3_O)        0.124   119.615 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11/O
                         net (fo=1, routed)           1.201   120.816    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_11_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.124   120.940 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           1.374   122.314    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[1]
    SLICE_X44Y23         LUT5 (Prop_lut5_I1_O)        0.124   122.438 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1/O
                         net (fo=1, routed)           0.000   122.438    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1_n_0
    SLICE_X44Y23         MUXF7 (Prop_muxf7_I1_O)      0.217   122.655 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000   122.655    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_3_n_0
    SLICE_X44Y23         MUXF8 (Prop_muxf8_I1_O)      0.094   122.749 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.514   125.264    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.721   128.985 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000   128.985    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        122.753ns  (logic 40.046ns (32.623%)  route 82.707ns (67.377%))
  Logic Levels:           143  (CARRY4=83 LUT1=5 LUT2=7 LUT3=19 LUT4=10 LUT5=10 LUT6=6 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.564     6.101    memoryMapping_inst/internalClk_BUFG
    SLICE_X55Y15         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.456     6.557 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[0]/Q
                         net (fo=83, routed)          2.717     9.275    memoryMapping_inst/IO_SevenSegmentDisplay_inst/Q[0]
    SLICE_X44Y20         LUT1 (Prop_lut1_I0_O)        0.124     9.399 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_18/O
                         net (fo=2, routed)           1.081    10.480    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[0]_5
    SLICE_X51Y13         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    11.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_47/O[1]
                         net (fo=2, routed)           1.421    12.498    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[16][1]
    SLICE_X55Y26         LUT3 (Prop_lut3_I1_O)        0.331    12.829 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_50/O
                         net (fo=55, routed)          2.580    15.409    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_rep[0]
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.326    15.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__2_i_573/O
                         net (fo=8, routed)           0.978    16.714    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_rep[2]
    SLICE_X53Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.838 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1818/O
                         net (fo=1, routed)           0.000    16.838    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1818_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.239 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1735/CO[3]
                         net (fo=1, routed)           0.000    17.239    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1735_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.353 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1561/CO[3]
                         net (fo=1, routed)           0.000    17.353    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1561_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.467 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1254/CO[3]
                         net (fo=1, routed)           0.000    17.467    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1254_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.581 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_942/CO[3]
                         net (fo=1, routed)           0.000    17.581    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_942_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.695 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_546/CO[3]
                         net (fo=1, routed)           0.000    17.695    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_546_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.934 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_970/O[2]
                         net (fo=3, routed)           1.334    19.267    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_970_n_5
    SLICE_X54Y19         LUT3 (Prop_lut3_I2_O)        0.331    19.598 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_565/O
                         net (fo=2, routed)           0.822    20.421    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_565_n_0
    SLICE_X54Y19         LUT4 (Prop_lut4_I3_O)        0.331    20.752 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_568/O
                         net (fo=1, routed)           0.000    20.752    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_568_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.128 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_265/CO[3]
                         net (fo=1, routed)           0.000    21.128    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_265_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.245 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_274/CO[3]
                         net (fo=1, routed)           0.000    21.245    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_274_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.484 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_515/O[2]
                         net (fo=3, routed)           1.418    22.902    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_515_n_5
    SLICE_X42Y24         LUT3 (Prop_lut3_I2_O)        0.301    23.203 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1384/O
                         net (fo=2, routed)           0.858    24.061    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1384_n_0
    SLICE_X42Y24         LUT5 (Prop_lut5_I4_O)        0.153    24.214 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1066/O
                         net (fo=2, routed)           1.484    25.698    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1066_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.331    26.029 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1070/O
                         net (fo=1, routed)           0.000    26.029    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1070_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_712/O[2]
                         net (fo=6, routed)           1.297    27.906    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_712_n_5
    SLICE_X50Y24         LUT2 (Prop_lut2_I0_O)        0.302    28.208 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1815/O
                         net (fo=1, routed)           0.000    28.208    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1815_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    28.588 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1730/CO[3]
                         net (fo=1, routed)           0.009    28.597    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1730_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.816 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1547/O[0]
                         net (fo=3, routed)           1.563    30.379    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1547_n_7
    SLICE_X58Y23         LUT4 (Prop_lut4_I3_O)        0.295    30.674 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1724/O
                         net (fo=1, routed)           0.740    31.414    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1724_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1538/CO[3]
                         net (fo=1, routed)           0.000    31.921    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1538_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.035 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1227/CO[3]
                         net (fo=1, routed)           0.009    32.044    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_1227_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.158 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_911/CO[3]
                         net (fo=1, routed)           0.000    32.158    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_911_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.272 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_518/CO[3]
                         net (fo=1, routed)           0.000    32.272    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_518_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.386 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_249/CO[3]
                         net (fo=1, routed)           0.000    32.386    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_249_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.657 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_129/CO[0]
                         net (fo=1, routed)           0.405    33.062    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_129_n_3
    SLICE_X51Y29         LUT3 (Prop_lut3_I0_O)        0.373    33.435 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_71/O
                         net (fo=64, routed)          1.496    34.931    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_71_n_0
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124    35.055 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_77/O
                         net (fo=59, routed)          1.195    36.250    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]41_in[0]
    SLICE_X60Y24         LUT1 (Prop_lut1_I0_O)        0.124    36.374 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_123/O
                         net (fo=2, routed)           1.296    37.670    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_123_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.642    38.312 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_121/O[3]
                         net (fo=1, routed)           0.820    39.131    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]4[4]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.306    39.437 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_162/O
                         net (fo=2, routed)           1.281    40.718    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_162_n_0
    SLICE_X52Y30         LUT1 (Prop_lut1_I0_O)        0.124    40.842 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_124/O
                         net (fo=1, routed)           0.000    40.842    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_124_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.218 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.218    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_67_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    41.437 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1350/O[0]
                         net (fo=1, routed)           0.810    42.247    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[1]5[5]
    SLICE_X51Y32         LUT3 (Prop_lut3_I2_O)        0.295    42.542 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_996/O
                         net (fo=44, routed)          3.375    45.917    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_996_n_0
    SLICE_X55Y26         LUT5 (Prop_lut5_I4_O)        0.124    46.041 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1339/O
                         net (fo=8, routed)           1.363    47.404    memoryMapping_inst/IO_SevenSegmentDisplay_inst_n_118
    SLICE_X58Y26         LUT3 (Prop_lut3_I0_O)        0.124    47.528 r  memoryMapping_inst/g0_b0__0_i_1953/O
                         net (fo=1, routed)           0.000    47.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1664_0[1]
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.078 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1864/CO[3]
                         net (fo=1, routed)           0.000    48.078    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1864_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.192 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1670/CO[3]
                         net (fo=1, routed)           0.000    48.192    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1670_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.306 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1329/CO[3]
                         net (fo=1, routed)           0.000    48.306    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1329_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.420 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_963/CO[3]
                         net (fo=1, routed)           0.000    48.420    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_963_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.534 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_550/CO[3]
                         net (fo=1, routed)           0.000    48.534    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_550_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    48.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1006/O[2]
                         net (fo=3, routed)           1.424    50.197    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1006_n_5
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.331    50.528 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_573/O
                         net (fo=2, routed)           0.679    51.207    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_573_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.331    51.538 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_576/O
                         net (fo=1, routed)           0.000    51.538    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_576_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    51.914 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_272/CO[3]
                         net (fo=1, routed)           0.000    51.914    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_272_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.031 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_281/CO[3]
                         net (fo=1, routed)           0.000    52.031    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_281_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.148 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_512/CO[3]
                         net (fo=1, routed)           0.000    52.148    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_512_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    52.387 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1442/O[2]
                         net (fo=3, routed)           1.381    53.769    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1442_n_5
    SLICE_X60Y35         LUT3 (Prop_lut3_I2_O)        0.301    54.070 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2171/O
                         net (fo=2, routed)           0.948    55.017    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2171_n_0
    SLICE_X59Y34         LUT5 (Prop_lut5_I4_O)        0.154    55.171 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2073/O
                         net (fo=2, routed)           0.954    56.126    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2073_n_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I0_O)        0.327    56.453 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2077/O
                         net (fo=1, routed)           0.000    56.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2077_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.003 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1849/CO[3]
                         net (fo=1, routed)           0.000    57.003    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1849_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.117 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1286/CO[3]
                         net (fo=1, routed)           0.000    57.117    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1286_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.231 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_937/CO[3]
                         net (fo=1, routed)           0.000    57.231    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_937_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    57.544 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_533/O[3]
                         net (fo=5, routed)           1.716    59.260    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_533_n_4
    SLICE_X56Y40         LUT2 (Prop_lut2_I0_O)        0.306    59.566 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_933/O
                         net (fo=1, routed)           0.000    59.566    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_933_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    59.942 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_529/CO[3]
                         net (fo=1, routed)           0.000    59.942    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_529_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    60.257 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_259/O[3]
                         net (fo=3, routed)           0.982    61.239    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_259_n_4
    SLICE_X57Y42         LUT5 (Prop_lut5_I4_O)        0.307    61.546 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_525/O
                         net (fo=1, routed)           0.000    61.546    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_525_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    61.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_256/CO[3]
                         net (fo=1, routed)           0.000    61.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_256_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    62.218 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_138/CO[0]
                         net (fo=1, routed)           0.871    63.089    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_138_n_3
    SLICE_X58Y43         LUT4 (Prop_lut4_I2_O)        0.373    63.462 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_72/O
                         net (fo=41, routed)          2.301    65.763    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_72_n_0
    SLICE_X49Y36         LUT3 (Prop_lut3_I1_O)        0.124    65.887 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_76/O
                         net (fo=58, routed)          1.011    66.898    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_73_0[0]
    SLICE_X48Y40         LUT1 (Prop_lut1_I0_O)        0.124    67.022 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_124/O
                         net (fo=2, routed)           0.823    67.844    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_124_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    68.439 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_68/CO[3]
                         net (fo=1, routed)           0.000    68.439    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_68_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.556 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1057/CO[3]
                         net (fo=1, routed)           0.000    68.556    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_1057_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.673 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_682/CO[3]
                         net (fo=1, routed)           0.000    68.673    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_682_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.790 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_310/CO[3]
                         net (fo=1, routed)           0.000    68.790    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_310_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.907 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_161/CO[3]
                         net (fo=1, routed)           0.000    68.907    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_161_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.024 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_77/CO[3]
                         net (fo=1, routed)           0.000    69.024    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_77_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.141 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_51/CO[3]
                         net (fo=1, routed)           1.107    70.248    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_51_n_0
    SLICE_X58Y43         LUT2 (Prop_lut2_I0_O)        0.152    70.400 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_25/O
                         net (fo=171, routed)         2.405    72.805    memoryMapping_inst/IO_SevenSegmentDisplay_inst/SevenSegmentDisplayDataReg_reg[31]_3
    SLICE_X57Y35         LUT3 (Prop_lut3_I2_O)        0.326    73.131 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_69/O
                         net (fo=59, routed)          3.744    76.875    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_69_n_0
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.153    77.028 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1445/O
                         net (fo=8, routed)           1.215    78.243    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1445_n_0
    SLICE_X54Y43         LUT4 (Prop_lut4_I0_O)        0.331    78.574 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2165/O
                         net (fo=1, routed)           0.000    78.574    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2165_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    78.950 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2060/CO[3]
                         net (fo=1, routed)           0.000    78.950    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2060_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.067 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1819/CO[3]
                         net (fo=1, routed)           0.000    79.067    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1819_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.184 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1437/CO[3]
                         net (fo=1, routed)           0.000    79.184    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1437_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.301 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    79.301    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1039_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.418 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_577/CO[3]
                         net (fo=1, routed)           0.000    79.418    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_577_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.535 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1079/CO[3]
                         net (fo=1, routed)           0.000    79.535    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1079_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    79.858 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1089/O[1]
                         net (fo=2, routed)           0.848    80.706    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1089_n_6
    SLICE_X55Y49         LUT3 (Prop_lut3_I2_O)        0.334    81.040 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_640/O
                         net (fo=2, routed)           0.860    81.900    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_640_n_0
    SLICE_X55Y49         LUT4 (Prop_lut4_I3_O)        0.332    82.232 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_644/O
                         net (fo=1, routed)           0.000    82.232    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_644_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    82.630 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_285/CO[3]
                         net (fo=1, routed)           0.001    82.631    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_285_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    82.965 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_540/O[1]
                         net (fo=3, routed)           1.018    83.982    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_540_n_6
    SLICE_X51Y50         LUT3 (Prop_lut3_I2_O)        0.303    84.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_539/O
                         net (fo=2, routed)           1.339    85.624    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_539_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.149    85.773 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1193/O
                         net (fo=2, routed)           1.332    87.104    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1193_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I0_O)        0.332    87.436 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1197/O
                         net (fo=1, routed)           0.000    87.436    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1197_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    87.949 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_750/CO[3]
                         net (fo=1, routed)           0.000    87.949    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_750_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    88.168 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1552/O[0]
                         net (fo=5, routed)           1.359    89.528    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1552_n_7
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.295    89.823 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2055/O
                         net (fo=1, routed)           0.000    89.823    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2055_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    90.355 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1791/CO[3]
                         net (fo=1, routed)           0.001    90.355    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1791_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.689 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1404/O[1]
                         net (fo=3, routed)           1.187    91.877    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1404_n_6
    SLICE_X52Y49         LUT4 (Prop_lut4_I2_O)        0.303    92.180 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1789/O
                         net (fo=1, routed)           0.000    92.180    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1789_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.713 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1395/CO[3]
                         net (fo=1, routed)           0.001    92.713    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1395_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.830 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1005/CO[3]
                         net (fo=1, routed)           0.000    92.830    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1005_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.947 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_548/CO[3]
                         net (fo=1, routed)           0.000    92.947    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_548_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_260/CO[3]
                         net (fo=1, routed)           0.000    93.064    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_260_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    93.318 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_142/CO[0]
                         net (fo=1, routed)           0.805    94.123    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_142_n_3
    SLICE_X52Y54         LUT4 (Prop_lut4_I2_O)        0.367    94.490 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76/O
                         net (fo=39, routed)          2.365    96.855    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_76_n_0
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.124    96.979 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_80/O
                         net (fo=32, routed)          1.062    98.040    memoryMapping_inst/IO_SevenSegmentDisplay_inst/digits[3]41_in[0]
    SLICE_X64Y45         LUT1 (Prop_lut1_I0_O)        0.148    98.188 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_128/O
                         net (fo=2, routed)           0.742    98.931    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_128_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    99.715 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_71/CO[3]
                         net (fo=1, routed)           0.000    99.715    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_71_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.829 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1165/CO[3]
                         net (fo=1, routed)           0.000    99.829    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1165_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.943 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_731/CO[3]
                         net (fo=1, routed)           0.000    99.943    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_731_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.057 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_314/CO[3]
                         net (fo=1, routed)           0.000   100.057    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_314_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.171 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_165/CO[3]
                         net (fo=1, routed)           0.000   100.171    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_165_n_0
    SLICE_X59Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.285 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_81/CO[3]
                         net (fo=1, routed)           0.000   100.285    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_81_n_0
    SLICE_X59Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.398 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_55/CO[3]
                         net (fo=1, routed)           1.172   101.571    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_55_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.153   101.724 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_32/O
                         net (fo=44, routed)          1.661   103.384    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_32_n_0
    SLICE_X63Y50         LUT3 (Prop_lut3_I2_O)        0.353   103.737 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74/O
                         net (fo=27, routed)          1.716   105.453    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_74_n_0
    SLICE_X59Y45         LUT3 (Prop_lut3_I2_O)        0.354   105.807 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1501/O
                         net (fo=4, routed)           0.831   106.638    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1501_n_0
    SLICE_X61Y45         LUT4 (Prop_lut4_I0_O)        0.332   106.970 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2174/O
                         net (fo=1, routed)           0.000   106.970    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2174_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   107.368 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2080/CO[3]
                         net (fo=1, routed)           0.000   107.368    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2080_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.482 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1861/CO[3]
                         net (fo=1, routed)           0.000   107.482    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1861_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.596 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1496/CO[3]
                         net (fo=1, routed)           0.000   107.596    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1496_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.710 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1104/CO[3]
                         net (fo=1, routed)           0.000   107.710    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1104_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   107.824 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_663/CO[3]
                         net (fo=1, routed)           0.001   107.825    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_663_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   108.064 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1154/O[2]
                         net (fo=3, routed)           1.001   109.065    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_1154_n_5
    SLICE_X63Y50         LUT3 (Prop_lut3_I2_O)        0.330   109.395 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_709/O
                         net (fo=1, routed)           0.525   109.920    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_709_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.647   110.567 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_308/O[3]
                         net (fo=3, routed)           0.550   111.117    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_308_n_4
    SLICE_X65Y49         LUT3 (Prop_lut3_I0_O)        0.306   111.423 f  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_301/O
                         net (fo=2, routed)           0.673   112.096    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_301_n_0
    SLICE_X64Y48         LUT5 (Prop_lut5_I0_O)        0.124   112.220 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_157/O
                         net (fo=2, routed)           0.942   113.162    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_157_n_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124   113.286 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_161/O
                         net (fo=1, routed)           0.000   113.286    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_161_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.687 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_79/CO[3]
                         net (fo=1, routed)           0.000   113.687    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_79_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   114.021 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_153/O[1]
                         net (fo=2, routed)           0.974   114.994    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_153_n_6
    SLICE_X65Y47         LUT2 (Prop_lut2_I0_O)        0.303   115.298 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_155/O
                         net (fo=1, routed)           0.000   115.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_155_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   115.524 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_78/O[1]
                         net (fo=1, routed)           0.926   116.451    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_78_n_6
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.303   116.754 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_51/O
                         net (fo=1, routed)           0.000   116.754    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_51_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248   117.002 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_23/O[3]
                         net (fo=5, routed)           1.516   118.518    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_23_n_4
    SLICE_X46Y44         LUT4 (Prop_lut4_I3_O)        0.334   118.852 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_33/O
                         net (fo=1, routed)           0.290   119.141    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_33_n_0
    SLICE_X46Y44         LUT5 (Prop_lut5_I3_O)        0.348   119.489 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_12/O
                         net (fo=1, routed)           1.035   120.524    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_12_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.124   120.648 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_3/O
                         net (fo=7, routed)           1.282   121.930    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel[2]
    SLICE_X42Y26         LUT5 (Prop_lut5_I2_O)        0.124   122.054 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4/O
                         net (fo=1, routed)           0.000   122.054    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4_n_0
    SLICE_X42Y26         MUXF7 (Prop_muxf7_I1_O)      0.214   122.268 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000   122.268    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_3_n_0
    SLICE_X42Y26         MUXF8 (Prop_muxf8_I1_O)      0.088   122.356 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.784   125.140    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.715   128.854 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000   128.854    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.830ns  (logic 6.914ns (25.768%)  route 19.917ns (74.232%))
  Logic Levels:           14  (CARRY4=2 LUT1=1 LUT2=1 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.638     6.175    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X58Y1          FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDCE (Prop_fdce_C_Q)         0.456     6.631 f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/Q
                         net (fo=14, routed)          1.122     7.753    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[0]
    SLICE_X57Y0          LUT1 (Prop_lut1_I0_O)        0.124     7.877 r  memoryMapping_inst/serialInterface_inst/tx2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.877    memoryMapping_inst/serialInterface_inst/tx2_carry_i_5_n_0
    SLICE_X57Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.301 r  memoryMapping_inst/serialInterface_inst/tx2_carry/O[1]
                         net (fo=2, routed)           0.808     9.109    memoryMapping_inst/serialInterface_inst/PCOUT[1]
    SLICE_X56Y0          LUT2 (Prop_lut2_I0_O)        0.303     9.412 r  memoryMapping_inst/serialInterface_inst/tx1_carry_i_3/O
                         net (fo=1, routed)           0.000     9.412    memoryMapping_inst/serialInterface_inst/tx1_carry_i_3_n_0
    SLICE_X56Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.642 r  memoryMapping_inst/serialInterface_inst/tx1_carry/O[1]
                         net (fo=229, routed)         8.976    18.617    memoryMapping_inst/serialInterface_inst/tx1_carry_n_6
    SLICE_X31Y7          LUT6 (Prop_lut6_I2_O)        0.306    18.923 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_486/O
                         net (fo=1, routed)           0.000    18.923    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_486_n_0
    SLICE_X31Y7          MUXF7 (Prop_muxf7_I1_O)      0.245    19.168 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_319/O
                         net (fo=1, routed)           0.000    19.168    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_319_n_0
    SLICE_X31Y7          MUXF8 (Prop_muxf8_I0_O)      0.104    19.272 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_144/O
                         net (fo=1, routed)           0.991    20.263    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_144_n_0
    SLICE_X49Y8          LUT6 (Prop_lut6_I5_O)        0.316    20.579 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_56/O
                         net (fo=1, routed)           0.000    20.579    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_56_n_0
    SLICE_X49Y8          MUXF7 (Prop_muxf7_I1_O)      0.217    20.796 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_23/O
                         net (fo=1, routed)           1.154    21.950    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_23_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.299    22.249 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.658    22.908    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_12_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I5_O)        0.124    23.032 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.289    23.321    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_7_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I1_O)        0.124    23.445 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.151    23.596    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X55Y5          LUT6 (Prop_lut6_I0_O)        0.124    23.720 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.768    29.488    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    33.006 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    33.006    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.100ns  (logic 4.017ns (65.857%)  route 2.083ns (34.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.617     6.154    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X60Y24         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDPE (Prop_fdpe_C_Q)         0.518     6.672 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           2.083     8.755    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.254 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.254    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.931ns  (logic 4.021ns (67.792%)  route 1.910ns (32.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.779 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     4.441    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.617     6.154    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X60Y24         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDPE (Prop_fdpe_C_Q)         0.518     6.672 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           1.910     8.583    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.085 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.085    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.352ns (76.120%)  route 0.424ns (23.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.581     1.809    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X61Y24         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.950 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[3]/Q
                         net (fo=1, routed)           0.424     2.374    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.586 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.586    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.368ns (75.359%)  route 0.447ns (24.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.581     1.809    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X60Y24         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDPE (Prop_fdpe_C_Q)         0.164     1.973 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           0.447     2.420    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.625 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.625    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.365ns (74.868%)  route 0.458ns (25.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.581     1.809    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X61Y24         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.950 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[2]/Q
                         net (fo=1, routed)           0.458     2.408    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.632 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.632    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.364ns (72.455%)  route 0.519ns (27.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.581     1.809    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X60Y24         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDPE (Prop_fdpe_C_Q)         0.164     1.973 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           0.519     2.492    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.692 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.692    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.986ns  (logic 1.542ns (51.630%)  route 1.444ns (48.370%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.582     1.810    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X62Y25         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.128     1.938 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.664     2.602    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X42Y23         MUXF8 (Prop_muxf8_S_O)       0.134     2.736 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.780     3.517    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.280     4.796 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.796    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.990ns  (logic 1.558ns (52.113%)  route 1.432ns (47.887%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.582     1.810    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X62Y25         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.128     1.938 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.658     2.596    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X44Y23         MUXF8 (Prop_muxf8_S_O)       0.133     2.729 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.773     3.503    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.297     4.800 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.800    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.026ns  (logic 1.564ns (51.689%)  route 1.462ns (48.311%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.582     1.810    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X62Y25         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.128     1.938 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.657     2.595    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X44Y24         MUXF8 (Prop_muxf8_S_O)       0.133     2.728 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.805     3.533    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.303     4.836 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.836    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.040ns  (logic 1.534ns (50.443%)  route 1.507ns (49.557%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.582     1.810    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X62Y25         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.128     1.938 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.658     2.596    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X45Y23         MUXF8 (Prop_muxf8_S_O)       0.133     2.729 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.848     3.578    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     4.850 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.850    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.058ns  (logic 1.560ns (51.027%)  route 1.497ns (48.973%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.582     1.810    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X62Y25         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.128     1.938 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.596     2.535    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X45Y24         MUXF8 (Prop_muxf8_S_O)       0.133     2.668 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.901     3.569    sevenSegmentLEDs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.299     4.868 r  sevenSegmentLEDs_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.868    sevenSegmentLEDs[6]
    U7                                                                r  sevenSegmentLEDs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.070ns  (logic 1.564ns (50.955%)  route 1.506ns (49.045%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.203    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.582     1.810    memoryMapping_inst/IO_SevenSegmentDisplay_inst/internalClk_BUFG
    SLICE_X62Y25         FDCE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.128     1.938 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg[1]/Q
                         net (fo=8, routed)           0.664     2.602    memoryMapping_inst/IO_SevenSegmentDisplay_inst/countReg_reg_n_0_[1]
    SLICE_X43Y23         MUXF8 (Prop_muxf8_S_O)       0.133     2.735 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.842     3.577    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     4.880 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.880    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  internalClk

Max Delay          5093 Endpoints
Min Delay          5093 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][30]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.755ns  (logic 1.704ns (13.361%)  route 11.051ns (86.639%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.788    ClockGenerator/enableSw_IBUF
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.124     3.912 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=952, routed)         2.556     6.467    ClockGenerator/enable
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.124     6.591 r  ClockGenerator/registers[3][31]_i_1/O
                         net (fo=32, routed)          6.164    12.755    CPU_Core_inst/RegisterFile_inst/registers_reg[3][0]_0[0]
    SLICE_X14Y17         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.442     5.747    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X14Y17         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][30]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][5]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.755ns  (logic 1.704ns (13.361%)  route 11.051ns (86.639%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.788    ClockGenerator/enableSw_IBUF
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.124     3.912 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=952, routed)         2.556     6.467    ClockGenerator/enable
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.124     6.591 r  ClockGenerator/registers[3][31]_i_1/O
                         net (fo=32, routed)          6.164    12.755    CPU_Core_inst/RegisterFile_inst/registers_reg[3][0]_0[0]
    SLICE_X14Y17         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.442     5.747    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X14Y17         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][5]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[643]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.696ns  (logic 1.591ns (12.534%)  route 11.104ns (87.466%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           3.358     4.800    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.150     4.950 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1939, routed)        7.746    12.696    memoryMapping_inst/reset
    SLICE_X15Y19         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[643]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.439     5.744    memoryMapping_inst/internalClk_BUFG
    SLICE_X15Y19         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[643]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[650]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.696ns  (logic 1.591ns (12.534%)  route 11.104ns (87.466%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           3.358     4.800    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.150     4.950 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1939, routed)        7.746    12.696    memoryMapping_inst/reset
    SLICE_X14Y19         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[650]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.439     5.744    memoryMapping_inst/internalClk_BUFG
    SLICE_X14Y19         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[650]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][24]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.362ns  (logic 1.704ns (13.786%)  route 10.658ns (86.214%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.788    ClockGenerator/enableSw_IBUF
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.124     3.912 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=952, routed)         2.556     6.467    ClockGenerator/enable
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.124     6.591 r  ClockGenerator/registers[3][31]_i_1/O
                         net (fo=32, routed)          5.771    12.362    CPU_Core_inst/RegisterFile_inst/registers_reg[3][0]_0[0]
    SLICE_X40Y20         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.436     5.741    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X40Y20         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][24]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][25]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.362ns  (logic 1.704ns (13.786%)  route 10.658ns (86.214%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.788    ClockGenerator/enableSw_IBUF
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.124     3.912 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=952, routed)         2.556     6.467    ClockGenerator/enable
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.124     6.591 r  ClockGenerator/registers[3][31]_i_1/O
                         net (fo=32, routed)          5.771    12.362    CPU_Core_inst/RegisterFile_inst/registers_reg[3][0]_0[0]
    SLICE_X40Y20         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.436     5.741    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X40Y20         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][25]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[3][6]/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.362ns  (logic 1.704ns (13.786%)  route 10.658ns (86.214%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        5.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=1, routed)           2.331     3.788    ClockGenerator/enableSw_IBUF
    SLICE_X65Y8          LUT2 (Prop_lut2_I1_O)        0.124     3.912 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=952, routed)         2.556     6.467    ClockGenerator/enable
    SLICE_X51Y5          LUT3 (Prop_lut3_I0_O)        0.124     6.591 r  ClockGenerator/registers[3][31]_i_1/O
                         net (fo=32, routed)          5.771    12.362    CPU_Core_inst/RegisterFile_inst/registers_reg[3][0]_0[0]
    SLICE_X40Y20         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.436     5.741    CPU_Core_inst/RegisterFile_inst/internalClk_BUFG
    SLICE_X40Y20         FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[3][6]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[256]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.269ns  (logic 1.591ns (12.970%)  route 10.678ns (87.030%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           3.358     4.800    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.150     4.950 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1939, routed)        7.320    12.269    memoryMapping_inst/reset
    SLICE_X33Y12         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[256]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.441     5.746    memoryMapping_inst/internalClk_BUFG
    SLICE_X33Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[256]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[263]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.269ns  (logic 1.591ns (12.970%)  route 10.678ns (87.030%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           3.358     4.800    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.150     4.950 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1939, routed)        7.320    12.269    memoryMapping_inst/reset
    SLICE_X33Y12         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[263]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.441     5.746    memoryMapping_inst/internalClk_BUFG
    SLICE_X33Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[263]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            memoryMapping_inst/debugSignalsReg_reg[294]/CLR
                            (recovery check against rising-edge clock internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.269ns  (logic 1.591ns (12.970%)  route 10.678ns (87.030%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  resetBtn_IBUF_inst/O
                         net (fo=3, routed)           3.358     4.800    CPU_Core_inst/CU/resetBtn_IBUF
    SLICE_X52Y13         LUT2 (Prop_lut2_I1_O)        0.150     4.950 f  CPU_Core_inst/CU/mmcm_inst_i_1/O
                         net (fo=1939, routed)        7.320    12.269    memoryMapping_inst/reset
    SLICE_X33Y12         FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[294]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.550    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.633 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.214    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.305 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        1.441     5.746    memoryMapping_inst/internalClk_BUFG
    SLICE_X33Y12         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[294]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/readFromSerialReceiveFIFO_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.090ns (10.147%)  route 0.797ns (89.853%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.558     0.558    ClockGenerator/locked
    SLICE_X65Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.603 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=952, routed)         0.239     0.842    CPU_Core_inst/ALU_inst/enable
    SLICE_X61Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.887 r  CPU_Core_inst/ALU_inst/readFromSerialReceiveFIFO_reg_i_1/O
                         net (fo=1, routed)           0.000     0.887    memoryMapping_inst/readFromSerialReceiveFIFO_reg5_out
    SLICE_X61Y8          FDCE                                         r  memoryMapping_inst/readFromSerialReceiveFIFO_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.863     2.368    memoryMapping_inst/internalClk_BUFG
    SLICE_X61Y8          FDCE                                         r  memoryMapping_inst/readFromSerialReceiveFIFO_reg_reg/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.266ns (26.493%)  route 0.738ns (73.507%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=42, routed)          0.738     0.959    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.004 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[30]_i_1/O
                         net (fo=1, routed)           0.000     1.004    memoryMapping_inst/serialInterface_inst/countTransmitCycles[30]_i_1_n_0
    SLICE_X64Y20         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.855     2.360    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X64Y20         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[30]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.269ns (26.712%)  route 0.738ns (73.288%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=42, routed)          0.738     0.959    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.048     1.007 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[31]_i_2/O
                         net (fo=1, routed)           0.000     1.007    memoryMapping_inst/serialInterface_inst/countTransmitCycles[31]_i_2_n_0
    SLICE_X64Y20         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.855     2.360    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X64Y20         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[31]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.266ns (25.166%)  route 0.791ns (74.834%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=42, routed)          0.791     1.012    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X63Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.057 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[26]_i_1/O
                         net (fo=1, routed)           0.000     1.057    memoryMapping_inst/serialInterface_inst/countTransmitCycles[26]_i_1_n_0
    SLICE_X63Y19         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.856     2.361    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X63Y19         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[26]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.272ns (25.588%)  route 0.791ns (74.412%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=42, routed)          0.791     1.012    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X63Y19         LUT4 (Prop_lut4_I3_O)        0.051     1.063 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[27]_i_1/O
                         net (fo=1, routed)           0.000     1.063    memoryMapping_inst/serialInterface_inst/countTransmitCycles[27]_i_1_n_0
    SLICE_X63Y19         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.856     2.361    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X63Y19         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[27]/C

Slack:                    inf
  Source:                 ClockGenerator/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            memoryMapping_inst/readOnlyInterruptReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.090ns (8.448%)  route 0.975ns (91.552%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  ClockGenerator/mmcm_inst/LOCKED
                         net (fo=1, routed)           0.558     0.558    ClockGenerator/locked
    SLICE_X65Y8          LUT2 (Prop_lut2_I0_O)        0.045     0.603 r  ClockGenerator/loadTransmitFIFO_regShiftReg[1]_i_1/O
                         net (fo=952, routed)         0.302     0.904    CPU_Core_inst/ALU_inst/enable
    SLICE_X58Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.949 r  CPU_Core_inst/ALU_inst/readOnlyInterruptReg_i_1/O
                         net (fo=1, routed)           0.116     1.065    memoryMapping_inst/readOnlyInterruptReg_reg_0
    SLICE_X58Y8          FDCE                                         r  memoryMapping_inst/readOnlyInterruptReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.863     2.368    memoryMapping_inst/internalClk_BUFG
    SLICE_X58Y8          FDCE                                         r  memoryMapping_inst/readOnlyInterruptReg_reg/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.264ns (24.580%)  route 0.810ns (75.420%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=42, routed)          0.810     1.031    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.043     1.074 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[23]_i_1/O
                         net (fo=1, routed)           0.000     1.074    memoryMapping_inst/serialInterface_inst/countTransmitCycles[23]_i_1_n_0
    SLICE_X64Y20         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.855     2.360    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X64Y20         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[23]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.266ns (24.720%)  route 0.810ns (75.280%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=42, routed)          0.810     1.031    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X64Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.076 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[22]_i_1/O
                         net (fo=1, routed)           0.000     1.076    memoryMapping_inst/serialInterface_inst/countTransmitCycles[22]_i_1_n_0
    SLICE_X64Y20         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.855     2.360    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X64Y20         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[22]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.266ns (23.728%)  route 0.855ns (76.272%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=42, routed)          0.855     1.076    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X63Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.121 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[20]_i_1/O
                         net (fo=1, routed)           0.000     1.121    memoryMapping_inst/serialInterface_inst/countTransmitCycles[20]_i_1_n_0
    SLICE_X63Y19         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.856     2.361    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X63Y19         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[20]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by internalClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.124ns  (logic 0.269ns (23.931%)  route 0.855ns (76.069%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=42, routed)          0.855     1.076    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X63Y19         LUT4 (Prop_lut4_I3_O)        0.048     1.124 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[21]_i_1/O
                         net (fo=1, routed)           0.000     1.124    memoryMapping_inst/serialInterface_inst/countTransmitCycles[21]_i_1_n_0
    SLICE_X63Y19         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock internalClk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    ClockGenerator/externalClk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.947 r  ClockGenerator/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.477    internalClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  internalClk_BUFG_inst/O
                         net (fo=2609, routed)        0.856     2.361    memoryMapping_inst/serialInterface_inst/internalClk_BUFG
    SLICE_X63Y19         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[21]/C





