# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../parvez_ro_exp4.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../../parvez_ro_exp4.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"ro_tb_time_impl.v" \
"../../../../../parvez_ro_exp4.srcs/sim_1/new/ro_tb.v" \

# Do not sort compile order
nosort
