

================================================================
== Vivado HLS Report for 'readWriteConverter'
================================================================
* Date:           Wed Oct 14 13:29:48 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        readWriteConverter_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     3.129|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     225|
|FIFO             |        0|      -|      35|     164|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     285|
|Register         |        -|      -|     245|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     280|     674|
+-----------------+---------+-------+--------+--------+
|Available        |     1200|   1920|  484800|  242400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------------------+---------+---+----+------+-----+---------+
    |              Name              | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +--------------------------------+---------+---+----+------+-----+---------+
    |aggregateMemCmdType_s_0_fifo_U  |        0|  7|  20|    16|    1|       16|
    |memReadCmd_V_address_fifo_U     |        0|  7|  48|    16|   32|      512|
    |memReadCmd_V_count_V_fifo_U     |        0|  7|  24|    16|    8|      128|
    |memWriteCmd_V_addres_fifo_U     |        0|  7|  48|    16|   32|      512|
    |memWriteCmd_V_count_s_fifo_U    |        0|  7|  24|    16|    8|      128|
    +--------------------------------+---------+---+----+------+-----+---------+
    |Total                           |        0| 35| 164|    80|   81|     1296|
    +--------------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ret_V_fu_845_p2                   |     +    |      0|  0|  16|           9|           2|
    |tmp_10_fu_788_p2                  |     +    |      0|  0|  23|           1|          16|
    |tmp_12_fu_969_p2                  |     +    |      0|  0|  12|           1|           4|
    |tmp_13_fu_869_p2                  |     +    |      0|  0|  23|          16|           1|
    |tmp_17_fu_1016_p2                 |     +    |      0|  0|  23|          16|           1|
    |tmp_18_fu_1029_p2                 |     +    |      0|  0|  23|          16|           1|
    |tmp_9_fu_928_p2                   |     +    |      0|  0|  12|           1|           4|
    |ap_condition_164                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_179                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_186                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_317                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_91                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op100_read_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op123_write_state2   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op132_write_state2   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op138_read_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op148_read_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op181_read_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op96_read_state2     |    and   |      0|  0|   2|           1|           1|
    |demorgan_fu_806_p2                |    and   |      0|  0|   2|           1|           1|
    |memReadCmd_V_address0_status      |    and   |      0|  0|   2|           1|           1|
    |memReadCmd_V_address1_status      |    and   |      0|  0|   2|           1|           1|
    |memWriteCmd_V_addres0_status      |    and   |      0|  0|   2|           1|           1|
    |memWriteCmd_V_addres1_status      |    and   |      0|  0|   2|           1|           1|
    |tmp_11_fu_863_p2                  |   icmp   |      0|  0|  20|          17|          17|
    |tmp_s_fu_800_p2                   |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    or    |      0|  0|   2|           1|           1|
    |ap_predicate_op174_read_state2    |    or    |      0|  0|   2|           1|           1|
    |dmRdAddrPostedCount_3_fu_1035_p2  |    or    |      0|  0|   2|           1|           1|
    |dmRdAddrPostedCount_4_fu_1040_p3  |  select  |      0|  0|  16|           1|          16|
    |storemerge1_cast_cas_fu_997_p3    |  select  |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 225|         116|         100|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |aggregateMemCmdType_s_0_din                       |  15|          3|    1|          3|
    |ap_NS_fsm                                         |  15|          3|    1|          3|
    |ap_phi_mux_dmRdAddrPostedCount_2_phi_fu_704_p18   |  15|          3|   16|         48|
    |ap_phi_mux_dmRdStatusCount_V_fl_1_phi_fu_728_p4   |  15|          3|    1|          3|
    |ap_phi_mux_dmRdStatusCount_V_fl_phi_fu_648_p18    |  15|          3|    1|          3|
    |ap_phi_mux_dmRdStatusCount_V_lo_1_phi_fu_680_p18  |  15|          3|   16|         48|
    |ap_phi_mux_dmRdStatusCount_V_ne_phi_fu_739_p4     |  15|          3|   16|         48|
    |ap_phi_mux_storemerge_phi_fu_626_p4               |  15|          3|   16|         48|
    |ap_phi_mux_tmp_last_V_phi_fu_636_p4               |  15|          3|    1|          3|
    |dmRdAddrPostedCount_2_reg_701                     |  15|          3|   16|         48|
    |dmRdCmdCount_V                                    |   9|          2|   16|         32|
    |dmRdCmd_V_blk_n                                   |   9|          2|    1|          2|
    |dmRdData_V_blk_n                                  |   9|          2|    1|          2|
    |dmRdStatusCount_V_lo_1_reg_677                    |  15|          3|   16|         48|
    |dmRdStatus_V_V_blk_n                              |   9|          2|    1|          2|
    |dmWrCmd_V_blk_n                                   |   9|          2|    1|          2|
    |dmWrData_V_blk_n                                  |   9|          2|    1|          2|
    |dmWrStatus_V_V_blk_n                              |   9|          2|    1|          2|
    |memRdCmd_V_blk_n                                  |   9|          2|    1|          2|
    |memRdData_V_V_blk_n                               |   9|          2|    1|          2|
    |memWrCmd_V_blk_n                                  |   9|          2|    1|          2|
    |memWrData_V_V_blk_n                               |   9|          2|    1|          2|
    |readWriteConverterSt                              |  21|          4|    3|         12|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 285|         59|  130|        367|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   2|   0|    2|          0|
    |byteCount_V                      |  16|   0|   16|          0|
    |demorgan_reg_1162                |   1|   0|    1|          0|
    |dmRdAddrPostedCount_1_reg_1112   |  16|   0|   16|          0|
    |dmRdAddrPostedCount_2_reg_701    |  16|   0|   16|          0|
    |dmRdAddrPostedCount_s            |  16|   0|   16|          0|
    |dmRdAddrPosted_V_rea_reg_1085    |   1|   0|    1|          0|
    |dmRdCmdCount_V                   |  16|   0|   16|          0|
    |dmRdStatusCount_V                |  16|   0|   16|          0|
    |dmRdStatusCount_V_fl_reg_644     |   1|   0|    1|          0|
    |dmRdStatusCount_V_lo_1_reg_677   |  16|   0|   16|          0|
    |dmRdStatusCount_V_lo_reg_1095    |  16|   0|   16|          0|
    |lastReadCmd                      |   1|   0|    1|          0|
    |noOfBytesToWrite_V               |   8|   0|    8|          0|
    |noOfBytesToWrite_V_l_reg_1107    |   8|   0|    8|          0|
    |rdTagCounter_V                   |   4|   0|    4|          0|
    |readCmd                          |   1|   0|    1|          0|
    |readWriteConverterSt             |   3|   0|    3|          0|
    |readWriteConverterSt_1_reg_1091  |   3|   0|    3|          0|
    |tmp_14_reg_1180                  |   1|   0|    1|          0|
    |tmp_15_reg_1184                  |   1|   0|    1|          0|
    |tmp_16_reg_1188                  |   1|   0|    1|          0|
    |tmp_19_reg_1192                  |   1|   0|    1|          0|
    |tmp_1_reg_1154                   |   1|   0|    1|          0|
    |tmp_22_reg_1149                  |  26|   0|   26|          0|
    |tmp_24_reg_1171                  |  26|   0|   26|          0|
    |tmp_2_reg_1136                   |   1|   0|    1|          0|
    |tmp_3_reg_1128                   |   1|   0|    1|          0|
    |tmp_4_reg_1124                   |   1|   0|    1|          0|
    |tmp_6_reg_1158                   |   1|   0|    1|          0|
    |tmp_7_reg_1140                   |   1|   0|    1|          0|
    |tmp_8_reg_1132                   |   1|   0|    1|          0|
    |tmp_count_V_1_reg_1166           |   8|   0|    8|          0|
    |tmp_count_V_reg_1144             |   8|   0|    8|          0|
    |tmp_reg_1176                     |   1|   0|    1|          0|
    |wrTagCounter_V                   |   4|   0|    4|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 245|   0|  245|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+------------------------+-----+-----+--------------+--------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_none | readWriteConverter | return value |
|ap_rst                  |  in |    1| ap_ctrl_none | readWriteConverter | return value |
|memWrCmd_V_dout         |  in |   40|    ap_fifo   |     memWrCmd_V     |    pointer   |
|memWrCmd_V_empty_n      |  in |    1|    ap_fifo   |     memWrCmd_V     |    pointer   |
|memWrCmd_V_read         | out |    1|    ap_fifo   |     memWrCmd_V     |    pointer   |
|memWrData_V_V_dout      |  in |  512|    ap_fifo   |    memWrData_V_V   |    pointer   |
|memWrData_V_V_empty_n   |  in |    1|    ap_fifo   |    memWrData_V_V   |    pointer   |
|memWrData_V_V_read      | out |    1|    ap_fifo   |    memWrData_V_V   |    pointer   |
|dmWrCmd_V_din           | out |   72|    ap_fifo   |      dmWrCmd_V     |    pointer   |
|dmWrCmd_V_full_n        |  in |    1|    ap_fifo   |      dmWrCmd_V     |    pointer   |
|dmWrCmd_V_write         | out |    1|    ap_fifo   |      dmWrCmd_V     |    pointer   |
|dmWrData_V_din          | out |  577|    ap_fifo   |     dmWrData_V     |    pointer   |
|dmWrData_V_full_n       |  in |    1|    ap_fifo   |     dmWrData_V     |    pointer   |
|dmWrData_V_write        | out |    1|    ap_fifo   |     dmWrData_V     |    pointer   |
|dmWrStatus_V_V_dout     |  in |    8|    ap_fifo   |   dmWrStatus_V_V   |    pointer   |
|dmWrStatus_V_V_empty_n  |  in |    1|    ap_fifo   |   dmWrStatus_V_V   |    pointer   |
|dmWrStatus_V_V_read     | out |    1|    ap_fifo   |   dmWrStatus_V_V   |    pointer   |
|memRdCmd_V_dout         |  in |   40|    ap_fifo   |     memRdCmd_V     |    pointer   |
|memRdCmd_V_empty_n      |  in |    1|    ap_fifo   |     memRdCmd_V     |    pointer   |
|memRdCmd_V_read         | out |    1|    ap_fifo   |     memRdCmd_V     |    pointer   |
|memRdData_V_V_din       | out |  512|    ap_fifo   |    memRdData_V_V   |    pointer   |
|memRdData_V_V_full_n    |  in |    1|    ap_fifo   |    memRdData_V_V   |    pointer   |
|memRdData_V_V_write     | out |    1|    ap_fifo   |    memRdData_V_V   |    pointer   |
|dmRdCmd_V_din           | out |   72|    ap_fifo   |      dmRdCmd_V     |    pointer   |
|dmRdCmd_V_full_n        |  in |    1|    ap_fifo   |      dmRdCmd_V     |    pointer   |
|dmRdCmd_V_write         | out |    1|    ap_fifo   |      dmRdCmd_V     |    pointer   |
|dmRdData_V_dout         |  in |  577|    ap_fifo   |     dmRdData_V     |    pointer   |
|dmRdData_V_empty_n      |  in |    1|    ap_fifo   |     dmRdData_V     |    pointer   |
|dmRdData_V_read         | out |    1|    ap_fifo   |     dmRdData_V     |    pointer   |
|dmRdStatus_V_V_dout     |  in |    8|    ap_fifo   |   dmRdStatus_V_V   |    pointer   |
|dmRdStatus_V_V_empty_n  |  in |    1|    ap_fifo   |   dmRdStatus_V_V   |    pointer   |
|dmRdStatus_V_V_read     | out |    1|    ap_fifo   |   dmRdStatus_V_V   |    pointer   |
|dmRdAddrPosted_V        |  in |    1|    ap_none   |  dmRdAddrPosted_V  |    scalar    |
|dmWrAddrPosted_V        |  in |    1|    ap_none   |  dmWrAddrPosted_V  |    scalar    |
+------------------------+-----+-----+--------------+--------------------+--------------+

