{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-554,-570",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART -pg 1 -lvl 0 -x 0 -y 520 -defaultsOSRD -left
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace port port-id_eth0_aligned -pg 1 -lvl 6 -x 1380 -y 420 -defaultsOSRD -right
preplace port port-id_eth1_aligned -pg 1 -lvl 6 -x 1380 -y 440 -defaultsOSRD -right
preplace portBus status_led -pg 1 -lvl 6 -x 1380 -y 400 -defaultsOSRD
preplace inst source_50mhz -pg 1 -lvl 1 -x 140 -y 580 -defaultsOSRD -pinDir clk_in left -pinY clk_in 0L -pinDir resetn_in left -pinY resetn_in 20L -pinDir sys_clk right -pinY sys_clk 0R -pinBusDir sys_resetn right -pinBusY sys_resetn 20R
preplace inst uart_axi_bridge -pg 1 -lvl 2 -x 400 -y 520 -defaultsOSRD -pinDir UART left -pinY UART 0L -pinDir M_AXI right -pinY M_AXI 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst system_interconnect -pg 1 -lvl 3 -x 680 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 80 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 20 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 60 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 460L -pinDir M00_AXI right -pinY M00_AXI 500R -pinDir M01_AXI right -pinY M01_AXI 170R -pinDir M02_AXI right -pinY M02_AXI 0R -pinDir M03_AXI right -pinY M03_AXI 360R -pinDir aclk left -pinY aclk 480L -pinDir aresetn left -pinY aresetn 500L
preplace inst axi_revision -pg 1 -lvl 4 -x 980 -y 560 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir AXI_ACLK left -pinY AXI_ACLK 20L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 40L
preplace inst channel_0 -pg 1 -lvl 4 -x 980 -y 230 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir axis_out right -pinY axis_out 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir busy right -pinY busy 40R
preplace inst channel_1 -pg 1 -lvl 4 -x 980 -y 60 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir axis_out right -pinY axis_out 20R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir busy right -pinY busy 40R
preplace inst data_consumer_0 -pg 1 -lvl 5 -x 1270 -y 230 -defaultsOSRD -pinDir axis_in left -pinY axis_in 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst data_consumer_1 -pg 1 -lvl 5 -x 1270 -y 80 -defaultsOSRD -pinDir axis_in left -pinY axis_in 0L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 60L
preplace inst status_reporter -pg 1 -lvl 4 -x 980 -y 360 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 25 23 26 24 27} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 60L -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 100L -pinDir ch0_busy right -pinY ch0_busy 0R -pinDir eth0_aligned right -pinY eth0_aligned 60R -pinDir ch1_busy right -pinY ch1_busy 20R -pinDir eth1_aligned right -pinY eth1_aligned 80R -pinBusDir led_green right -pinBusY led_green 40R -pinBusDir led_orange right -pinBusY led_orange 100R
preplace netloc channel_0_busy 1 4 1 1120 270n
preplace netloc channel_1_busy 1 4 1 1140 100n
preplace netloc clk_in1_0_1 1 0 1 NJ 580
preplace netloc eth0_aligned_1 1 4 2 N 420 N
preplace netloc eth1_aligned_1 1 4 2 N 440 N
preplace netloc ext_reset_in_0_1 1 0 1 NJ 600
preplace netloc source_100mhz_sys_clk 1 1 4 260 440 540 620 820 150 1160
preplace netloc source_100mhz_sys_resetn 1 1 4 280 460 520 640 840 170 1180
preplace netloc status_0_status_led 1 4 2 NJ 400 NJ
preplace netloc axi_uartlite_UART 1 0 2 NJ 520 NJ
preplace netloc channel_1_axis_out 1 4 1 N 80
preplace netloc packet_gen_axis_out 1 4 1 N 230
preplace netloc system_interconnect_M00_AXI 1 3 1 N 560
preplace netloc system_interconnect_M01_AXI 1 3 1 N 230
preplace netloc system_interconnect_M02_AXI 1 3 1 N 60
preplace netloc system_interconnect_M03_AXI 1 3 1 N 420
preplace netloc uart_axi_bridge_M_AXI 1 2 1 N 520
levelinfo -pg 1 0 140 400 680 980 1270 1380
pagesize -pg 1 -db -bbox -sgen -150 0 1540 660
",
   "No Loops_ScaleFactor":"0.892133",
   "No Loops_TopLeft":"-139,-86",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x -10 -y -200 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 120 -y -200 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 N -200
levelinfo -pg 1 -10 120 240
pagesize -pg 1 -db -bbox -sgen -150 -270 240 140
"
}
{
   "da_axi4_cnt":"3"
}
