
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: vin_n_sw_on (input port clocked by __VIRTUAL_CLK__)
Endpoint: vref_z_p_o[4] (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  2.000000    2.000000 v input external delay
     1    0.004167    0.012197    0.006706    2.006706 v vin_n_sw_on (in)
                                                         vin_n_sw_on (net)
                      0.012197    0.000000    2.006706 v _210_/A (sky130_fd_sc_hd__nor3_2)
    11    0.067471    1.087045    0.861025    2.867731 ^ _210_/Y (sky130_fd_sc_hd__nor3_2)
                                                         vcm_dummy_o (net)
                      1.087045    0.000000    2.867731 ^ _211_/B (sky130_fd_sc_hd__and2_2)
    17    0.058409    0.307067    0.490196    3.357926 ^ _211_/X (sky130_fd_sc_hd__and2_2)
                                                         _058_ (net)
                      0.307067    0.000000    3.357926 ^ _223_/A (sky130_fd_sc_hd__nor2_2)
     2    0.005578    0.067765    0.082484    3.440410 v _223_/Y (sky130_fd_sc_hd__nor2_2)
                                                         _066_ (net)
                      0.067765    0.000000    3.440410 v _290_/A (sky130_fd_sc_hd__or3_2)
     1    0.033442    0.165597    0.602739    4.043149 v _290_/X (sky130_fd_sc_hd__or3_2)
                                                         vref_z_p_o[4] (net)
                      0.165597    0.000000    4.043149 v vref_z_p_o[4] (out)
                                              4.043149   data arrival time

                      0.000000   10.000000   10.000000   clock __VIRTUAL_CLK__ (rise edge)
                                  0.000000   10.000000   clock network delay (ideal)
                                 -0.250000    9.750000   clock uncertainty
                                  0.000000    9.750000   clock reconvergence pessimism
                                 -2.000000    7.750000   output external delay
                                              7.750000   data required time
---------------------------------------------------------------------------------------------
                                              7.750000   data required time
                                             -4.043149   data arrival time
---------------------------------------------------------------------------------------------
                                              3.706851   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
vcm_dummy_o                             0.750000    1.087045   -0.337045 (VIOLATED)
_210_/Y                                 0.750000    1.087045   -0.337045 (VIOLATED)
_211_/B                                 0.750000    1.087045   -0.337045 (VIOLATED)
_212_/B                                 0.750000    1.087045   -0.337045 (VIOLATED)
_246_/B1                                0.750000    1.087045   -0.337045 (VIOLATED)
_250_/B1                                0.750000    1.087045   -0.337045 (VIOLATED)
_261_/B1                                0.750000    1.087045   -0.337045 (VIOLATED)
_265_/B1                                0.750000    1.087045   -0.337045 (VIOLATED)
_269_/B1                                0.750000    1.087045   -0.337045 (VIOLATED)
_273_/B1                                0.750000    1.087045   -0.337045 (VIOLATED)
_277_/B1                                0.750000    1.087045   -0.337045 (VIOLATED)
_302_/B                                 0.750000    1.087045   -0.337045 (VIOLATED)
vss_n_o[10]                             0.750000    0.754607   -0.004607 (VIOLATED)
_239_/Y                                 0.750000    0.754607   -0.004607 (VIOLATED)
_301_/B1                                0.750000    0.754607   -0.004607 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_435_/Q                                  10     30    -20 (VIOLATED)
clk                                      10     29    -19 (VIOLATED)
rst_z                                    10     29    -19 (VIOLATED)
_195_/X                                  10     29    -19 (VIOLATED)
_173_/Y                                  10     27    -17 (VIOLATED)
_211_/X                                  10     17     -7 (VIOLATED)
_350_/X                                  10     12     -2 (VIOLATED)
_302_/Y                                  10     11        (VIOLATED)
_429_/Q                                  10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 294 unannotated drivers.
 clk
 comp_n
 comp_p
 debug_mux[0]
 debug_mux[1]
 debug_mux[2]
 debug_mux[3]
 en_offset_cal
 en_vcm_sw_o_i
 rst_z
 single_ended
 start
 vcm_o_i[0]
 vcm_o_i[10]
 vcm_o_i[1]
 vcm_o_i[2]
 vcm_o_i[3]
 vcm_o_i[4]
 vcm_o_i[5]
 vcm_o_i[6]
 vcm_o_i[7]
 vcm_o_i[8]
 vcm_o_i[9]
 vin_n_sw_on
 vin_p_sw_on
 _172_/Y
 _173_/Y
 _174_/Y
 _175_/Y
 _176_/Y
 _177_/Y
 _178_/Y
 _179_/Y
 _180_/Y
 _181_/Y
 _182_/Y
 _183_/Y
 _184_/Y
 _185_/Y
 _186_/Y
 _187_/Y
 _188_/Y
 _189_/Y
 _190_/Y
 _191_/Y
 _192_/Y
 _193_/Y
 _194_/Y
 _195_/X
 _196_/Y
 _197_/Y
 _198_/X
 _199_/Y
 _200_/X
 _201_/Y
 _202_/X
 _203_/Y
 _204_/X
 _205_/Y
 _206_/X
 _207_/Y
 _208_/X
 _209_/Y
 _210_/Y
 _211_/X
 _212_/Y
 _213_/X
 _214_/Y
 _215_/X
 _216_/X
 _217_/Y
 _218_/Y
 _219_/X
 _220_/X
 _221_/Y
 _222_/X
 _223_/Y
 _224_/Y
 _225_/X
 _226_/Y
 _227_/Y
 _228_/X
 _229_/X
 _230_/Y
 _231_/X
 _232_/Y
 _233_/Y
 _234_/X
 _235_/Y
 _236_/Y
 _237_/X
 _238_/Y
 _239_/Y
 _240_/X
 _241_/Y
 _242_/Y
 _243_/Y
 _244_/Y
 _245_/Y
 _246_/Y
 _247_/Y
 _248_/Y
 _249_/X
 _250_/X
 _251_/X
 _252_/X
 _253_/Y
 _254_/Y
 _255_/Y
 _256_/Y
 _257_/Y
 _258_/Y
 _259_/Y
 _260_/Y
 _261_/Y
 _262_/Y
 _263_/Y
 _264_/Y
 _265_/Y
 _266_/Y
 _267_/Y
 _268_/X
 _269_/X
 _270_/X
 _271_/Y
 _272_/X
 _273_/X
 _274_/X
 _275_/Y
 _276_/X
 _277_/X
 _278_/X
 _279_/X
 _280_/Y
 _281_/X
 _282_/X
 _283_/X
 _284_/X
 _285_/X
 _286_/Y
 _287_/X
 _288_/X
 _289_/X
 _290_/X
 _291_/X
 _292_/X
 _293_/X
 _294_/X
 _295_/X
 _296_/Y
 _297_/X
 _298_/Y
 _299_/X
 _300_/Y
 _301_/Y
 _302_/Y
 _303_/Y
 _304_/Y
 _305_/Y
 _306_/Y
 _307_/Y
 _308_/Y
 _309_/Y
 _310_/Y
 _311_/Y
 _312_/Y
 _313_/Y
 _314_/Y
 _315_/Y
 _316_/Y
 _317_/Y
 _318_/X
 _319_/X
 _320_/X
 _321_/X
 _322_/X
 _323_/X
 _324_/X
 _325_/X
 _326_/X
 _327_/Y
 _328_/X
 _329_/Y
 _330_/Y
 _331_/X
 _332_/X
 _333_/X
 _334_/Y
 _335_/X
 _336_/X
 _337_/Y
 _338_/X
 _339_/X
 _340_/X
 _341_/X
 _342_/X
 _343_/X
 _344_/X
 _345_/X
 _346_/X
 _347_/Y
 _348_/X
 _349_/X
 _350_/X
 _351_/X
 _352_/X
 _353_/X
 _354_/X
 _355_/X
 _356_/X
 _357_/X
 _358_/Y
 _359_/X
 _360_/X
 _361_/Y
 _362_/X
 _363_/X
 _364_/Y
 _365_/X
 _366_/X
 _367_/X
 _368_/X
 _369_/X
 _370_/Y
 _371_/X
 _372_/X
 _373_/X
 _374_/Y
 _375_/X
 _376_/X
 _377_/X
 _378_/X
 _379_/X
 _380_/X
 _381_/X
 _382_/X
 _383_/X
 _384_/X
 _385_/X
 _386_/X
 _387_/X
 _388_/X
 _389_/X
 _390_/X
 _391_/X
 _392_/X
 _393_/X
 _394_/X
 _395_/Y
 _396_/X
 _397_/X
 _398_/Y
 _399_/X
 _400_/X
 _401_/X
 _402_/X
 _403_/X
 _404_/X
 _405_/X
 _406_/X
 _407_/X
 _408_/X
 _409_/X
 _410_/X
 _411_/Y
 _412_/X
 _413_/Q
 _414_/Q
 _415_/Q
 _416_/Q
 _417_/Q
 _418_/Q
 _419_/Q
 _420_/Q
 _421_/Q
 _422_/Q
 _423_/Q
 _424_/Q
 _425_/Q
 _426_/Q
 _427_/Q
 _428_/Q
 _429_/Q
 _430_/Q
 _431_/Q
 _432_/Q
 _433_/Q
 _434_/Q
 _435_/Q
 _436_/Q
 _437_/Q
 _438_/Q
 _439_/Q
 _440_/Q
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 15
max fanout violation count 9
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 28 unclocked register/latch pins.
  _413_/CLK
  _414_/CLK
  _415_/CLK
  _416_/CLK
  _417_/CLK
  _418_/CLK
  _419_/CLK
  _420_/CLK
  _421_/CLK
  _422_/CLK
  _423_/CLK
  _424_/CLK
  _425_/CLK
  _426_/CLK
  _427_/CLK
  _428_/CLK
  _429_/CLK
  _430_/CLK
  _431_/CLK
  _432_/CLK
  _433_/CLK
  _434_/CLK
  _435_/CLK
  _436_/CLK
  _437_/CLK
  _438_/CLK
  _439_/CLK
  _440_/CLK
Warning: There are 36 unconstrained endpoints.
  clk_data
  data[0]
  data[1]
  data[2]
  data[3]
  data[4]
  data[5]
  en_vcm_sw_o
  _413_/D
  _414_/D
  _415_/D
  _416_/D
  _417_/D
  _418_/D
  _419_/D
  _420_/D
  _421_/D
  _422_/D
  _423_/D
  _424_/D
  _425_/D
  _426_/D
  _427_/D
  _428_/D
  _429_/D
  _430_/D
  _431_/D
  _432_/D
  _433_/D
  _434_/D
  _435_/D
  _436_/D
  _437_/D
  _438_/D
  _439_/D
  _440_/D
