vsim -gui work.integration
# vsim -gui work.integration 
# Start time: 21:19:13 on Dec 23,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.integration(arch1)
# Loading work.control_unit_vhdl(behavioral)
# Loading work.fetch(a_fetch)
# Loading work.dff(a_dff)
# Loading work.adder(a_adder)
# Loading work.mux_4x1(a_mux_4x1)
# Loading work.mux_2x1(a_mux_2x1)
# Loading work.memory(a_memory)
# Loading work.generic_buffer(behavioralgeneric_buffer)
# Loading work.decode_stage(arch1)
# Loading work.register_file(arch1)
# Loading work.dff_fedge(a_dff)
# Loading work.decoder3x8(arch1)
# Loading work.tristate_buffer(arch1)
# Loading work.exstage(arch_exstage)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.alu_vhdl(behavioral)
# Loading work.mem_stage(arch_mem_stage)
# Loading work.writebackstage(arch_writebackstage)
add wave -unsigned -position insertpoint  \
sim:/integration/Cycle
add wave -position insertpoint  \
sim:/integration/ds/regfile/write_reg
add wave -position insertpoint  \
sim:/integration/ds/regfile/write_data
add wave -position insertpoint  \
sim:/integration/ds/regfile/read_data_1
add wave -position insertpoint  \
sim:/integration/ds/regfile/read_data_2
add wave -position insertpoint  \
sim:/integration/ds/regfile/read_data_3
add wave -position insertpoint  \
sim:/integration/ds/regfile/read_reg3
add wave -position insertpoint  \
sim:/integration/clk \
sim:/integration/rst \
sim:/integration/in_port \
sim:/integration/out_port \
sim:/integration/Instruction \
sim:/integration/NewPc \
sim:/integration/enable_pc \
sim:/integration/pc_outD \
sim:/integration/read_data_3D \
sim:/integration/opcode \
sim:/integration/ccr_inD \
sim:/integration/ccr_outD \
sim:/integration/ZFlag \
sim:/integration/NFlag \
sim:/integration/CFlag \
sim:/integration/RegWrite \
sim:/integration/aluResult \
sim:/integration/WB_To_Reg \
sim:/integration/HLT \
sim:/integration/SETC \
sim:/integration/RSTs \
sim:/integration/OUT_PORT_SIG \
sim:/integration/IN_PORT_SIG \
sim:/integration/ifidin \
sim:/integration/ifidout \
sim:/integration/idexin \
sim:/integration/idexout \
sim:/integration/exmemin \
sim:/integration/exmemout \
sim:/integration/memwbin \
sim:/integration/memwbout \
sim:/integration/result_WriteBackOutput_sig
add wave -position insertpoint  \
sim:/integration/ds/regfile/q0 \
sim:/integration/ds/regfile/q1 \
sim:/integration/ds/regfile/q2 \
sim:/integration/ds/regfile/q3 \
sim:/integration/ds/regfile/q4 \
sim:/integration/ds/regfile/q5 \
sim:/integration/ds/regfile/q6 \
sim:/integration/ds/regfile/q7

force -freeze sim:/integration/in_port x\"0000\" 0

# You can run the following command instead of importing the memory word by word:
mem load -i {./Test Cases/TwoOperand.mem} /integration/fetchs/instruction_mem/inst_memory


force -freeze sim:/integration/PCSrc 00 0
force -freeze sim:/integration/enable_pc 0 0
force -freeze sim:/integration/rst 1 0
force -freeze sim:/integration/clk 1 0, 0 {50 ps} -r 100
run
run
force -freeze sim:/integration/rst 0 0
force -freeze sim:/integration/enable_pc 1 0
run
force -freeze sim:/integration/in_port x\"0005\" 0
run
force -freeze sim:/integration/in_port x\"0019\" 0
run
force -freeze sim:/integration/in_port x\"FFFF\" 0
run
force -freeze sim:/integration/in_port x\"F320\" 0


