$date
	Sun Dec 29 21:15:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module even_parity_gen_tb $end
$var wire 1 ! o_parity $end
$var reg 1 " clk $end
$var reg 1 # i_x $end
$var reg 1 $ reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
x#
1"
x!
$end
#5
0"
#10
1"
0#
0$
#15
0"
#20
1"
#25
0"
#30
1!
1"
1#
#35
0"
#40
x!
1"
