[INF:CM0023] Creating log file ../../build/tests/OneNetRange/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] dut.v:2:1: No timescale set for "dut".

[WRN:PA0205] dut.v:8:1: No timescale set for "ConnectTB".

[WRN:PA0205] dut.v:11:1: No timescale set for "middle".

[WRN:PA0205] dut.v:15:1: No timescale set for "SUB".

[WRN:PA0205] tb.v:1:1: No timescale set for "TESTBENCH".

[WRN:PA0205] tb.v:16:1: No timescale set for "TOP".

[INF:CP0300] Compilation...

[INF:CP0304] dut.v:8:1: Compile interface "work@ConnectTB".

[INF:CP0303] dut.v:15:1: Compile module "work@SUB".

[INF:CP0303] tb.v:16:1: Compile module "work@TOP".

[INF:CP0303] dut.v:2:1: Compile module "work@dut".

[INF:CP0303] dut.v:11:1: Compile module "work@middle".

[INF:CP0306] tb.v:1:1: Compile program "work@TESTBENCH".

[WRN:CP0314] tb.v:1:1: Using programs is discouraged "work@TESTBENCH", programs are obsoleted by UVM.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] tb.v:16:1: Top level module "work@TOP".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/tests/OneNetRange/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/OneNetRange/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/tests/OneNetRange/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@TOP)
|vpiName:work@TOP
|uhdmallInterfaces:
\_interface: work@ConnectTB (work@ConnectTB) dut.v:8:1: , endln:9:13, parent:work@TOP
  |vpiFullName:work@ConnectTB
  |vpiParameter:
  \_parameter: (work@ConnectTB.width), line:8:33, endln:8:38, parent:work@ConnectTB
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:8:1: , endln:9:13, parent:work@TOP
    |vpiName:width
    |vpiFullName:work@ConnectTB.width
  |vpiParamAssign:
  \_param_assign: , line:8:33, endln:8:42, parent:work@ConnectTB
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:8:1: , endln:9:13, parent:work@TOP
    |vpiRhs:
    \_constant: , line:8:41, endln:8:42
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@ConnectTB.width), line:8:33, endln:8:38, parent:work@ConnectTB
  |vpiDefName:work@ConnectTB
  |vpiNet:
  \_logic_net: (work@ConnectTB.con_i), line:8:68, endln:8:73, parent:work@ConnectTB
    |vpiName:con_i
    |vpiFullName:work@ConnectTB.con_i
    |vpiNetType:1
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:8:1: , endln:9:13, parent:work@TOP
  |vpiNet:
  \_logic_net: (work@ConnectTB.con_o), line:8:98, endln:8:103, parent:work@ConnectTB
    |vpiName:con_o
    |vpiFullName:work@ConnectTB.con_o
    |vpiNetType:48
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:8:1: , endln:9:13, parent:work@TOP
  |vpiParent:
  \_design: (work@TOP)
  |vpiPort:
  \_port: (con_i), line:8:68, endln:8:73, parent:work@ConnectTB
    |vpiName:con_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@ConnectTB.con_i), line:8:68, endln:8:73, parent:work@ConnectTB
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:8:1: , endln:9:13, parent:work@TOP
  |vpiPort:
  \_port: (con_o), line:8:98, endln:8:103, parent:work@ConnectTB
    |vpiName:con_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@ConnectTB.con_o), line:8:98, endln:8:103, parent:work@ConnectTB
    |vpiParent:
    \_interface: work@ConnectTB (work@ConnectTB) dut.v:8:1: , endln:9:13, parent:work@TOP
|uhdmallPrograms:
\_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:13:11, parent:work@TOP
  |vpiFullName:work@TESTBENCH
  |vpiParameter:
  \_parameter: (work@TESTBENCH.width), line:1:31, endln:1:36, parent:work@TESTBENCH
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:13:11, parent:work@TOP
    |vpiName:width
    |vpiFullName:work@TESTBENCH.width
  |vpiParamAssign:
  \_param_assign: , line:1:31, endln:1:40, parent:work@TESTBENCH
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:13:11, parent:work@TOP
    |vpiRhs:
    \_constant: , line:1:39, endln:1:40
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@TESTBENCH.width), line:1:31, endln:1:36, parent:work@TESTBENCH
  |vpiDefName:work@TESTBENCH
  |vpiNet:
  \_logic_net: (work@TESTBENCH.observe), line:1:66, endln:1:73, parent:work@TESTBENCH
    |vpiName:observe
    |vpiFullName:work@TESTBENCH.observe
    |vpiNetType:1
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:13:11, parent:work@TOP
  |vpiNet:
  \_logic_net: (work@TESTBENCH.drive), line:1:98, endln:1:103, parent:work@TESTBENCH
    |vpiName:drive
    |vpiFullName:work@TESTBENCH.drive
    |vpiNetType:48
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:13:11, parent:work@TOP
  |vpiParent:
  \_design: (work@TOP)
  |vpiProcess:
  \_initial: , line:2:3, endln:12:6, parent:work@TESTBENCH
    |vpiStmt:
    \_begin: (work@TESTBENCH), line:2:11, endln:12:6
      |vpiFullName:work@TESTBENCH
      |vpiParent:
      \_initial: , line:2:3, endln:12:6, parent:work@TESTBENCH
      |vpiStmt:
      \_sys_func_call: ($dumpfile), line:3:5, endln:3:26, parent:work@TESTBENCH
        |vpiArgument:
        \_constant: , line:3:15, endln:3:25, parent:$dumpfile
          |vpiDecompile:test.vcd
          |vpiSize:8
          |STRING:test.vcd
          |vpiParent:
          \_sys_func_call: ($dumpfile), line:3:5, endln:3:26, parent:work@TESTBENCH
          |vpiConstType:6
        |vpiName:$dumpfile
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:12:6
      |vpiStmt:
      \_sys_func_call: ($dumpvars), line:4:5, endln:4:14, parent:work@TESTBENCH
        |vpiName:$dumpvars
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:12:6
      |vpiStmt:
      \_sys_func_call: ($monitor), line:5:5, endln:5:61, parent:work@TESTBENCH
        |vpiArgument:
        \_constant: , line:5:14, endln:5:39, parent:$monitor
          |vpiDecompile:@%0dns i = %0d, o = %0d
          |vpiSize:23
          |STRING:@%0dns i = %0d, o = %0d
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61, parent:work@TESTBENCH
          |vpiConstType:6
        |vpiArgument:
        \_sys_func_call: ($time), line:5:40, endln:5:45, parent:$monitor
          |vpiName:$time
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61, parent:work@TESTBENCH
        |vpiArgument:
        \_ref_obj: (work@TESTBENCH.drive), line:5:46, endln:5:51, parent:$monitor
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61, parent:work@TESTBENCH
          |vpiName:drive
          |vpiFullName:work@TESTBENCH.drive
          |vpiActual:
          \_logic_net: (work@TOP.tb.drive), line:1:98, endln:1:103, parent:work@TOP.tb
            |vpiTypespec:
            \_logic_typespec: , line:1:82, endln:1:85
              |vpiRange:
              \_range: , line:1:87, endln:1:96
                |vpiLeftRange:
                \_constant: , line:1:87, endln:1:92
                  |vpiDecompile:15
                  |vpiSize:64
                  |INT:15
                  |vpiParent:
                  \_range: , line:1:87, endln:1:96
                  |vpiConstType:7
                |vpiRightRange:
                \_constant: , line:1:95, endln:1:96
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiParent:
                  \_range: , line:1:87, endln:1:96
                  |vpiConstType:9
            |vpiName:drive
            |vpiFullName:work@TOP.tb.drive
            |vpiNetType:48
            |vpiParent:
            \_program: work@TESTBENCH (work@TOP.tb) tb.v:22:3: , endln:22:70, parent:work@TOP
        |vpiArgument:
        \_ref_obj: (work@TESTBENCH.observe), line:5:53, endln:5:60, parent:$monitor
          |vpiParent:
          \_sys_func_call: ($monitor), line:5:5, endln:5:61, parent:work@TESTBENCH
          |vpiName:observe
          |vpiFullName:work@TESTBENCH.observe
          |vpiActual:
          \_logic_net: (work@TOP.tb.observe), line:1:66, endln:1:73, parent:work@TOP.tb
            |vpiTypespec:
            \_logic_typespec: , line:1:49, endln:1:53
              |vpiRange:
              \_range: , line:1:55, endln:1:64
                |vpiLeftRange:
                \_constant: , line:1:55, endln:1:60
                  |vpiDecompile:15
                  |vpiSize:64
                  |INT:15
                  |vpiParent:
                  \_range: , line:1:55, endln:1:64
                  |vpiConstType:7
                |vpiRightRange:
                \_constant: , line:1:63, endln:1:64
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiParent:
                  \_range: , line:1:55, endln:1:64
                  |vpiConstType:9
            |vpiName:observe
            |vpiFullName:work@TOP.tb.observe
            |vpiNetType:1
            |vpiParent:
            \_program: work@TESTBENCH (work@TOP.tb) tb.v:22:3: , endln:22:70, parent:work@TOP
        |vpiName:$monitor
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:12:6
      |vpiStmt:
      \_assignment: , line:6:5, endln:6:16, parent:work@TESTBENCH
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:12:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:6:13, endln:6:16
          |vpiDecompile:000
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_assignment: , line:6:5, endln:6:16, parent:work@TESTBENCH
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@TESTBENCH.drive), line:6:5, endln:6:10, parent:work@TESTBENCH
          |vpiParent:
          \_begin: (work@TESTBENCH), line:2:11, endln:12:6
          |vpiName:drive
          |vpiFullName:work@TESTBENCH.drive
          |vpiActual:
          \_logic_net: (work@TOP.tb.drive), line:1:98, endln:1:103, parent:work@TOP.tb
      |vpiStmt:
      \_delay_control: , line:7:5, endln:7:7, parent:work@TESTBENCH
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:12:6
        |#1
        |vpiStmt:
        \_immediate_assert: , line:7:8, endln:7:86
          |vpiParent:
          \_delay_control: , line:7:5, endln:7:7, parent:work@TESTBENCH
          |vpiExpr:
          \_operation: , line:7:15, endln:7:31
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:86
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@TESTBENCH.drive), line:7:15, endln:7:20
              |vpiParent:
              \_delay_control: , line:7:5, endln:7:7, parent:work@TESTBENCH
              |vpiName:drive
              |vpiFullName:work@TESTBENCH.drive
              |vpiActual:
              \_logic_net: (work@TOP.tb.drive), line:1:98, endln:1:103, parent:work@TOP.tb
            |vpiOperand:
            \_ref_obj: (work@TESTBENCH.observe), line:7:24, endln:7:31
              |vpiParent:
              \_operation: , line:7:15, endln:7:31
              |vpiName:observe
              |vpiFullName:work@TESTBENCH.observe
              |vpiActual:
              \_logic_net: (work@TOP.tb.observe), line:1:66, endln:1:73, parent:work@TOP.tb
          |vpiStmt:
          \_sys_func_call: ($display), line:7:33, endln:7:48
            |vpiArgument:
            \_constant: , line:7:42, endln:7:47, parent:$display
              |vpiDecompile:OK!
              |vpiSize:3
              |STRING:OK!
              |vpiParent:
              \_sys_func_call: ($display), line:7:33, endln:7:48
              |vpiConstType:6
            |vpiName:$display
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:86
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:7:55, endln:7:85
            |vpiArgument:
            \_constant: , line:7:62, endln:7:63, parent:$fatal
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_sys_func_call: ($fatal), line:7:55, endln:7:85
              |vpiConstType:9
            |vpiArgument:
            \_constant: , line:7:65, endln:7:84, parent:$fatal
              |vpiDecompile:drive != observe!
              |vpiSize:17
              |STRING:drive != observe!
              |vpiParent:
              \_sys_func_call: ($fatal), line:7:55, endln:7:85
              |vpiConstType:6
            |vpiName:$fatal
            |vpiParent:
            \_immediate_assert: , line:7:8, endln:7:86
      |vpiStmt:
      \_delay_control: , line:8:5, endln:8:7, parent:work@TESTBENCH
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:12:6
        |#5
        |vpiStmt:
        \_assignment: , line:8:8, endln:8:19
          |vpiParent:
          \_delay_control: , line:8:5, endln:8:7, parent:work@TESTBENCH
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:8:16, endln:8:19
            |vpiDecompile:111
            |vpiSize:64
            |UINT:111
            |vpiParent:
            \_assignment: , line:8:8, endln:8:19
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@TESTBENCH.drive), line:8:8, endln:8:13
            |vpiParent:
            \_delay_control: , line:8:5, endln:8:7, parent:work@TESTBENCH
            |vpiName:drive
            |vpiFullName:work@TESTBENCH.drive
            |vpiActual:
            \_logic_net: (work@TOP.tb.drive), line:1:98, endln:1:103, parent:work@TOP.tb
      |vpiStmt:
      \_delay_control: , line:9:5, endln:9:7, parent:work@TESTBENCH
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:12:6
        |#1
        |vpiStmt:
        \_immediate_assert: , line:9:8, endln:9:86
          |vpiParent:
          \_delay_control: , line:9:5, endln:9:7, parent:work@TESTBENCH
          |vpiExpr:
          \_operation: , line:9:15, endln:9:31
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:86
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@TESTBENCH.drive), line:9:15, endln:9:20
              |vpiParent:
              \_delay_control: , line:9:5, endln:9:7, parent:work@TESTBENCH
              |vpiName:drive
              |vpiFullName:work@TESTBENCH.drive
              |vpiActual:
              \_logic_net: (work@TOP.tb.drive), line:1:98, endln:1:103, parent:work@TOP.tb
            |vpiOperand:
            \_ref_obj: (work@TESTBENCH.observe), line:9:24, endln:9:31
              |vpiParent:
              \_operation: , line:9:15, endln:9:31
              |vpiName:observe
              |vpiFullName:work@TESTBENCH.observe
              |vpiActual:
              \_logic_net: (work@TOP.tb.observe), line:1:66, endln:1:73, parent:work@TOP.tb
          |vpiStmt:
          \_sys_func_call: ($display), line:9:33, endln:9:48
            |vpiArgument:
            \_constant: , line:9:42, endln:9:47, parent:$display
              |vpiDecompile:OK!
              |vpiSize:3
              |STRING:OK!
              |vpiParent:
              \_sys_func_call: ($display), line:9:33, endln:9:48
              |vpiConstType:6
            |vpiName:$display
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:86
          |vpiElseStmt:
          \_sys_func_call: ($fatal), line:9:55, endln:9:85
            |vpiArgument:
            \_constant: , line:9:62, endln:9:63, parent:$fatal
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_sys_func_call: ($fatal), line:9:55, endln:9:85
              |vpiConstType:9
            |vpiArgument:
            \_constant: , line:9:65, endln:9:84, parent:$fatal
              |vpiDecompile:drive != observe!
              |vpiSize:17
              |STRING:drive != observe!
              |vpiParent:
              \_sys_func_call: ($fatal), line:9:55, endln:9:85
              |vpiConstType:6
            |vpiName:$fatal
            |vpiParent:
            \_immediate_assert: , line:9:8, endln:9:86
      |vpiStmt:
      \_delay_control: , line:10:5, endln:10:9, parent:work@TESTBENCH
        |vpiParent:
        \_begin: (work@TESTBENCH), line:2:11, endln:12:6
        |#100
        |vpiStmt:
        \_sys_func_call: ($finish), line:10:10, endln:10:19
          |vpiName:$finish
          |vpiParent:
          \_delay_control: , line:10:5, endln:10:9, parent:work@TESTBENCH
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:13:11, parent:work@TOP
  |vpiPort:
  \_port: (observe), line:1:66, endln:1:73, parent:work@TESTBENCH
    |vpiName:observe
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@TESTBENCH.observe), line:1:66, endln:1:73, parent:work@TESTBENCH
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:13:11, parent:work@TOP
  |vpiPort:
  \_port: (drive), line:1:98, endln:1:103, parent:work@TESTBENCH
    |vpiName:drive
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@TESTBENCH.drive), line:1:98, endln:1:103, parent:work@TESTBENCH
    |vpiParent:
    \_program: work@TESTBENCH (work@TESTBENCH) tb.v:1:1: , endln:13:11, parent:work@TOP
|uhdmallModules:
\_module: work@SUB (work@SUB) dut.v:15:1: , endln:17:10, parent:work@TOP
  |vpiFullName:work@SUB
  |vpiParameter:
  \_parameter: (work@SUB.width), line:15:24, endln:15:29, parent:work@SUB
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:15:1: , endln:17:10, parent:work@TOP
    |vpiName:width
    |vpiFullName:work@SUB.width
  |vpiParamAssign:
  \_param_assign: , line:15:24, endln:15:33, parent:work@SUB
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:15:1: , endln:17:10, parent:work@TOP
    |vpiRhs:
    \_constant: , line:15:32, endln:15:33
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@SUB.width), line:15:24, endln:15:29, parent:work@SUB
  |vpiDefName:work@SUB
  |vpiNet:
  \_logic_net: (work@SUB.inp), line:15:59, endln:15:62, parent:work@SUB
    |vpiName:inp
    |vpiFullName:work@SUB.inp
    |vpiNetType:1
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:15:1: , endln:17:10, parent:work@TOP
  |vpiNet:
  \_logic_net: (work@SUB.out), line:15:87, endln:15:90, parent:work@SUB
    |vpiName:out
    |vpiFullName:work@SUB.out
    |vpiNetType:48
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:15:1: , endln:17:10, parent:work@TOP
  |vpiParent:
  \_design: (work@TOP)
  |vpiPort:
  \_port: (inp), line:15:59, endln:15:62, parent:work@SUB
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@SUB.inp), line:15:59, endln:15:62, parent:work@SUB
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:15:1: , endln:17:10, parent:work@TOP
  |vpiPort:
  \_port: (out), line:15:87, endln:15:90, parent:work@SUB
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@SUB.out), line:15:87, endln:15:90, parent:work@SUB
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:15:1: , endln:17:10, parent:work@TOP
  |vpiContAssign:
  \_cont_assign: , line:16:10, endln:16:19, parent:work@SUB
    |vpiParent:
    \_module: work@SUB (work@SUB) dut.v:15:1: , endln:17:10, parent:work@TOP
    |vpiRhs:
    \_ref_obj: (work@SUB.inp), line:16:16, endln:16:19
      |vpiParent:
      \_cont_assign: , line:16:10, endln:16:19, parent:work@SUB
      |vpiName:inp
      |vpiFullName:work@SUB.inp
      |vpiActual:
      \_logic_net: (work@TOP.dut1.middle1.sub1.inp), line:15:59, endln:15:62, parent:work@TOP.dut1.middle1.sub1
        |vpiTypespec:
        \_logic_typespec: , line:15:42, endln:15:46
          |vpiRange:
          \_range: , line:15:48, endln:15:57
            |vpiLeftRange:
            \_constant: , line:15:48, endln:15:53
              |vpiDecompile:15
              |vpiSize:64
              |INT:15
              |vpiParent:
              \_range: , line:15:48, endln:15:57
              |vpiConstType:7
            |vpiRightRange:
            \_constant: , line:15:56, endln:15:57
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:15:48, endln:15:57
              |vpiConstType:9
        |vpiName:inp
        |vpiFullName:work@TOP.dut1.middle1.sub1.inp
        |vpiNetType:1
        |vpiParent:
        \_module: work@SUB (work@TOP.dut1.middle1.sub1) dut.v:12:3: , endln:12:64, parent:work@TOP.dut1.middle1
    |vpiLhs:
    \_ref_obj: (work@SUB.out), line:16:10, endln:16:13
      |vpiParent:
      \_cont_assign: , line:16:10, endln:16:19, parent:work@SUB
      |vpiName:out
      |vpiFullName:work@SUB.out
      |vpiActual:
      \_logic_net: (work@TOP.dut1.middle1.sub1.out), line:15:87, endln:15:90, parent:work@TOP.dut1.middle1.sub1
        |vpiTypespec:
        \_logic_typespec: , line:15:71, endln:15:74
          |vpiRange:
          \_range: , line:15:76, endln:15:85
            |vpiLeftRange:
            \_constant: , line:15:76, endln:15:81
              |vpiDecompile:15
              |vpiSize:64
              |INT:15
              |vpiParent:
              \_range: , line:15:76, endln:15:85
              |vpiConstType:7
            |vpiRightRange:
            \_constant: , line:15:84, endln:15:85
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:15:76, endln:15:85
              |vpiConstType:9
        |vpiName:out
        |vpiFullName:work@TOP.dut1.middle1.sub1.out
        |vpiNetType:48
        |vpiParent:
        \_module: work@SUB (work@TOP.dut1.middle1.sub1) dut.v:12:3: , endln:12:64, parent:work@TOP.dut1.middle1
|uhdmallModules:
\_module: work@TOP (work@TOP) tb.v:16:1: , endln:23:10, parent:work@TOP
  |vpiFullName:work@TOP
  |vpiParameter:
  \_parameter: (work@TOP.width), line:17:13, endln:17:18, parent:work@TOP
    |UINT:16
    |vpiTypespec:
    \_int_typespec: 
    |vpiParent:
    \_module: work@TOP (work@TOP) tb.v:16:1: , endln:23:10, parent:work@TOP
    |vpiName:width
    |vpiFullName:work@TOP.width
  |vpiParamAssign:
  \_param_assign: , line:17:13, endln:17:23, parent:work@TOP
    |vpiParent:
    \_module: work@TOP (work@TOP) tb.v:16:1: , endln:23:10, parent:work@TOP
    |vpiRhs:
    \_constant: , line:17:21, endln:17:23
      |vpiDecompile:16
      |vpiSize:32
      |UINT:16
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@TOP.width), line:17:13, endln:17:18, parent:work@TOP
  |vpiDefName:work@TOP
  |vpiNet:
  \_logic_net: (work@TOP.i), line:18:20, endln:18:21, parent:work@TOP
    |vpiName:i
    |vpiFullName:work@TOP.i
    |vpiNetType:1
    |vpiParent:
    \_module: work@TOP (work@TOP) tb.v:16:1: , endln:23:10, parent:work@TOP
  |vpiNet:
  \_logic_net: (work@TOP.o), line:19:20, endln:19:21, parent:work@TOP
    |vpiName:o
    |vpiFullName:work@TOP.o
    |vpiNetType:1
    |vpiParent:
    \_module: work@TOP (work@TOP) tb.v:16:1: , endln:23:10, parent:work@TOP
  |vpiParent:
  \_design: (work@TOP)
|uhdmallModules:
\_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@TOP
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.width), line:2:24, endln:2:29, parent:work@dut
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@TOP
    |vpiName:width
    |vpiFullName:work@dut.width
  |vpiParamAssign:
  \_param_assign: , line:2:24, endln:2:33, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@TOP
    |vpiRhs:
    \_constant: , line:2:32, endln:2:33
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.width), line:2:24, endln:2:29, parent:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.i), line:2:59, endln:2:60, parent:work@dut
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@TOP
  |vpiNet:
  \_logic_net: (work@dut.o), line:2:85, endln:2:86, parent:work@dut
    |vpiName:o
    |vpiFullName:work@dut.o
    |vpiNetType:48
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@TOP
  |vpiParent:
  \_design: (work@TOP)
  |vpiPort:
  \_port: (i), line:2:59, endln:2:60, parent:work@dut
    |vpiName:i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.i), line:2:59, endln:2:60, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@TOP
  |vpiPort:
  \_port: (o), line:2:85, endln:2:86, parent:work@dut
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.o), line:2:85, endln:2:86, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.v:2:1: , endln:5:10, parent:work@TOP
|uhdmallModules:
\_module: work@middle (work@middle) dut.v:11:1: , endln:13:10, parent:work@TOP
  |vpiFullName:work@middle
  |vpiParameter:
  \_parameter: (work@middle.width), line:11:27, endln:11:32, parent:work@middle
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
    |vpiParent:
    \_module: work@middle (work@middle) dut.v:11:1: , endln:13:10, parent:work@TOP
    |vpiName:width
    |vpiFullName:work@middle.width
  |vpiParamAssign:
  \_param_assign: , line:11:27, endln:11:36, parent:work@middle
    |vpiParent:
    \_module: work@middle (work@middle) dut.v:11:1: , endln:13:10, parent:work@TOP
    |vpiRhs:
    \_constant: , line:11:35, endln:11:36
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@middle.width), line:11:27, endln:11:32, parent:work@middle
  |vpiDefName:work@middle
  |vpiNet:
  \_logic_net: (work@middle.conn), line:11:49, endln:11:53, parent:work@middle
    |vpiName:conn
    |vpiFullName:work@middle.conn
    |vpiParent:
    \_module: work@middle (work@middle) dut.v:11:1: , endln:13:10, parent:work@TOP
  |vpiParent:
  \_design: (work@TOP)
  |vpiPort:
  \_port: (conn), line:11:49, endln:11:53, parent:work@middle
    |vpiName:conn
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_interface: work@ConnectTB (work@ConnectTB) dut.v:8:1: , endln:9:13, parent:work@TOP
    |vpiParent:
    \_module: work@middle (work@middle) dut.v:11:1: , endln:13:10, parent:work@TOP
|uhdmtopModules:
\_module: work@TOP (work@TOP) tb.v:16:1: , endln:23:10
  |vpiName:work@TOP
  |vpiParameter:
  \_parameter: (work@TOP.width), line:17:13, endln:17:18, parent:work@TOP
    |UINT:16
    |vpiTypespec:
    \_int_typespec: , parent:work@TOP.width
      |vpiParent:
      \_parameter: (work@TOP.width), line:17:13, endln:17:18, parent:work@TOP
    |vpiParent:
    \_module: work@TOP (work@TOP) tb.v:16:1: , endln:23:10
    |vpiName:width
    |vpiFullName:work@TOP.width
  |vpiParamAssign:
  \_param_assign: , line:17:13, endln:17:23, parent:work@TOP
    |vpiParent:
    \_module: work@TOP (work@TOP) tb.v:16:1: , endln:23:10
    |vpiRhs:
    \_constant: , line:17:21, endln:17:23
      |vpiDecompile:16
      |vpiSize:32
      |UINT:16
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@TOP.width), line:17:13, endln:17:18, parent:work@TOP
  |vpiDefName:work@TOP
  |vpiTop:1
  |vpiProgram:
  \_program: work@TESTBENCH (work@TOP.tb) tb.v:22:3: , endln:22:70, parent:work@TOP
    |vpiName:tb
    |vpiFullName:work@TOP.tb
    |vpiDefName:work@TESTBENCH
    |vpiDefFile:tb.v
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@TOP.tb.observe), line:1:66, endln:1:73, parent:work@TOP.tb
    |vpiNet:
    \_logic_net: (work@TOP.tb.drive), line:1:98, endln:1:103, parent:work@TOP.tb
    |vpiInstance:
    \_module: work@TOP (work@TOP) tb.v:16:1: , endln:23:10
    |vpiParent:
    \_module: work@TOP (work@TOP) tb.v:16:1: , endln:23:10
    |vpiPort:
    \_port: (observe), line:1:66, endln:1:73, parent:work@TOP.tb
      |vpiName:observe
      |vpiDirection:1
      |vpiHighConn:
      \_hier_path: (conntb.con_o), line:22:34, endln:22:46
        |vpiName:conntb.con_o
        |vpiActual:
        \_ref_obj: (conntb), line:22:34, endln:22:40, parent:conntb.con_o
          |vpiParent:
          \_hier_path: (conntb.con_o), line:22:34, endln:22:46
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (con_o), line:22:41, endln:22:46
          |vpiName:con_o
      |vpiLowConn:
      \_ref_obj: (work@TOP.tb.observe), line:22:26, endln:22:33
        |vpiName:observe
        |vpiFullName:work@TOP.tb.observe
        |vpiActual:
        \_logic_net: (work@TOP.tb.observe), line:1:66, endln:1:73, parent:work@TOP.tb
      |vpiTypedef:
      \_logic_typespec: , line:1:49, endln:1:53
        |vpiRange:
        \_range: , line:1:55, endln:1:64, parent:observe
          |vpiParent:
          \_port: (observe), line:1:66, endln:1:73, parent:work@TOP.tb
          |vpiLeftRange:
          \_constant: , line:1:55, endln:1:60
            |vpiDecompile:15
            |vpiSize:64
            |INT:15
            |vpiParent:
            \_range: , line:1:55, endln:1:64, parent:observe
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:1:63, endln:1:64
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:1:55, endln:1:64, parent:observe
            |vpiConstType:9
      |vpiParent:
      \_program: work@TESTBENCH (work@TOP.tb) tb.v:22:3: , endln:22:70, parent:work@TOP
    |vpiPort:
    \_port: (drive), line:1:98, endln:1:103, parent:work@TOP.tb
      |vpiName:drive
      |vpiDirection:2
      |vpiHighConn:
      \_hier_path: (conntb.con_i), line:22:55, endln:22:67
        |vpiName:conntb.con_i
        |vpiActual:
        \_ref_obj: (conntb), line:22:55, endln:22:61, parent:conntb.con_i
          |vpiParent:
          \_hier_path: (conntb.con_i), line:22:55, endln:22:67
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (con_i), line:22:62, endln:22:67
          |vpiName:con_i
      |vpiLowConn:
      \_ref_obj: (work@TOP.tb.drive), line:22:49, endln:22:54
        |vpiName:drive
        |vpiFullName:work@TOP.tb.drive
        |vpiActual:
        \_logic_net: (work@TOP.tb.drive), line:1:98, endln:1:103, parent:work@TOP.tb
      |vpiTypedef:
      \_logic_typespec: , line:1:82, endln:1:85
        |vpiRange:
        \_range: , line:1:87, endln:1:96, parent:drive
          |vpiParent:
          \_port: (drive), line:1:98, endln:1:103, parent:work@TOP.tb
          |vpiLeftRange:
          \_constant: , line:1:87, endln:1:92
            |vpiDecompile:15
            |vpiSize:64
            |INT:15
            |vpiParent:
            \_range: , line:1:87, endln:1:96, parent:drive
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:1:95, endln:1:96
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:1:87, endln:1:96, parent:drive
            |vpiConstType:9
      |vpiParent:
      \_program: work@TESTBENCH (work@TOP.tb) tb.v:22:3: , endln:22:70, parent:work@TOP
  |vpiNet:
  \_logic_net: (work@TOP.i), line:18:20, endln:18:21, parent:work@TOP
    |vpiTypespec:
    \_logic_typespec: , line:18:3, endln:18:7
      |vpiRange:
      \_range: , line:18:9, endln:18:18
        |vpiLeftRange:
        \_constant: , line:18:9, endln:18:14
          |vpiDecompile:15
          |vpiSize:64
          |INT:15
          |vpiParent:
          \_range: , line:18:9, endln:18:18
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:18:17, endln:18:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:18:9, endln:18:18
          |vpiConstType:9
    |vpiName:i
    |vpiFullName:work@TOP.i
    |vpiNetType:1
    |vpiParent:
    \_module: work@TOP (work@TOP) tb.v:16:1: , endln:23:10
  |vpiNet:
  \_logic_net: (work@TOP.o), line:19:20, endln:19:21, parent:work@TOP
    |vpiTypespec:
    \_logic_typespec: , line:19:3, endln:19:7
      |vpiRange:
      \_range: , line:19:9, endln:19:18
        |vpiLeftRange:
        \_constant: , line:19:9, endln:19:14
          |vpiDecompile:15
          |vpiSize:64
          |INT:15
          |vpiParent:
          \_range: , line:19:9, endln:19:18
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:19:17, endln:19:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:19:9, endln:19:18
          |vpiConstType:9
    |vpiName:o
    |vpiFullName:work@TOP.o
    |vpiNetType:1
    |vpiParent:
    \_module: work@TOP (work@TOP) tb.v:16:1: , endln:23:10
  |vpiTopModule:1
  |vpiInterface:
  \_interface: work@ConnectTB (work@TOP.conntb) tb.v:20:3: , endln:20:50, parent:work@TOP
    |vpiName:conntb
    |vpiFullName:work@TOP.conntb
    |vpiParameter:
    \_parameter: (work@TOP.conntb.width), line:8:33, endln:8:38, parent:work@TOP.conntb
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , parent:work@TOP.conntb.width
        |vpiParent:
        \_parameter: (work@TOP.conntb.width), line:8:33, endln:8:38, parent:work@TOP.conntb
      |vpiParent:
      \_interface: work@ConnectTB (work@TOP.conntb) tb.v:20:3: , endln:20:50, parent:work@TOP
      |vpiName:width
      |vpiFullName:work@TOP.conntb.width
    |vpiParamAssign:
    \_param_assign: , line:8:33, endln:8:42, parent:work@TOP.conntb
      |vpiParent:
      \_interface: work@ConnectTB (work@TOP.conntb) tb.v:20:3: , endln:20:50, parent:work@TOP
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:8:41, endln:8:42
        |vpiDecompile:16
        |vpiSize:32
        |UINT:16
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@TOP.conntb.width), line:8:33, endln:8:38, parent:work@TOP.conntb
    |vpiDefName:work@ConnectTB
    |vpiDefFile:dut.v
    |vpiDefLineNo:8
    |vpiNet:
    \_logic_net: (work@TOP.conntb.con_i), line:8:68, endln:8:73, parent:work@TOP.conntb
      |vpiTypespec:
      \_logic_typespec: , line:8:51, endln:8:55
        |vpiRange:
        \_range: , line:8:57, endln:8:66
          |vpiLeftRange:
          \_constant: , line:8:57, endln:8:62
            |vpiDecompile:15
            |vpiSize:64
            |INT:15
            |vpiParent:
            \_range: , line:8:57, endln:8:66
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:8:65, endln:8:66
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:8:57, endln:8:66
            |vpiConstType:9
      |vpiName:con_i
      |vpiFullName:work@TOP.conntb.con_i
      |vpiNetType:1
      |vpiParent:
      \_interface: work@ConnectTB (work@TOP.conntb) tb.v:20:3: , endln:20:50, parent:work@TOP
    |vpiNet:
    \_logic_net: (work@TOP.conntb.con_o), line:8:98, endln:8:103, parent:work@TOP.conntb
      |vpiTypespec:
      \_logic_typespec: , line:8:82, endln:8:85
        |vpiRange:
        \_range: , line:8:87, endln:8:96
          |vpiLeftRange:
          \_constant: , line:8:87, endln:8:92
            |vpiDecompile:15
            |vpiSize:64
            |INT:15
            |vpiParent:
            \_range: , line:8:87, endln:8:96
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:8:95, endln:8:96
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:8:87, endln:8:96
            |vpiConstType:9
      |vpiName:con_o
      |vpiFullName:work@TOP.conntb.con_o
      |vpiNetType:48
      |vpiParent:
      \_interface: work@ConnectTB (work@TOP.conntb) tb.v:20:3: , endln:20:50, parent:work@TOP
    |vpiInstance:
    \_module: work@TOP (work@TOP) tb.v:16:1: , endln:23:10
    |vpiParent:
    \_module: work@TOP (work@TOP) tb.v:16:1: , endln:23:10
    |vpiPort:
    \_port: (con_i), line:8:68, endln:8:73, parent:work@TOP.conntb
      |vpiName:con_i
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@TOP.i), line:20:36, endln:20:37
        |vpiName:i
        |vpiFullName:work@TOP.i
        |vpiActual:
        \_logic_net: (work@TOP.i), line:18:20, endln:18:21, parent:work@TOP
      |vpiLowConn:
      \_ref_obj: (work@TOP.conntb.con_i), line:20:30, endln:20:35
        |vpiName:con_i
        |vpiFullName:work@TOP.conntb.con_i
        |vpiActual:
        \_logic_net: (work@TOP.conntb.con_i), line:8:68, endln:8:73, parent:work@TOP.conntb
      |vpiTypedef:
      \_logic_typespec: , line:8:51, endln:8:55
        |vpiRange:
        \_range: , line:8:57, endln:8:66, parent:con_i
          |vpiParent:
          \_port: (con_i), line:8:68, endln:8:73, parent:work@TOP.conntb
          |vpiLeftRange:
          \_constant: , line:8:57, endln:8:62
            |vpiDecompile:15
            |vpiSize:64
            |INT:15
            |vpiParent:
            \_range: , line:8:57, endln:8:66, parent:con_i
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:8:65, endln:8:66
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:8:57, endln:8:66, parent:con_i
            |vpiConstType:9
      |vpiParent:
      \_interface: work@ConnectTB (work@TOP.conntb) tb.v:20:3: , endln:20:50, parent:work@TOP
    |vpiPort:
    \_port: (con_o), line:8:98, endln:8:103, parent:work@TOP.conntb
      |vpiName:con_o
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@TOP.o), line:20:46, endln:20:47
        |vpiName:o
        |vpiFullName:work@TOP.o
        |vpiActual:
        \_logic_net: (work@TOP.o), line:19:20, endln:19:21, parent:work@TOP
      |vpiLowConn:
      \_ref_obj: (work@TOP.conntb.con_o), line:20:40, endln:20:45
        |vpiName:con_o
        |vpiFullName:work@TOP.conntb.con_o
        |vpiActual:
        \_logic_net: (work@TOP.conntb.con_o), line:8:98, endln:8:103, parent:work@TOP.conntb
      |vpiTypedef:
      \_logic_typespec: , line:8:82, endln:8:85
        |vpiRange:
        \_range: , line:8:87, endln:8:96, parent:con_o
          |vpiParent:
          \_port: (con_o), line:8:98, endln:8:103, parent:work@TOP.conntb
          |vpiLeftRange:
          \_constant: , line:8:87, endln:8:92
            |vpiDecompile:15
            |vpiSize:64
            |INT:15
            |vpiParent:
            \_range: , line:8:87, endln:8:96, parent:con_o
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:8:95, endln:8:96
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:8:87, endln:8:96, parent:con_o
            |vpiConstType:9
      |vpiParent:
      \_interface: work@ConnectTB (work@TOP.conntb) tb.v:20:3: , endln:20:50, parent:work@TOP
  |vpiModule:
  \_module: work@dut (work@TOP.dut1) tb.v:21:3: , endln:21:57, parent:work@TOP
    |vpiName:dut1
    |vpiFullName:work@TOP.dut1
    |vpiParameter:
    \_parameter: (work@TOP.dut1.width), line:2:24, endln:2:29, parent:work@TOP.dut1
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , parent:work@TOP.dut1.width
        |vpiParent:
        \_parameter: (work@TOP.dut1.width), line:2:24, endln:2:29, parent:work@TOP.dut1
      |vpiParent:
      \_module: work@dut (work@TOP.dut1) tb.v:21:3: , endln:21:57, parent:work@TOP
      |vpiName:width
      |vpiFullName:work@TOP.dut1.width
    |vpiParamAssign:
    \_param_assign: , line:2:24, endln:2:33, parent:work@TOP.dut1
      |vpiParent:
      \_module: work@dut (work@TOP.dut1) tb.v:21:3: , endln:21:57, parent:work@TOP
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:2:32, endln:2:33
        |vpiDecompile:16
        |vpiSize:32
        |UINT:16
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@TOP.dut1.width), line:2:24, endln:2:29, parent:work@TOP.dut1
    |vpiDefName:work@dut
    |vpiDefFile:dut.v
    |vpiDefLineNo:2
    |vpiNet:
    \_logic_net: (work@TOP.dut1.i), line:2:59, endln:2:60, parent:work@TOP.dut1
      |vpiTypespec:
      \_logic_typespec: , line:2:42, endln:2:46
        |vpiRange:
        \_range: , line:2:48, endln:2:57
          |vpiLeftRange:
          \_constant: , line:2:48, endln:2:53
            |vpiDecompile:15
            |vpiSize:64
            |INT:15
            |vpiParent:
            \_range: , line:2:48, endln:2:57
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:2:56, endln:2:57
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:2:48, endln:2:57
            |vpiConstType:9
      |vpiName:i
      |vpiFullName:work@TOP.dut1.i
      |vpiNetType:1
      |vpiParent:
      \_module: work@dut (work@TOP.dut1) tb.v:21:3: , endln:21:57, parent:work@TOP
    |vpiNet:
    \_logic_net: (work@TOP.dut1.o), line:2:85, endln:2:86, parent:work@TOP.dut1
      |vpiTypespec:
      \_logic_typespec: , line:2:69, endln:2:72
        |vpiRange:
        \_range: , line:2:74, endln:2:83
          |vpiLeftRange:
          \_constant: , line:2:74, endln:2:79
            |vpiDecompile:15
            |vpiSize:64
            |INT:15
            |vpiParent:
            \_range: , line:2:74, endln:2:83
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:2:82, endln:2:83
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:2:74, endln:2:83
            |vpiConstType:9
      |vpiName:o
      |vpiFullName:work@TOP.dut1.o
      |vpiNetType:48
      |vpiParent:
      \_module: work@dut (work@TOP.dut1) tb.v:21:3: , endln:21:57, parent:work@TOP
    |vpiInstance:
    \_module: work@TOP (work@TOP) tb.v:16:1: , endln:23:10
    |vpiParent:
    \_module: work@TOP (work@TOP) tb.v:16:1: , endln:23:10
    |vpiPort:
    \_port: (i), line:2:59, endln:2:60, parent:work@TOP.dut1
      |vpiName:i
      |vpiDirection:1
      |vpiHighConn:
      \_hier_path: (conntb.con_i), line:21:24, endln:21:36
        |vpiName:conntb.con_i
        |vpiActual:
        \_ref_obj: (conntb), line:21:24, endln:21:30, parent:conntb.con_i
          |vpiParent:
          \_hier_path: (conntb.con_i), line:21:24, endln:21:36
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (con_i), line:21:31, endln:21:36
          |vpiName:con_i
      |vpiLowConn:
      \_ref_obj: (work@TOP.dut1.i), line:21:22, endln:21:23
        |vpiName:i
        |vpiFullName:work@TOP.dut1.i
        |vpiActual:
        \_logic_net: (work@TOP.dut1.i), line:2:59, endln:2:60, parent:work@TOP.dut1
      |vpiTypedef:
      \_logic_typespec: , line:2:42, endln:2:46
        |vpiRange:
        \_range: , line:2:48, endln:2:57, parent:i
          |vpiParent:
          \_port: (i), line:2:59, endln:2:60, parent:work@TOP.dut1
          |vpiLeftRange:
          \_constant: , line:2:48, endln:2:53
            |vpiDecompile:15
            |vpiSize:64
            |INT:15
            |vpiParent:
            \_range: , line:2:48, endln:2:57, parent:i
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:2:56, endln:2:57
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:2:48, endln:2:57, parent:i
            |vpiConstType:9
      |vpiParent:
      \_module: work@dut (work@TOP.dut1) tb.v:21:3: , endln:21:57, parent:work@TOP
    |vpiPort:
    \_port: (o), line:2:85, endln:2:86, parent:work@TOP.dut1
      |vpiName:o
      |vpiDirection:2
      |vpiHighConn:
      \_hier_path: (conntb.con_o), line:21:42, endln:21:54
        |vpiName:conntb.con_o
        |vpiActual:
        \_ref_obj: (conntb), line:21:42, endln:21:48, parent:conntb.con_o
          |vpiParent:
          \_hier_path: (conntb.con_o), line:21:42, endln:21:54
          |vpiName:conntb
        |vpiActual:
        \_ref_obj: (con_o), line:21:49, endln:21:54
          |vpiName:con_o
      |vpiLowConn:
      \_ref_obj: (work@TOP.dut1.o), line:21:40, endln:21:41
        |vpiName:o
        |vpiFullName:work@TOP.dut1.o
        |vpiActual:
        \_logic_net: (work@TOP.dut1.o), line:2:85, endln:2:86, parent:work@TOP.dut1
      |vpiTypedef:
      \_logic_typespec: , line:2:69, endln:2:72
        |vpiRange:
        \_range: , line:2:74, endln:2:83, parent:o
          |vpiParent:
          \_port: (o), line:2:85, endln:2:86, parent:work@TOP.dut1
          |vpiLeftRange:
          \_constant: , line:2:74, endln:2:79
            |vpiDecompile:15
            |vpiSize:64
            |INT:15
            |vpiParent:
            \_range: , line:2:74, endln:2:83, parent:o
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:2:82, endln:2:83
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:2:74, endln:2:83, parent:o
            |vpiConstType:9
      |vpiParent:
      \_module: work@dut (work@TOP.dut1) tb.v:21:3: , endln:21:57, parent:work@TOP
    |vpiInterface:
    \_interface: work@ConnectTB (work@TOP.dut1.conntb) dut.v:3:3: , endln:3:58, parent:work@TOP.dut1
      |vpiName:conntb
      |vpiFullName:work@TOP.dut1.conntb
      |vpiParameter:
      \_parameter: (work@TOP.dut1.conntb.width), line:8:33, endln:8:38, parent:work@TOP.dut1.conntb
        |UINT:1
        |vpiTypespec:
        \_int_typespec: , parent:work@TOP.dut1.conntb.width
          |vpiParent:
          \_parameter: (work@TOP.dut1.conntb.width), line:8:33, endln:8:38, parent:work@TOP.dut1.conntb
        |vpiParent:
        \_interface: work@ConnectTB (work@TOP.dut1.conntb) dut.v:3:3: , endln:3:58, parent:work@TOP.dut1
        |vpiName:width
        |vpiFullName:work@TOP.dut1.conntb.width
      |vpiParamAssign:
      \_param_assign: , line:8:33, endln:8:42, parent:work@TOP.dut1.conntb
        |vpiParent:
        \_interface: work@ConnectTB (work@TOP.dut1.conntb) dut.v:3:3: , endln:3:58, parent:work@TOP.dut1
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:8:41, endln:8:42
          |vpiDecompile:16
          |vpiSize:32
          |UINT:16
          |vpiTypespec:
          \_int_typespec: 
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@TOP.dut1.conntb.width), line:8:33, endln:8:38, parent:work@TOP.dut1.conntb
      |vpiDefName:work@ConnectTB
      |vpiDefFile:dut.v
      |vpiDefLineNo:8
      |vpiNet:
      \_logic_net: (work@TOP.dut1.conntb.con_i), line:8:68, endln:8:73, parent:work@TOP.dut1.conntb
        |vpiTypespec:
        \_logic_typespec: , line:8:51, endln:8:55
          |vpiRange:
          \_range: , line:8:57, endln:8:66
            |vpiLeftRange:
            \_constant: , line:8:57, endln:8:62
              |vpiDecompile:15
              |vpiSize:64
              |INT:15
              |vpiParent:
              \_range: , line:8:57, endln:8:66
              |vpiConstType:7
            |vpiRightRange:
            \_constant: , line:8:65, endln:8:66
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:8:57, endln:8:66
              |vpiConstType:9
        |vpiName:con_i
        |vpiFullName:work@TOP.dut1.conntb.con_i
        |vpiNetType:1
        |vpiParent:
        \_interface: work@ConnectTB (work@TOP.dut1.conntb) dut.v:3:3: , endln:3:58, parent:work@TOP.dut1
      |vpiNet:
      \_logic_net: (work@TOP.dut1.conntb.con_o), line:8:98, endln:8:103, parent:work@TOP.dut1.conntb
        |vpiTypespec:
        \_logic_typespec: , line:8:82, endln:8:85
          |vpiRange:
          \_range: , line:8:87, endln:8:96
            |vpiLeftRange:
            \_constant: , line:8:87, endln:8:92
              |vpiDecompile:15
              |vpiSize:64
              |INT:15
              |vpiParent:
              \_range: , line:8:87, endln:8:96
              |vpiConstType:7
            |vpiRightRange:
            \_constant: , line:8:95, endln:8:96
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:8:87, endln:8:96
              |vpiConstType:9
        |vpiName:con_o
        |vpiFullName:work@TOP.dut1.conntb.con_o
        |vpiNetType:48
        |vpiParent:
        \_interface: work@ConnectTB (work@TOP.dut1.conntb) dut.v:3:3: , endln:3:58, parent:work@TOP.dut1
      |vpiInstance:
      \_module: work@dut (work@TOP.dut1) tb.v:21:3: , endln:21:57, parent:work@TOP
      |vpiParent:
      \_module: work@dut (work@TOP.dut1) tb.v:21:3: , endln:21:57, parent:work@TOP
      |vpiPort:
      \_port: (con_i), line:8:68, endln:8:73, parent:work@TOP.dut1.conntb
        |vpiName:con_i
        |vpiDirection:1
        |vpiHighConn:
        \_ref_obj: (work@TOP.dut1.i), line:3:44, endln:3:45
          |vpiName:i
          |vpiFullName:work@TOP.dut1.i
          |vpiActual:
          \_logic_net: (work@TOP.dut1.i), line:2:59, endln:2:60, parent:work@TOP.dut1
        |vpiLowConn:
        \_ref_obj: (work@TOP.dut1.conntb.con_i), line:3:38, endln:3:43
          |vpiName:con_i
          |vpiFullName:work@TOP.dut1.conntb.con_i
          |vpiActual:
          \_logic_net: (work@TOP.dut1.conntb.con_i), line:8:68, endln:8:73, parent:work@TOP.dut1.conntb
        |vpiTypedef:
        \_logic_typespec: , line:8:51, endln:8:55
          |vpiRange:
          \_range: , line:8:57, endln:8:66, parent:con_i
            |vpiParent:
            \_port: (con_i), line:8:68, endln:8:73, parent:work@TOP.dut1.conntb
            |vpiLeftRange:
            \_constant: , line:8:57, endln:8:62
              |vpiDecompile:15
              |vpiSize:64
              |INT:15
              |vpiParent:
              \_range: , line:8:57, endln:8:66, parent:con_i
              |vpiConstType:7
            |vpiRightRange:
            \_constant: , line:8:65, endln:8:66
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:8:57, endln:8:66, parent:con_i
              |vpiConstType:9
        |vpiParent:
        \_interface: work@ConnectTB (work@TOP.dut1.conntb) dut.v:3:3: , endln:3:58, parent:work@TOP.dut1
      |vpiPort:
      \_port: (con_o), line:8:98, endln:8:103, parent:work@TOP.dut1.conntb
        |vpiName:con_o
        |vpiDirection:2
        |vpiHighConn:
        \_ref_obj: (work@TOP.dut1.o), line:3:54, endln:3:55
          |vpiName:o
          |vpiFullName:work@TOP.dut1.o
          |vpiActual:
          \_logic_net: (work@TOP.dut1.o), line:2:85, endln:2:86, parent:work@TOP.dut1
        |vpiLowConn:
        \_ref_obj: (work@TOP.dut1.conntb.con_o), line:3:48, endln:3:53
          |vpiName:con_o
          |vpiFullName:work@TOP.dut1.conntb.con_o
          |vpiActual:
          \_logic_net: (work@TOP.dut1.conntb.con_o), line:8:98, endln:8:103, parent:work@TOP.dut1.conntb
        |vpiTypedef:
        \_logic_typespec: , line:8:82, endln:8:85
          |vpiRange:
          \_range: , line:8:87, endln:8:96, parent:con_o
            |vpiParent:
            \_port: (con_o), line:8:98, endln:8:103, parent:work@TOP.dut1.conntb
            |vpiLeftRange:
            \_constant: , line:8:87, endln:8:92
              |vpiDecompile:15
              |vpiSize:64
              |INT:15
              |vpiParent:
              \_range: , line:8:87, endln:8:96, parent:con_o
              |vpiConstType:7
            |vpiRightRange:
            \_constant: , line:8:95, endln:8:96
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , line:8:87, endln:8:96, parent:con_o
              |vpiConstType:9
        |vpiParent:
        \_interface: work@ConnectTB (work@TOP.dut1.conntb) dut.v:3:3: , endln:3:58, parent:work@TOP.dut1
    |vpiModule:
    \_module: work@middle (work@TOP.dut1.middle1) dut.v:4:3: , endln:4:43, parent:work@TOP.dut1
      |vpiName:middle1
      |vpiFullName:work@TOP.dut1.middle1
      |vpiParameter:
      \_parameter: (work@TOP.dut1.middle1.width), line:11:27, endln:11:32, parent:work@TOP.dut1.middle1
        |UINT:1
        |vpiTypespec:
        \_int_typespec: , parent:work@TOP.dut1.middle1.width
          |vpiParent:
          \_parameter: (work@TOP.dut1.middle1.width), line:11:27, endln:11:32, parent:work@TOP.dut1.middle1
        |vpiParent:
        \_module: work@middle (work@TOP.dut1.middle1) dut.v:4:3: , endln:4:43, parent:work@TOP.dut1
        |vpiName:width
        |vpiFullName:work@TOP.dut1.middle1.width
      |vpiParamAssign:
      \_param_assign: , line:11:27, endln:11:36, parent:work@TOP.dut1.middle1
        |vpiParent:
        \_module: work@middle (work@TOP.dut1.middle1) dut.v:4:3: , endln:4:43, parent:work@TOP.dut1
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:11:35, endln:11:36
          |vpiDecompile:16
          |vpiSize:32
          |UINT:16
          |vpiTypespec:
          \_int_typespec: 
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@TOP.dut1.middle1.width), line:11:27, endln:11:32, parent:work@TOP.dut1.middle1
      |vpiDefName:work@middle
      |vpiDefFile:dut.v
      |vpiDefLineNo:11
      |vpiInstance:
      \_module: work@dut (work@TOP.dut1) tb.v:21:3: , endln:21:57, parent:work@TOP
      |vpiParent:
      \_module: work@dut (work@TOP.dut1) tb.v:21:3: , endln:21:57, parent:work@TOP
      |vpiPort:
      \_port: (conn), line:11:49, endln:11:53, parent:work@TOP.dut1.middle1
        |vpiName:conn
        |vpiDirection:3
        |vpiHighConn:
        \_ref_obj: (work@TOP.dut1.conntb), line:4:35, endln:4:41
          |vpiName:conntb
          |vpiFullName:work@TOP.dut1.conntb
          |vpiActual:
          \_interface: work@ConnectTB (conntb) dut.v:3: 
            |vpiName:conntb
            |vpiDefName:work@ConnectTB
        |vpiLowConn:
        \_ref_obj: (work@TOP.dut1.middle1.conn), line:4:35, endln:4:41
          |vpiFullName:work@TOP.dut1.middle1.conn
          |vpiActual:
          \_interface: work@ConnectTB (conn) dut.v:4: 
            |vpiName:conn
            |vpiDefName:work@ConnectTB
        |vpiParent:
        \_module: work@middle (work@TOP.dut1.middle1) dut.v:4:3: , endln:4:43, parent:work@TOP.dut1
      |vpiModule:
      \_module: work@SUB (work@TOP.dut1.middle1.sub1) dut.v:12:3: , endln:12:64, parent:work@TOP.dut1.middle1
        |vpiName:sub1
        |vpiFullName:work@TOP.dut1.middle1.sub1
        |vpiParameter:
        \_parameter: (work@TOP.dut1.middle1.sub1.width), line:15:24, endln:15:29, parent:work@TOP.dut1.middle1.sub1
          |UINT:1
          |vpiTypespec:
          \_int_typespec: , parent:work@TOP.dut1.middle1.sub1.width
            |vpiParent:
            \_parameter: (work@TOP.dut1.middle1.sub1.width), line:15:24, endln:15:29, parent:work@TOP.dut1.middle1.sub1
          |vpiParent:
          \_module: work@SUB (work@TOP.dut1.middle1.sub1) dut.v:12:3: , endln:12:64, parent:work@TOP.dut1.middle1
          |vpiName:width
          |vpiFullName:work@TOP.dut1.middle1.sub1.width
        |vpiParamAssign:
        \_param_assign: , line:15:24, endln:15:33, parent:work@TOP.dut1.middle1.sub1
          |vpiParent:
          \_module: work@SUB (work@TOP.dut1.middle1.sub1) dut.v:12:3: , endln:12:64, parent:work@TOP.dut1.middle1
          |vpiOverriden:1
          |vpiRhs:
          \_constant: , line:15:32, endln:15:33
            |vpiDecompile:16
            |vpiSize:32
            |UINT:16
            |vpiTypespec:
            \_int_typespec: 
            |vpiConstType:9
          |vpiLhs:
          \_parameter: (work@TOP.dut1.middle1.sub1.width), line:15:24, endln:15:29, parent:work@TOP.dut1.middle1.sub1
        |vpiDefName:work@SUB
        |vpiDefFile:dut.v
        |vpiDefLineNo:15
        |vpiNet:
        \_logic_net: (work@TOP.dut1.middle1.sub1.inp), line:15:59, endln:15:62, parent:work@TOP.dut1.middle1.sub1
        |vpiNet:
        \_logic_net: (work@TOP.dut1.middle1.sub1.out), line:15:87, endln:15:90, parent:work@TOP.dut1.middle1.sub1
        |vpiInstance:
        \_module: work@middle (work@TOP.dut1.middle1) dut.v:4:3: , endln:4:43, parent:work@TOP.dut1
        |vpiParent:
        \_module: work@middle (work@TOP.dut1.middle1) dut.v:4:3: , endln:4:43, parent:work@TOP.dut1
        |vpiPort:
        \_port: (inp), line:15:59, endln:15:62, parent:work@TOP.dut1.middle1.sub1
          |vpiName:inp
          |vpiDirection:1
          |vpiHighConn:
          \_hier_path: (conn.con_i), line:12:34, endln:12:44
            |vpiName:conn.con_i
            |vpiActual:
            \_ref_obj: (conn), line:12:34, endln:12:38, parent:conn.con_i
              |vpiParent:
              \_hier_path: (conn.con_i), line:12:34, endln:12:44
              |vpiName:conn
            |vpiActual:
            \_ref_obj: (con_i), line:12:39, endln:12:44
              |vpiName:con_i
            |vpiExpr:
            \_ref_obj: (work@TOP.dut1.middle1.conn), line:4:35, endln:4:41
          |vpiLowConn:
          \_ref_obj: (work@TOP.dut1.middle1.sub1.inp), line:12:30, endln:12:33
            |vpiName:inp
            |vpiFullName:work@TOP.dut1.middle1.sub1.inp
            |vpiActual:
            \_logic_net: (work@TOP.dut1.middle1.sub1.inp), line:15:59, endln:15:62, parent:work@TOP.dut1.middle1.sub1
          |vpiTypedef:
          \_logic_typespec: , line:15:42, endln:15:46
            |vpiRange:
            \_range: , line:15:48, endln:15:57, parent:inp
              |vpiParent:
              \_port: (inp), line:15:59, endln:15:62, parent:work@TOP.dut1.middle1.sub1
              |vpiLeftRange:
              \_constant: , line:15:48, endln:15:53
                |vpiDecompile:15
                |vpiSize:64
                |INT:15
                |vpiParent:
                \_range: , line:15:48, endln:15:57, parent:inp
                |vpiConstType:7
              |vpiRightRange:
              \_constant: , line:15:56, endln:15:57
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , line:15:48, endln:15:57, parent:inp
                |vpiConstType:9
          |vpiParent:
          \_module: work@SUB (work@TOP.dut1.middle1.sub1) dut.v:12:3: , endln:12:64, parent:work@TOP.dut1.middle1
        |vpiPort:
        \_port: (out), line:15:87, endln:15:90, parent:work@TOP.dut1.middle1.sub1
          |vpiName:out
          |vpiDirection:2
          |vpiHighConn:
          \_hier_path: (conn.con_o), line:12:51, endln:12:61
            |vpiName:conn.con_o
            |vpiActual:
            \_ref_obj: (conn), line:12:51, endln:12:55, parent:conn.con_o
              |vpiParent:
              \_hier_path: (conn.con_o), line:12:51, endln:12:61
              |vpiName:conn
            |vpiActual:
            \_ref_obj: (con_o), line:12:56, endln:12:61
              |vpiName:con_o
            |vpiExpr:
            \_ref_obj: (work@TOP.dut1.middle1.conn), line:4:35, endln:4:41
          |vpiLowConn:
          \_ref_obj: (work@TOP.dut1.middle1.sub1.out), line:12:47, endln:12:50
            |vpiName:out
            |vpiFullName:work@TOP.dut1.middle1.sub1.out
            |vpiActual:
            \_logic_net: (work@TOP.dut1.middle1.sub1.out), line:15:87, endln:15:90, parent:work@TOP.dut1.middle1.sub1
          |vpiTypedef:
          \_logic_typespec: , line:15:71, endln:15:74
            |vpiRange:
            \_range: , line:15:76, endln:15:85, parent:out
              |vpiParent:
              \_port: (out), line:15:87, endln:15:90, parent:work@TOP.dut1.middle1.sub1
              |vpiLeftRange:
              \_constant: , line:15:76, endln:15:81
                |vpiDecompile:15
                |vpiSize:64
                |INT:15
                |vpiParent:
                \_range: , line:15:76, endln:15:85, parent:out
                |vpiConstType:7
              |vpiRightRange:
              \_constant: , line:15:84, endln:15:85
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiParent:
                \_range: , line:15:76, endln:15:85, parent:out
                |vpiConstType:9
          |vpiParent:
          \_module: work@SUB (work@TOP.dut1.middle1.sub1) dut.v:12:3: , endln:12:64, parent:work@TOP.dut1.middle1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 5

