--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml sevenSegmentDisplay.twx sevenSegmentDisplay.ncd -o
sevenSegmentDisplay.twr sevenSegmentDisplay.pcf

Design file:              sevenSegmentDisplay.ncd
Physical constraint file: sevenSegmentDisplay.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
---------------+------------+------------+------------+------------+------------------+--------+
               |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source         | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
---------------+------------+------------+------------+------------+------------------+--------+
binaryNumber<0>|    0.437(R)|      FAST  |    2.278(R)|      SLOW  |clock_BUFGP       |   0.000|
binaryNumber<1>|    0.501(R)|      FAST  |    2.183(R)|      SLOW  |clock_BUFGP       |   0.000|
binaryNumber<2>|    0.422(R)|      FAST  |    2.302(R)|      SLOW  |clock_BUFGP       |   0.000|
binaryNumber<3>|    0.437(R)|      FAST  |    2.294(R)|      SLOW  |clock_BUFGP       |   0.000|
isError        |   -1.063(R)|      FAST  |    3.163(R)|      SLOW  |clock_BUFGP       |   0.000|
---------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
A           |         6.396(R)|      SLOW  |         2.812(R)|      FAST  |clock_BUFGP       |   0.000|
B           |         6.400(R)|      SLOW  |         2.816(R)|      FAST  |clock_BUFGP       |   0.000|
C           |         6.399(R)|      SLOW  |         2.815(R)|      FAST  |clock_BUFGP       |   0.000|
D           |         6.401(R)|      SLOW  |         2.817(R)|      FAST  |clock_BUFGP       |   0.000|
DP          |         7.688(R)|      SLOW  |         3.129(R)|      FAST  |clock_BUFGP       |   0.000|
E           |         6.384(R)|      SLOW  |         2.801(R)|      FAST  |clock_BUFGP       |   0.000|
F           |         6.376(R)|      SLOW  |         2.793(R)|      FAST  |clock_BUFGP       |   0.000|
G           |         6.387(R)|      SLOW  |         2.803(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Tue Jul 21 22:29:05 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4951 MB



