{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1452388931080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1452388931081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 09 17:22:10 2016 " "Processing started: Sat Jan 09 17:22:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1452388931081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1452388931081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_count_down_proj -c top_count_down_proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_count_down_proj -c top_count_down_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1452388931081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1452388931526 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "count_down_structural.v(72) " "Verilog HDL information at count_down_structural.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "count_down_structural.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/count_down_structural.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1452388940367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_down_structural.v 4 4 " "Found 4 design units, including 4 entities, in source file count_down_structural.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_down_structural " "Found entity 1: count_down_structural" {  } { { "count_down_structural.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/count_down_structural.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452388940369 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF " "Found entity 2: D_FF" {  } { { "count_down_structural.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/count_down_structural.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452388940369 ""} { "Info" "ISGN_ENTITY_NAME" "3 count_down_structural_testBench " "Found entity 3: count_down_structural_testBench" {  } { { "count_down_structural.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/count_down_structural.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452388940369 ""} { "Info" "ISGN_ENTITY_NAME" "4 count_down_structural_tester " "Found entity 4: count_down_structural_tester" {  } { { "count_down_structural.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/count_down_structural.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452388940369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452388940369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_count_down_struct.v 1 1 " "Found 1 design units, including 1 entities, in source file top_count_down_struct.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_count_down_struct " "Found entity 1: top_count_down_struct" {  } { { "top_count_down_struct.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1452388940371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1452388940371 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_count_down_struct " "Elaborating entity \"top_count_down_struct\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1452388940395 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[9..4\] top_count_down_struct.v(4) " "Output port \"LED\[9..4\]\" at top_count_down_struct.v(4) has no driver" {  } { { "top_count_down_struct.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1452388940397 "|top_count_down_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:time_flip " "Elaborating entity \"D_FF\" for hierarchy \"D_FF:time_flip\"" {  } { { "top_count_down_struct.v" "time_flip" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452388940409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_down_structural count_down_structural:cd_please " "Elaborating entity \"count_down_structural\" for hierarchy \"count_down_structural:cd_please\"" {  } { { "top_count_down_struct.v" "cd_please" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1452388940417 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "top_count_down_struct.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452388940970 "|top_count_down_struct|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "top_count_down_struct.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452388940970 "|top_count_down_struct|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "top_count_down_struct.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452388940970 "|top_count_down_struct|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "top_count_down_struct.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452388940970 "|top_count_down_struct|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "top_count_down_struct.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452388940970 "|top_count_down_struct|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "top_count_down_struct.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1452388940970 "|top_count_down_struct|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1452388940970 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1452388941063 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1452388941287 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/output_files/top_count_down_proj.map.smsg " "Generated suppressed messages file C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/output_files/top_count_down_proj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1452388941310 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1452388941460 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452388941460 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top_count_down_struct.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452388941504 "|top_count_down_struct|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top_count_down_struct.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452388941504 "|top_count_down_struct|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top_count_down_struct.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452388941504 "|top_count_down_struct|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top_count_down_struct.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452388941504 "|top_count_down_struct|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top_count_down_struct.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452388941504 "|top_count_down_struct|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top_count_down_struct.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452388941504 "|top_count_down_struct|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top_count_down_struct.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452388941504 "|top_count_down_struct|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top_count_down_struct.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452388941504 "|top_count_down_struct|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top_count_down_struct.v" "" { Text "C:/Users/dennyly/Documents/GitHub/EE_371/Project_1/02_counter_dataflow/___count_down_structural_proj/top_count_down_struct.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1452388941504 "|top_count_down_struct|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1452388941504 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1452388941505 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1452388941505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1452388941505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1452388941505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1452388941532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 09 17:22:21 2016 " "Processing ended: Sat Jan 09 17:22:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1452388941532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1452388941532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1452388941532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1452388941532 ""}
