
---------- Begin Simulation Statistics ----------
simSeconds                                   0.015000                       # Number of seconds simulated (Second)
simTicks                                  15000298000                       # Number of ticks simulated (Tick)
finalTick                                 15000298000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    252.80                       # Real time elapsed on the host (Second)
hostTickRate                                 59337668                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16917860                       # Number of bytes of host memory used (Byte)
simInsts                                     50000002                       # Number of instructions simulated (Count)
simOps                                       50000002                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   197788                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     197788                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         30000602                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        81279440                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      235                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       71462412                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 625090                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             31279631                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          18093229                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 202                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            29912971                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.389011                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.614828                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  13197005     44.12%     44.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1811949      6.06%     50.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1920118      6.42%     56.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2545659      8.51%     65.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2848987      9.52%     74.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2696867      9.02%     83.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2209764      7.39%     91.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1426593      4.77%     95.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1256029      4.20%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              29912971                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  418902     16.54%     16.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  33421      1.32%     17.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   17447      0.69%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                    15      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                  195      0.01%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1105083     43.63%     62.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                956718     37.77%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               609      0.02%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              477      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          104      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      44975061     62.94%     62.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1098612      1.54%     64.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         53787      0.08%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          640      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        48901      0.07%     64.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         3760      0.01%     64.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     64.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv          102      0.00%     64.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc         5075      0.01%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     17050627     23.86%     88.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      8197381     11.47%     99.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        22882      0.03%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         5480      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       71462412                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.382033                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2532867                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.035443                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                175820443                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               112423135                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        67106432                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    175307                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   146708                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            82278                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    73907039                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        88136                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          68553172                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      16022298                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   2875650                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           23790067                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       10551294                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      7767769                       # Number of stores executed (Count)
system.cpu.numRate                           2.285060                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1024                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           87631                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000002                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000002                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.600012                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.600012                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.666633                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.666633                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   81769302                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  50408373                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      114328                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      29174                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 512629035                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                    60882                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 15000298000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       19546851                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       9626476                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1207769                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1444491                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                18772157                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          15518521                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           1161121                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              9466600                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 8842159                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.934037                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1109921                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               3318                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            8522                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               6098                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2424                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          631                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        31280746                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1063703                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     23946986                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.087946                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.499301                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        11146826     46.55%     46.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3225837     13.47%     60.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1334128      5.57%     65.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          954841      3.99%     69.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          865880      3.62%     73.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          738978      3.09%     76.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         5680496     23.72%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     23946986                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000002                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000002                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    18111712                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11669623                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8032132                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      65960                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49646498                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                482468                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     31065332     62.13%     62.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       762263      1.52%     63.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        17211      0.03%     63.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          321      0.00%     63.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        38056      0.08%     63.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         2647      0.01%     63.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv           88      0.00%     63.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc         2340      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11652218     23.30%     87.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6436986     12.87%     99.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        17405      0.03%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         5103      0.01%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000002                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5680496                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       21021530                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          21021530                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      21021530                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         21021530                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       368191                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          368191                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       368191                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         368191                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   8371855366                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   8371855366                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   8371855366                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   8371855366                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     21389721                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      21389721                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     21389721                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     21389721                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.017213                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.017213                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.017213                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.017213                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 22737.805557                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 22737.805557                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 22737.805557                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 22737.805557                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        17613                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         5514                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1641                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          555                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      10.733090                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets     9.935135                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        58586                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             58586                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       285923                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        285923                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       285923                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       285923                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        82268                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        82268                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        82268                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        82268                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2874199834                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2874199834                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2874199834                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2874199834                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.003846                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.003846                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.003846                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.003846                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 34937.033038                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 34937.033038                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 34937.033038                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 34937.033038                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  80220                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           29                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           29                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           19                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           19                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data      1407000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total      1407000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           48                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           48                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.395833                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.395833                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 74052.631579                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 74052.631579                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data           19                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total           19                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     14791965                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        14791965                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       155671                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        155671                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   5013917500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   5013917500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     14947636                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     14947636                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.010414                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.010414                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 32208.423534                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 32208.423534                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       109131                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       109131                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        46540                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        46540                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2343745500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2343745500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.003114                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.003114                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 50359.808767                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 50359.808767                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6229565                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6229565                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       212520                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       212520                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   3357937866                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   3357937866                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6442085                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6442085                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.032989                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.032989                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 15800.573433                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 15800.573433                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       176792                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       176792                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        35728                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        35728                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    530454334                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    530454334                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.005546                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.005546                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 14847.020096                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 14847.020096                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2029.598580                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             15786657                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              80220                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             196.792034                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2029.598580                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.991015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.991015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          197                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1664                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          145                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          171200420                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         171200420                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3108563                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               8129737                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  15780019                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1823482                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1071170                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7608191                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                103408                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               96725751                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                465806                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        10245                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        10245                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        10245                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        10245                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        38372                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        38372                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        38372                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        38372                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   2382707000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   2382707000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   2382707000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   2382707000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        48617                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        48617                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        48617                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        48617                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.789271                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.789271                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.789271                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.789271                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 62094.939018                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 62094.939018                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 62094.939018                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 62094.939018                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        38372                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        38372                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        38372                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        38372                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   2344336000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   2344336000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   2344336000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   2344336000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.789271                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.789271                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.789271                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.789271                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 61094.965079                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 61094.965079                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 61094.965079                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 61094.965079                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        38355                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        10245                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        10245                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        38372                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        38372                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   2382707000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   2382707000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        48617                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        48617                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.789271                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.789271                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 62094.939018                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 62094.939018                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        38372                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        38372                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   2344336000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   2344336000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.789271                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.789271                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 61094.965079                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 61094.965079                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.989573                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        48586                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        38355                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     1.266745                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1553500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.989573                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999348                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999348                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       135605                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       135605                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles            1050067                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      114989094                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    18772157                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            9958178                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      27683696                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 2337314                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       3315                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 3241                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           642                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         3353                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  13490702                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1579                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       52                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           29912971                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.844168                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.127603                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  7266318     24.29%     24.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2614625      8.74%     33.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2639671      8.82%     41.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2274053      7.60%     49.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2463713      8.24%     57.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1502597      5.02%     62.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2469040      8.25%     70.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1371349      4.58%     75.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  7311605     24.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             29912971                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.625726                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        3.832893                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       13488115                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          13488115                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      13488115                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         13488115                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2543                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2543                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2543                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2543                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    138999475                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    138999475                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    138999475                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    138999475                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     13490658                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      13490658                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     13490658                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     13490658                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000189                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000189                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000189                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000189                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 54659.644121                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 54659.644121                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 54659.644121                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 54659.644121                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        33231                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          412                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      80.657767                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          108                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               108                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          679                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           679                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          679                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          679                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1864                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1864                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1864                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1864                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    109860479                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    109860479                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    109860479                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    109860479                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000138                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000138                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000138                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000138                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 58938.025215                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 58938.025215                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 58938.025215                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 58938.025215                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    108                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     13488115                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        13488115                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2543                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2543                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    138999475                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    138999475                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     13490658                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     13490658                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000189                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000189                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 54659.644121                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 54659.644121                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          679                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          679                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1864                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1864                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    109860479                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    109860479                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000138                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000138                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 58938.025215                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 58938.025215                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1599.073910                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                27129                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                108                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             251.194444                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1599.073910                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.780798                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.780798                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1756                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          172                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1568                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.857422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          107927128                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         107927128                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1071170                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    4894815                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    64886                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               81279675                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               222032                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 19546851                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 9626476                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   215                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    64798                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          11214                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         585578                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       704497                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1290075                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 68042130                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                67188710                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  38934952                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  52524665                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.239579                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.741270                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          354                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          354                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          354                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          354                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           98                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           98                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           98                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           98                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      6335000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      6335000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      6335000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      6335000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          452                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          452                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          452                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          452                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.216814                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.216814                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.216814                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.216814                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 64642.857143                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 64642.857143                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 64642.857143                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 64642.857143                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           98                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           98                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           98                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           98                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      6237000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      6237000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      6237000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      6237000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.216814                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.216814                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.216814                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.216814                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 63642.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 63642.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 63642.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 63642.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           82                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          354                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          354                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           98                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           98                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      6335000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      6335000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          452                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          452                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.216814                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.216814                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 64642.857143                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 64642.857143                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           98                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           98                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      6237000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      6237000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.216814                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.216814                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 63642.857143                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 63642.857143                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    15.863356                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          250                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           82                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     3.048780                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1277500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    15.863356                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.991460                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.991460                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses         1002                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses         1002                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1034818                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 7877221                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 2827                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               11214                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                3184382                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1230                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   3520                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11669623                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.300290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            60.045877                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11589927     99.32%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                28439      0.24%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 2021      0.02%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  262      0.00%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  283      0.00%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  462      0.00%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  604      0.01%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  914      0.01%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1393      0.01%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1751      0.02%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              16508      0.14%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1826      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1144      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              10960      0.09%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               1617      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                626      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3678      0.03%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                540      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                272      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                205      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                236      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                318      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                536      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                204      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                242      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                128      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 96      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                293      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                117      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                122      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3899      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            27505                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11669623                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  15984728                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                   15988                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              16000716                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  7767838                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  17636                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              7785474                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      23752566                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       33624                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  23786190                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                  13490707                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     179                       # read misses (Count)
system.cpu.mmu.itb.readAccesses              13490886                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                      13490707                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         179                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                  13490886                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1071170                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  4138730                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 7754085                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           3929                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  16441842                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                503215                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               91495017                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 26688                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  97625                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 103418                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          176335                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            66541148                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   116052925                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                111659325                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    167567                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              36037017                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 30504084                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     547                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 566                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1001277                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         99547237                       # The number of ROB reads (Count)
system.cpu.rob.writes                       168604909                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000002                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000002                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.inst                     84                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  43120                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     43204                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    84                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 43120                       # number of overall hits (Count)
system.l2.overallHits::total                    43204                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        38372                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           98                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 1780                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                37822                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   78072                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        38372                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           98                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                1780                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               37822                       # number of overall misses (Count)
system.l2.overallMisses::total                  78072                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   2286566000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      6083500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       107764000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      2651289500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         5051703000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   2286566000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      6083500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      107764000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     2651289500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        5051703000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        38372                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           98                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               1864                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              80942                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                121276                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        38372                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           98                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1864                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             80942                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               121276                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.954936                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.467273                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.643755                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.954936                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.467273                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.643755                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 59589.440217                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 62076.530612                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 60541.573034                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 70099.135424                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    64705.694743                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 59589.440217                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 62076.530612                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 60541.573034                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 70099.135424                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   64705.694743                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 1248                       # number of writebacks (Count)
system.l2.writebacks::total                      1248                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     4                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    4                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        38371                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           95                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             1780                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            37822                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               78068                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        38371                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           95                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1780                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           37822                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              78068                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   2209779000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      5753500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    104204000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   2575645500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     4895382000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   2209779000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      5753500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    104204000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   2575645500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    4895382000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999974                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.969388                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.954936                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.467273                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.643722                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999974                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.969388                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.954936                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.467273                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.643722                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 57589.820437                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 60563.157895                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 58541.573034                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 68099.135424                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 62706.640365                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 57589.820437                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 60563.157895                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 58541.573034                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 68099.135424                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 62706.640365                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           1248                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        38351                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          38351                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data           1326                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total              1326                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data         1326                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total          1326                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.hits::cpu.inst              84                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 84                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1780                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1780                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    107764000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    107764000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1864                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1864                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.954936                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.954936                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 60541.573034                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 60541.573034                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1780                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1780                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    104204000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    104204000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.954936                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.954936                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 58541.573034                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 58541.573034                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              28130                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 28130                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             6277                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                6277                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    399544000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      399544000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          34407                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             34407                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.182434                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.182434                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 63652.063087                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 63652.063087                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         6277                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            6277                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    386990000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    386990000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.182434                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.182434                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 61652.063087                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 61652.063087                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          14990                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             14990                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        38372                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           98                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        31545                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           70015                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   2286566000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      6083500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   2251745500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   4544395000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        38372                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           98                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        46535                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         85005                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.677877                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.823657                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 59589.440217                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 62076.530612                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 71382.009827                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 64906.020139                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             4                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        38371                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           95                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        31545                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        70011                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   2209779000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      5753500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   2188655500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   4404188000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999974                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.969388                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.677877                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.823610                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 57589.820437                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 60563.157895                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69382.009827                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 62907.086029                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks          108                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              108                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          108                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          108                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        58586                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            58586                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        58586                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        58586                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  7459.027732                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        90308                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      45778                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.972738                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                   177700000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    7459.027732                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.455263                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.455263                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          12916                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    6                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  134                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2250                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 8676                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 1850                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.788330                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1815870                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1815870                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1248.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     38371.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        95.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1780.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     37805.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.006956289652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           65                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           65                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              158488                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1135                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       78068                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1248                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     78068                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1248                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     17                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      29.98                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 78068                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1248                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   60855                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    7676                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2558                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    2425                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     878                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     979                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     571                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     324                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     727                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     261                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    222                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    160                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    150                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    137                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                     17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     65                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     65                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     65                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                     65                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                     65                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           65                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean    1190.369231                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   5755.778109                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023           57     87.69%     87.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047            6      9.23%     96.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119            1      1.54%     98.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::46080-47103            1      1.54%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            65                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           65                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.461538                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     18.204810                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      3.618861                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               22     33.85%     33.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               28     43.08%     76.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                3      4.62%     81.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                4      6.15%     87.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      3.08%     90.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      1.54%     92.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      1.54%     93.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                1      1.54%     95.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                1      1.54%     96.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                1      1.54%     98.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::39                1      1.54%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            65                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 4996352                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                79872                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              333083516.07414734                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              5324694.21607491                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   15000243500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     189120.02                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      2455744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         6080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst       113920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2419520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        76800                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 163713014.234783858061                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 405325.280871086696                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 7594515.788952992298                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 161298128.877172976732                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 5119898.284687411040                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        38371                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           95                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst         1780                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        37822                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1248                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    957120164                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      2643860                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     46700964                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1348464252                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 432610508196                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     24943.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     27830.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     26236.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     35652.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 346643035.41                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      2455744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         6080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst       113920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2420608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        4996352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       113920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       113920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        79872                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        79872                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        38371                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           95                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst         1780                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        37822                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           78068                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1248                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1248                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    163713014                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       405325                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        7594516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      161370661                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         333083516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      7594516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       7594516                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      5324694                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          5324694                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      5324694                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    163713014                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       405325                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       7594516                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     161370661                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        338408210                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                78051                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1200                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        12185                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1041                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1079                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          830                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         2666                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        12111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          970                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        13467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1604                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          981                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1021                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1718                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          702                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         1066                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         1413                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         1709                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         3020                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         3437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         1960                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         1727                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         1685                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          848                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         1007                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         1264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         1426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         1214                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          905                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           26                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            9                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           60                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           89                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25           36                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27           75                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          168                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               989661148                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             260065932                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2354929240                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12679.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30171.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               53116                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                368                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            68.05                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           30.67                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        25760                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   196.877019                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   127.163063                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   218.909727                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        13921     54.04%     54.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         4843     18.80%     72.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2293      8.90%     81.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1864      7.24%     88.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1198      4.65%     93.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          655      2.54%     96.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          249      0.97%     97.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           93      0.36%     97.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          644      2.50%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        25760                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               4995264                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              76800                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              333.010984                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                5.119898                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.76                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.73                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               67.49                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    48437337.312000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    64384379.942400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   228016021.094400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1695081.696000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2668237309.987166                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 11436014171.836754                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1005200798.784011                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  15451985100.652786                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1030.111875                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1486773688                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    674100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  12839424312                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    31923545.472000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    42425359.065600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   100291211.462399                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  2815113.504000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2668237309.987166                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 9759425995.468801                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 2293426742.208008                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  14898545277.167938                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   993.216620                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3459548248                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    674100000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  10866649752                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               71790                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1248                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             38351                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               6277                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              6277                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           71791                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       195734                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       195738                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  195738                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      5076160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      5076176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  5076176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              78070                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    78070    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                78070                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy           142222500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          419402444                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         117667                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        61317                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              86868                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        59834                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          108                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            60071                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             34407                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            34407                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1864                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         85005                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq          1326                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp         1326                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3836                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       244760                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          278                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       115098                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 363972                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       126208                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8929808                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         6272                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      2455744                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                11518032                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            1248                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     79872                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            123855                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.175383                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.380295                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  102133     82.46%     82.46% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   21722     17.54%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              123855                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          150038995                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1865497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          81606000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             99497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          38396449                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        241375                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       118772                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        21720                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  15000298000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.014771                       # Number of seconds simulated (Second)
simTicks                                  14771074500                       # Number of ticks simulated (Tick)
finalTick                                 29771372500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    278.84                       # Real time elapsed on the host (Second)
hostTickRate                                 52973744                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16918884                       # Number of bytes of host memory used (Byte)
simInsts                                    100000002                       # Number of instructions simulated (Count)
simOps                                      100000002                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   358631                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     358631                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         29542149                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        80843895                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      143                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       71237661                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 605655                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             30844080                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          17789033                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 143                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            29537170                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.411797                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.614490                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  12843022     43.48%     43.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1821918      6.17%     49.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1939523      6.57%     56.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2545592      8.62%     64.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2821224      9.55%     74.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2687190      9.10%     83.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2212609      7.49%     90.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1425315      4.83%     95.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1240777      4.20%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              29537170                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  415705     16.37%     16.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                  33746      1.33%     17.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   19927      0.78%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                    22      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                  190      0.01%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1114146     43.87%     62.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                954560     37.59%     99.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               663      0.03%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              535      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           68      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      44924617     63.06%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1040771      1.46%     64.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         55417      0.08%     64.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          667      0.00%     64.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        43434      0.06%     64.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         3957      0.01%     64.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     64.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     64.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv          143      0.00%     64.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc         5082      0.01%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     17028523     23.90%     88.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      8107212     11.38%     99.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        21489      0.03%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         6281      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       71237661                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.411391                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2539494                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.035648                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                174993729                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               111559653                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        66886266                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    163914                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   139166                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses            76259                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    73694624                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                        82463                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          68375349                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      16013407                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   2832672                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           23707918                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       10588361                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      7694511                       # Number of stores executed (Count)
system.cpu.numRate                           2.314502                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              51                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            4979                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000000                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.590843                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.590843                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.692497                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.692497                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   81745721                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  50189309                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      104312                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      27781                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 508633965                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                    54727                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 29771372500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       19417683                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       9483428                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1189871                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1451203                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                18737003                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          15540218                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           1147196                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              9426264                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 8810808                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.934708                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1089881                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               2992                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            8927                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               6658                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2269                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          391                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        30845063                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts           1047050                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     23661007                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.113181                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.506419                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        10872953     45.95%     45.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3229012     13.65%     59.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1338729      5.66%     65.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          929188      3.93%     69.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          861097      3.64%     72.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          718590      3.04%     75.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         5711438     24.14%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     23661007                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000000                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    18041445                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11649670                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8079391                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      60584                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49647746                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                474951                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     31175194     62.35%     62.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       725715      1.45%     63.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        18791      0.04%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          359      0.00%     63.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        33483      0.07%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         2664      0.01%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv          114      0.00%     63.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc         2235      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11633798     23.27%     87.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6385918     12.77%     99.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        15872      0.03%     99.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         5857      0.01%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000000                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       5711438                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       20808992                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          20808992                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      20808992                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         20808992                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       430704                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          430704                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       430704                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         430704                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   8520796621                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   8520796621                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   8520796621                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   8520796621                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     21239696                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      21239696                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     21239696                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     21239696                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.020278                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.020278                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.020278                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.020278                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 19783.416502                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 19783.416502                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 19783.416502                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 19783.416502                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        51383                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         4386                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         3922                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          564                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      13.101224                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets     7.776596                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        67742                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             67742                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       334401                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        334401                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       334401                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       334401                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        96303                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        96303                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        96303                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        96303                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   3331523839                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3331523839                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   3331523839                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   3331523839                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.004534                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.004534                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.004534                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.004534                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 34594.185425                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 34594.185425                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 34594.185425                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 34594.185425                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  96303                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            9                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            9                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           12                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           12                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       877500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       877500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           21                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           21                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.571429                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.571429                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        73125                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        73125                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data           12                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total           12                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     14651835                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        14651835                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       196084                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        196084                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   6537600000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   6537600000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     14847919                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     14847919                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.013206                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.013206                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 33340.813121                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 33340.813121                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       138973                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       138973                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        57111                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        57111                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   3003823000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   3003823000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.003846                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.003846                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 52596.224895                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 52596.224895                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6157157                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6157157                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       234620                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       234620                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1983196621                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1983196621                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6391777                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6391777                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.036707                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.036707                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data  8452.802920                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total  8452.802920                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       195428                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       195428                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        39192                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        39192                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    327700839                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    327700839                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.006132                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.006132                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data  8361.421693                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total  8361.421693                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             26222474                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              98351                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             266.621326                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0         1270                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          149                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          357                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          239                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          170014039                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         170014039                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3027042                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               7932805                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  15722943                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1799776                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1054604                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7587325                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                106303                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               96056184                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                478277                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker         6145                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total         6145                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker         6145                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total         6145                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        34375                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        34375                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        34375                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        34375                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   2141249000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   2141249000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   2141249000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   2141249000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        40520                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        40520                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        40520                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        40520                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.848346                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.848346                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.848346                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.848346                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 62290.880000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 62290.880000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 62290.880000                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 62290.880000                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        34375                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        34375                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        34375                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        34375                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   2106873000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   2106873000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   2106873000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   2106873000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.848346                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.848346                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.848346                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.848346                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 61290.850909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 61290.850909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 61290.850909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 61290.850909                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        34376                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker         6145                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total         6145                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        34375                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        34375                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   2141249000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   2141249000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        40520                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        40520                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.848346                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.848346                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 62290.880000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 62290.880000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        34375                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        34375                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   2106873000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   2106873000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.848346                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.848346                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 61290.850909                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 61290.850909                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        40551                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        34392                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     1.179082                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       115416                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       115416                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             991703                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      114050167                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    18737003                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            9907347                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      27389251                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 2309636                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        395                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                   69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           747                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          187                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  13404671                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   121                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       12                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           29537170                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.861280                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.121449                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  7032338     23.81%     23.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2605088      8.82%     32.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2641538      8.94%     41.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2293351      7.76%     49.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2463771      8.34%     57.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1452725      4.92%     62.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2435251      8.24%     70.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1352004      4.58%     75.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  7261104     24.58%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             29537170                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.634246                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        3.860591                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       13404471                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          13404471                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      13404471                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         13404471                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          198                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             198                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          198                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            198                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      7126500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      7126500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      7126500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      7126500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     13404669                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      13404669                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     13404669                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     13404669                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000015                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000015                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000015                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000015                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 35992.424242                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 35992.424242                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 35992.424242                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 35992.424242                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          657                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            9                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             73                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          124                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               124                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           24                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            24                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           24                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           24                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          174                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          174                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          174                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          174                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      5031000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      5031000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      5031000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      5031000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 28913.793103                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 28913.793103                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 28913.793103                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 28913.793103                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    124                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     13404471                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        13404471                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          198                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           198                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      7126500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      7126500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     13404669                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     13404669                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000015                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000015                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 35992.424242                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 35992.424242                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           24                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           24                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          174                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          174                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      5031000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      5031000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 28913.793103                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 28913.793103                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1779.109593                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             26867495                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1930                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           13920.981865                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1779.109593                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.868706                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.868706                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1806                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1722                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.881836                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          107237526                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         107237526                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1054604                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    4821662                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    45481                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               80844038                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               220190                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 19417683                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 9483428                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   128                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         3                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    45623                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          11316                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         576482                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       696316                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1272798                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 67800099                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                66962525                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  38841829                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  52350871                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.266678                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.741952                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          185                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          185                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          185                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          185                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           18                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           18                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           18                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           18                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       954000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       954000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       954000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       954000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          203                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          203                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          203                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          203                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.088670                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.088670                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.088670                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.088670                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker        53000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total        53000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker        53000                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total        53000                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           18                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           18                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           18                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           18                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       936000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       936000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       936000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       936000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.088670                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.088670                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.088670                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.088670                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker        52000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total        52000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker        52000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total        52000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           18                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          185                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          185                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           18                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           18                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       954000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       954000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          203                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          203                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.088670                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.088670                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker        53000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total        53000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           18                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           18                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       936000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       936000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.088670                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.088670                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker        52000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total        52000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          405                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           34                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs    11.911765                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           14                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          424                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          424                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1050570                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 7768020                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 3012                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               11316                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                3091658                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1115                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   6118                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11649670                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.407147                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            16.282361                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11545591     99.11%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                37462      0.32%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 2791      0.02%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  543      0.00%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  439      0.00%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  414      0.00%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  438      0.00%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  749      0.01%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1243      0.01%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1595      0.01%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              16846      0.14%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               3726      0.03%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1088      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              12721      0.11%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2280      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                845      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               5327      0.05%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                969      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                585      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                520      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                569      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1136      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1955      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                775      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                630      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                448      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                340      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                531      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                410      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                429      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             6275      0.05%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             2151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11649670                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  15900612                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                   13157                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              15913769                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  7694547                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  16528                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              7711075                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      23595159                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       29685                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  23624844                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                  13404673                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      96                       # read misses (Count)
system.cpu.mmu.itb.readAccesses              13404769                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                      13404673                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          96                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                  13404769                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1054604                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  4048961                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 7606948                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2496                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  16370607                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                453554                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               90900295                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 28345                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.LQFullEvents                  62068                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  80999                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          183089                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            66119900                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   115439690                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                111095911                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    156523                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              36031189                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 30088756                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     556                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 589                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1005575                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         98794632                       # The number of ROB reads (Count)
system.cpu.rob.writes                       167640609                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000000                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.inst                    113                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  53695                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     53808                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   113                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 53695                       # number of overall hits (Count)
system.l2.overallHits::total                    53808                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        34375                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           18                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                   61                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                40816                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   75270                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        34375                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           18                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                  61                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               40816                       # number of overall misses (Count)
system.l2.overallMisses::total                  75270                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   2055146500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       906000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst         4567500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      3058336998                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         5118956998                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   2055146500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       906000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        4567500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     3058336998                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        5118956998                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        34375                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           18                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                174                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              94511                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                129078                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        34375                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           18                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               174                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             94511                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               129078                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.350575                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.431865                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.583136                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.350575                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.431865                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.583136                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 59786.080000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 50333.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 74877.049180                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 74929.855890                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    68007.931420                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 59786.080000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 50333.333333                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 74877.049180                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 74929.855890                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   68007.931420                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                10091                       # number of writebacks (Count)
system.l2.writebacks::total                     10091                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            6                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     7                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            6                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    7                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        34374                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           12                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst               61                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            40816                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               75263                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        34374                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           12                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              61                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           40816                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              75263                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   1986383000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       636000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst      4445500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   2976704998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     4968169498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   1986383000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       636000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      4445500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   2976704998                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    4968169498                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999971                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.666667                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.350575                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.431865                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.583082                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999971                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.666667                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.350575                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.431865                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.583082                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 57787.368360                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        53000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 72877.049180                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 72929.855890                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 66010.782164                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 57787.368360                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        53000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 72877.049180                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 72929.855890                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 66010.782164                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          10100                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        41842                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          41842                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data           1791                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total              1791                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data            1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data         1792                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total          1792                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.000558                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.000558                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data         9500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total         9500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.000558                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.000558                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data         9500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total         9500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             113                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                113                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst            61                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               61                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      4567500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      4567500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          174                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            174                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.350575                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.350575                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 74877.049180                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 74877.049180                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           61                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           61                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      4445500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      4445500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.350575                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.350575                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 72877.049180                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 72877.049180                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              34868                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 34868                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             2540                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2540                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    170430500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      170430500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          37408                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             37408                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.067900                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.067900                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 67098.622047                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 67098.622047                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         2540                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            2540                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    165350500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    165350500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.067900                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.067900                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 65098.622047                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 65098.622047                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          18827                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             18827                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        34375                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           18                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        38276                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           72669                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   2055146500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       906000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   2887906498                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   4943958998                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        34375                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           18                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data        57103                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         91496                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.670298                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.794231                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 59786.080000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 50333.333333                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 75449.537517                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 68033.948424                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            6                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             7                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        34374                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           12                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        38276                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        72662                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   1986383000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       636000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   2811354498                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   4798373498                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999971                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.666667                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.670298                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.794155                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 57787.368360                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        53000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 73449.537517                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 66036.903719                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          124                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              124                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          124                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          124                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        67742                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            67742                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        67742                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        67742                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 14652.327479                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       136381                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      80782                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.688260                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   14652.327479                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.894307                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.894307                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          15083                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  944                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  143                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1511                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 9509                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 2976                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.920593                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1992490                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1992490                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     10091.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     34374.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        61.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     40804.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002071372652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          555                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          555                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              157820                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               9534                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       75263                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      10091                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     75263                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    10091                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.82                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 75263                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                10091                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   57893                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    6857                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2130                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1661                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     762                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     755                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     532                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     552                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    1919                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     437                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                    426                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    364                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    291                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                    248                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                    386                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                     38                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    292                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    340                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    579                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    595                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    635                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    613                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    613                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    614                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    618                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    623                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    611                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    599                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    563                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    558                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    556                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    557                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    557                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          555                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     136.702703                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    175.971547                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31            105     18.92%     18.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63           132     23.78%     42.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95            66     11.89%     54.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127           55      9.91%     64.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159           50      9.01%     73.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191           36      6.49%     80.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-223           23      4.14%     84.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-255           11      1.98%     86.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-287           15      2.70%     88.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-319            6      1.08%     89.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::320-351            7      1.26%     91.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::352-383           13      2.34%     93.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-415            5      0.90%     94.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::416-447            4      0.72%     95.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-479            2      0.36%     95.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::480-511            2      0.36%     95.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-543            2      0.36%     96.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::544-575            1      0.18%     96.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::576-607            6      1.08%     97.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::608-639            1      0.18%     97.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-671            1      0.18%     97.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::672-703            2      0.36%     98.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::736-767            1      0.18%     98.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-799            1      0.18%     98.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::832-863            3      0.54%     99.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::960-991            1      0.18%     99.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1088-1119            1      0.18%     99.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1216-1247            1      0.18%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1376-1407            1      0.18%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1440-1471            1      0.18%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           555                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          555                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.162162                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.846023                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      4.559159                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              244     43.96%     43.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               11      1.98%     45.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              177     31.89%     77.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               49      8.83%     86.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               20      3.60%     90.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               13      2.34%     92.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                6      1.08%     93.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                6      1.08%     94.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                8      1.44%     96.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                3      0.54%     96.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                1      0.18%     96.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                3      0.54%     97.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                4      0.72%     98.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                2      0.36%     98.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                1      0.18%     98.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::35                1      0.18%     98.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38                2      0.36%     99.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::51                1      0.18%     99.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::55                1      0.18%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::66                1      0.18%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::69                1      0.18%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           555                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 4816832                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               645824                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              326098957.79755223                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              43722208.56377104                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   14770860000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     173054.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      2199936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst         3904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2611456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       645120                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 148935407.508776694536                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 51993.509341517434                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 264300.339152713655                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 176795262.930939793587                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 43674547.846874646842                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        34374                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst           61                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        40816                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        10091                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker    861471838                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       236552                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      2460446                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1640476744                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 835755621768                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     25061.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     19712.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     40335.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     40192.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  82821883.04                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      2199936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst         3904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2612224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        4816832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         3904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         3904                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       645824                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       645824                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        34374                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst           61                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        40816                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           75263                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        10091                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          10091                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    148935408                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        51994                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         264300                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      176847256                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         326098958                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       264300                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        264300                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     43722209                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         43722209                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     43722209                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    148935408                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        51994                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        264300                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     176847256                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        369821166                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                75251                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               10080                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        11567                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          829                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          717                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          598                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          587                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          673                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        11491                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          965                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        12174                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1595                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          751                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          672                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          900                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17          581                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         1378                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         1453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         1808                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         3975                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         4620                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         3447                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         1973                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         1286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26          894                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27          877                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         1012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         1316                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         1114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31          823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          313                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          285                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          398                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          461                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          503                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          455                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          328                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          414                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          415                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          168                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          142                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          121                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          177                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          221                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          298                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          360                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          380                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          350                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          383                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1188355088                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             250736332                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         2504645580                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15791.88                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           33283.88                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               50223                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               2849                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            66.74                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           28.26                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        32248                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   169.236418                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   112.573747                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   196.868661                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        19362     60.04%     60.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         5990     18.57%     78.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2498      7.75%     86.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1666      5.17%     91.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1195      3.71%     95.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          637      1.98%     97.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          210      0.65%     97.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           96      0.30%     98.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          594      1.84%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        32248                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               4816064                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             645120                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              326.046964                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               43.674548                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.92                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.70                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.23                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               62.20                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    56758167.648000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    75438524.515200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   201036705.139200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  22250296.320000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2628061358.798363                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 11239431676.300747                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1006609738.982413                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  15229586467.703972                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1031.041206                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1489772270                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    663950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  12617352230                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    43849653.120000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    58272673.603200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   115492840.377600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  15635343.360000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2628061358.798363                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 10090425850.545601                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1889461672.896008                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  14841199392.700777                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1004.747447                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2841518424                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    663950000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  11265606076                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               72724                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         10091                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             41851                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2540                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2540                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           72723                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              1                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       202470                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       202470                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  202470                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      5462720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      5462720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  5462720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              75264                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    75264    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                75264                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy           191577500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          403813450                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         127206                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        73047                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              91671                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        77833                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          124                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            62964                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             37408                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            37408                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            174                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         91496                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq          1792                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp         1792                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          472                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       288909                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           54                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       103127                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 392562                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        19072                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10384192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      2200064                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                12604480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           10100                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    645824                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            141072                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.149654                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.356733                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  119960     85.03%     85.03% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   21112     14.97%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              141072                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          165017793                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            174499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          95407000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             20994                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          34399453                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        261963                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       130990                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        21113                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  14771074500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
