// Seed: 3058790820
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    output wor   id_2
);
  assign id_2 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input wor id_2,
    output tri id_3,
    input tri1 id_4,
    input tri id_5,
    output logic id_6,
    input supply1 id_7,
    input logic id_8,
    output logic id_9
);
  always id_6 = #1 id_8;
  assign id_9 = id_8;
  wor  id_11, id_12 = id_7#(.id_2(1 == 1), .id_4(1));
  wire id_13;
  wire id_14;
  wire id_15;
  assign id_9 = id_1;
  module_0 modCall_1 (
      id_3,
      id_12,
      id_12
  );
  assign modCall_1.type_1 = 0;
  time id_16;
  initial begin : LABEL_0
    force id_9 = 1'b0;
  end
endmodule
