(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : pc042b_vsupply5v_09.brd                       )
(    Software Version : 16.5S005                                      )
(    Date/Time        : Wed Sep 26 09:37:33 2012                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------

RIPUP_ETCH FALSE;
RIPUP_DELETE_FIRST_SEGMENT FALSE;
RIPUP_RETAIN_BONDWIRE FALSE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY '/automount/projects/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/pc042a_lib/pc042b_vsupply5v/packaged';
BOARD_DIRECTORY '';
OLD_BOARD_NAME '/automount/projects/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/pc042a_lib/pc042b_vsupply5v/physical/pc042b_vsupply5v_09.brd';
NEW_BOARD_NAME 'pc042b_vsupply5v_10.brd';

CmdLine: netrev -proj /automount/projects/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/pc042b_vsupply5v.cpm -5 -y 1 -O /automount/projects/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/pc042a_lib/pc042b_vsupply5v/physical/pc042b_vsupply5v_09.brd /automount/projects/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/pc042a_lib/pc042b_vsupply5v/physical/pc042b_vsupply5v_10.brd -$

------ Preparing to read pst files ------

Starting to read /automount/projects/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/pc042a_lib/pc042b_vsupply5v/packaged/pstchip.dat 
   Finished reading /automount/projects/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/pc042a_lib/pc042b_vsupply5v/packaged/pstchip.dat (00:00:00.16)
Starting to read /automount/projects/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/pc042a_lib/pc042b_vsupply5v/packaged/pstxprt.dat 
   Finished reading /automount/projects/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/pc042a_lib/pc042b_vsupply5v/packaged/pstxprt.dat (00:00:00.00)
Starting to read /automount/projects/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/pc042a_lib/pc042b_vsupply5v/packaged/pstxnet.dat 
   Finished reading /automount/projects/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/pc042a_lib/pc042b_vsupply5v/packaged/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------




===========================================================
Start Constraint Diff3 Import
	Constraint File:    /automount/projects/cad/designs/fmc-mtlu/trunk/circuit_board/Cadence/pc042a_lib/pc042b_vsupply5v/packaged/pstcmdb.dat
	Allegro Baseline:   /tmp/#Taaaaad04050.tmp
	Start time: Wed Sep 26 09:37:34 2012
===========================================================
===========================================================
Finished Constraint Update	Time: Wed Sep 26 09:37:34 2012
===========================================================

------ Library Paths ------
MODULEPATH =  . 
           /cadence/psd15.1/share/local/pcb/modules 
           ../../../modules 
           ../../fmc_tlu_cfd/physical 
           ../../../pc042a_lib/pc042b_vsupply5v/physical 

PSMPATH =  . 
           /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/symbols 
           /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/formats 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/symbols/connector 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/symbols/soic 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/symbols/discrete 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/symbols/dip 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/symbols/so 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/symbols/bga 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/symbols/qfp 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/symbols/passif 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/symbols/cap 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           /software/CAD/Cadence/SPB_16.50/share/local/pcb/padstacks 
           /software/CAD/Cadence/SPB_16.50/share/pcb/pcb_lib/symbols 
           /software/CAD/Cadence/SPB_16.50/share/pcb/allegrolib/symbols 
           /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/pads 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/padstacks/padstack_smd 
           /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/allegro_libs/pe16/padstacks/padstack3 


------ Summary Statistics ------


netrev run on Sep 26 9:37:33 2012
   DESIGN NAME : 'PC042B_VSUPPLY5V'
   PACKAGING ON 26-Sep-2012 AT 09:37:31

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   DIRECTORIES  <none>
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   LIBRARIES  'bris_cds_analogue' 'bris_cds_connectors' 'bris_cds_logic'
              'bris_cds_memory' 'bris_cds_pld' 'bris_cds_special'
              'bris_cds_standard' 'bris_cds_switches' 'cnconnector'
              'cninterface' 'cnpower' 'cnlinear' 'cnpassive' 'cndiscrete'
              'standard' 'cncmos' 'cn74lv' 'cn74tiac' 'cn75als' 'cds_analogue'
              'uob_hep_pc036a_lib'
   MASTER_LIBRARIES  <none>
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:00
elapsed time  0:00:01

