Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct  1 15:47:41 2019
| Host         : DESKTOP-3EC4Q02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Controller_timing_summary_routed.rpt -pb Controller_timing_summary_routed.pb -rpx Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/HS/HCounter_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: VSync/VCounter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.889        0.000                      0                  628        0.148        0.000                      0                  628        3.000        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
CLK100MHZ                    {0.000 5.000}      10.000          100.000         
  clkfbout_ClockingWizard    {0.000 20.000}     40.000          25.000          
  pixelClock_ClockingWizard  {0.000 19.863}     39.725          25.173          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                      3.000        0.000                       0                     1  
  clkfbout_ClockingWizard                                                                                                                                                     37.845        0.000                       0                     3  
  pixelClock_ClockingWizard       32.889        0.000                      0                  628        0.148        0.000                      0                  628       19.363        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockingWizard
  To Clock:  clkfbout_ClockingWizard

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockingWizard
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixelClock_ClockingWizard
  To Clock:  pixelClock_ClockingWizard

Setup :            0  Failing Endpoints,  Worst Slack       32.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.889ns  (required time - arrival time)
  Source:                 tellerdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 0.518ns (8.291%)  route 5.729ns (91.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.326 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.610    -0.930    pixelClock
    SLICE_X70Y134        FDRE                                         r  tellerdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  tellerdata_reg[15]/Q
                         net (fo=29, routed)          5.729     5.317    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y28         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.621    38.326    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X3Y28         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.885    
                         clock uncertainty           -0.164    38.722    
    RAMB36_X3Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.207    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.207    
                         arrival time                          -5.317    
  -------------------------------------------------------------------
                         slack                                 32.889    

Slack (MET) :             33.082ns  (required time - arrival time)
  Source:                 tellerdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 0.518ns (8.560%)  route 5.533ns (91.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.323 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.610    -0.930    pixelClock
    SLICE_X70Y134        FDRE                                         r  tellerdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  tellerdata_reg[15]/Q
                         net (fo=29, routed)          5.533     5.121    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y27         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.618    38.323    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X3Y27         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.882    
                         clock uncertainty           -0.164    38.719    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.204    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.204    
                         arrival time                          -5.121    
  -------------------------------------------------------------------
                         slack                                 33.082    

Slack (MET) :             33.129ns  (required time - arrival time)
  Source:                 tellerdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.766ns (12.817%)  route 5.210ns (87.183%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.225 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.612    -0.928    pixelClock
    SLICE_X70Y135        FDRE                                         r  tellerdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.410 f  tellerdata_reg[17]/Q
                         net (fo=33, routed)          3.896     3.486    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X66Y131        LUT5 (Prop_lut5_I0_O)        0.124     3.610 r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT/O
                         net (fo=3, routed)           0.682     4.292    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[0]
    SLICE_X66Y131        LUT4 (Prop_lut4_I3_O)        0.124     4.416 r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_gate_68/O
                         net (fo=1, routed)           0.633     5.048    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENBWREN_cooolgate_en_sig_40
    RAMB18_X1Y52         RAMB18E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.520    38.225    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X1Y52         RAMB18E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.560    38.784    
                         clock uncertainty           -0.164    38.621    
    RAMB18_X1Y52         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.178    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         38.178    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                 33.129    

Slack (MET) :             33.446ns  (required time - arrival time)
  Source:                 tellerdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.766ns (13.350%)  route 4.972ns (86.650%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 38.303 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.612    -0.928    pixelClock
    SLICE_X70Y135        FDRE                                         r  tellerdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.410 f  tellerdata_reg[17]/Q
                         net (fo=33, routed)          3.896     3.486    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X66Y131        LUT5 (Prop_lut5_I0_O)        0.124     3.610 r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT/O
                         net (fo=3, routed)           0.298     3.908    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/enb_array[0]
    SLICE_X66Y131        LUT4 (Prop_lut4_I3_O)        0.124     4.032 r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_gate_66/O
                         net (fo=1, routed)           0.778     4.810    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENBWREN_cooolgate_en_sig_39
    RAMB36_X2Y25         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.598    38.303    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X2Y25         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.560    38.862    
                         clock uncertainty           -0.164    38.699    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.256    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.256    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                 33.446    

Slack (MET) :             33.515ns  (required time - arrival time)
  Source:                 tellerdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.518ns (9.229%)  route 5.095ns (90.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 38.317 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.610    -0.930    pixelClock
    SLICE_X70Y134        FDRE                                         r  tellerdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  tellerdata_reg[15]/Q
                         net (fo=29, routed)          5.095     4.683    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y26         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.612    38.317    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X3Y26         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.876    
                         clock uncertainty           -0.164    38.713    
    RAMB36_X3Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.198    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -4.683    
  -------------------------------------------------------------------
                         slack                                 33.515    

Slack (MET) :             33.576ns  (required time - arrival time)
  Source:                 tellerdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 0.518ns (9.341%)  route 5.027ns (90.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.311 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.610    -0.930    pixelClock
    SLICE_X70Y134        FDRE                                         r  tellerdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  tellerdata_reg[15]/Q
                         net (fo=29, routed)          5.027     4.615    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y25         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.606    38.311    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X3Y25         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.870    
                         clock uncertainty           -0.164    38.707    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.192    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.192    
                         arrival time                          -4.615    
  -------------------------------------------------------------------
                         slack                                 33.576    

Slack (MET) :             33.775ns  (required time - arrival time)
  Source:                 tellerdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 0.518ns (9.657%)  route 4.846ns (90.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.328 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.610    -0.930    pixelClock
    SLICE_X70Y134        FDRE                                         r  tellerdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  tellerdata_reg[15]/Q
                         net (fo=29, routed)          4.846     4.434    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y21         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.623    38.328    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.887    
                         clock uncertainty           -0.164    38.724    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.209    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.209    
                         arrival time                          -4.434    
  -------------------------------------------------------------------
                         slack                                 33.775    

Slack (MET) :             33.874ns  (required time - arrival time)
  Source:                 tellerdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.642ns (12.035%)  route 4.692ns (87.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.328 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.612    -0.928    pixelClock
    SLICE_X70Y135        FDRE                                         r  tellerdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135        FDRE (Prop_fdre_C_Q)         0.518    -0.410 f  tellerdata_reg[18]/Q
                         net (fo=33, routed)          3.411     3.001    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_6
    SLICE_X78Y122        LUT6 (Prop_lut6_I1_O)        0.124     3.125 r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_7_LOPT_REMAP/O
                         net (fo=1, routed)           1.281     4.406    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_7
    RAMB36_X3Y21         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.623    38.328    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.887    
                         clock uncertainty           -0.164    38.724    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.281    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.281    
                         arrival time                          -4.406    
  -------------------------------------------------------------------
                         slack                                 33.874    

Slack (MET) :             33.900ns  (required time - arrival time)
  Source:                 tellerdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.518ns (9.909%)  route 4.710ns (90.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 38.317 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.610    -0.930    pixelClock
    SLICE_X70Y134        FDRE                                         r  tellerdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  tellerdata_reg[15]/Q
                         net (fo=29, routed)          4.710     4.298    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.612    38.317    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X3Y24         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.876    
                         clock uncertainty           -0.164    38.713    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.198    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.198    
                         arrival time                          -4.298    
  -------------------------------------------------------------------
                         slack                                 33.900    

Slack (MET) :             33.914ns  (required time - arrival time)
  Source:                 tellerdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (pixelClock_ClockingWizard rise@39.725ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 0.518ns (9.918%)  route 4.705ns (90.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.326 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.610    -0.930    pixelClock
    SLICE_X70Y134        FDRE                                         r  tellerdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  tellerdata_reg[15]/Q
                         net (fo=29, routed)          4.705     4.293    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[15]
    RAMB36_X3Y22         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          1.621    38.326    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y22         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.885    
                         clock uncertainty           -0.164    38.722    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.207    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.207    
                         arrival time                          -4.293    
  -------------------------------------------------------------------
                         slack                                 33.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 tellerdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.118%)  route 0.245ns (59.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.555    -0.609    pixelClock
    SLICE_X70Y131        FDRE                                         r  tellerdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  tellerdata_reg[1]/Q
                         net (fo=30, routed)          0.245    -0.200    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[1]
    RAMB18_X1Y52         RAMB18E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.866    -0.807    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X1Y52         RAMB18E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.532    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183    -0.349    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 tellerdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.098%)  route 0.245ns (59.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.555    -0.609    pixelClock
    SLICE_X70Y131        FDRE                                         r  tellerdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  tellerdata_reg[0]/Q
                         net (fo=30, routed)          0.245    -0.200    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[0]
    RAMB18_X1Y52         RAMB18E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.866    -0.807    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X1Y52         RAMB18E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.532    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183    -0.349    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.903%)  route 0.101ns (35.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.550    -0.614    VSync/HS/pixelClock
    SLICE_X67Y126        FDRE                                         r  VSync/HS/HCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  VSync/HS/HCounter_reg[4]/Q
                         net (fo=6, routed)           0.101    -0.373    VSync/HS/HCounter_reg__0[4]
    SLICE_X66Y126        LUT6 (Prop_lut6_I5_O)        0.045    -0.328 r  VSync/HS/HCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    VSync/HS/p_0_in__0[5]
    SLICE_X66Y126        FDRE                                         r  VSync/HS/HCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.819    -0.854    VSync/HS/pixelClock
    SLICE_X66Y126        FDRE                                         r  VSync/HS/HCounter_reg[5]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X66Y126        FDRE (Hold_fdre_C_D)         0.121    -0.480    VSync/HS/HCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tellerdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.149%)  route 0.277ns (62.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.556    -0.608    pixelClock
    SLICE_X70Y132        FDRE                                         r  tellerdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y132        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  tellerdata_reg[4]/Q
                         net (fo=30, routed)          0.277    -0.167    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[4]
    RAMB36_X2Y26         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.894    -0.779    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.275    -0.504    
    RAMB36_X2Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.321    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 tellerdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.210%)  route 0.277ns (62.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.557    -0.607    pixelClock
    SLICE_X70Y133        FDRE                                         r  tellerdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y133        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  tellerdata_reg[10]/Q
                         net (fo=30, routed)          0.277    -0.166    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[10]
    RAMB36_X2Y26         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.894    -0.779    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.275    -0.504    
    RAMB36_X2Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.321    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tellerdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.119%)  route 0.278ns (62.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.558    -0.606    pixelClock
    SLICE_X70Y134        FDRE                                         r  tellerdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  tellerdata_reg[15]/Q
                         net (fo=29, routed)          0.278    -0.164    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[15]
    RAMB36_X2Y26         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.894    -0.779    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.275    -0.504    
    RAMB36_X2Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.180    -0.324    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 tellerdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.848%)  route 0.258ns (61.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.558    -0.606    pixelClock
    SLICE_X70Y134        FDRE                                         r  tellerdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  tellerdata_reg[13]/Q
                         net (fo=31, routed)          0.258    -0.184    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[13]
    RAMB18_X1Y52         RAMB18E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.866    -0.807    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X1Y52         RAMB18E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.532    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.349    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tellerdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.115%)  route 0.290ns (63.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.558    -0.606    pixelClock
    SLICE_X70Y134        FDRE                                         r  tellerdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  tellerdata_reg[12]/Q
                         net (fo=31, routed)          0.290    -0.152    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[12]
    RAMB36_X2Y26         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.894    -0.779    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.275    -0.504    
    RAMB36_X2Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.321    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tellerdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.981%)  route 0.268ns (62.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.556    -0.608    pixelClock
    SLICE_X70Y132        FDRE                                         r  tellerdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y132        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  tellerdata_reg[7]/Q
                         net (fo=30, routed)          0.268    -0.176    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[7]
    RAMB18_X1Y52         RAMB18E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.866    -0.807    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X1Y52         RAMB18E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.275    -0.532    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.349    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tellerdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pixelClock_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             pixelClock_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixelClock_ClockingWizard rise@0.000ns - pixelClock_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.656%)  route 0.296ns (64.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.556    -0.608    pixelClock
    SLICE_X70Y132        FDRE                                         r  tellerdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y132        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  tellerdata_reg[7]/Q
                         net (fo=30, routed)          0.296    -0.148    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y26         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pixelClock_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/pixelClock_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=86, routed)          0.894    -0.779    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.275    -0.504    
    RAMB36_X2Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.321    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixelClock_ClockingWizard
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y23     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y30     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y24     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y26     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y22     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y26     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y28     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y22     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y28     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y23     VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X68Y124    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_19_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X70Y124    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X70Y124    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X70Y124    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X69Y131    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_4_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X69Y133    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_5_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X66Y131    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_cooolgate_en_gate_65_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X74Y129    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X70Y131    tellerdata_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y126    VSync/HS/HCounter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X69Y133    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_5_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X68Y122    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_6_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X68Y124    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_19_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X74Y129    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X74Y126    VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/VideoMem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_45_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y126    VSync/HS/HCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y126    VSync/HS/HCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X67Y126    VSync/HS/HCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X66Y126    VSync/HS/HCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X67Y126    VSync/HS/HCounter_reg[4]/C



