TimeQuest Timing Analyzer report for C5G_HDMI_VPG
Thu Nov 08 17:58:25 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1100mV 85C Model Metastability Report
 18. Slow 1100mV 0C Model Fmax Summary
 19. Slow 1100mV 0C Model Setup Summary
 20. Slow 1100mV 0C Model Hold Summary
 21. Slow 1100mV 0C Model Recovery Summary
 22. Slow 1100mV 0C Model Removal Summary
 23. Slow 1100mV 0C Model Minimum Pulse Width Summary
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1100mV 0C Model Metastability Report
 29. Fast 1100mV 85C Model Setup Summary
 30. Fast 1100mV 85C Model Hold Summary
 31. Fast 1100mV 85C Model Recovery Summary
 32. Fast 1100mV 85C Model Removal Summary
 33. Fast 1100mV 85C Model Minimum Pulse Width Summary
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Fast 1100mV 85C Model Metastability Report
 39. Fast 1100mV 0C Model Setup Summary
 40. Fast 1100mV 0C Model Hold Summary
 41. Fast 1100mV 0C Model Recovery Summary
 42. Fast 1100mV 0C Model Removal Summary
 43. Fast 1100mV 0C Model Minimum Pulse Width Summary
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Fast 1100mV 0C Model Metastability Report
 49. Multicorner Timing Analysis Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Board Trace Model Assignments
 55. Input Transition Times
 56. Signal Integrity Metrics (Slow 1100mv 0c Model)
 57. Signal Integrity Metrics (Slow 1100mv 85c Model)
 58. Signal Integrity Metrics (Fast 1100mv 0c Model)
 59. Signal Integrity Metrics (Fast 1100mv 85c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Recovery Transfers
 63. Removal Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths
 67. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; C5G_HDMI_VPG                                        ;
; Device Family      ; Cyclone V                                           ;
; Device Name        ; 5CGXFC5C6F27C7                                      ;
; Timing Models      ; Preliminary                                         ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  33.3%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; C5G_HDMI_VPG.sdc ; OK     ; Thu Nov 08 17:58:09 2018 ;
+------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Clock Name                                                                      ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                      ; Source                                                                             ; Targets                                                                             ;
+---------------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; clock_50_1                                                                      ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                    ; { CLOCK_50_B5B }                                                                    ;
; clock_50_2                                                                      ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                    ; { CLOCK_50_B6A }                                                                    ;
; clock_50_3                                                                      ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                    ; { CLOCK_50_B7A }                                                                    ;
; clock_50_4                                                                      ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                    ; { CLOCK_50_B8A }                                                                    ;
; clock_125                                                                       ; Base      ; 8.000   ; 125.0 MHz  ; 0.000 ; 4.000   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                    ; { CLOCK_125_p }                                                                     ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                  ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }     ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                  ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1] }     ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                  ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2] }     ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                  ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3] }     ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                  ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4] }     ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                  ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5] }     ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                  ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6] }     ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7]     ; Generated ; 3.333   ; 300.03 MHz ; 0.000 ; 1.666   ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clock_50_3                                                                  ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin        ; { u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7] }     ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; Generated ; 833.333 ; 1.2 MHz    ; 0.000 ; 416.666 ; 50.00      ; 250       ; 1           ;       ;        ;           ;            ; false    ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]   ; { u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk }   ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; Generated ; 6.172   ; 162.02 MHz ; 0.000 ; 3.086   ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]         ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0] ; { u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk } ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                  ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] }             ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                  ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1] }             ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                  ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2] }             ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                  ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3] }             ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                  ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4] }             ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                  ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5] }             ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                  ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6] }             ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7]             ; Generated ; 1.234   ; 810.37 MHz ; 0.000 ; 0.617   ; 50.00      ; 5         ; 81          ;       ;        ;           ;            ; false    ; clock_50_3                                                                  ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                ; { u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7] }             ;
+---------------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                                                    ;
+------------+-----------------+---------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                      ; Note ;
+------------+-----------------+---------------------------------------------------------------------------------+------+
; 10.63 MHz  ; 10.63 MHz       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;      ;
; 63.62 MHz  ; 63.62 MHz       ; clock_50_3                                                                      ;      ;
; 266.17 MHz ; 266.17 MHz      ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;      ;
+------------+-----------------+---------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                                                       ;
+---------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                           ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------+---------+---------------+
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -89.684 ; -3418.683     ;
; clock_50_3                                                                      ; 1.183   ; 0.000         ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 829.576 ; 0.000         ;
+---------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                                                      ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; clock_50_3                                                                      ; 0.308 ; 0.000         ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.417 ; 0.000         ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.474 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1100mV 85C Model Recovery Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clock_50_3 ; 17.190 ; 0.000            ;
+------------+--------+------------------+


+---------------------------------------+
; Slow 1100mV 85C Model Removal Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; clock_50_3 ; 1.254 ; 0.000            ;
+------------+-------+------------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                                                         ;
+---------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                           ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------+---------+---------------+
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 0.617   ; 0.000         ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.666   ; 0.000         ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 2.380   ; 0.000         ;
; clock_50_3                                                                      ; 9.346   ; 0.000         ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 415.990 ; 0.000         ;
+---------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                               ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; 6.375 ; 6.486 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; clock_50_3 ; 6.375 ; 6.486 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; -2.763 ; -2.992 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; clock_50_3 ; -2.763 ; -2.992 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 5.078 ;       ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 8.411 ; 9.358 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 7.670 ; 7.784 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 5.666 ; 5.677 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 7.292 ; 7.846 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 7.559 ; 7.882 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 5.890 ; 5.950 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 5.634 ; 5.645 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 8.411 ; 9.257 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 8.371 ; 9.124 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 6.281 ; 6.448 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 5.579 ; 5.588 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 6.636 ; 7.041 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 7.505 ; 7.916 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 5.565 ; 5.563 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 7.351 ; 7.326 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 5.559 ; 5.571 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 5.555 ; 5.554 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 5.561 ; 5.574 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 5.574 ; 5.584 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 5.587 ; 5.587 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 5.674 ; 5.690 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 5.678 ; 5.694 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 5.675 ; 5.684 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 8.391 ; 9.358 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 5.669 ; 5.685 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 8.119 ; 8.986 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 7.707 ; 7.216 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 8.225 ; 7.817 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 4.904 ; Fall       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 3.776 ;       ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 4.179 ; 4.180 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 5.938 ; 6.134 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 4.288 ; 4.301 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 5.694 ; 6.156 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 5.895 ; 6.205 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 4.475 ; 4.530 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 4.257 ; 4.270 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 6.636 ; 7.359 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 6.561 ; 7.200 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 4.791 ; 4.929 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 4.201 ; 4.212 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 5.092 ; 5.406 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 5.840 ; 6.202 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 4.186 ; 4.187 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 5.655 ; 5.735 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 4.181 ; 4.196 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 4.179 ; 4.180 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 4.183 ; 4.197 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 4.196 ; 4.209 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 4.208 ; 4.210 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 4.296 ; 4.315 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 4.300 ; 4.319 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 4.297 ; 4.309 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 6.626 ; 7.401 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 4.293 ; 4.311 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 6.405 ; 7.093 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 6.030 ; 5.634 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 6.467 ; 6.082 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 3.610 ; Fall       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                                                    ;
+-----------+-----------------+---------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                      ; Note ;
+-----------+-----------------+---------------------------------------------------------------------------------+------+
; 10.21 MHz ; 10.21 MHz       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;      ;
; 64.09 MHz ; 64.09 MHz       ; clock_50_3                                                                      ;      ;
; 262.4 MHz ; 262.4 MHz       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ;      ;
+-----------+-----------------+---------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                                                        ;
+---------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                           ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------+---------+---------------+
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -93.596 ; -3564.718     ;
; clock_50_3                                                                      ; 1.212   ; 0.000         ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 829.522 ; 0.000         ;
+---------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                                                       ;
+---------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                           ; Slack ; End Point TNS ;
+---------------------------------------------------------------------------------+-------+---------------+
; clock_50_3                                                                      ; 0.288 ; 0.000         ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.399 ; 0.000         ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.491 ; 0.000         ;
+---------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1100mV 0C Model Recovery Summary ;
+------------+--------+-----------------+
; Clock      ; Slack  ; End Point TNS   ;
+------------+--------+-----------------+
; clock_50_3 ; 17.239 ; 0.000           ;
+------------+--------+-----------------+


+--------------------------------------+
; Slow 1100mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; clock_50_3 ; 1.179 ; 0.000           ;
+------------+-------+-----------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                                                          ;
+---------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                           ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------+---------+---------------+
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 0.617   ; 0.000         ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.666   ; 0.000         ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 2.278   ; 0.000         ;
; clock_50_3                                                                      ; 9.200   ; 0.000         ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 415.884 ; 0.000         ;
+---------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                               ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; 6.109 ; 6.472 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; clock_50_3 ; 6.109 ; 6.472 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; -2.596 ; -2.951 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; clock_50_3 ; -2.596 ; -2.951 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 4.985 ;       ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 8.130 ; 9.088 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 7.354 ; 7.570 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 5.537 ; 5.526 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 7.071 ; 7.614 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 7.270 ; 7.632 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 5.741 ; 5.786 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 5.504 ; 5.493 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 8.111 ; 9.002 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 8.078 ; 8.842 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 6.090 ; 6.258 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 5.445 ; 5.429 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 6.464 ; 6.851 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 7.231 ; 7.682 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 5.430 ; 5.408 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 7.043 ; 7.117 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 5.429 ; 5.416 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 5.421 ; 5.401 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 5.432 ; 5.417 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 5.440 ; 5.425 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 5.452 ; 5.431 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 5.549 ; 5.543 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 5.553 ; 5.547 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 5.544 ; 5.531 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 8.130 ; 9.088 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 5.543 ; 5.538 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 7.900 ; 8.745 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 7.494 ; 7.003 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 8.021 ; 7.556 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 4.755 ; Fall       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 3.706 ;       ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 4.074 ; 4.056 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 5.681 ; 5.954 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 4.189 ; 4.181 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 5.514 ; 5.966 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 5.656 ; 5.995 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 4.358 ; 4.399 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 4.155 ; 4.147 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 6.387 ; 7.144 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 6.318 ; 6.961 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 4.637 ; 4.775 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 4.096 ; 4.083 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 4.954 ; 5.252 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 5.613 ; 6.007 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 4.080 ; 4.062 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 5.406 ; 5.561 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 4.081 ; 4.071 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 4.074 ; 4.056 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 4.083 ; 4.071 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 4.091 ; 4.079 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 4.103 ; 4.084 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 4.201 ; 4.198 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 4.204 ; 4.201 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 4.196 ; 4.185 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 6.408 ; 7.174 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 4.196 ; 4.193 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 6.223 ; 6.891 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 5.851 ; 5.457 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 6.301 ; 5.873 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 3.489 ; Fall       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+


---------------------------------------------
; Slow 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                                                       ;
+---------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                           ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------+---------+---------------+
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -42.047 ; -1370.216     ;
; clock_50_3                                                                      ; 3.271   ; 0.000         ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 831.303 ; 0.000         ;
+---------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                                                       ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; clock_50_3                                                                      ; -0.021 ; -0.021        ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.198  ; 0.000         ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.208  ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Fast 1100mV 85C Model Recovery Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; clock_50_3 ; 18.452 ; 0.000            ;
+------------+--------+------------------+


+---------------------------------------+
; Fast 1100mV 85C Model Removal Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; clock_50_3 ; 0.622 ; 0.000            ;
+------------+-------+------------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                                                         ;
+---------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                           ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------+---------+---------------+
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 0.617   ; 0.000         ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.666   ; 0.000         ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 2.636   ; 0.000         ;
; clock_50_3                                                                      ; 9.406   ; 0.000         ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 416.235 ; 0.000         ;
+---------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                               ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; 3.216 ; 3.487 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; clock_50_3 ; 3.216 ; 3.487 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; -1.584 ; -1.805 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; clock_50_3 ; -1.584 ; -1.805 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 3.089 ;       ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 5.097 ; 5.947 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 4.365 ; 4.634 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 3.335 ; 3.353 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 4.360 ; 4.862 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 4.449 ; 4.828 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 3.440 ; 3.518 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 3.300 ; 3.317 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 4.979 ; 5.740 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 4.993 ; 5.691 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 3.674 ; 3.857 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 3.278 ; 3.293 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 3.944 ; 4.308 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 4.443 ; 4.843 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 3.256 ; 3.264 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 4.190 ; 4.348 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 3.267 ; 3.284 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 3.264 ; 3.272 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 3.254 ; 3.271 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 3.271 ; 3.287 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 3.278 ; 3.287 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 3.334 ; 3.358 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 3.334 ; 3.357 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 3.338 ; 3.356 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 5.097 ; 5.947 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 3.334 ; 3.358 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 4.903 ; 5.666 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 4.770 ; 4.315 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 5.005 ; 4.564 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 3.009 ; Fall       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 2.478 ;       ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 2.615 ; 2.625 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 3.551 ; 3.837 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 2.699 ; 2.717 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 3.591 ; 4.018 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 3.655 ; 4.002 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 2.784 ; 2.856 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 2.663 ; 2.681 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 4.116 ; 4.773 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 4.105 ; 4.698 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 2.974 ; 3.129 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 2.640 ; 2.655 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 3.204 ; 3.496 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 3.641 ; 3.993 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 2.617 ; 2.625 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 3.396 ; 3.588 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 2.630 ; 2.647 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 2.625 ; 2.634 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 2.615 ; 2.633 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 2.632 ; 2.648 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 2.640 ; 2.650 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 2.698 ; 2.722 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 2.698 ; 2.722 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 2.701 ; 2.719 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 4.223 ; 4.920 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 2.699 ; 2.723 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 4.054 ; 4.675 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 3.923 ; 3.547 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 4.131 ; 3.732 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 2.400 ; Fall       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+


----------------------------------------------
; Fast 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                                                        ;
+---------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                           ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------+---------+---------------+
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -39.374 ; -1246.319     ;
; clock_50_3                                                                      ; 3.878   ; 0.000         ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 831.484 ; 0.000         ;
+---------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                                                        ;
+---------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                           ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------+--------+---------------+
; clock_50_3                                                                      ; -0.271 ; -0.916        ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 0.189  ; 0.000         ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.195  ; 0.000         ;
+---------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1100mV 0C Model Recovery Summary ;
+------------+--------+-----------------+
; Clock      ; Slack  ; End Point TNS   ;
+------------+--------+-----------------+
; clock_50_3 ; 18.596 ; 0.000           ;
+------------+--------+-----------------+


+--------------------------------------+
; Fast 1100mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; clock_50_3 ; 0.570 ; 0.000           ;
+------------+-------+-----------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                                                          ;
+---------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                           ; Slack   ; End Point TNS ;
+---------------------------------------------------------------------------------+---------+---------------+
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; 0.617   ; 0.000         ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; 1.666   ; 0.000         ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 2.629   ; 0.000         ;
; clock_50_3                                                                      ; 9.405   ; 0.000         ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 416.227 ; 0.000         ;
+---------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                               ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; 3.064 ; 3.349 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; clock_50_3 ; 3.064 ; 3.349 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; -1.514 ; -1.750 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; clock_50_3 ; -1.514 ; -1.750 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 2.823 ;       ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 4.622 ; 5.310 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 3.917 ; 4.173 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 3.038 ; 3.047 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 3.959 ; 4.362 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 4.012 ; 4.332 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 3.123 ; 3.183 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 3.002 ; 3.011 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 4.497 ; 5.127 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 4.505 ; 5.078 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 3.330 ; 3.475 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 2.978 ; 2.985 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 3.583 ; 3.870 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 4.000 ; 4.337 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 2.955 ; 2.956 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 3.754 ; 3.915 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 2.966 ; 2.975 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 2.963 ; 2.964 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 2.954 ; 2.963 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 2.971 ; 2.979 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 2.979 ; 2.979 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 3.040 ; 3.052 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 3.038 ; 3.051 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 3.038 ; 3.047 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 4.622 ; 5.310 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 3.040 ; 3.052 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 4.456 ; 5.071 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 4.281 ; 3.917 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 4.502 ; 4.122 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 2.734 ; Fall       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 2.228 ;       ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 2.336 ; 2.339 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 3.148 ; 3.414 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 2.421 ; 2.431 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 3.224 ; 3.564 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 3.256 ; 3.549 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 2.490 ; 2.544 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 2.385 ; 2.395 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 3.680 ; 4.221 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 3.664 ; 4.150 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 2.657 ; 2.779 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 2.361 ; 2.369 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 2.873 ; 3.101 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 3.239 ; 3.535 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 2.338 ; 2.339 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 3.004 ; 3.190 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 2.349 ; 2.358 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 2.346 ; 2.348 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 2.336 ; 2.346 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 2.353 ; 2.362 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 2.363 ; 2.363 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 2.423 ; 2.436 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 2.422 ; 2.435 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 2.422 ; 2.432 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 3.791 ; 4.352 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 2.423 ; 2.436 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 3.646 ; 4.144 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 3.481 ; 3.183 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 3.675 ; 3.334 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 2.142 ; Fall       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+


---------------------------------------------
; Fast 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                              ;
+----------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                            ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                 ; -93.596   ; -0.271 ; 17.190   ; 0.570   ; 0.617               ;
;  clock_50_3                                                                      ; 1.183     ; -0.271 ; 17.190   ; 0.570   ; 9.200               ;
;  u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; N/A       ; N/A    ; N/A      ; N/A     ; 1.666               ;
;  u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 829.522   ; 0.195  ; N/A      ; N/A     ; 415.884             ;
;  u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -93.596   ; 0.189  ; N/A      ; N/A     ; 2.278               ;
;  u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; N/A       ; N/A    ; N/A      ; N/A     ; 0.617               ;
; Design-wide TNS                                                                  ; -3564.718 ; -0.916 ; 0.0      ; 0.0     ; 0.0                 ;
;  clock_50_3                                                                      ; 0.000     ; -0.916 ; 0.000    ; 0.000   ; 0.000               ;
;  u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]     ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; -3564.718 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]             ; N/A       ; N/A    ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                         ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                               ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; 6.375 ; 6.486 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; clock_50_3 ; 6.375 ; 6.486 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+-------+-------+------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                            ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                               ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------------------+
; SW[*]     ; clock_50_3 ; -1.514 ; -1.750 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
;  SW[1]    ; clock_50_3 ; -1.514 ; -1.750 ; Rise       ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;
+-----------+------------+--------+--------+------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 5.078 ;       ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 8.411 ; 9.358 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 7.670 ; 7.784 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 5.666 ; 5.677 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 7.292 ; 7.846 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 7.559 ; 7.882 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 5.890 ; 5.950 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 5.634 ; 5.645 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 8.411 ; 9.257 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 8.371 ; 9.124 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 6.281 ; 6.448 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 5.579 ; 5.588 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 6.636 ; 7.041 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 7.505 ; 7.916 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 5.565 ; 5.563 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 7.351 ; 7.326 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 5.559 ; 5.571 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 5.555 ; 5.554 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 5.561 ; 5.574 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 5.574 ; 5.584 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 5.587 ; 5.587 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 5.674 ; 5.690 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 5.678 ; 5.694 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 5.675 ; 5.684 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 8.391 ; 9.358 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 5.669 ; 5.685 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 8.119 ; 8.986 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 7.707 ; 7.216 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 8.225 ; 7.817 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 4.904 ; Fall       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                 ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+
; HDMI_TX_CLK    ; clock_50_3 ; 2.228 ;       ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_D[*]   ; clock_50_3 ; 2.336 ; 2.339 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[0]  ; clock_50_3 ; 3.148 ; 3.414 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[1]  ; clock_50_3 ; 2.421 ; 2.431 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[2]  ; clock_50_3 ; 3.224 ; 3.564 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[3]  ; clock_50_3 ; 3.256 ; 3.549 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[4]  ; clock_50_3 ; 2.490 ; 2.544 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[5]  ; clock_50_3 ; 2.385 ; 2.395 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[6]  ; clock_50_3 ; 3.680 ; 4.221 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[7]  ; clock_50_3 ; 3.664 ; 4.150 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[8]  ; clock_50_3 ; 2.657 ; 2.779 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[9]  ; clock_50_3 ; 2.361 ; 2.369 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[10] ; clock_50_3 ; 2.873 ; 3.101 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[11] ; clock_50_3 ; 3.239 ; 3.535 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[12] ; clock_50_3 ; 2.338 ; 2.339 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[13] ; clock_50_3 ; 3.004 ; 3.190 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[14] ; clock_50_3 ; 2.349 ; 2.358 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[15] ; clock_50_3 ; 2.346 ; 2.348 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[16] ; clock_50_3 ; 2.336 ; 2.346 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[17] ; clock_50_3 ; 2.353 ; 2.362 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[18] ; clock_50_3 ; 2.363 ; 2.363 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[19] ; clock_50_3 ; 2.423 ; 2.436 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[20] ; clock_50_3 ; 2.422 ; 2.435 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[21] ; clock_50_3 ; 2.422 ; 2.432 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[22] ; clock_50_3 ; 3.791 ; 4.352 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
;  HDMI_TX_D[23] ; clock_50_3 ; 2.423 ; 2.436 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_DE     ; clock_50_3 ; 3.646 ; 4.144 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_HS     ; clock_50_3 ; 3.481 ; 3.183 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_VS     ; clock_50_3 ; 3.675 ; 3.334 ; Rise       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
; HDMI_TX_CLK    ; clock_50_3 ;       ; 2.142 ; Fall       ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; CLOCK_125_p    ; LVDS         ; 2000 ps         ; 2000 ps         ;
; CLOCK_50_B5B   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50_B6A   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50_B8A   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[2]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[3]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[4]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[5]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[6]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[7]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[8]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; SW[9]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; HDMI_TX_INT    ; 1.2 V        ; 960 ps          ; 960 ps          ;
; CLOCK_50_B7A   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]          ; 1.2 V        ; 960 ps          ; 960 ps          ;
; CPU_RESET_n    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_125_p(n) ; LVDS         ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.72e-07 V                   ; 3.12 V              ; -0.311 V            ; 0.107 V                              ; 0.411 V                              ; 4.14e-10 s                  ; 1.43e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.72e-07 V                  ; 3.12 V             ; -0.311 V           ; 0.107 V                             ; 0.411 V                             ; 4.14e-10 s                 ; 1.43e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.43e-07 V                   ; 3.09 V              ; -0.253 V            ; 0.06 V                               ; 0.352 V                              ; 3.75e-10 s                  ; 1.41e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.43e-07 V                  ; 3.09 V             ; -0.253 V           ; 0.06 V                              ; 0.352 V                             ; 3.75e-10 s                 ; 1.41e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.69e-07 V                   ; 3.13 V              ; -0.388 V            ; 0.087 V                              ; 0.479 V                              ; 3.8e-10 s                   ; 1.37e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.69e-07 V                  ; 3.13 V             ; -0.388 V           ; 0.087 V                             ; 0.479 V                             ; 3.8e-10 s                  ; 1.37e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.3e-05 V                    ; 3.1 V               ; -0.244 V            ; 0.049 V                              ; 0.373 V                              ; 4.38e-10 s                  ; 1.79e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.3e-05 V                   ; 3.1 V              ; -0.244 V           ; 0.049 V                             ; 0.373 V                             ; 4.38e-10 s                 ; 1.79e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.1e-05 V                    ; 3.09 V              ; -0.197 V            ; 0.044 V                              ; 0.302 V                              ; 4.12e-10 s                  ; 1.77e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.1e-05 V                   ; 3.09 V             ; -0.197 V           ; 0.044 V                             ; 0.302 V                             ; 4.12e-10 s                 ; 1.77e-10 s                 ; Yes                       ; Yes                       ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-05 V                   ; 3.11 V              ; -0.313 V            ; 0.04 V                               ; 0.414 V                              ; 4.07e-10 s                  ; 1.74e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-05 V                  ; 3.11 V             ; -0.313 V           ; 0.04 V                              ; 0.414 V                             ; 4.07e-10 s                 ; 1.74e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.99e-06 V                   ; 3.69 V              ; -0.62 V             ; 0.102 V                              ; 0.737 V                              ; 3.28e-10 s                  ; 1.4e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.99e-06 V                  ; 3.69 V             ; -0.62 V            ; 0.102 V                             ; 0.737 V                             ; 3.28e-10 s                 ; 1.4e-10 s                  ; Yes                       ; No                        ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.25e-06 V                   ; 3.66 V              ; -0.678 V            ; 0.054 V                              ; 0.645 V                              ; 2.93e-10 s                  ; 1.39e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.25e-06 V                  ; 3.66 V             ; -0.678 V           ; 0.054 V                             ; 0.645 V                             ; 2.93e-10 s                 ; 1.39e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.93e-06 V                   ; 3.7 V               ; -0.811 V            ; 0.093 V                              ; 0.832 V                              ; 2.8e-10 s                   ; 1.38e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.93e-06 V                  ; 3.7 V              ; -0.811 V           ; 0.093 V                             ; 0.832 V                             ; 2.8e-10 s                  ; 1.38e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HDMI_TX_CLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000198 V                   ; 3.65 V              ; -0.415 V            ; 0.039 V                              ; 0.553 V                              ; 4.01e-10 s                  ; 1.77e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000198 V                  ; 3.65 V             ; -0.415 V           ; 0.039 V                             ; 0.553 V                             ; 4.01e-10 s                 ; 1.77e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000167 V                   ; 3.64 V              ; -0.324 V            ; 0.026 V                              ; 0.457 V                              ; 3.69e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000167 V                  ; 3.64 V             ; -0.324 V           ; 0.026 V                             ; 0.457 V                             ; 3.69e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_D[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_DE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_HS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
; HDMI_TX_VS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000195 V                   ; 3.65 V              ; -0.489 V            ; 0.106 V                              ; 0.608 V                              ; 3.79e-10 s                  ; 1.73e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000195 V                  ; 3.65 V             ; -0.489 V           ; 0.106 V                             ; 0.608 V                             ; 3.79e-10 s                 ; 1.73e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                      ; To Clock                                                                        ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+----------+----------+----------+
; clock_50_3                                                                      ; clock_50_3                                                                      ; 1848867      ; 0        ; 0        ; 0        ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; clock_50_3                                                                      ; 68           ; 0        ; 0        ; 0        ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 157          ; 0        ; 0        ; 0        ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; > 2147483647 ; 0        ; 0        ; 0        ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; > 2147483647 ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                      ; To Clock                                                                        ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+----------+----------+----------+
; clock_50_3                                                                      ; clock_50_3                                                                      ; 1848867      ; 0        ; 0        ; 0        ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; clock_50_3                                                                      ; 68           ; 0        ; 0        ; 0        ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; 157          ; 0        ; 0        ; 0        ;
; u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk   ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; > 2147483647 ; 0        ; 0        ; 0        ;
; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; > 2147483647 ; 0        ; 0        ; 0        ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Recovery Transfers                                                  ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock_50_3 ; clock_50_3 ; 12       ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Removal Transfers                                                   ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clock_50_3 ; clock_50_3 ; 12       ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 6     ; 6    ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Thu Nov 08 17:58:05 2018
Info: Command: quartus_sta C5G_HDMI_VPG -c C5G_HDMI_VPG
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches.
Info (332104): Reading SDC File: 'C5G_HDMI_VPG.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 5 -duty_cycle 50.00 -name {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1]} {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[1]}
    Info (332110): create_generated_clock -source {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2]} {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[2]}
    Info (332110): create_generated_clock -source {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3]} {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[3]}
    Info (332110): create_generated_clock -source {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4]} {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[4]}
    Info (332110): create_generated_clock -source {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5]} {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[5]}
    Info (332110): create_generated_clock -source {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6]} {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[6]}
    Info (332110): create_generated_clock -source {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7]} {u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[7]}
    Info (332110): create_generated_clock -source {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1]} {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[1]}
    Info (332110): create_generated_clock -source {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2]} {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[2]}
    Info (332110): create_generated_clock -source {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3]} {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[3]}
    Info (332110): create_generated_clock -source {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4]} {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[4]}
    Info (332110): create_generated_clock -source {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5]} {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[5]}
    Info (332110): create_generated_clock -source {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6]} {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[6]}
    Info (332110): create_generated_clock -source {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7]} {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[7]}
    Info (332110): create_generated_clock -source {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 250 -duty_cycle 50.00 -name {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -89.684
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -89.684     -3418.683 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     1.183         0.000 clock_50_3 
    Info (332119):   829.576         0.000 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.308
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.308         0.000 clock_50_3 
    Info (332119):     0.417         0.000 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.474         0.000 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
Info (332146): Worst-case recovery slack is 17.190
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.190         0.000 clock_50_3 
Info (332146): Worst-case removal slack is 1.254
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.254         0.000 clock_50_3 
Info (332146): Worst-case minimum pulse width slack is 0.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.617         0.000 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666         0.000 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.380         0.000 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     9.346         0.000 clock_50_3 
    Info (332119):   415.990         0.000 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CGXFC5C6F27C7 are preliminary
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -93.596
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -93.596     -3564.718 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     1.212         0.000 clock_50_3 
    Info (332119):   829.522         0.000 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.288
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.288         0.000 clock_50_3 
    Info (332119):     0.399         0.000 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.491         0.000 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
Info (332146): Worst-case recovery slack is 17.239
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.239         0.000 clock_50_3 
Info (332146): Worst-case removal slack is 1.179
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.179         0.000 clock_50_3 
Info (332146): Worst-case minimum pulse width slack is 0.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.617         0.000 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666         0.000 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.278         0.000 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     9.200         0.000 clock_50_3 
    Info (332119):   415.884         0.000 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 5CGXFC5C6F27C7 are preliminary
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -42.047
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -42.047     -1370.216 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.271         0.000 clock_50_3 
    Info (332119):   831.303         0.000 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is -0.021
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.021        -0.021 clock_50_3 
    Info (332119):     0.198         0.000 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.208         0.000 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 18.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.452         0.000 clock_50_3 
Info (332146): Worst-case removal slack is 0.622
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.622         0.000 clock_50_3 
Info (332146): Worst-case minimum pulse width slack is 0.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.617         0.000 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666         0.000 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.636         0.000 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     9.406         0.000 clock_50_3 
    Info (332119):   416.235         0.000 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): Cell: u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -39.374
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -39.374     -1246.319 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     3.878         0.000 clock_50_3 
    Info (332119):   831.484         0.000 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is -0.271
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.271        -0.916 clock_50_3 
    Info (332119):     0.189         0.000 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     0.195         0.000 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 18.596
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.596         0.000 clock_50_3 
Info (332146): Worst-case removal slack is 0.570
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.570         0.000 clock_50_3 
Info (332146): Worst-case minimum pulse width slack is 0.617
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.617         0.000 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0] 
    Info (332119):     1.666         0.000 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     2.629         0.000 u_vpg|u_pll|pll_inst|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk 
    Info (332119):     9.405         0.000 clock_50_3 
    Info (332119):   416.227         0.000 u_sys_pll|sys_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 1228 megabytes
    Info: Processing ended: Thu Nov 08 17:58:25 2018
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:33


