<profile>

<section name = "Vitis HLS Report for 'syr2k'" level="0">
<item name = "Date">Tue Feb 27 22:16:20 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">proj_syr2k_no_taffo</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v585t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 27.457 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">13529, 99289, 0.371 ms, 2.726 ms, 13530, 99290, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160">syr2k_Pipeline_VITIS_LOOP_48_2, 17, 257, 0.392 us, 5.928 us, 17, 257, no</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170">syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, 322, 5442, 8.841 us, 0.149 ms, 322, 5442, no</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183">syr2k_Pipeline_VITIS_LOOP_48_21, 32, 272, 0.738 us, 6.274 us, 32, 272, no</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193">syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42, 642, 5762, 17.627 us, 0.158 ms, 642, 5762, no</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206">syr2k_Pipeline_VITIS_LOOP_48_23, 47, 287, 1.084 us, 6.620 us, 47, 287, no</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216">syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44, 962, 6082, 26.414 us, 0.167 ms, 962, 6082, no</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229">syr2k_Pipeline_VITIS_LOOP_48_25, 62, 302, 1.430 us, 6.966 us, 62, 302, no</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239">syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46, 1282, 6402, 35.200 us, 0.176 ms, 1282, 6402, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_46_1">13528, 99288, 3382 ~ 24822, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 89, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 6, 3772, 7638, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 775, -</column>
<column name="Register">-, -, 306, -, -</column>
<specialColumn name="Available">1590, 1260, 728400, 364200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 240, 424, 0</column>
<column name="fadd_32ns_32ns_32_2_no_dsp_1_U70">fadd_32ns_32ns_32_2_no_dsp_1, 0, 0, 128, 375, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U69">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U71">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 135, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 710, 1276, 0</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160">syr2k_Pipeline_VITIS_LOOP_48_2, 0, 0, 119, 277, 0</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183">syr2k_Pipeline_VITIS_LOOP_48_21, 0, 0, 119, 277, 0</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206">syr2k_Pipeline_VITIS_LOOP_48_23, 0, 0, 119, 277, 0</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229">syr2k_Pipeline_VITIS_LOOP_48_25, 0, 0, 120, 277, 0</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170">syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, 0, 0, 490, 1046, 0</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193">syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42, 0, 0, 490, 1046, 0</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216">syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44, 0, 0, 490, 1046, 0</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239">syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46, 0, 0, 491, 1047, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln46_1_fu_303_p2">+, 0, 0, 13, 5, 3</column>
<column name="add_ln46_2_fu_355_p2">+, 0, 0, 13, 5, 3</column>
<column name="add_ln46_3_fu_394_p2">+, 0, 0, 13, 5, 3</column>
<column name="add_ln46_4_fu_433_p2">+, 0, 0, 13, 5, 3</column>
<column name="add_ln46_fu_297_p2">+, 0, 0, 13, 5, 3</column>
<column name="or_ln50_1_fu_378_p2">or, 0, 0, 8, 8, 6</column>
<column name="or_ln50_2_fu_417_p2">or, 0, 0, 8, 8, 6</column>
<column name="or_ln50_fu_338_p2">or, 0, 0, 8, 8, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">86, 18, 1, 18</column>
<column name="gmem_ARADDR">37, 9, 64, 576</column>
<column name="gmem_ARLEN">37, 9, 32, 288</column>
<column name="gmem_ARVALID">37, 9, 1, 9</column>
<column name="gmem_AWADDR">37, 9, 64, 576</column>
<column name="gmem_AWLEN">37, 9, 32, 288</column>
<column name="gmem_AWVALID">37, 9, 1, 9</column>
<column name="gmem_BREADY">37, 9, 1, 9</column>
<column name="gmem_RREADY">37, 9, 1, 9</column>
<column name="gmem_WDATA">37, 9, 32, 288</column>
<column name="gmem_WSTRB">37, 9, 4, 36</column>
<column name="gmem_WVALID">37, 9, 1, 9</column>
<column name="grp_fu_625_ce">37, 9, 1, 9</column>
<column name="grp_fu_625_p0">37, 9, 32, 288</column>
<column name="grp_fu_625_p1">37, 9, 32, 288</column>
<column name="grp_fu_629_ce">21, 5, 1, 5</column>
<column name="grp_fu_629_p0">21, 5, 32, 160</column>
<column name="grp_fu_629_p1">21, 5, 32, 160</column>
<column name="grp_fu_633_ce">21, 5, 1, 5</column>
<column name="grp_fu_633_p0">21, 5, 32, 160</column>
<column name="grp_fu_633_p1">21, 5, 32, 160</column>
<column name="i_fu_126">9, 2, 5, 10</column>
<column name="indvars_iv73_fu_110">9, 2, 5, 10</column>
<column name="indvars_iv75_fu_114">9, 2, 5, 10</column>
<column name="indvars_iv77_fu_118">9, 2, 5, 10</column>
<column name="indvars_iv79_fu_122">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_read_reg_523">64, 0, 64, 0</column>
<column name="B_read_reg_515">64, 0, 64, 0</column>
<column name="C_read_reg_503">64, 0, 64, 0</column>
<column name="ap_CS_fsm">17, 0, 17, 0</column>
<column name="empty_37_reg_541">4, 0, 4, 0</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_183_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_206_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_229_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_160_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_193_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_216_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_239_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_170_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_126">5, 0, 5, 0</column>
<column name="indvars_iv73_fu_110">5, 0, 5, 0</column>
<column name="indvars_iv73_load_reg_603">5, 0, 5, 0</column>
<column name="indvars_iv75_fu_114">5, 0, 5, 0</column>
<column name="indvars_iv75_load_reg_581">5, 0, 5, 0</column>
<column name="indvars_iv77_fu_118">5, 0, 5, 0</column>
<column name="indvars_iv77_load_reg_553">5, 0, 5, 0</column>
<column name="indvars_iv79_fu_122">5, 0, 5, 0</column>
<column name="indvars_iv79_load_reg_534">5, 0, 5, 0</column>
<column name="or_ln50_1_reg_588">3, 0, 8, 5</column>
<column name="or_ln50_2_reg_610">2, 0, 8, 6</column>
<column name="or_ln50_reg_566">3, 0, 8, 5</column>
<column name="shl_ln50_4_reg_560">4, 0, 8, 4</column>
<column name="tmp_10_reg_620">5, 0, 9, 4</column>
<column name="tmp_2_reg_548">5, 0, 9, 4</column>
<column name="tmp_3_reg_571">3, 0, 4, 1</column>
<column name="tmp_6_reg_576">5, 0, 9, 4</column>
<column name="tmp_8_reg_598">5, 0, 9, 4</column>
<column name="tmp_9_reg_593">3, 0, 4, 1</column>
<column name="tmp_s_reg_615">2, 0, 4, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, syr2k, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, syr2k, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, syr2k, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, syr2k, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, syr2k, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, syr2k, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="alpha">in, 32, ap_none, alpha, scalar</column>
<column name="beta">in, 32, ap_none, beta, scalar</column>
</table>
</item>
</section>
</profile>
