// Seed: 764852015
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input logic id_9,
    input id_10,
    output id_11
);
  type_17(
      (id_1), 1 - id_2
  );
  logic id_12 (
      id_6 + id_8,
      id_4
  );
  assign id_3 = ~id_1;
  logic id_13;
endmodule
