
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v' to AST representation.
Generating RTLIL representation for module `\stage3_X_Y_buffer_18_16_1_10_32_64'.
Generating RTLIL representation for module `\shift_register_unit_1_2'.
Generating RTLIL representation for module `\ram_288_0_42'.
Generating RTLIL representation for module `\dual_port_ram'.
Generating RTLIL representation for module `\counter_63_1'.
Generating RTLIL representation for module `\counter_41_1'.
Generating RTLIL representation for module `\counter_41_1_32'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: counter_41_1_32     
root of   0 design levels: counter_41_1        
root of   0 design levels: counter_63_1        
root of   0 design levels: dual_port_ram       
root of   1 design levels: ram_288_0_42        
root of   0 design levels: shift_register_unit_1_2
root of   2 design levels: stage3_X_Y_buffer_18_16_1_10_32_64
Automatically selected stage3_X_Y_buffer_18_16_1_10_32_64 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \stage3_X_Y_buffer_18_16_1_10_32_64
Used module:     \shift_register_unit_1_2
Used module:     \ram_288_0_42
Used module:         \dual_port_ram
Used module:     \counter_63_1
Used module:     \counter_41_1
Used module:     \counter_41_1_32

2.3. Analyzing design hierarchy..
Top module:  \stage3_X_Y_buffer_18_16_1_10_32_64
Used module:     \shift_register_unit_1_2
Used module:     \ram_288_0_42
Used module:         \dual_port_ram
Used module:     \counter_63_1
Used module:     \counter_41_1
Used module:     \counter_41_1_32
Removed 0 unused modules.
Warning: Resizing cell port stage3_X_Y_buffer_18_16_1_10_32_64.ram_288_0_42_inst.raddr from 14 bits to 6 bits.
Warning: Resizing cell port stage3_X_Y_buffer_18_16_1_10_32_64.ram_288_0_42_inst.waddr from 14 bits to 6 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:362$43 in module counter_41_1_32.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:342$39 in module counter_41_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:322$35 in module counter_63_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:305$27 in module dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:296$19 in module dual_port_ram.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:232$16 in module shift_register_unit_1_2.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:201$5 in module stage3_X_Y_buffer_18_16_1_10_32_64.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2 in module stage3_X_Y_buffer_18_16_1_10_32_64.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 18 redundant assignments.
Promoted 6 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\counter_41_1_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:362$43'.
     1/1: $0\count[13:0]
Creating decoders for process `\counter_41_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:342$39'.
     1/1: $0\count[13:0]
Creating decoders for process `\counter_63_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:322$35'.
     1/1: $0\count[13:0]
Creating decoders for process `\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:305$27'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:307$18_EN[287:0]$33
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:307$18_DATA[287:0]$32
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:307$18_ADDR[5:0]$31
     4/4: $0\out2[287:0]
Creating decoders for process `\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:296$19'.
     1/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:298$17_EN[287:0]$25
     2/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:298$17_DATA[287:0]$24
     3/4: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:298$17_ADDR[5:0]$23
     4/4: $0\out1[287:0]
Creating decoders for process `\shift_register_unit_1_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:232$16'.
     1/2: $0\shift_registers_1[0:0]
     2/2: $0\shift_registers_0[0:0]
Creating decoders for process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:201$5'.
     1/3: $0\en_output_counter[0:0]
     2/3: $0\output_finish[0:0]
     3/3: $0\reg_feed_start[0:0]
Creating decoders for process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
     1/17: $0\i_data_15[17:0]
     2/17: $0\i_data_14[17:0]
     3/17: $0\i_data_13[17:0]
     4/17: $0\i_data_12[17:0]
     5/17: $0\i_data_11[17:0]
     6/17: $0\i_data_10[17:0]
     7/17: $0\i_data_9[17:0]
     8/17: $0\i_data_8[17:0]
     9/17: $0\i_data_7[17:0]
    10/17: $0\i_data_6[17:0]
    11/17: $0\i_data_5[17:0]
    12/17: $0\i_data_4[17:0]
    13/17: $0\i_data_3[17:0]
    14/17: $0\i_data_2[17:0]
    15/17: $0\i_data_1[17:0]
    16/17: $0\i_data_0[17:0]
    17/17: $0\wen[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\i_data_0' from process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
No latch inferred for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\i_data_1' from process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
No latch inferred for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\i_data_2' from process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
No latch inferred for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\i_data_3' from process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
No latch inferred for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\i_data_4' from process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
No latch inferred for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\i_data_5' from process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
No latch inferred for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\i_data_6' from process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
No latch inferred for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\i_data_7' from process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
No latch inferred for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\i_data_8' from process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
No latch inferred for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\i_data_9' from process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
No latch inferred for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\i_data_10' from process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
No latch inferred for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\i_data_11' from process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
No latch inferred for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\i_data_12' from process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
No latch inferred for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\i_data_13' from process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
No latch inferred for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\i_data_14' from process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
No latch inferred for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\i_data_15' from process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
No latch inferred for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\wen' from process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\counter_41_1_32.\count' using process `\counter_41_1_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:362$43'.
  created $dff cell `$procdff$175' with positive edge clock.
Creating register for signal `\counter_41_1.\count' using process `\counter_41_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:342$39'.
  created $dff cell `$procdff$176' with positive edge clock.
Creating register for signal `\counter_63_1.\count' using process `\counter_63_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:322$35'.
  created $dff cell `$procdff$177' with positive edge clock.
Creating register for signal `\dual_port_ram.\out2' using process `\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:305$27'.
  created $dff cell `$procdff$178' with positive edge clock.
Creating register for signal `\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:307$18_ADDR' using process `\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:305$27'.
  created $dff cell `$procdff$179' with positive edge clock.
Creating register for signal `\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:307$18_DATA' using process `\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:305$27'.
  created $dff cell `$procdff$180' with positive edge clock.
Creating register for signal `\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:307$18_EN' using process `\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:305$27'.
  created $dff cell `$procdff$181' with positive edge clock.
Creating register for signal `\dual_port_ram.\out1' using process `\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:296$19'.
  created $dff cell `$procdff$182' with positive edge clock.
Creating register for signal `\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:298$17_ADDR' using process `\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:296$19'.
  created $dff cell `$procdff$183' with positive edge clock.
Creating register for signal `\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:298$17_DATA' using process `\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:296$19'.
  created $dff cell `$procdff$184' with positive edge clock.
Creating register for signal `\dual_port_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:298$17_EN' using process `\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:296$19'.
  created $dff cell `$procdff$185' with positive edge clock.
Creating register for signal `\shift_register_unit_1_2.\shift_registers_0' using process `\shift_register_unit_1_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:232$16'.
  created $dff cell `$procdff$186' with positive edge clock.
Creating register for signal `\shift_register_unit_1_2.\shift_registers_1' using process `\shift_register_unit_1_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:232$16'.
  created $dff cell `$procdff$187' with positive edge clock.
Creating register for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\reg_feed_start' using process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:201$5'.
  created $dff cell `$procdff$188' with positive edge clock.
Creating register for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\en_output_counter' using process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:201$5'.
  created $dff cell `$procdff$189' with positive edge clock.
Creating register for signal `\stage3_X_Y_buffer_18_16_1_10_32_64.\output_finish' using process `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:201$5'.
  created $dff cell `$procdff$190' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\counter_41_1_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:362$43'.
Removing empty process `counter_41_1_32.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:362$43'.
Found and cleaned up 3 empty switches in `\counter_41_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:342$39'.
Removing empty process `counter_41_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:342$39'.
Found and cleaned up 3 empty switches in `\counter_63_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:322$35'.
Removing empty process `counter_63_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:322$35'.
Found and cleaned up 1 empty switch in `\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:305$27'.
Removing empty process `dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:305$27'.
Found and cleaned up 1 empty switch in `\dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:296$19'.
Removing empty process `dual_port_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:296$19'.
Found and cleaned up 2 empty switches in `\shift_register_unit_1_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:232$16'.
Removing empty process `shift_register_unit_1_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:232$16'.
Found and cleaned up 5 empty switches in `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:201$5'.
Removing empty process `stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:201$5'.
Found and cleaned up 1 empty switch in `\stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
Removing empty process `stage3_X_Y_buffer_18_16_1_10_32_64.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:85$2'.
Cleaned up 19 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_41_1_32.
Optimizing module counter_41_1.
Optimizing module counter_63_1.
Optimizing module dual_port_ram.
Optimizing module ram_288_0_42.
Optimizing module shift_register_unit_1_2.
Optimizing module stage3_X_Y_buffer_18_16_1_10_32_64.
<suppressed ~1 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_41_1_32.
Optimizing module counter_41_1.
Optimizing module counter_63_1.
Optimizing module dual_port_ram.
Optimizing module ram_288_0_42.
Optimizing module shift_register_unit_1_2.
Optimizing module stage3_X_Y_buffer_18_16_1_10_32_64.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_41_1_32'.
<suppressed ~3 debug messages>
Finding identical cells in module `\counter_41_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\counter_63_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\dual_port_ram'.
Finding identical cells in module `\ram_288_0_42'.
Finding identical cells in module `\shift_register_unit_1_2'.
Finding identical cells in module `\stage3_X_Y_buffer_18_16_1_10_32_64'.
<suppressed ~3 debug messages>
Removed a total of 4 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter_41_1_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \counter_41_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \counter_63_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram_288_0_42..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_1_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \stage3_X_Y_buffer_18_16_1_10_32_64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~33 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter_41_1_32.
  Optimizing cells in module \counter_41_1.
  Optimizing cells in module \counter_63_1.
  Optimizing cells in module \dual_port_ram.
    Consolidated identical input bits for $mux cell $procmux$84:
      Old ports: A=288'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=288'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$84_Y
      New ports: A=1'0, B=1'1, Y=$procmux$84_Y [0]
      New connections: $procmux$84_Y [287:1] = { $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] $procmux$84_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$72:
      Old ports: A=288'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=288'111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$procmux$72_Y
      New ports: A=1'0, B=1'1, Y=$procmux$72_Y [0]
      New connections: $procmux$72_Y [287:1] = { $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] $procmux$72_Y [0] }
  Optimizing cells in module \dual_port_ram.
  Optimizing cells in module \ram_288_0_42.
  Optimizing cells in module \shift_register_unit_1_2.
  Optimizing cells in module \stage3_X_Y_buffer_18_16_1_10_32_64.
Performed a total of 2 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_41_1_32'.
Finding identical cells in module `\counter_41_1'.
Finding identical cells in module `\counter_63_1'.
Finding identical cells in module `\dual_port_ram'.
Finding identical cells in module `\ram_288_0_42'.
Finding identical cells in module `\shift_register_unit_1_2'.
Finding identical cells in module `\stage3_X_Y_buffer_18_16_1_10_32_64'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$175 ($dff) from module counter_41_1_32 (D = $procmux$50_Y, Q = \count, rval = 14'00000000100000).
Adding EN signal on $auto$ff.cc:262:slice$193 ($sdff) from module counter_41_1_32 (D = $procmux$48_Y, Q = \count).
Adding SRST signal on $procdff$176 ($dff) from module counter_41_1 (D = $procmux$58_Y, Q = \count, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$195 ($sdff) from module counter_41_1 (D = $procmux$56_Y, Q = \count).
Adding SRST signal on $procdff$177 ($dff) from module counter_63_1 (D = $procmux$66_Y, Q = \count, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:262:slice$197 ($sdff) from module counter_63_1 (D = $procmux$64_Y, Q = \count).
Adding EN signal on $procdff$178 ($dff) from module dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:310$34_DATA, Q = \out2).
Adding EN signal on $procdff$182 ($dff) from module dual_port_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:301$26_DATA, Q = \out1).
Adding SRST signal on $procdff$186 ($dff) from module shift_register_unit_1_2 (D = $procmux$100_Y, Q = \shift_registers_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$201 ($sdff) from module shift_register_unit_1_2 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$187 ($dff) from module shift_register_unit_1_2 (D = $procmux$95_Y, Q = \shift_registers_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$203 ($sdff) from module shift_register_unit_1_2 (D = \shift_registers_0, Q = \shift_registers_1).
Adding SRST signal on $procdff$190 ($dff) from module stage3_X_Y_buffer_18_16_1_10_32_64 (D = $procmux$111_Y, Q = \output_finish, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$205 ($sdff) from module stage3_X_Y_buffer_18_16_1_10_32_64 (D = $procmux$111_Y, Q = \output_finish).
Adding SRST signal on $procdff$188 ($dff) from module stage3_X_Y_buffer_18_16_1_10_32_64 (D = $procmux$119_Y, Q = \reg_feed_start, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$209 ($sdff) from module stage3_X_Y_buffer_18_16_1_10_32_64 (D = $procmux$119_Y, Q = \reg_feed_start).
Adding SRST signal on $procdff$189 ($dff) from module stage3_X_Y_buffer_18_16_1_10_32_64 (D = $logic_and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.small_submodules/stage3_X_Y_buffer_18_16_1_10_32_64.v:207$9_Y, Q = \en_output_counter, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_41_1_32..
Finding unused cells or wires in module \counter_41_1..
Finding unused cells or wires in module \counter_63_1..
Finding unused cells or wires in module \dual_port_ram..
Finding unused cells or wires in module \ram_288_0_42..
Finding unused cells or wires in module \shift_register_unit_1_2..
Finding unused cells or wires in module \stage3_X_Y_buffer_18_16_1_10_32_64..
Removed 21 unused cells and 128 unused wires.
<suppressed ~27 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_41_1.
Optimizing module counter_41_1_32.
Optimizing module counter_63_1.
Optimizing module dual_port_ram.
Optimizing module ram_288_0_42.
Optimizing module shift_register_unit_1_2.
Optimizing module stage3_X_Y_buffer_18_16_1_10_32_64.
<suppressed ~2 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \counter_41_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \counter_41_1_32..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \counter_63_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dual_port_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ram_288_0_42..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shift_register_unit_1_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage3_X_Y_buffer_18_16_1_10_32_64..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~28 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \counter_41_1.
  Optimizing cells in module \counter_41_1_32.
  Optimizing cells in module \counter_63_1.
  Optimizing cells in module \dual_port_ram.
  Optimizing cells in module \ram_288_0_42.
  Optimizing cells in module \shift_register_unit_1_2.
  Optimizing cells in module \stage3_X_Y_buffer_18_16_1_10_32_64.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter_41_1'.
Finding identical cells in module `\counter_41_1_32'.
Finding identical cells in module `\counter_63_1'.
Finding identical cells in module `\dual_port_ram'.
Finding identical cells in module `\ram_288_0_42'.
Finding identical cells in module `\shift_register_unit_1_2'.
Finding identical cells in module `\stage3_X_Y_buffer_18_16_1_10_32_64'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_41_1..
Finding unused cells or wires in module \counter_41_1_32..
Finding unused cells or wires in module \counter_63_1..
Finding unused cells or wires in module \dual_port_ram..
Finding unused cells or wires in module \ram_288_0_42..
Finding unused cells or wires in module \shift_register_unit_1_2..
Finding unused cells or wires in module \stage3_X_Y_buffer_18_16_1_10_32_64..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter_41_1.
Optimizing module counter_41_1_32.
Optimizing module counter_63_1.
Optimizing module dual_port_ram.
Optimizing module ram_288_0_42.
Optimizing module shift_register_unit_1_2.
Optimizing module stage3_X_Y_buffer_18_16_1_10_32_64.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== counter_41_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                           32
     $le                            32
     $mux                           14
     $sdffe                         14

=== counter_41_1_32 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                           32
     $le                            32
     $mux                           14
     $sdffe                         14

=== counter_63_1 ===

   Number of wires:                  7
   Number of wire bits:             64
   Number of public wires:           4
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $add                           32
     $le                            32
     $mux                           14
     $sdffe                         14

=== dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           2907
   Number of public wires:           9
   Number of public wire bits:    1167
   Number of memories:               1
   Number of memory bits:         1728
   Number of processes:              0
   Number of cells:                 12
     $dffe                         576
     $mux                          590

=== ram_288_0_42 ===

   Number of wires:                  8
   Number of wire bits:           1166
   Number of public wires:           8
   Number of public wire bits:    1166
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== shift_register_unit_1_2 ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdffe                          2

=== stage3_X_Y_buffer_18_16_1_10_32_64 ===

   Number of wires:                 98
   Number of wire bits:           1799
   Number of public wires:          82
   Number of public wire bits:    1783
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 43
     $eq                            28
     $ge                            32
     $logic_and                      6
     $logic_not                     14
     $mux                          293
     $not                            2
     $reduce_bool                    4
     $sdff                           1
     $sdffe                          2

=== design hierarchy ===

   stage3_X_Y_buffer_18_16_1_10_32_64      1
     counter_41_1                    0
     counter_41_1_32                 0
     counter_63_1                    0
     ram_288_0_42                    0
       dual_port_ram                 0
     shift_register_unit_1_2         0

   Number of wires:                 98
   Number of wire bits:           1799
   Number of public wires:          82
   Number of public wire bits:    1783
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 43
     $eq                            28
     $ge                            32
     $logic_and                      6
     $logic_not                     14
     $mux                          293
     $not                            2
     $reduce_bool                    4
     $sdff                           1
     $sdffe                          2

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: b9fd047ab0, CPU: user 0.16s system 0.00s, MEM: 15.18 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 23% 2x opt_clean (0 sec), 20% 4x opt_expr (0 sec), ...
