=====
SETUP
33.340
10.977
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[16]
2.893
3.351
un1_digitalOutputPins_i_a2_4_1_cZ
4.699
5.521
un1_digitalOutputPins_i_o3_0
5.526
6.625
un1_digitalOutputPins_i_a2
7.115
7.937
un1_digitalOutputPins_i_0_cZ
7.943
8.969
segmentOutputPins_Z[4]
10.977
=====
SETUP
33.340
10.977
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[16]
2.893
3.351
un1_digitalOutputPins_i_a2_4_1_cZ
4.699
5.521
un1_digitalOutputPins_i_o3_0
5.526
6.625
un1_digitalOutputPins_i_a2
7.115
7.937
un1_digitalOutputPins_i_0_cZ
7.943
8.969
segmentOutputPins_Z[5]
10.977
=====
SETUP
33.423
10.894
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[16]
2.893
3.351
un1_digitalOutputPins_i_a2_4_1_cZ
4.699
5.521
un1_digitalOutputPins_i_o3_0
5.526
6.625
un1_digitalOutputPins_i_a2
7.115
7.937
un1_digitalOutputPins_i_0_cZ
7.943
8.969
segmentOutputPins_Z[6]
10.894
=====
SETUP
33.423
10.894
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[16]
2.893
3.351
un1_digitalOutputPins_i_a2_4_1_cZ
4.699
5.521
un1_digitalOutputPins_i_o3_0
5.526
6.625
un1_digitalOutputPins_i_a2
7.115
7.937
un1_digitalOutputPins_i_0_cZ
7.943
8.969
segmentOutputPins_Z[7]
10.894
=====
SETUP
33.755
10.561
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[16]
2.893
3.351
un1_digitalOutputPins_i_a2_4_1_cZ
4.699
5.521
un1_digitalOutputPins_i_o3_0
5.526
6.625
un1_digitalOutputPins_i_a2
7.115
7.937
un1_digitalOutputPins_i_0_cZ
7.943
8.969
segmentOutputPins_Z[2]
10.561
=====
SETUP
33.755
10.561
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[16]
2.893
3.351
un1_digitalOutputPins_i_a2_4_1_cZ
4.699
5.521
un1_digitalOutputPins_i_o3_0
5.526
6.625
un1_digitalOutputPins_i_a2
7.115
7.937
un1_digitalOutputPins_i_0_cZ
7.943
8.969
segmentOutputPins_Z[3]
10.561
=====
SETUP
33.758
10.558
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[16]
2.893
3.351
un1_digitalOutputPins_i_a2_4_1_cZ
4.699
5.521
un1_digitalOutputPins_i_o3_0
5.526
6.625
un1_digitalOutputPins_i_a2
7.115
7.937
un1_digitalOutputPins_i_0_cZ
7.943
8.969
segmentOutputPins_Z[0]
10.558
=====
SETUP
33.758
10.558
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[16]
2.893
3.351
un1_digitalOutputPins_i_a2_4_1_cZ
4.699
5.521
un1_digitalOutputPins_i_o3_0
5.526
6.625
un1_digitalOutputPins_i_a2
7.115
7.937
un1_digitalOutputPins_i_0_cZ
7.943
8.969
segmentOutputPins_Z[1]
10.558
=====
SETUP
33.835
10.482
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[16]
2.893
3.351
un1_digitalOutputPins_i_a2_4_1_cZ
4.699
5.521
un1_digitalOutputPins_i_o3_0
5.526
6.625
un1_digitalOutputPins_i_a2
7.115
7.937
un1_digitalOutputPins_i_0_cZ
7.943
8.969
digitalOutputPins_Z[1]
10.482
=====
SETUP
33.835
10.482
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[16]
2.893
3.351
un1_digitalOutputPins_i_a2_4_1_cZ
4.699
5.521
un1_digitalOutputPins_i_o3_0
5.526
6.625
un1_digitalOutputPins_i_a2
7.115
7.937
un1_digitalOutputPins_i_0_cZ
7.943
8.969
digitalOutputPins_Z[2]
10.482
=====
SETUP
33.835
10.482
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[16]
2.893
3.351
un1_digitalOutputPins_i_a2_4_1_cZ
4.699
5.521
un1_digitalOutputPins_i_o3_0
5.526
6.625
un1_digitalOutputPins_i_a2
7.115
7.937
un1_digitalOutputPins_i_0_cZ
7.943
8.969
digitalOutputPins_Z[3]
10.482
=====
SETUP
33.835
10.482
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[16]
2.893
3.351
un1_digitalOutputPins_i_a2_4_1_cZ
4.699
5.521
un1_digitalOutputPins_i_o3_0
5.526
6.625
un1_digitalOutputPins_i_a2
7.115
7.937
un1_digitalOutputPins_i_0_cZ
7.943
8.969
digitalOutputPins_Z[0]
10.482
=====
SETUP
34.023
9.937
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[4]
2.893
3.351
digitalOutputPins11_i_i_a2_0_5_cZ
4.643
5.704
digitalOutputPins12_i_i_a2_1_cZ
6.129
6.951
N_87_i_cZ
7.452
8.484
digitalOutputPins_Z[0]
9.937
=====
SETUP
34.397
9.562
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[4]
2.893
3.351
digitalOutputPins11_i_i_a2_0_5_cZ
4.643
5.704
digitalOutputPins12_i_i_a2_1_cZ
6.129
6.951
N_85_i_cZ
7.766
8.588
digitalOutputPins_Z[2]
9.562
=====
SETUP
34.591
9.369
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[11]
2.893
3.351
segmentOutputPins_34_iv_0_0_cZ[1]
5.328
6.130
segmentOutputPins_34_iv_0[1]
6.549
7.581
segmentOutputPins_Z[1]
9.369
=====
SETUP
34.619
9.341
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[10]
2.893
3.351
m5
4.830
5.929
segmentOutputPins_34_iv_0[5]
6.772
7.871
segmentOutputPins_Z[5]
9.341
=====
SETUP
34.641
9.319
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[10]
2.893
3.351
m5
4.830
5.929
segmentOutputPins_34_iv_0[7]
6.766
7.865
segmentOutputPins_Z[7]
9.319
=====
SETUP
34.672
9.288
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[15]
2.893
3.351
segmentOutputPins_34_iv_0_a2_1[6]
5.323
6.384
segmentOutputPins_34_iv_0[6]
6.803
7.835
segmentOutputPins_Z[6]
9.288
=====
SETUP
34.751
9.209
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[10]
2.893
3.351
m5
4.830
5.891
segmentOutputPins_34_iv_0[0]
6.321
7.420
segmentOutputPins_Z[0]
9.209
=====
SETUP
34.842
9.117
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[11]
2.893
3.351
segmentOutputPins_34_iv_0_0_cZ[2]
5.328
6.130
segmentOutputPins_34_iv_0[2]
6.549
7.648
segmentOutputPins_Z[2]
9.117
=====
SETUP
35.377
8.939
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[13]
2.893
3.351
clockCounter10lto16_0_a2_2_cZ
4.986
6.085
clockCounter10_i_cZ
6.422
7.483
clockCounter_Z[16]
8.939
=====
SETUP
35.556
8.404
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[4]
2.893
3.351
digitalOutputPins11_i_i_a2_0_5_cZ
4.643
5.704
N_86_4_i_cZ
6.129
6.951
digitalOutputPins_Z[3]
8.404
=====
SETUP
35.582
8.378
43.960
clock_ibuf
0.000
0.982
clockCounter_Z[16]
2.893
3.351
m10_e
5.312
6.134
N_135_i_cZ
6.140
7.239
segmentOutputPins_Z[4]
8.378
=====
SETUP
35.657
8.659
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[13]
2.893
3.351
clockCounter10lto16_0_a2_2_cZ
4.986
6.085
clockCounter10_i_cZ
6.422
7.483
clockCounter_Z[14]
8.659
=====
SETUP
35.657
8.659
44.316
clock_ibuf
0.000
0.982
clockCounter_Z[13]
2.893
3.351
clockCounter10lto16_0_a2_2_cZ
4.986
6.085
clockCounter10_i_cZ
6.422
7.483
clockCounter_Z[13]
8.659
=====
HOLD
0.566
2.846
2.280
clock_ibuf
0.000
0.844
serialBuffer_Z[1]
2.280
2.613
serialFiltered_Z[1]
2.846
=====
HOLD
0.853
3.133
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[5]
2.280
2.613
clockCounter_2_cry_5_0
2.616
3.133
clockCounter_Z[5]
3.133
=====
HOLD
0.853
3.133
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[1]
2.280
2.613
clockCounter_2_cry_1_0
2.616
3.133
clockCounter_Z[1]
3.133
=====
HOLD
0.853
3.133
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[13]
2.280
2.613
chatteringCounter_1_cry_13_0
2.616
3.133
chatteringCounter_Z[13]
3.133
=====
HOLD
0.853
3.133
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[11]
2.280
2.613
chatteringCounter_1_cry_11_0
2.616
3.133
chatteringCounter_Z[11]
3.133
=====
HOLD
0.853
3.133
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[1]
2.280
2.613
chatteringCounter_1_cry_1_0
2.616
3.133
chatteringCounter_Z[1]
3.133
=====
HOLD
0.853
3.133
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[5]
2.280
2.613
chatteringCounter_1_cry_5_0
2.616
3.133
chatteringCounter_Z[5]
3.133
=====
HOLD
0.853
3.133
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[7]
2.280
2.613
chatteringCounter_1_cry_7_0
2.616
3.133
chatteringCounter_Z[7]
3.133
=====
HOLD
0.854
3.134
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[13]
2.280
2.613
clockCounter_2_cry_13_0
2.617
3.134
clockCounter_Z[13]
3.134
=====
HOLD
0.855
3.135
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[7]
2.280
2.613
clockCounter_2_cry_7_0
2.618
3.135
clockCounter_Z[7]
3.135
=====
HOLD
0.857
3.137
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[11]
2.280
2.613
clockCounter_2_cry_11_0
2.620
3.137
clockCounter_Z[11]
3.137
=====
HOLD
1.082
3.362
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[8]
2.280
2.613
clockCounter_2_cry_8_0
2.845
3.362
clockCounter_Z[8]
3.362
=====
HOLD
1.085
3.365
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[3]
2.280
2.613
chatteringCounter_1_cry_3_0
2.848
3.365
chatteringCounter_Z[3]
3.365
=====
HOLD
1.088
3.368
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[2]
2.280
2.613
chatteringCounter_1_cry_2_0
2.851
3.368
chatteringCounter_Z[2]
3.368
=====
HOLD
1.088
3.368
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[4]
2.280
2.613
chatteringCounter_1_cry_4_0
2.851
3.368
chatteringCounter_Z[4]
3.368
=====
HOLD
1.088
3.368
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[8]
2.280
2.613
chatteringCounter_1_cry_8_0
2.851
3.368
chatteringCounter_Z[8]
3.368
=====
HOLD
1.088
3.368
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[12]
2.280
2.613
clockCounter_2_cry_12_0
2.851
3.368
clockCounter_Z[12]
3.368
=====
HOLD
1.088
3.368
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[4]
2.280
2.613
clockCounter_2_cry_4_0
2.851
3.368
clockCounter_Z[4]
3.368
=====
HOLD
1.088
3.368
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[10]
2.280
2.613
chatteringCounter_1_cry_10_0
2.851
3.368
chatteringCounter_Z[10]
3.368
=====
HOLD
1.088
3.368
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[0]
2.280
2.613
chatteringCounter_1_cry_0_0
2.851
3.368
chatteringCounter_Z[0]
3.368
=====
HOLD
1.088
3.368
2.280
clock_ibuf
0.000
0.844
chatteringCounter_Z[12]
2.280
2.613
chatteringCounter_1_cry_12_0
2.851
3.368
chatteringCounter_Z[12]
3.368
=====
HOLD
1.089
3.369
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[9]
2.280
2.613
clockCounter_2_cry_9_0
2.852
3.369
clockCounter_Z[9]
3.369
=====
HOLD
1.089
3.369
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[6]
2.280
2.613
clockCounter_2_cry_6_0
2.852
3.369
clockCounter_Z[6]
3.369
=====
HOLD
1.090
3.370
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[15]
2.280
2.613
clockCounter_2_cry_15_0
2.853
3.370
clockCounter_Z[15]
3.370
=====
HOLD
1.093
3.373
2.280
clock_ibuf
0.000
0.844
clockCounter_Z[0]
2.280
2.613
clockCounter_2_cry_0_0
2.856
3.373
clockCounter_Z[0]
3.373
