git clone --depth 1 --no-tags https://github.com/eesss34690/DLab-FPGA-Gaming-with-VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318124843
git clone --depth 1 --no-tags https://github.com/b06902044/CA_Project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318830254
git clone --depth 1 --no-tags https://github.com/pawelgates/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319057761
git clone --depth 1 --no-tags https://github.com/chandradharrao/Serial-2-s-Complementer-with-a-Shift-Register-and-a-flip-flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318459812
git clone --depth 1 --no-tags https://github.com/johngarrido/ESTI002.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320119845
git clone --depth 1 --no-tags https://github.com/harleenc16/EC413Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320988526
git clone --depth 1 --no-tags https://github.com/zhangpeng-sh/ok.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320301437
git clone --depth 1 --no-tags https://github.com/georgemihail97/UAL---Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320571643
git clone --depth 1 --no-tags https://github.com/JayDigvijay/FSM_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320619842
git clone --depth 1 --no-tags https://github.com/SARAMAG/SAP_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320373970
git clone --depth 1 --no-tags https://github.com/makharadzemisho/homework4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321604066
git clone --depth 1 --no-tags https://github.com/michaelchen27/8-bit-harvard-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316890904
git clone --depth 1 --no-tags https://github.com/bellwood420/Yet_Another_Arcade-Pong_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316927266
git clone --depth 1 --no-tags https://github.com/mseker94/project_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317150105
git clone --depth 1 --no-tags https://github.com/Jukocross/LeagueOfLogic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317743562
git clone --depth 1 --no-tags https://github.com/jtzhangLogan/Watchdog-LED-Feedback-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317408352
git clone --depth 1 --no-tags https://github.com/Zwang1680/ECE154A_lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317122669
git clone --depth 1 --no-tags https://github.com/NemoZho/To-Make-The-House-Thrive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317514734
git clone --depth 1 --no-tags https://github.com/eingkim/AES_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317156561
git clone --depth 1 --no-tags https://github.com/CpyKing/P5_StreamLineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317836663
git clone --depth 1 --no-tags https://github.com/SeanM84/Timed-Electronic-Safe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317007292
git clone --depth 1 --no-tags https://github.com/vezcraz/4-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321023889
git clone --depth 1 --no-tags https://github.com/ShreyanshJoshi/CS-F342---Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321123377
git clone --depth 1 --no-tags https://github.com/jasoninirio/BruteForce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320120336
git clone --depth 1 --no-tags https://github.com/samwade240/singleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321718667
git clone --depth 1 --no-tags https://github.com/alexzarp/TrabalhoDeSistemasDigitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318867404
git clone --depth 1 --no-tags https://github.com/shohata/k-l-Anonymizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318978828
git clone --depth 1 --no-tags https://github.com/shinomiyaqaq/Verilog-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318102402
git clone --depth 1 --no-tags https://github.com/DylanVernelen/SnakeVivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319091594
git clone --depth 1 --no-tags https://github.com/vinslee77/ucas_arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319672638
git clone --depth 1 --no-tags https://github.com/aaroncruz404/2020B-D14-Proyecto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317985784
git clone --depth 1 --no-tags https://github.com/wtl666wtl/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318503038
git clone --depth 1 --no-tags https://github.com/devesh1102/sem8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318703727
git clone --depth 1 --no-tags https://github.com/zyu-c/verilog_calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318686420
git clone --depth 1 --no-tags https://github.com/Sarthak16-D/3-bit-updown-counter-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318428900
git clone --depth 1 --no-tags https://github.com/RISCV-MYTH-WORKSHOP/riscv_myth_workshop_dec20-jmevel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317942971
git clone --depth 1 --no-tags https://github.com/brandonEsquivel/Design_process.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318258713
git clone --depth 1 --no-tags https://github.com/sagalpreet/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317291071
git clone --depth 1 --no-tags https://github.com/vulkanbets/FIR_Filter_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317365496
git clone --depth 1 --no-tags https://github.com/Tatev2919/Counter_modificated.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319313862
git clone --depth 1 --no-tags https://github.com/swjw13/COSE221-logicdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321019148
git clone --depth 1 --no-tags https://github.com/CanYing0913/ECE385-FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320702435
git clone --depth 1 --no-tags https://github.com/yousha806/DDCOdivison.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320238242
git clone --depth 1 --no-tags https://github.com/zpaylvlz/Nexys4-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320527035
git clone --depth 1 --no-tags https://github.com/semaphoric775/IncDecCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321811993
git clone --depth 1 --no-tags https://github.com/SeanM84/MIPS-Pipeline-CPU-Model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317009118
git clone --depth 1 --no-tags https://github.com/itshazeseason/EvilLightsGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317108056
git clone --depth 1 --no-tags https://github.com/WolfverusWasTaken/Verilog-Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316899526
git clone --depth 1 --no-tags https://github.com/nikanika0221/VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321177841
git clone --depth 1 --no-tags https://github.com/luk036/dreamcloud.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321024581
git clone --depth 1 --no-tags https://github.com/aTTiny73/Cyclone2-pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321787215
git clone --depth 1 --no-tags https://github.com/BirAnmol14/CSF342-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318777294
git clone --depth 1 --no-tags https://github.com/HeshamTB/basic-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318399018
git clone --depth 1 --no-tags https://github.com/tominmattam/ProximitySensorVHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318599287
git clone --depth 1 --no-tags https://github.com/khodawan/ece243.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318617695
git clone --depth 1 --no-tags https://github.com/Wenkyjong/MemsControl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320257703
git clone --depth 1 --no-tags https://github.com/Crushmorry/FPGA_DEMO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318791978
git clone --depth 1 --no-tags https://github.com/mustafaR35/Track.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319438599
git clone --depth 1 --no-tags https://github.com/afcamargot/Dosificador_de_medicinas_PilOut.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321545430
git clone --depth 1 --no-tags https://github.com/ddm5353/CMPEN331-CPU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321457505
git clone --depth 1 --no-tags https://github.com/kingkwon/IndividualProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321525723
git clone --depth 1 --no-tags https://github.com/harleenc16/EC413Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320988218
git clone --depth 1 --no-tags https://github.com/harleenc16/EC413Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320989053
git clone --depth 1 --no-tags https://github.com/Murphy-OrangeMud/Single-RISCV-CPU-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321371735
git clone --depth 1 --no-tags https://github.com/j-b-1-7/ECE4273.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319456687
git clone --depth 1 --no-tags https://github.com/Joshua1227/floating-point-division.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318519043
git clone --depth 1 --no-tags https://github.com/Wei85727/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319663903
git clone --depth 1 --no-tags https://github.com/Candice1121/Passcoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319663539
git clone --depth 1 --no-tags https://github.com/renatoseb/Multicycle-ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320024413
git clone --depth 1 --no-tags https://github.com/Shakiba-Bolbolian-Khah/ComputerArchitecture-SingleMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318294862
git clone --depth 1 --no-tags https://github.com/armgardtj/385-chip-checker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318328536
git clone --depth 1 --no-tags https://github.com/tankaye09/TapTapBudget.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317899462
git clone --depth 1 --no-tags https://github.com/junkyu1/Path_Capstone.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318007374
git clone --depth 1 --no-tags https://github.com/shen777/32-bit-floating-point-addition-circuit-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317223899
git clone --depth 1 --no-tags https://github.com/sdencanted/countergame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317028528
git clone --depth 1 --no-tags https://github.com/mahmad02/RSA_Encrypt_Decrypt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317742201
git clone --depth 1 --no-tags https://github.com/nexaitch/50002-yavalath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317822942
git clone --depth 1 --no-tags https://github.com/BOE-FIGHT-CLUB/Basic-Verilog-Coding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318047023
git clone --depth 1 --no-tags https://github.com/jmziprick/chip-Z8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318088125
git clone --depth 1 --no-tags https://github.com/maddiewaldie/COEN-21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319168659
git clone --depth 1 --no-tags https://github.com/smehdi9/3389-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/320221766
git clone --depth 1 --no-tags https://github.com/chilin0525/pikachu-volleyball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321261264
git clone --depth 1 --no-tags https://github.com/mahmad02/simple_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317739070
git clone --depth 1 --no-tags https://github.com/AizazLarik/ADSD_Project_Assignment_2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317873417
git clone --depth 1 --no-tags https://github.com/alvinox/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318040292
git clone --depth 1 --no-tags https://github.com/jefflgaol/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317494726
git clone --depth 1 --no-tags https://github.com/joe-loy/dbb_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317427142
git clone --depth 1 --no-tags https://github.com/NallaLokeshReddy/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317238095
git clone --depth 1 --no-tags https://github.com/heavenluv/Washing-Machine-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/317203271
git clone --depth 1 --no-tags https://github.com/Shakiba-Bolbolian-Khah/ComputerArchitecture-MultiMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318299448
git clone --depth 1 --no-tags https://github.com/fish1004/EDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318717904
git clone --depth 1 --no-tags https://github.com/antmicro/symbiflow-examples-bot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/318468431
git clone --depth 1 --no-tags https://github.com/SaiprakashShetty/ARMSimulator-Verilog-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/319009665
