#-----------------------------------------------------------
# xsim v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Aug 10 09:13:25 2015
# Process ID: 6472
# Log file: D:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/verilog/xsim.log
# Journal file: D:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/duc/xsim_script.tcl
source duc.tcl
