<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p486" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_486{left:96px;bottom:48px;letter-spacing:-0.11px;}
#t2_486{left:536px;bottom:48px;letter-spacing:-0.1px;word-spacing:-0.31px;}
#t3_486{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_486{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_486{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t6_486{left:96px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t7_486{left:96px;bottom:977px;letter-spacing:0.11px;}
#t8_486{left:147px;bottom:977px;letter-spacing:0.16px;word-spacing:0.05px;}
#t9_486{left:96px;bottom:942px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ta_486{left:96px;bottom:921px;letter-spacing:0.1px;word-spacing:-0.47px;}
#tb_486{left:96px;bottom:899px;letter-spacing:0.12px;}
#tc_486{left:96px;bottom:863px;letter-spacing:-0.11px;word-spacing:0.01px;}
#td_486{left:300px;bottom:862px;letter-spacing:0.12px;word-spacing:-0.6px;}
#te_486{left:96px;bottom:841px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tf_486{left:96px;bottom:819px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tg_486{left:96px;bottom:798px;letter-spacing:0.12px;word-spacing:-0.45px;}
#th_486{left:96px;bottom:761px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ti_486{left:360px;bottom:761px;letter-spacing:0.11px;word-spacing:-0.76px;}
#tj_486{left:96px;bottom:739px;letter-spacing:0.12px;word-spacing:-0.55px;}
#tk_486{left:96px;bottom:718px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tl_486{left:96px;bottom:697px;letter-spacing:0.13px;word-spacing:-0.44px;}
#tm_486{left:96px;bottom:660px;letter-spacing:-0.1px;word-spacing:-0.12px;}
#tn_486{left:459px;bottom:659px;letter-spacing:0.13px;word-spacing:-0.45px;}
#to_486{left:96px;bottom:638px;letter-spacing:0.12px;word-spacing:-0.52px;}
#tp_486{left:96px;bottom:617px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tq_486{left:96px;bottom:595px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tr_486{left:96px;bottom:559px;letter-spacing:-0.1px;word-spacing:-0.63px;}
#ts_486{left:305px;bottom:558px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tt_486{left:96px;bottom:537px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tu_486{left:96px;bottom:515px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tv_486{left:96px;bottom:476px;letter-spacing:0.11px;}
#tw_486{left:147px;bottom:476px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tx_486{left:96px;bottom:440px;letter-spacing:0.11px;word-spacing:-0.44px;}
#ty_486{left:96px;bottom:419px;letter-spacing:0.06px;word-spacing:-0.35px;}
#tz_486{left:564px;bottom:419px;}
#t10_486{left:570px;bottom:419px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t11_486{left:96px;bottom:398px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t12_486{left:96px;bottom:376px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t13_486{left:97px;bottom:327px;letter-spacing:-0.19px;word-spacing:1.21px;}
#t14_486{left:159px;bottom:327px;}
#t15_486{left:165px;bottom:327px;letter-spacing:0.12px;}
#t16_486{left:198px;bottom:327px;letter-spacing:0.16px;word-spacing:0.01px;}
#t17_486{left:169px;bottom:290px;letter-spacing:0.16px;}
#t18_486{left:345px;bottom:299px;letter-spacing:0.12px;}
#t19_486{left:353px;bottom:280px;letter-spacing:0.13px;}
#t1a_486{left:596px;bottom:290px;letter-spacing:0.12px;}
#t1b_486{left:101px;bottom:256px;letter-spacing:0.18px;}
#t1c_486{left:361px;bottom:256px;letter-spacing:0.24px;}
#t1d_486{left:435px;bottom:256px;letter-spacing:0.12px;}
#t1e_486{left:101px;bottom:231px;letter-spacing:-0.31px;}
#t1f_486{left:361px;bottom:231px;letter-spacing:0.24px;}
#t1g_486{left:435px;bottom:231px;letter-spacing:0.12px;}
#t1h_486{left:101px;bottom:207px;letter-spacing:0.07px;word-spacing:0.1px;}
#t1i_486{left:356px;bottom:207px;letter-spacing:0.12px;}
#t1j_486{left:435px;bottom:207px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1k_486{left:101px;bottom:183px;word-spacing:0.16px;}
#t1l_486{left:352px;bottom:183px;letter-spacing:0.12px;}
#t1m_486{left:434px;bottom:183px;letter-spacing:0.1px;word-spacing:0.04px;}
#t1n_486{left:101px;bottom:158px;word-spacing:0.18px;}
#t1o_486{left:351px;bottom:158px;letter-spacing:0.13px;word-spacing:-0.88px;}
#t1p_486{left:434px;bottom:158px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1q_486{left:101px;bottom:134px;letter-spacing:-0.01px;word-spacing:0.19px;}
#t1r_486{left:351px;bottom:134px;letter-spacing:0.13px;word-spacing:-0.88px;}
#t1s_486{left:434px;bottom:134px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1t_486{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_486{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_486{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_486{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_486{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_486{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s6_486{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s7_486{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s8_486{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s9_486{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.sa_486{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts486" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg486Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg486" style="-webkit-user-select: none;"><object width="935" height="1210" data="486/486.svg" type="image/svg+xml" id="pdf486" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_486" class="t s1_486">31 </span><span id="t2_486" class="t s2_486">x86 and AMD64 Architecture Differences </span>
<span id="t3_486" class="t s1_486">AMD64 Technology </span><span id="t4_486" class="t s1_486">24593—Rev. 3.41—June 2023 </span>
<span id="t5_486" class="t s3_486">16-bit operations on GPRs preserve all unwritten upper bits of the destination GPR. This is consistent </span>
<span id="t6_486" class="t s3_486">with legacy 16-bit and 32-bit semantics for partial-width results. </span>
<span id="t7_486" class="t s4_486">2.5.4 </span><span id="t8_486" class="t s4_486">Address Calculations </span>
<span id="t9_486" class="t s3_486">The AMD64 architecture modifies aspects of effective-address calculation to support 64-bit mode. </span>
<span id="ta_486" class="t s3_486">These changes are summarized in the following sections. See “Memory Addressing” in Volume 1 for </span>
<span id="tb_486" class="t s3_486">details. </span>
<span id="tc_486" class="t s5_486">Address-Size Overrides. </span><span id="td_486" class="t s3_486">In 64-bit mode, the default-address size is 64 bits. The address size can be </span>
<span id="te_486" class="t s3_486">overridden to 32 bits by using the address-size prefix (67h). 16-bit addresses are not supported in 64- </span>
<span id="tf_486" class="t s3_486">bit mode. In compatibility mode and legacy mode, address-size overrides function the same as in x86 </span>
<span id="tg_486" class="t s3_486">legacy architecture. </span>
<span id="th_486" class="t s5_486">Displacements and Immediates. </span><span id="ti_486" class="t s3_486">Generally, displacement and immediate values in 64-bit mode are </span>
<span id="tj_486" class="t s3_486">not extended to 64 bits. They are still limited to 32 bits and are sign extended during effective-address </span>
<span id="tk_486" class="t s3_486">calculations. In 64-bit mode, however, support is provided for some 64-bit displacement and </span>
<span id="tl_486" class="t s3_486">immediate forms of the MOV instruction. </span>
<span id="tm_486" class="t s5_486">Zero Extending 16-Bit and 32-Bit Addresses. </span><span id="tn_486" class="t s3_486">All 16-bit and 32-bit address calculations are zero- </span>
<span id="to_486" class="t s3_486">extended in long mode to form 64-bit addresses. Address calculations are first truncated to the </span>
<span id="tp_486" class="t s3_486">effective-address size of the current mode (64-bit mode or compatibility mode), as overridden by any </span>
<span id="tq_486" class="t s3_486">address-size prefix. The result is then zero-extended to the full 64-bit address width. </span>
<span id="tr_486" class="t s5_486">RIP-Relative Addressing. </span><span id="ts_486" class="t s3_486">A new addressing form, RIP-relative (instruction-pointer relative) </span>
<span id="tt_486" class="t s3_486">addressing, is implemented in 64-bit mode. The effective address is formed by adding the </span>
<span id="tu_486" class="t s3_486">displacement to the 64-bit RIP of the next instruction. </span>
<span id="tv_486" class="t s4_486">2.5.5 </span><span id="tw_486" class="t s4_486">Instructions that Reference RSP </span>
<span id="tx_486" class="t s3_486">With the exception of far branches, all instructions that implicitly reference the 64-bit stack pointer, </span>
<span id="ty_486" class="t s3_486">RSP, default to a 64-bit operand size in 64-bit mode (see Table 2</span><span id="tz_486" class="t s6_486">-</span><span id="t10_486" class="t s3_486">1 for a listing). Pushes and pops of </span>
<span id="t11_486" class="t s3_486">32-bit stack values are not possible in 64-bit mode with these instructions, but they can be overridden </span>
<span id="t12_486" class="t s3_486">to 16 bits. </span>
<span id="t13_486" class="t s4_486">Table 2</span><span id="t14_486" class="t s7_486">-</span><span id="t15_486" class="t s4_486">1. </span><span id="t16_486" class="t s4_486">Instructions That Reference RSP </span>
<span id="t17_486" class="t s8_486">Mnemonic </span>
<span id="t18_486" class="t s8_486">Opcode </span>
<span id="t19_486" class="t s8_486">(hex) </span>
<span id="t1a_486" class="t s8_486">Description </span>
<span id="t1b_486" class="t s9_486">ENTER </span><span id="t1c_486" class="t s9_486">C8 </span><span id="t1d_486" class="t s9_486">Create Procedure Stack Frame </span>
<span id="t1e_486" class="t s9_486">LEAVE </span><span id="t1f_486" class="t s9_486">C9 </span><span id="t1g_486" class="t s9_486">Delete Procedure Stack Frame </span>
<span id="t1h_486" class="t s9_486">POP reg/mem </span><span id="t1i_486" class="t s9_486">8F/0 </span><span id="t1j_486" class="t s9_486">Pop Stack (register or memory) </span>
<span id="t1k_486" class="t s9_486">POP reg </span><span id="t1l_486" class="t s9_486">58-5F </span><span id="t1m_486" class="t s9_486">Pop Stack (register) </span>
<span id="t1n_486" class="t s9_486">POP FS </span><span id="t1o_486" class="t s9_486">0F A1 </span><span id="t1p_486" class="t s9_486">Pop Stack into FS Segment Register </span>
<span id="t1q_486" class="t s9_486">POP GS </span><span id="t1r_486" class="t s9_486">0F A9 </span><span id="t1s_486" class="t s9_486">Pop Stack into GS Segment Register </span>
<span id="t1t_486" class="t sa_486">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
