$date
	Tue Nov 22 16:17:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_flip_flop_en_tb $end
$var wire 1 ! l_qn $end
$var wire 1 " l_q $end
$var reg 1 # l_clk $end
$var reg 1 $ l_d $end
$var reg 1 % l_en $end
$scope module m_dut $end
$var wire 1 # i_clk $end
$var wire 1 $ i_d $end
$var wire 1 % i_en $end
$var wire 1 ! o_qn $end
$var wire 1 " o_q $end
$var wire 1 & l_mux $end
$scope module d_flip_flop_0 $end
$var wire 1 # i_clk $end
$var wire 1 ' l_clkn $end
$var wire 1 ! o_qn $end
$var wire 1 " o_q $end
$var wire 1 ( l_x $end
$var wire 1 & i_d $end
$scope module m_d_latch_0 $end
$var wire 1 ' i_clk $end
$var wire 1 ) l_dn $end
$var wire 1 * l_r $end
$var wire 1 + l_s $end
$var wire 1 , o_qn $end
$var wire 1 ( o_q $end
$var wire 1 & i_d $end
$scope module m_sr_latch_0 $end
$var wire 1 * i_r $end
$var wire 1 + i_s $end
$var wire 1 ( o_q $end
$var wire 1 , o_qn $end
$upscope $end
$upscope $end
$scope module m_d_latch_1 $end
$var wire 1 # i_clk $end
$var wire 1 ( i_d $end
$var wire 1 - l_dn $end
$var wire 1 . l_r $end
$var wire 1 / l_s $end
$var wire 1 ! o_qn $end
$var wire 1 " o_q $end
$scope module m_sr_latch_0 $end
$var wire 1 . i_r $end
$var wire 1 / i_s $end
$var wire 1 " o_q $end
$var wire 1 ! o_qn $end
$upscope $end
$upscope $end
$upscope $end
$scope module m_mux_2_0 $end
$var wire 1 " i_in0 $end
$var wire 1 $ i_in1 $end
$var wire 1 % i_s $end
$var reg 1 & o_out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x/
x.
x-
x,
0+
0*
1)
x(
0'
0&
1%
0$
1#
x"
x!
$end
#5
1,
1-
0(
1*
1'
0.
0/
0#
#10
1!
0*
0"
0'
1.
1#
#11
0)
1&
1$
#15
0-
1(
0,
1+
1'
0.
0#
#20
1"
0+
0!
0'
1/
1#
#21
0%
#22
0$
#25
1+
1'
0/
0#
#30
0+
0'
1/
1#
#31
1)
0&
1%
#35
1,
1-
0(
1*
1'
0/
0#
#40
1!
0*
0"
0'
1.
1#
#41
