# STONE-SIM
**SynThetic On-chip Network SIMulator**

A Chisel-based System-on-Chip (SoC) simulator designed for performance measurement, RTL generation, and network-centric hardware design verification.

STONE-SIM combines synthetic RTL generation capabilities with comprehensive on-chip network simulation, providing a complete platform for SoC design and analysis.

## Key Features

### ğŸ”§ SynThetic RTL Generation
- **Synthesizable**: Chisel-based RTL generation for FPGA/ASIC deployment
- **Configurable**: Parameterized SoC components for various design requirements
- **Industry-standard**: Verilog output compatible with synthesis tools

### ğŸ“¡ On-chip Network Simulation
- **AXI4 Interconnect**: Full crossbar and arbitration support
- **Network-on-Chip**: Scalable NoC router implementation
- **Multi-master/slave**: Complex interconnect topologies
- **Address Mapping**: Flexible memory and peripheral mapping

### ğŸš€ Performance Measurement
- **Cycle-accurate**: Precise timing simulation
- **Performance Counters**: Built-in IPC, cache, and network metrics
- **Trace Generation**: Detailed execution trace for analysis
- **Real-time Monitoring**: Live performance statistics

### ğŸ—ï¸ Modular Assembly Kit
- **Base Library**: Optimized reusable components
- **Plug-and-play**: Easy integration of custom peripherals
- **Scalable Architecture**: From simple MCU to complex SoC designs
- **Standard Interfaces**: Consistent protocol implementations

## í”„ë¡œì íŠ¸ êµ¬ì¡°

```
stone-sim/
â”œâ”€â”€ build.sbt                 # Scala/Chisel ë¹Œë“œ ì„¤ì •
â”œâ”€â”€ src/main/scala/
â”‚   â”œâ”€â”€ soc/                 # SoC ì»´í¬ë„ŒíŠ¸ë“¤
â”‚   â”‚   â”œâ”€â”€ SoC.scala        # Top-level SoC ëª¨ë“ˆ
â”‚   â”‚   â”œâ”€â”€ base/            # ê³µí†µ ë² ì´ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬
â”‚   â”‚   â”‚   â”œâ”€â”€ Bundles.scala     # ê³µí†µ ë²ˆë“¤ ì •ì˜
â”‚   â”‚   â”‚   â”œâ”€â”€ Parameters.scala  # íŒŒë¼ë¯¸í„° ì„¤ì •
â”‚   â”‚   â”‚   â”œâ”€â”€ Utils.scala       # ìœ í‹¸ë¦¬í‹° í•¨ìˆ˜ë“¤
â”‚   â”‚   â”‚   â””â”€â”€ Protocols.scala   # í†µì‹  í”„ë¡œí† ì½œ ì •ì˜
â”‚   â”‚   â”œâ”€â”€ cpu/             # CPU êµ¬í˜„
â”‚   â”‚   â”œâ”€â”€ memory/          # ë©”ëª¨ë¦¬ ì»¨íŠ¸ë¡¤ëŸ¬
â”‚   â”‚   â”œâ”€â”€ interconnect/    # ë²„ìŠ¤/ì¸í„°ì»¤ë„¥íŠ¸
â”‚   â”‚   â””â”€â”€ peripherals/     # ì£¼ë³€ ì¥ì¹˜ë“¤
â”‚   â”œâ”€â”€ sim/                 # ì‹œë®¬ë ˆì´ì…˜ ê´€ë ¨
â”‚   â”‚   â”œâ”€â”€ SimTop.scala     # ì‹œë®¬ë ˆì´ì…˜ íƒ‘ ëª¨ë“ˆ
â”‚   â”‚   â””â”€â”€ PerfMonitor.scala # ì„±ëŠ¥ ì¸¡ì •
â”‚   â””â”€â”€ utils/               # ìœ í‹¸ë¦¬í‹°ë“¤
â”œâ”€â”€ src/test/scala/          # í…ŒìŠ¤íŠ¸ë²¤ì¹˜ë“¤
â”œâ”€â”€ scripts/                 # ë¹Œë“œ/ì‹¤í–‰ ìŠ¤í¬ë¦½íŠ¸ë“¤
â”œâ”€â”€ rtl/                     # ìƒì„±ëœ RTL íŒŒì¼ë“¤
â””â”€â”€ results/                 # ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ë“¤
```

## ìš”êµ¬ì‚¬í•­

- Scala 2.13.x
- SBT 1.5+
- Java 8+
- Verilator (RTL ì‹œë®¬ë ˆì´ì…˜ìš©, ì„ íƒì‚¬í•­)

## ë¹Œë“œ ë° ì‹¤í–‰

### 1. ê¸°ë³¸ ë¹Œë“œ

```bash
# ì „ì²´ ë¹Œë“œ (ì»´íŒŒì¼, í…ŒìŠ¤íŠ¸, RTL ìƒì„±)
./scripts/build.sh
```

### 2. ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰

```bash
# Chisel ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰
./scripts/simulate.sh
```

### 3. ê°œë³„ ëª…ë ¹ì–´

```bash
# ì»´íŒŒì¼ë§Œ
sbt compile

# í…ŒìŠ¤íŠ¸ë§Œ
sbt test

# RTL ìƒì„±ë§Œ
sbt "runMain sim.GenerateRTL"

# íŠ¹ì • í…ŒìŠ¤íŠ¸ ì‹¤í–‰
sbt "testOnly *SoCBasicTest"
```

## ì£¼ìš” ì»´í¬ë„ŒíŠ¸

### CPU ì½”ì–´
- 5ë‹¨ê³„ íŒŒì´í”„ë¼ì¸ (Fetch, Decode, Execute, Memory, Writeback)
- RISC-V RV32I ëª…ë ¹ì–´ ì„¸íŠ¸ ì§€ì›
- í•˜ì €ë“œ ê²€ì¶œ ë° í¬ì›Œë”© ìœ ë‹›
- ë¶„ê¸° ì˜ˆì¸¡ ë° ì œì–´ í•´ì €ë“œ ì²˜ë¦¬

### ë©”ëª¨ë¦¬ ì‹œìŠ¤í…œ
- ê°„ë‹¨í•œ ì§ì ‘ ë§¤í•‘ ìºì‹œ
- ë°”ì´íŠ¸ ë‹¨ìœ„ ì“°ê¸° ë§ˆìŠ¤í‚¹ ì§€ì›
- ìºì‹œ ì„±ëŠ¥ ì¹´ìš´í„°

### ì¸í„°ì»¤ë„¥íŠ¸
- AXI4 í”„ë¡œí† ì½œ ì§€ì›
- í¬ë¡œìŠ¤ë°” ìŠ¤ìœ„ì¹˜ ì•„í‚¤í…ì²˜
- ì£¼ì†Œ ë””ì½”ë”© ë° ë¼ìš°íŒ…

### ì„±ëŠ¥ ëª¨ë‹ˆí„°ë§
- ì‚¬ì´í´ ì¹´ìš´í„°
- ëª…ë ¹ì–´ ì‹¤í–‰ ì¹´ìš´í„°
- IPC (Instructions Per Cycle)
- ìºì‹œ ì ì¤‘ë¥ 
- ë¶„ê¸° ì˜ˆì¸¡ ì •í™•ë„

## ì„¤ì •

`src/main/scala/soc/base/Parameters.scala`ì—ì„œ ì‹œìŠ¤í…œ íŒŒë¼ë¯¸í„°ë¥¼ ì¡°ì •í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤:

```scala
case class SoCConfig(
  xlen: Int = 32,              // CPU ë°ì´í„° í­
  addrWidth: Int = 32,         // ì£¼ì†Œ í­
  dataWidth: Int = 32,         // ë°ì´í„° ë²„ìŠ¤ í­
  memorySize: Int = 1024 * 1024,  // ë©”ëª¨ë¦¬ í¬ê¸°
  enablePerfCounters: Boolean = true,
  enableTrace: Boolean = false,
  clockFreq: Int = 100000000   // 100MHz
)
```

## ì¶œë ¥ íŒŒì¼

- `rtl/StoneSoC.v`: ìƒì„±ëœ Verilog RTL ì½”ë“œ
- `rtl/simulation.vcd`: Verilator ì‹œë®¬ë ˆì´ì…˜ íŒŒí˜• (GTKWaveë¡œ ì—´ê¸°)
- `target/`: Scala ì»´íŒŒì¼ ê²°ê³¼ë¬¼

## í™•ì¥ ë°©ë²•

1. **ìƒˆë¡œìš´ ì£¼ë³€ì¥ì¹˜ ì¶”ê°€**: `soc/peripherals/`ì— ìƒˆ ëª¨ë“ˆ ì¶”ê°€
2. **CPU ê¸°ëŠ¥ í™•ì¥**: `soc/cpu/`ì—ì„œ ìƒˆ ëª…ë ¹ì–´ ë˜ëŠ” ê¸°ëŠ¥ êµ¬í˜„
3. **ë©”ëª¨ë¦¬ ì‹œìŠ¤í…œ ê°œì„ **: `soc/memory/`ì—ì„œ ë” ë³µì¡í•œ ìºì‹œ ê³„ì¸µ êµ¬ì¡° êµ¬í˜„
4. **ì„±ëŠ¥ ëª¨ë‹ˆí„° í™•ì¥**: `sim/PerfMonitor.scala`ì—ì„œ ìƒˆë¡œìš´ ë©”íŠ¸ë¦­ ì¶”ê°€

## ë¼ì´ì„ ìŠ¤

MIT License

## ê¸°ì—¬

ì´ìŠˆë‚˜ í’€ ë¦¬í€˜ìŠ¤íŠ¸ë¥¼ í†µí•´ ê¸°ì—¬í•´ ì£¼ì„¸ìš”.