latch
s/r latch
set
s
reset
r
feedback
stable feedback
oscillation
combinational logic
sequential logic
sequential circuit
propagation delay
critical path
clock
c
clock signal
clock cycle
clock edge
rising edge
falling edge
synchronization
d latch
d
data
write enable
w
flip-flop
d flip-flop
falling-edge d flip-flop
rising-edge d flip-flop
edge-triggered
register
1-bit register
volatile memory cell
1-bit volatile memory cell
race condition
clock skew
adder
1-bit adder
4-bit adder
half-adder
ripple-carry adder
counter
4-bit counter
transparent latch
clock period
clock frequency
clock speed
maximum clock speed