#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Nov 25 13:02:19 2017
# Process ID: 14488
# Current directory: /home/miguel/Desktop/P3/P3.runs/synth_1
# Command line: vivado -log fpga_basicIO.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_basicIO.tcl
# Log file: /home/miguel/Desktop/P3/P3.runs/synth_1/fpga_basicIO.vds
# Journal file: /home/miguel/Desktop/P3/P3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fpga_basicIO.tcl -notrace
Command: synth_design -top fpga_basicIO -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14495 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1067.559 ; gain = 137.086 ; free physical = 3005 ; free virtual = 13034
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpga_basicIO' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P1/project_1.srcs/sources_1/imports/lab0Files/fpga_basicIO.vhd:48]
INFO: [Synth 8-3491] module 'disp7' declared at '/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/lab0Files/disp7.vhd:9' bound to instance 'inst_disp7' of component 'disp7' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P1/project_1.srcs/sources_1/imports/lab0Files/fpga_basicIO.vhd:97]
INFO: [Synth 8-638] synthesizing module 'disp7' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/lab0Files/disp7.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'disp7' (1#1) [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/lab0Files/disp7.vhd:21]
INFO: [Synth 8-3491] module 'hex2disp' declared at '/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/lab0Files/hex2disp.vhd:14' bound to instance 'inst_hex0' of component 'hex2disp' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P1/project_1.srcs/sources_1/imports/lab0Files/fpga_basicIO.vhd:106]
INFO: [Synth 8-638] synthesizing module 'hex2disp' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/lab0Files/hex2disp.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'hex2disp' (2#1) [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/lab0Files/hex2disp.vhd:21]
INFO: [Synth 8-3491] module 'hex2disp' declared at '/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/lab0Files/hex2disp.vhd:14' bound to instance 'inst_hex1' of component 'hex2disp' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P1/project_1.srcs/sources_1/imports/lab0Files/fpga_basicIO.vhd:107]
INFO: [Synth 8-3491] module 'hex2disp' declared at '/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/lab0Files/hex2disp.vhd:14' bound to instance 'inst_hex2' of component 'hex2disp' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P1/project_1.srcs/sources_1/imports/lab0Files/fpga_basicIO.vhd:108]
INFO: [Synth 8-3491] module 'hex2disp' declared at '/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/lab0Files/hex2disp.vhd:14' bound to instance 'inst_hex3' of component 'hex2disp' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P1/project_1.srcs/sources_1/imports/lab0Files/fpga_basicIO.vhd:109]
INFO: [Synth 8-3491] module 'clkdiv' declared at '/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/lab0Files/clkdiv.vhd:9' bound to instance 'inst_clkdiv' of component 'clkdiv' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P1/project_1.srcs/sources_1/imports/lab0Files/fpga_basicIO.vhd:112]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/lab0Files/clkdiv.vhd:16]
INFO: [Synth 8-113] binding component instance 'BUFG_INST1' to cell 'BUFG' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/lab0Files/clkdiv.vhd:41]
INFO: [Synth 8-113] binding component instance 'BUFG_INST2' to cell 'BUFG' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/lab0Files/clkdiv.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (3#1) [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/lab0Files/clkdiv.vhd:16]
INFO: [Synth 8-3491] module 'top_circuit' declared at '/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/top_circuit.vhd:6' bound to instance 'inst_circuito' of component 'top_circuit' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P1/project_1.srcs/sources_1/imports/lab0Files/fpga_basicIO.vhd:118]
INFO: [Synth 8-638] synthesizing module 'top_circuit' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/top_circuit.vhd:17]
INFO: [Synth 8-637] synthesizing blackbox instance 'mA' of component 'memA' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/top_circuit.vhd:143]
INFO: [Synth 8-637] synthesizing blackbox instance 'mB' of component 'memB' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/top_circuit.vhd:153]
INFO: [Synth 8-637] synthesizing blackbox instance 'mC' of component 'memC' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/top_circuit.vhd:163]
INFO: [Synth 8-637] synthesizing blackbox instance 'mD' of component 'memD' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/top_circuit.vhd:173]
INFO: [Synth 8-637] synthesizing blackbox instance 'mE' of component 'memE' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/top_circuit.vhd:183]
INFO: [Synth 8-637] synthesizing blackbox instance 'mS' of component 'memStep' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/top_circuit.vhd:193]
INFO: [Synth 8-637] synthesizing blackbox instance 'mX' of component 'memXi' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/top_circuit.vhd:203]
INFO: [Synth 8-637] synthesizing blackbox instance 'mY' of component 'memYi' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/top_circuit.vhd:213]
INFO: [Synth 8-3491] module 'circuit' declared at '/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/circuit.vhdl:7' bound to instance 'FSMD' of component 'circuit' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/top_circuit.vhd:223]
INFO: [Synth 8-638] synthesizing module 'circuit' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/circuit.vhdl:19]
INFO: [Synth 8-3491] module 'control' declared at '/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/control.vhd:11' bound to instance 'inst_control' of component 'control' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/circuit.vhdl:56]
INFO: [Synth 8-638] synthesizing module 'control' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/control.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/control.vhd:21]
INFO: [Synth 8-3491] module 'datapath' declared at '/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/datapath.vhd:32' bound to instance 'inst_datapath' of component 'datapath' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/circuit.vhdl:66]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/datapath.vhd:59]
ERROR: [Synth 8-690] width mismatch in assignment; target has 20 bits, source has 18 bits [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/datapath.vhd:178]
ERROR: [Synth 8-285] failed synthesizing module 'datapath' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/datapath.vhd:59]
ERROR: [Synth 8-285] failed synthesizing module 'circuit' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/circuit.vhdl:19]
ERROR: [Synth 8-285] failed synthesizing module 'top_circuit' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P3/top_circuit.vhd:17]
ERROR: [Synth 8-285] failed synthesizing module 'fpga_basicIO' [/home/miguel/Desktop/P3/P3.srcs/sources_1/imports/PSD_P/P1/project_1.srcs/sources_1/imports/lab0Files/fpga_basicIO.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1109.027 ; gain = 178.555 ; free physical = 2963 ; free virtual = 12992
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 13:02:31 2017...
