<stg><name>dateport_C5_conv</name>


<trans_list>

<trans id="143" from="1" to="2">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="2" to="3">
<condition id="100">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="2" to="2">
<condition id="102">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="3" to="4">
<condition id="104">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="4" to="15">
<condition id="130">
<or_exp><and_exp><literal name="exitcond_flatten4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="4" to="5">
<condition id="141">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="5" to="6">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="6" to="7">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="7" to="8">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="8" to="9">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="9" to="10">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="10" to="11">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="11" to="12">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="12" to="13">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="13" to="14">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="14" to="4">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="15" to="16">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="16" to="17">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="17" to="18">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="18" to="19">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="19" to="20">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="20" to="21">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="21" to="22">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="22" to="23">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="23" to="3">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i = phi i5 [ 0, %0 ], [ %i_6, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond4 = icmp eq i5 %i, -2

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_6 = add i5 %i, 1

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4, label %.preheader7, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp = zext i5 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %C5_v_addr = getelementptr [30 x float]* @C5_v, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="C5_v_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:2  store float 0.000000e+00, float* %C5_v_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader7:0  %i_1 = phi i5 [ %i_7, %3 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:1  %exitcond3 = icmp eq i5 %i_1, -2

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:2  %i_7 = add i5 %i_1, 1

]]></node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:3  br i1 %exitcond3, label %4, label %.preheader6.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6.preheader:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="64" op_0_bw="5">
<![CDATA[
.preheader6.preheader:1  %tmp_s = zext i5 %i_1 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6.preheader:2  %C5_v_addr_1 = getelementptr [30 x float]* @C5_v, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="C5_v_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader6.preheader:3  %tmp_83 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_1, i4 0)

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="10" op_0_bw="9">
<![CDATA[
.preheader6.preheader:4  %C5_mapData_addr1_cast = zext i9 %tmp_83 to i10

]]></node>
<StgValue><ssdm name="C5_mapData_addr1_cast"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:5  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten4 = phi i9 [ 0, %.preheader6.preheader ], [ %indvar_flatten_next4, %.preheader6 ]

]]></node>
<StgValue><ssdm name="indvar_flatten4"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:1  %j = phi i5 [ 0, %.preheader6.preheader ], [ %j_mid2, %.preheader6 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten = phi i6 [ 0, %.preheader6.preheader ], [ %indvar_flatten_next, %.preheader6 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:3  %k = phi i3 [ 0, %.preheader6.preheader ], [ %k_mid2, %.preheader6 ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:4  %m = phi i3 [ 0, %.preheader6.preheader ], [ %m_2, %.preheader6 ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:5  %exitcond_flatten4 = icmp eq i9 %indvar_flatten4, -112

]]></node>
<StgValue><ssdm name="exitcond_flatten4"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:6  %indvar_flatten_next4 = add i9 %indvar_flatten4, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next4"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten4, label %3, label %.preheader6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6:2  %exitcond_flatten = icmp eq i6 %indvar_flatten, 25

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader6:3  %k_mid = select i1 %exitcond_flatten, i3 0, i3 %k

]]></node>
<StgValue><ssdm name="k_mid"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:4  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:5  %exitcond = icmp eq i3 %m, -3

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:6  %exitcond_mid = and i1 %exitcond, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:7  %j_s = add i5 1, %j

]]></node>
<StgValue><ssdm name="j_s"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6:8  %j_mid2 = select i1 %exitcond_flatten, i5 %j_s, i5 %j

]]></node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:9  %k_7 = add i3 1, %k_mid

]]></node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:11  %tmp_84 = or i1 %exitcond_mid, %exitcond_flatten

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader6:12  %m_mid2 = select i1 %tmp_84, i3 0, i3 %m

]]></node>
<StgValue><ssdm name="m_mid2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader6:13  %k_mid2 = select i1 %exitcond_mid, i3 %k_7, i3 %k_mid

]]></node>
<StgValue><ssdm name="k_mid2"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:14  %tmp_36 = sub i3 -4, %k_mid2

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="10" op_0_bw="5">
<![CDATA[
.preheader6:19  %tmp_52_trn_cast1 = zext i5 %j_mid2 to i10

]]></node>
<StgValue><ssdm name="tmp_52_trn_cast1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6:36  %C5_mapData_addr2 = add i10 %tmp_52_trn_cast1, %C5_mapData_addr1_cast

]]></node>
<StgValue><ssdm name="C5_mapData_addr2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="10">
<![CDATA[
.preheader6:37  %C5_mapData_addr2_cast = zext i10 %C5_mapData_addr2 to i32

]]></node>
<StgValue><ssdm name="C5_mapData_addr2_cast"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="3">
<![CDATA[
.preheader6:38  %tmp_55_trn = zext i3 %tmp_36 to i32

]]></node>
<StgValue><ssdm name="tmp_55_trn"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader6:39  %tmp_80 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C5_mapData_addr2, i2 0)

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="12">
<![CDATA[
.preheader6:40  %p_shl13 = zext i12 %tmp_80 to i32

]]></node>
<StgValue><ssdm name="p_shl13"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:41  %C5_mapData_addr3 = add i32 %p_shl13, %C5_mapData_addr2_cast

]]></node>
<StgValue><ssdm name="C5_mapData_addr3"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:42  %C5_mapData_addr4 = add i32 %tmp_55_trn, %C5_mapData_addr3

]]></node>
<StgValue><ssdm name="C5_mapData_addr4"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6:55  %indvar_flatten_op = add i6 1, %indvar_flatten

]]></node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader6:56  %indvar_flatten_next = select i1 %exitcond_flatten, i6 1, i6 %indvar_flatten_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="5">
<![CDATA[
.preheader6:20  %tmp_52_trn_cast = zext i5 %j_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_52_trn_cast"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="3">
<![CDATA[
.preheader6:21  %tmp_53_trn_cast = zext i3 %k_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_53_trn_cast"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader6:22  %tmp_85 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %j_mid2, i2 0)

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="7">
<![CDATA[
.preheader6:23  %p_shl27_cast = zext i7 %tmp_85 to i8

]]></node>
<StgValue><ssdm name="p_shl27_cast"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:24  %S4_y_addr5 = add i8 %p_shl27_cast, %tmp_52_trn_cast

]]></node>
<StgValue><ssdm name="S4_y_addr5"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:25  %S4_y_addr6 = add i8 %tmp_53_trn_cast, %S4_y_addr5

]]></node>
<StgValue><ssdm name="S4_y_addr6"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="8">
<![CDATA[
.preheader6:26  %S4_y_addr6_cast = zext i8 %S4_y_addr6 to i32

]]></node>
<StgValue><ssdm name="S4_y_addr6_cast"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="3">
<![CDATA[
.preheader6:27  %tmp_56_trn = zext i3 %m_mid2 to i32

]]></node>
<StgValue><ssdm name="tmp_56_trn"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader6:28  %tmp_79 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %S4_y_addr6, i2 0)

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="10">
<![CDATA[
.preheader6:29  %p_shl = zext i10 %tmp_79 to i32

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:30  %S4_y_addr7 = add i32 %p_shl, %S4_y_addr6_cast

]]></node>
<StgValue><ssdm name="S4_y_addr7"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:31  %S4_y_addr8 = add i32 %tmp_56_trn, %S4_y_addr7

]]></node>
<StgValue><ssdm name="S4_y_addr8"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="64" op_0_bw="32">
<![CDATA[
.preheader6:32  %tmp_86 = zext i32 %S4_y_addr8 to i64

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:33  %S4_y_addr = getelementptr [400 x float]* @S4_y, i64 0, i64 %tmp_86

]]></node>
<StgValue><ssdm name="S4_y_addr"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="9">
<![CDATA[
.preheader6:34  %S4_y_load = load float* %S4_y_addr, align 4

]]></node>
<StgValue><ssdm name="S4_y_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:35  %tmp_37 = sub i3 -4, %m_mid2

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="3">
<![CDATA[
.preheader6:43  %tmp_58_trn = zext i3 %tmp_37 to i32

]]></node>
<StgValue><ssdm name="tmp_58_trn"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:44  %tmp_81 = shl i32 %C5_mapData_addr4, 2

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:45  %C5_mapData_addr5 = add i32 %tmp_81, %C5_mapData_addr4

]]></node>
<StgValue><ssdm name="C5_mapData_addr5"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:46  %C5_mapData_addr6 = add i32 %tmp_58_trn, %C5_mapData_addr5

]]></node>
<StgValue><ssdm name="C5_mapData_addr6"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="64" op_0_bw="32">
<![CDATA[
.preheader6:47  %tmp_87 = zext i32 %C5_mapData_addr6 to i64

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:48  %C5_mapData_addr = getelementptr [12000 x float]* @C5_mapData, i64 0, i64 %tmp_87

]]></node>
<StgValue><ssdm name="C5_mapData_addr"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="14">
<![CDATA[
.preheader6:49  %C5_mapData_load = load float* %C5_mapData_addr, align 4

]]></node>
<StgValue><ssdm name="C5_mapData_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader6:54  %m_2 = add i3 1, %m_mid2

]]></node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="99" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="9">
<![CDATA[
.preheader6:34  %S4_y_load = load float* %S4_y_addr, align 4

]]></node>
<StgValue><ssdm name="S4_y_load"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="14">
<![CDATA[
.preheader6:49  %C5_mapData_load = load float* %C5_mapData_addr, align 4

]]></node>
<StgValue><ssdm name="C5_mapData_load"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:50  %tmp_38 = fmul float %S4_y_load, %C5_mapData_load

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="102" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:50  %tmp_38 = fmul float %S4_y_load, %C5_mapData_load

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="103" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:50  %tmp_38 = fmul float %S4_y_load, %C5_mapData_load

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="104" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="5">
<![CDATA[
.preheader6:18  %C5_v_load = load float* %C5_v_addr_1, align 4

]]></node>
<StgValue><ssdm name="C5_v_load"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:50  %tmp_38 = fmul float %S4_y_load, %C5_mapData_load

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="106" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="5">
<![CDATA[
.preheader6:18  %C5_v_load = load float* %C5_v_addr_1, align 4

]]></node>
<StgValue><ssdm name="C5_v_load"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:51  %tmp_39 = fadd float %C5_v_load, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="108" st_id="11" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:51  %tmp_39 = fadd float %C5_v_load, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="109" st_id="12" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:51  %tmp_39 = fadd float %C5_v_load, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="110" st_id="13" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:51  %tmp_39 = fadd float %C5_v_load, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader6:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_L_C5_conv_label2_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:1  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader6:10  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_C5_conv_label2_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader6:15  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader6:16  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader6:17  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="14" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6:51  %tmp_39 = fadd float %C5_v_load, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader6:52  store float %tmp_39, float* %C5_v_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader6:53  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str6, i32 %tmp_7) nounwind

]]></node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0">
<![CDATA[
.preheader6:57  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="121" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="5">
<![CDATA[
:0  %C5_v_load_1 = load float* %C5_v_addr_1, align 4

]]></node>
<StgValue><ssdm name="C5_v_load_1"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %C5_bias_addr = getelementptr [30 x float]* @C5_bias, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="C5_bias_addr"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="5">
<![CDATA[
:2  %C5_bias_load = load float* %C5_bias_addr, align 4

]]></node>
<StgValue><ssdm name="C5_bias_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="124" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="5">
<![CDATA[
:0  %C5_v_load_1 = load float* %C5_v_addr_1, align 4

]]></node>
<StgValue><ssdm name="C5_v_load_1"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="5">
<![CDATA[
:2  %C5_bias_load = load float* %C5_bias_addr, align 4

]]></node>
<StgValue><ssdm name="C5_bias_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="126" st_id="17" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %temp = fadd float %C5_v_load_1, %C5_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="127" st_id="18" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %temp = fadd float %C5_v_load_1, %C5_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="128" st_id="19" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %temp = fadd float %C5_v_load_1, %C5_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="129" st_id="20" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %temp = fadd float %C5_v_load_1, %C5_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="130" st_id="21" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %temp = fadd float %C5_v_load_1, %C5_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="131" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32">
<![CDATA[
:4  %temp_to_int = bitcast float %temp to i32

]]></node>
<StgValue><ssdm name="temp_to_int"/></StgValue>
</operation>

<operation id="132" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="133" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="23" op_0_bw="32">
<![CDATA[
:6  %tmp_78 = trunc i32 %temp_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="134" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %notlhs = icmp ne i8 %tmp_30, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="135" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:8  %notrhs = icmp eq i23 %tmp_78, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="136" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %tmp_32 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="137" st_id="22" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_33 = fcmp ogt float %temp, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="138" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_34 = and i1 %tmp_32, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="139" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %temp_2 = select i1 %tmp_34, float %temp, float 0.000000e+00

]]></node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="140" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %C5_y_addr = getelementptr [30 x float]* @C5_y, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="C5_y_addr"/></StgValue>
</operation>

<operation id="141" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:14  store float %temp_2, float* %C5_y_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
