[General]
ARRAY_DISPLAY_LIMIT=1024
RADIX=hex
TIME_UNIT=ns
TRACE_LIMIT=65536
VHDL_ENTITY_SCOPE_FILTER=true
VHDL_PACKAGE_SCOPE_FILTER=false
VHDL_BLOCK_SCOPE_FILTER=true
VHDL_PROCESS_SCOPE_FILTER=false
VERILOG_MODULE_SCOPE_FILTER=true
VERILOG_PACKAGE_SCOPE_FILTER=false
VERILOG_BLOCK_SCOPE_FILTER=false
VERILOG_TASK_SCOPE_FILTER=false
VERILOG_PROCESS_SCOPE_FILTER=false
INPUT_OBJECT_FILTER=true
OUTPUT_OBJECT_FILTER=true
INOUT_OBJECT_FILTER=true
INTERNAL_OBJECT_FILTER=true
CONSTANT_OBJECT_FILTER=true
VARIABLE_OBJECT_FILTER=true
SCOPE_NAME_COLUMN_WIDTH=166
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=90
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=89
OBJECT_NAME_COLUMN_WIDTH=207
OBJECT_VALUE_COLUMN_WIDTH=308
OBJECT_DATA_TYPE_COLUMN_WIDTH=88
[Object Radixes]
RADIX_0=dec /SecondOrderTest/b0;
RADIX_1=dec /SecondOrderTest/a2;
RADIX_2=dec /SecondOrderTest/b1;
RADIX_3=dec /SecondOrderTest/a1;
RADIX_4=dec /SecondOrderTest/b2;
