================================================================================ 
Commit: dc4e5b6f332e16d133bcbff9c5263da123b24137 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:53:08 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4221_00

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xB2
Update BIOS version to 4221_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Sat May 27 12:19:16 2023 +0800
Change-Id: Ia8936d02db70c8b1db65f5e2c3fa1e50fe0da7d9
Original commit hash: 327aacb4837e017c6295cc5603f3298ccbacaa81

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 861f5d95cb02a8009dc9e02c476728bdd93bf549 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:53:06 2023 +0800 
-------------------------------------------------------------------------------- 
Integrate the 2nd Production certificate for CSME Reselling Model

[Feature Description]
- Previous certificate would be expired on 2023-08-04 that cannot sign
new capsule with the 1st certificate.
- To support the CSME reselling model, need to integrate the public
certificate into BIOS to check the capsule is valid.

[Changes]
- Integrate the 2nd production certificate into BIOS
- Subject Name: PROD_ADLRPL_SELFSIGNED_3K_KEY
- Expired : 2053-05-17
- Previous production certificate still need to keep since the capsule
signed with the key still valid

Package/Module:
PlatSamplePkg/CapsuleUpdate

[Impacted Platform]
ALL

Hsd-es-id: 15013311440
Original commit date: Fri May 19 21:38:24 2023 +0800
Change-Id: I8a015d17a9f452d5c5a39c96b07991a1f2e5dd07
Original commit hash: ffb07e43da0abbf7a9e3c7699ff1883612a27427

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/SigningKeys/AdlMeCap2ndProd.pub.pem
AlderLakePlatSamplePkg/Features/CapsuleUpdate/SigningKeys/Adl_MeCapProd.inc

================================================================================ 
Commit: f93e5bc522e67be19fcc62d44da7e69006506e9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:53:04 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-S B0- 0x118

[Feature Description]
Add uCode m_32_b0671_00000118.pdb for RPL-S B0

Package/Module:
uCode patch

[Impacted Platform]
S, HX

Hsd-es-id: 15013508408
Original commit date: Thu May 25 13:08:01 2023 +0800
Change-Id: Ib83cd7041179f9432bbcc5f223ef6ad1a2e2b652
Original commit hash: 8a485ec6582252fc1af92bfca1f823d7ddc3b7eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 983304eb3c0d689dec231d69be7e20eba8177f0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:53:02 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-S B0- 0x117

[Feature Description]
Add uCode m_32_b0671_00000117.pdb for RPL-S B0

Package/Module:
uCode patch

[Impacted Platform]
S, HX

Hsd-es-id: 15013443932
Original commit date: Mon May 15 15:05:44 2023 +0800
Change-Id: I0d84b0bfc86a7fafbe77b7dae24f274c3b1666bd
Original commit hash: f4f90ec68313e687b191147b7983ea60f6098b2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a2a0c5e1728445a18036c6c974025563f15b5521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:58 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][BIOS] CheckAndInitializePegVga failed on PEG 0:6:2

[Issue Description]
CheckAndInitializePegVga failed on PEG 0:6:2

[Resolution]
CheckAndInitializePegVga should call for PEG 0:6:2.

Package/Module:
ClientOneSiliconPkg\IpBlock\CpuPcieRp

Package/Module:

[Impacted Platform]
ADL P

Hsd-es-id: 15013294547
Original commit date: Mon May 22 11:46:38 2023 +0530
Change-Id: If1c72797ac90c44ba8fe559ca49db7d9b8822ded
Original commit hash: 7b5aac9d83959d98405cc0fdec02611165756923

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c

================================================================================ 
Commit: 1f9e12540a4e9210e8e8cf270225ab38d52685c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:56 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4211_00

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to 0xB1
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x10
Update BIOS version to 4211_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Mon May 22 16:02:12 2023 +0800
Change-Id: Ic9219b7e66b53e7c203e0b08f3138d8be6d8a35c
Original commit hash: 567fdde9fa386b3b2ffbf621a1c58c57c1203abf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c6e3fa40aa63ccbdd06bf250043b0712e41de0aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:53 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL][Code_Inspection] Unused Status in MeSetup

[Issue Description]
Unused Status in MeSetup.

[Resolution]
Add DEBUG message to check if Status is error.

Package/Module: AlderLakePlatSamplePkg

[Impacted Platform]
RPL, ADL

Hsd-es-id: 15013483382
Original commit date: Mon May 22 13:10:01 2023 +0800
Change-Id: I866f505a72478871fa3fe2052d6a21c2d4268bbf
Original commit hash: 007cf856c3d1ea72b24d0cb581bf3460df45dccd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 48a9d46600ff211ae9e2e43932cd70cf5cb377e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:51 2023 +0800 
-------------------------------------------------------------------------------- 
Add uCode support for RPL-P J0 - 0x4117

[Feature Description]
Add uCode m_e0_b06a2_00004117.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15013481356
Original commit date: Wed May 3 18:58:03 2023 +0800
Change-Id: I3dda8cf61a0d297bc3759faec7793b802a1dae0e
Original commit hash: 18369e0fe2d59be5a32e00deff9712cccfd85cca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8e20ef4e1a966899f62087fdda77c134904d8473 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:49 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL/RPL]Add ACPI GUID lock indicator for CNV GUID

[Feature Description]
The request from the OEM is to lock the GUID for ADL/RPL/Refresh
so in case the user tries to add variables after manufacturing,
it will be blocked since the GUID is locked (write protected).

Package/Module: AlderLakePlatSamplePkg,
AlderLakeBoardPkg

[Impacted Platform]
All.

Hsd-es-id: 15013329171
Original commit date: Fri May 19 20:44:24 2023 +0800
Change-Id: I583bf84c5381298e59c1d2e76700a096c620d887
Original commit hash: 1c0d911c829b76f50b1056ac1c3ba53b7e9b7bea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/GeneralPurposeConfig.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
AlderLakePlatSamplePkg/Include/Protocol/CnvGuidLockIndicator.h
AlderLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c

================================================================================ 
Commit: 2a5420aeea9d37894aeaa92eb2643f797e8ccdec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:46 2023 +0800 
-------------------------------------------------------------------------------- 
Clean up FIPS version

[Issue Description]
FIPS version was only showing up in BIOS menu for corporate
SKUs even though it applies to consumer SKUs

FIPS version did not align with CSME version as build and
hotfix numbers were flipped

[Resolution]
Remove condition preventing FIPS version from being displayed
only for corporate SKUs

Swap build and hotfix numbers in FIPS version

Package/Module:
AlderLakePlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 14019355616
Original commit date: Wed Apr 5 11:48:46 2023 -0700
Change-Id: I04e8f3d0375a7063634e0f13ad43942d545ea825
Original commit hash: 077c1159ee55028e1b43ccd6306ed54023793213

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: b63f13402dd33db15722633a894cbd23c9174299 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:43 2023 +0800 
-------------------------------------------------------------------------------- 
[PCH] Code Inspection and Improve the code quality

[Issue Description]
ASSERT (Status) is no function

[Resolution]
Change the ASSERT (Status) to ASSERT_EFI_ERROR (Status)

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
RPL, ADL

Hsd-es-id: 15013436749
Original commit date: Mon May 15 09:04:51 2023 +0800
Change-Id: I8238c30e8bdff731ea622bfab3cec8c88ad992a5
Original commit hash: 4d0247faef14f4028d46ee382a485316092a4313

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchP2Sb.c

================================================================================ 
Commit: 8cfc04febbe51a02e24d89f2f54eea071e6f50ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:41 2023 +0800 
-------------------------------------------------------------------------------- 
Battery participant has incorrect Instance path

[Issue Description]
On the device manager the battery participant has
the name as "1" instead of "BAT1"

[Resolution]
Changed the IUD of the battery participant to "BAT1"

Package/Module:
PlatSamplePkg

[Impacted Platform]
ADL, RPL

Hsd-es-id: 22018070480
Original commit date: Wed May 10 16:08:52 2023 -0700
Change-Id: I1a396b8c0c09dbb7a0fdf9e285228008bae07323
Original commit hash: cc11ddf083254860b60b8b001ac929a31ec39dea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl

================================================================================ 
Commit: 5a953fa65b699f6adad2b9fdb6dc41402cd9ed59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:39 2023 +0800 
-------------------------------------------------------------------------------- 
BIOS Change the way to obtain MeImageType

[Issue Description]
When MeImageType changes, BIOS cannot obtain the latest MeImageType
This leads to the generation of incorrect guids, affecting the CSME
Capsule update

[Resolution]
Use FwuFwType to get MeImageType

Package/Module: AlderLakePlatSamplePkg/FmpDeviceLibMe

[Impacted Platform]
RPL

Hsd-es-id: 15013307495
Original commit date: Wed May 10 19:48:11 2023 +0800
Change-Id: Ia49396eabb47ca084aac121991f75bbe3d5a0a38
Original commit hash: f0c0888f17e03c0cc81a6a052a3a3b2987de8d6b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf

================================================================================ 
Commit: 011504b5217b07975a4782dca50ac7778397aa1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:37 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.169

Hsd-es-id: N/A
Original commit date: Thu May 18 21:59:14 2023 -0700
Original commit hash: 8d161e1bb944c1a69f02b6e57302b7620cf12d31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ee202dbbc496e756db03405f58e85722ed01e095 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:35 2023 +0800 
-------------------------------------------------------------------------------- 
[RPL | LP5X] show "lpddr5x" in bios memu

[Feature Description]
show "lpddr5x" instead of "lpddr5" in bios menu for lpddr5x config

Package/Module: AlderLakePlatSamplePkg, ClientOneSiliconPkg

[Impacted Platform]
RPL

Hsd-es-id: 15013317389
Original commit date: Tue Apr 25 16:50:11 2023 +0800
Change-Id: I45f7aa7992406e087983336b543765c588cc2c34
Original commit hash: d3222f5905f8c5c7ddae93a16e1537ef504a1440

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
AlderLakePlatSamplePkg/Setup/DimmInfo.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: 2ac4e82c9f8d8564b415ca129a337bbe2347926a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:33 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.168

Hsd-es-id: N/A
Original commit date: Thu May 18 21:12:19 2023 -0700
Original commit hash: 81772e7ba0a60e8b2eb0d0132ff5ff3b8e5e8a5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a3f846480d6e32f3021ed1963355d7a8906f1aea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:31 2023 +0800 
-------------------------------------------------------------------------------- 
Fix an issue which uses uninitialized MAD_MC_HASH

[Issue Description]
When MC0 is disabled, var MAD_MC_HASH might be used
when it's not initialized.

[Resolution]
Remove the OR.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Adl

[Impacted Platform]
ADL.

Hsd-es-id: 15013449127
Original commit date: Tue May 16 10:44:29 2023 +0800
Change-Id: I4f6e9f097e126e1bce17c0a41fc41c7c6f172cc2
Original commit hash: 955fbed70b21a12ac806cdcf110ecd9de75d969f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c

================================================================================ 
Commit: 7502c441eb3af13c992225425abea71a880f0b4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:29 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.167

Hsd-es-id: N/A
Original commit date: Sun May 14 22:26:39 2023 -0700
Original commit hash: 337c1d1833d5e33f1a3e5a7295980c6de7ba9e17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1aef7054558c855826b3d4c62d7c22a0966b1102 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:27 2023 +0800 
-------------------------------------------------------------------------------- 
AddressDecode need convert remap address to slice address

[Feature Description]
MC map is configured as interleave and hash is enable.
During decode and encode, need support MC slice hash

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl

[Impacted Platform]
ADL All.

Hsd-es-id: 15013435388
Original commit date: Tue Mar 21 10:15:06 2023 +0800
Change-Id: I8c5c38ce27d9597d982b4f4ef53a786d5d20850e
Original commit hash: b14594b53ff9fe6f95c4dc364af790c461cc60f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c

================================================================================ 
Commit: 9e2df49e57f743dc122d6ca661cb2cbe30bb8c0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:25 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.166

Hsd-es-id: N/A
Original commit date: Sat May 13 22:43:47 2023 -0700
Original commit hash: ef52591def3c11cf12aa775b4c4440a317e9f305

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8471fe875253c2c0f356761ca139e57d3ba7c2b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:23 2023 +0800 
-------------------------------------------------------------------------------- 
request add reset page action before MRC get SPD data

[Feature Description]
reset page before MRC get SPD data to
avoid spd page not at page0 when reading spd

[Impacted Platform]
DDR5

Package/Module: MRC

Hsd-es-id: 15013437063
Original commit date: Fri Jul 15 13:59:04 2022 +0800
Change-Id: Ieb70a586e771d439bee49d00f933c62c623623c8
Original commit hash: d87c672b852016df078c04bf2c440584cfc89d45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/MrcOemPlatform.c

================================================================================ 
Commit: e07dd47f389909bd12cfa6753dc902febde540cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:21 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.165

Hsd-es-id: N/A
Original commit date: Fri May 12 01:32:45 2023 -0700
Original commit hash: 6a8936e6380db6d74f85ab0e7bf0d119c9e5c6e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 08fb3102399c1b91bb7a32c22b163e9220c14384 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:19 2023 +0800 
-------------------------------------------------------------------------------- 
Add mrc weak read voltage before weak read timing centering

[Feature Description]
Add mrc weak read voltage before weak read timing centering

Package/Module: MRC

[Impacted Platform]
DDR4 1DPC

Hsd-es-id: 22018207101
Original commit date: Thu Mar 23 05:09:21 2023 +0800
Change-Id: Ic2c463c9aa354f5bae9822f1dc96dc421fa52ad1
Original commit hash: 667431994876de4b2dd9668a7a49b3a1602afaf2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h

================================================================================ 
Commit: 7251c8190fe887e9ccd42a0fa7d6351ea1949234 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:17 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.164

Hsd-es-id: N/A
Original commit date: Thu May 11 21:40:39 2023 -0700
Original commit hash: bb35510bdc1fc54d7ba09f0a2a9efbd8d86da9b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f5caba4da65265c7ca49c3ffcf6ce3586aa9cf07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:15 2023 +0800 
-------------------------------------------------------------------------------- 
PPR change delay and bind 2 bytes for X16

[Feature Description]
1) LP4 PPR need more delays among operations.
2) DDR5 need combine 2 bytes for X16 DRAM.
3) CpgcMemTestDispositionFailRange need clear fail list in the
end of repair.
4) Check if Rank is correct before calling MaskAllDQsOnFailingDevices
in case it enters a deadloop.
5) Do not disable CPGC global start and stop during row testing.
Otherwise, ECC memory hit ECC errors.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Adl

[Impacted Platform]
ADL LP4, DDR5.

Hsd-es-id: 15013173216
Original commit date: Mon Apr 10 14:30:25 2023 +0800
Change-Id: Ia492180918754cfbf6428d40bfac789c58ce58f3
Original commit hash: 2662e816c50cc87c15dd2c2ca7aee36d54f9c483

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 12758d3442adf2ea79f832d04b6648bc6e61112c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:12 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.163

Hsd-es-id: N/A
Original commit date: Thu May 11 00:12:06 2023 -0700
Original commit hash: 4473829f1d3adb2f5528e407128827bfb3699836

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8868ba90ee9e8c16677b70ce781832f438b3b531 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jun 13 15:52:10 2023 +0800 
-------------------------------------------------------------------------------- 
2dpc OEMx low margin fix for sagv enabled

[Feature Description]
2dpc OEMx low margin fix for sagv enabled

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22018205668
Original commit date: Tue Mar 21 12:34:33 2023 +0800
Change-Id: Ic88e48b46ec53dd09568d85b0d56f5c711ae28f2
Original commit hash: 52eff0f4a6f2fca7cc749cf6ea038c04d747705b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
