----------------------------------------------------------------------------------------------- Cycle 1 ------------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | -          | -        | -         | -       
ADDI  R4, R3, 1          | -      | -          | -        | -         | -       
STORE R4, 0(R10)         | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | -      | -          | -        | -         | -       
LOAD  R3, 0(R10)         | -      | -          | -        | -         | -       
ADDI  R4, R3, 1          | -      | -          | -        | -         | -       
STORE R4, 0(R10)         | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | -     | -         | ROB 0     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 0  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 2 ------------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | -      | -          | -        | -         | -       
LOAD  R3, 0(R10)         | -      | -          | -        | -         | -       
ADDI  R4, R3, 1          | -      | -          | -        | -         | -       
STORE R4, 0(R10)         | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 0  | ROB 1  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 3 ------------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | -          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | -      | -          | -        | -         | -       
LOAD  R3, 0(R10)         | -      | -          | -        | -         | -       
ADDI  R4, R3, 1          | -      | -          | -        | -         | -       
STORE R4, 0(R10)         | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | -     | -         | ROB 2     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 0  | ROB 1  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 4 ------------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | -          | -        | -         | -       
LOAD  R3, 0(R10)         | -      | -          | -        | -         | -       
ADDI  R4, R3, 1          | -      | -          | -        | -         | -       
STORE R4, 0(R10)         | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   |         | -       | -       | 0       | 0       | ROB 3 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 0  | ROB 1  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 5 ------------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | -          | -        | -         | -       
ADDI  R4, R3, 1          | -      | -          | -        | -         | -       
STORE R4, 0(R10)         | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | -     | -         | ROB 4     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 1  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 6 ------------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | -      | -          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 7 ------------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | -          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | -      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | -     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 8 ------------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | -          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   |         | -       | -       | 0       | 0       | ROB 7 
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | -         | No    

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 9 ------------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 10 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 11 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 12 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 13 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 14 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 15 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 16 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 17 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 18 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 19 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 20 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 21 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 22 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 23 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 24 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 25 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 26 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 27 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 28 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 29 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 30 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 31 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 32 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 33 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 34 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 35 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 36 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 37 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 38 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 39 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 40 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 41 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 42 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 43 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 44 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 45 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 46 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 47 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 48 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 49 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 50 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 51 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | -        | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | -         | ROB 0     | 0        | 0                 | NO      | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 52 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | 52       | -         | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | ROB 0   | -       | -       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | -         | No    
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | 0         | ROB 0     | 0        | 0                 | YES     | -           
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 53 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | 52       | 53        | -       
ADDI  R4, R3, 1          | 2      | -          | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 
Yes   | ADDI    | -       | -       | 0       | 1       | ROB 1 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 0   | LOAD    | R3        | 0         | Yes   
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 0   | LOAD    | 0     | 0         | ROB 0     | 0        | 0                 | YES     | DONE        
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | ROB 4  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | -      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 54 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | 52       | 53        | 54      
ADDI  R4, R3, 1          | 2      | 54         | -        | -         | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | -        | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 1   | ADDI    | R4        | -         | No    
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 1   | STORE   | 0     | -         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | -         | ROB 4     | 0        | 0                 | NO      | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 55 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | 52       | 53        | 54      
ADDI  R4, R3, 1          | 2      | 54         | -        | 55        | -       
STORE R4, 0(R10)         | 3      | 4          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | 55       | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 1   | ADDI    | R4        | 1         | Yes   
ROB 2   | STORE   | Mem[-]    | -         | No    
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 1   | STORE   | 0     | 1         | ROB 2     | 0        | 0                 | NO      | -           
LSQ 2   | LOAD    | 0     | 1         | ROB 4     | 0        | 0                 | YES     | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | ROB 5  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 56 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | 52       | 53        | 54      
ADDI  R4, R3, 1          | 2      | 54         | -        | 55        | 56      
STORE R4, 0(R10)         | 3      | 4          | -        | 56        | -       
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | 55       | -         | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | ROB 4   | -       | -       | 1       | ROB 5 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 2   | STORE   | Mem[0]    | 1         | Yes   
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | -         | No    
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 1   | STORE   | 0     | 1         | ROB 2     | 0        | 0                 | YES     | DONE        
LSQ 2   | LOAD    | 0     | 1         | ROB 4     | 0        | 0                 | YES     | -           
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 1      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
-



----------------------------------------------------------------------------------------------- Cycle 57 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | 52       | 53        | 54      
ADDI  R4, R3, 1          | 2      | 54         | -        | 55        | 56      
STORE R4, 0(R10)         | 3      | 4          | -        | 56        | 57      
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | -       
LOAD  R3, 0(R10)         | 5      | 6          | 55       | 57        | -       
ADDI  R4, R3, 1          | 6      | -          | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------
Yes   | ADDI    | -       | -       | 1       | 1       | ROB 5 

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 3   |         | R0        | 0         | Yes   
ROB 4   | LOAD    | R3        | 1         | Yes   
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 2   | LOAD    | 0     | 1         | ROB 4     | 0        | 0                 | YES     | DONE        
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 1      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
M[0] : 1




----------------------------------------------------------------------------------------------- Cycle 58 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | 52       | 53        | 54      
ADDI  R4, R3, 1          | 2      | 54         | -        | 55        | 56      
STORE R4, 0(R10)         | 3      | 4          | -        | 56        | 57      
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | 58      
LOAD  R3, 0(R10)         | 5      | 6          | 55       | 57        | -       
ADDI  R4, R3, 1          | 6      | 58         | -        | -         | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 4   | LOAD    | R3        | 1         | Yes   
ROB 5   | ADDI    | R4        | -         | No    
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 2   | LOAD    | 0     | 1         | ROB 4     | 0        | 0                 | YES     | DONE        
LSQ 3   | STORE   | 0     | -         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 0      | 1      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
M[0] : 1




----------------------------------------------------------------------------------------------- Cycle 59 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | 52       | 53        | 54      
ADDI  R4, R3, 1          | 2      | 54         | -        | 55        | 56      
STORE R4, 0(R10)         | 3      | 4          | -        | 56        | 57      
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | 58      
LOAD  R3, 0(R10)         | 5      | 6          | 55       | 57        | 59      
ADDI  R4, R3, 1          | 6      | 58         | -        | 59        | -       
STORE R4, 0(R10)         | 7      | 8          | -        | -         | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 5   | ADDI    | R4        | 2         | Yes   
ROB 6   | STORE   | Mem[-]    | -         | No    
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 3   | STORE   | 0     | 2         | ROB 6     | 0        | 0                 | NO      | -           

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 1      | 1      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
M[0] : 1




----------------------------------------------------------------------------------------------- Cycle 60 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | 52       | 53        | 54      
ADDI  R4, R3, 1          | 2      | 54         | -        | 55        | 56      
STORE R4, 0(R10)         | 3      | 4          | -        | 56        | 57      
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | 58      
LOAD  R3, 0(R10)         | 5      | 6          | 55       | 57        | 59      
ADDI  R4, R3, 1          | 6      | 58         | -        | 59        | 60      
STORE R4, 0(R10)         | 7      | 8          | -        | 60        | -       
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 6   | STORE   | Mem[0]    | 2         | Yes   
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------
LSQ 3   | STORE   | 0     | 2         | ROB 6     | 0        | 0                 | YES     | DONE        

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 1      | 2      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
M[0] : 1




----------------------------------------------------------------------------------------------- Cycle 61 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | 52       | 53        | 54      
ADDI  R4, R3, 1          | 2      | 54         | -        | 55        | 56      
STORE R4, 0(R10)         | 3      | 4          | -        | 56        | 57      
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | 58      
LOAD  R3, 0(R10)         | 5      | 6          | 55       | 57        | 59      
ADDI  R4, R3, 1          | 6      | 58         | -        | 59        | 60      
STORE R4, 0(R10)         | 7      | 8          | -        | 60        | 61      
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | -       

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------
ROB 7   |         | R0        | 0         | Yes   

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 1      | 2      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
M[0] : 2




----------------------------------------------------------------------------------------------- Cycle 62 -----------------------------------------------------------------------------------------------

Instruction Status
Instruction              | Issue  | ExecStart  | ReadMem  | WriteCDB  | Commit  
--------------------------------------------------------------------------------
LOAD  R3, 0(R10)         | 1      | 2          | 52       | 53        | 54      
ADDI  R4, R3, 1          | 2      | 54         | -        | 55        | 56      
STORE R4, 0(R10)         | 3      | 4          | -        | 56        | 57      
BEQ   R1, R0, LOOP_A     | 4      | 5          | -        | -         | 58      
LOAD  R3, 0(R10)         | 5      | 6          | 55       | 57        | 59      
ADDI  R4, R3, 1          | 6      | 58         | -        | 59        | 60      
STORE R4, 0(R10)         | 7      | 8          | -        | 60        | 61      
BEQ   R1, R0, LOOP_A     | 8      | 9          | -        | -         | 62      

Integer-ALU Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Multiplier Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Divider Reservation Stations
Busy  | Op      | Qj      | Qk      | Vj      | Vk      | Dest  
-----------------------------------------------------------------

Reorder Buffer [ROB : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | Dest      | Value     | Done  
--------------------------------------------------

Load/Store Queue [LSQ : (Head => Tail) OR (Oldest => Newest)]
Entry   | Type    | EA    | Value     | Dest      | Offset   | Base Reg Value    | Ready   | CDB Write   
---------------------------------------------------------------------------------------------------------

Register File & Status
 R0     | R1     | R2     | R3     | R4     | R5     | R6     | R7     | R8     | R9     | R10    | R11    | R12    | R13    | R14    | R15    | R16    | R17    | R18    | R19    | R20    | R21    | R22    | R23    | R24    | R25    | R26    | R27    | R28    | R29    | R30    | R31    |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  | Ready  |
 0      | 0      | 0      | 1      | 2      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Memory State
M[0] : 2




