Analysis & Synthesis report for SCC
Fri May 07 20:13:21 2021
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_final|myShow:inst10|posNumber
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated
 16. Source assignments for memRAM:inst1|altsyncram:altsyncram_component|altsyncram_2va1:auto_generated
 17. Parameter Settings for User Entity Instance: instROM:inst1312|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: mux_memToReg:inst3|lpm_mux:LPM_MUX_component
 19. Parameter Settings for User Entity Instance: memRAM:inst1|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: mux_ALUsrc:inst2|lpm_mux:LPM_MUX_component
 21. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 22. Parameter Settings for Inferred Entity Instance: divider:inst12|lpm_divide:Mod0
 23. altsyncram Parameter Settings by Entity Instance
 24. SignalTap II Logic Analyzer Settings
 25. Elapsed Time Per Partition
 26. Connections to In-System Debugging Instance "auto_signaltap_0"
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 07 20:13:21 2021       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; SCC                                         ;
; Top-level Entity Name              ; top_final                                   ;
; Family                             ; Cyclone II                                  ;
; Total logic elements               ; 5,379                                       ;
;     Total combinational functions  ; 2,930                                       ;
;     Dedicated logic registers      ; 3,086                                       ;
; Total registers                    ; 3086                                        ;
; Total pins                         ; 16                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 30,336                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5Q208C8        ;                    ;
; Top-level entity name                                                      ; top_final          ; SCC                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; top_final.bdf                    ; yes             ; User Block Diagram/Schematic File  ; D:/2spring/singlecycleCPU/top_final.bdf                                 ;         ;
; delay.v                          ; yes             ; User Verilog HDL File              ; D:/2spring/singlecycleCPU/delay.v                                       ;         ;
; control.v                        ; yes             ; User Verilog HDL File              ; D:/2spring/singlecycleCPU/control.v                                     ;         ;
; myShow.v                         ; yes             ; User Verilog HDL File              ; D:/2spring/singlecycleCPU/myShow.v                                      ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File              ; D:/2spring/singlecycleCPU/ALU.v                                         ;         ;
; PC.v                             ; yes             ; User Verilog HDL File              ; D:/2spring/singlecycleCPU/PC.v                                          ;         ;
; regFile.v                        ; yes             ; User Verilog HDL File              ; D:/2spring/singlecycleCPU/regFile.v                                     ;         ;
; extend.v                         ; yes             ; User Verilog HDL File              ; D:/2spring/singlecycleCPU/extend.v                                      ;         ;
; divider.v                        ; yes             ; User Verilog HDL File              ; D:/2spring/singlecycleCPU/divider.v                                     ;         ;
; instROM.v                        ; yes             ; User Wizard-Generated File         ; D:/2spring/singlecycleCPU/instROM.v                                     ;         ;
; memRAM.v                         ; yes             ; User Wizard-Generated File         ; D:/2spring/singlecycleCPU/memRAM.v                                      ;         ;
; mux_ALUsrc.v                     ; yes             ; User Wizard-Generated File         ; D:/2spring/singlecycleCPU/mux_ALUsrc.v                                  ;         ;
; mux_memToReg.v                   ; yes             ; User Wizard-Generated File         ; D:/2spring/singlecycleCPU/mux_memToReg.v                                ;         ;
; instROM.mif                      ; yes             ; User Memory Initialization File    ; D:/2spring/singlecycleCPU/instROM.mif                                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_ap81.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/2spring/singlecycleCPU/db/altsyncram_ap81.tdf                        ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_9oc.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/2spring/singlecycleCPU/db/mux_9oc.tdf                                ;         ;
; db/altsyncram_2va1.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/2spring/singlecycleCPU/db/altsyncram_2va1.tdf                        ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction             ; d:/quaturs/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction             ; d:/quaturs/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction             ; d:/quaturs/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction             ; d:/quaturs/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction             ; d:/quaturs/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; db/altsyncram_qs14.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/2spring/singlecycleCPU/db/altsyncram_qs14.tdf                        ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; db/mux_aoc.tdf                   ; yes             ; Auto-Generated Megafunction        ; D:/2spring/singlecycleCPU/db/mux_aoc.tdf                                ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction        ; D:/2spring/singlecycleCPU/db/decode_rqf.tdf                             ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_gdi.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/2spring/singlecycleCPU/db/cntr_gdi.tdf                               ;         ;
; db/cmpr_ccc.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/2spring/singlecycleCPU/db/cmpr_ccc.tdf                               ;         ;
; db/cntr_02j.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/2spring/singlecycleCPU/db/cntr_02j.tdf                               ;         ;
; db/cntr_sbi.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/2spring/singlecycleCPU/db/cntr_sbi.tdf                               ;         ;
; db/cmpr_8cc.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/2spring/singlecycleCPU/db/cmpr_8cc.tdf                               ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/2spring/singlecycleCPU/db/cntr_gui.tdf                               ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/2spring/singlecycleCPU/db/cmpr_5cc.tdf                               ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction             ; d:/quaturs/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction             ; d:/quaturs/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction             ; d:/quaturs/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; d:/quaturs/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_48m.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/2spring/singlecycleCPU/db/lpm_divide_48m.tdf                         ;         ;
; db/sign_div_unsign_bnh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/2spring/singlecycleCPU/db/sign_div_unsign_bnh.tdf                    ;         ;
; db/alt_u_div_o5f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/2spring/singlecycleCPU/db/alt_u_div_o5f.tdf                          ;         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/2spring/singlecycleCPU/db/add_sub_lkc.tdf                            ;         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/2spring/singlecycleCPU/db/add_sub_mkc.tdf                            ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 5,379               ;
;                                             ;                     ;
; Total combinational functions               ; 2930                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 2172                ;
;     -- 3 input functions                    ; 455                 ;
;     -- <=2 input functions                  ; 303                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 2661                ;
;     -- arithmetic mode                      ; 269                 ;
;                                             ;                     ;
; Total registers                             ; 3086                ;
;     -- Dedicated logic registers            ; 3086                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 16                  ;
; Total memory bits                           ; 30336               ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
; Maximum fan-out node                        ; divider:inst12|out1 ;
; Maximum fan-out                             ; 2457                ;
; Total fan-out                               ; 22573               ;
; Average fan-out                             ; 3.62                ;
+---------------------------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_final                                                                                              ; 2930 (3)          ; 3086 (0)     ; 30336       ; 0            ; 0       ; 0         ; 16   ; 0            ; |top_final                                                                                                                                                                                                                                                                                                                                       ;              ;
;    |ALU:inst7|                                                                                          ; 306 (306)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|ALU:inst7                                                                                                                                                                                                                                                                                                                             ;              ;
;    |PC:inst4|                                                                                           ; 90 (90)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|PC:inst4                                                                                                                                                                                                                                                                                                                              ;              ;
;    |control:inst9|                                                                                      ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|control:inst9                                                                                                                                                                                                                                                                                                                         ;              ;
;    |delay:instdelay|                                                                                    ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|delay:instdelay                                                                                                                                                                                                                                                                                                                       ;              ;
;    |divider:inst12|                                                                                     ; 204 (45)          ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|divider:inst12                                                                                                                                                                                                                                                                                                                        ;              ;
;       |lpm_divide:Mod0|                                                                                 ; 159 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|divider:inst12|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                        ;              ;
;          |lpm_divide_48m:auto_generated|                                                                ; 159 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|divider:inst12|lpm_divide:Mod0|lpm_divide_48m:auto_generated                                                                                                                                                                                                                                                                          ;              ;
;             |sign_div_unsign_bnh:divider|                                                               ; 159 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|divider:inst12|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider                                                                                                                                                                                                                                              ;              ;
;                |alt_u_div_o5f:divider|                                                                  ; 159 (159)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|divider:inst12|lpm_divide:Mod0|lpm_divide_48m:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider                                                                                                                                                                                                                        ;              ;
;    |instROM:inst1312|                                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|instROM:inst1312                                                                                                                                                                                                                                                                                                                      ;              ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|instROM:inst1312|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                      ;              ;
;          |altsyncram_ap81:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated                                                                                                                                                                                                                                                       ;              ;
;    |memRAM:inst1|                                                                                       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|memRAM:inst1                                                                                                                                                                                                                                                                                                                          ;              ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|memRAM:inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                          ;              ;
;          |altsyncram_2va1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|memRAM:inst1|altsyncram:altsyncram_component|altsyncram_2va1:auto_generated                                                                                                                                                                                                                                                           ;              ;
;    |mux_ALUsrc:inst2|                                                                                   ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|mux_ALUsrc:inst2                                                                                                                                                                                                                                                                                                                      ;              ;
;       |lpm_mux:LPM_MUX_component|                                                                       ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|mux_ALUsrc:inst2|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                            ;              ;
;          |mux_9oc:auto_generated|                                                                       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|mux_ALUsrc:inst2|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated                                                                                                                                                                                                                                                                     ;              ;
;    |mux_memToReg:inst3|                                                                                 ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|mux_memToReg:inst3                                                                                                                                                                                                                                                                                                                    ;              ;
;       |lpm_mux:LPM_MUX_component|                                                                       ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|mux_memToReg:inst3|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                          ;              ;
;          |mux_9oc:auto_generated|                                                                       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated                                                                                                                                                                                                                                                                   ;              ;
;    |myShow:inst10|                                                                                      ; 20 (20)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|myShow:inst10                                                                                                                                                                                                                                                                                                                         ;              ;
;    |regFile:inst114514|                                                                                 ; 1432 (1432)       ; 1024 (1024)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|regFile:inst114514                                                                                                                                                                                                                                                                                                                    ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 119 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 118 (80)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 673 (1)           ; 1906 (282)   ; 18048       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 672 (0)           ; 1624 (0)     ; 18048       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 672 (20)          ; 1624 (590)   ; 18048       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ;              ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                              ;              ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ;              ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                         ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 18048       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ;              ;
;                |altsyncram_qs14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 18048       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated                                                                                                                                            ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ;              ;
;             |sld_ela_control:ela_control|                                                               ; 331 (1)           ; 721 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 282 (0)           ; 705 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 423 (423)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 282 (0)           ; 282 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 48 (48)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 209 (12)          ; 191 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ;              ;
;                   |cntr_gdi:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_gdi:auto_generated                                                        ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ;              ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                 ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ;              ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                       ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ;              ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                          ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 141 (141)         ; 141 (141)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_final|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; instROM.mif ;
; memRAM:inst1|altsyncram:altsyncram_component|altsyncram_2va1:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; Single Port      ; 128          ; 32           ; --           ; --           ; 4096  ; None        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 141          ; 128          ; 141          ; 18048 ; None        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                    ;
+--------+--------------+---------+--------------+--------------+-------------------------------+------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File                          ;
+--------+--------------+---------+--------------+--------------+-------------------------------+------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |top_final|memRAM:inst1       ; D:/2spring/singlecycleCPU/memRAM.v       ;
; Altera ; LPM_MUX      ; 13.0    ; N/A          ; N/A          ; |top_final|mux_ALUsrc:inst2   ; D:/2spring/singlecycleCPU/mux_ALUsrc.v   ;
; Altera ; LPM_MUX      ; 13.0    ; N/A          ; N/A          ; |top_final|mux_memToReg:inst3 ; D:/2spring/singlecycleCPU/mux_memToReg.v ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |top_final|instROM:inst1312   ; D:/2spring/singlecycleCPU/instROM.v      ;
+--------+--------------+---------+--------------+--------------+-------------------------------+------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |top_final|myShow:inst10|posNumber                       ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; posNumber.11 ; posNumber.10 ; posNumber.01 ; posNumber.00 ;
+--------------+--------------+--------------+--------------+--------------+
; posNumber.00 ; 0            ; 0            ; 0            ; 0            ;
; posNumber.01 ; 0            ; 0            ; 1            ; 1            ;
; posNumber.10 ; 0            ; 1            ; 0            ; 1            ;
; posNumber.11 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; PC:inst4|PCout[1]                     ; Merged with PC:inst4|PCout[0]          ;
; PC:inst4|PCout[0]                     ; Stuck at GND due to stuck port data_in ;
; myShow:inst10|posNumber~2             ; Lost fanout                            ;
; myShow:inst10|posNumber~3             ; Lost fanout                            ;
; Total Number of Removed Registers = 4 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3086  ;
; Number of registers using Synchronous Clear  ; 42    ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 696   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1649  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 12                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_final|PC:inst4|PCout[31]                                                                                    ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |top_final|PC:inst4|PCout[20]                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[31][13]                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[30][17]                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[29][1]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[28][3]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[27][4]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[26][26]                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[25][29]                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[24][29]                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[23][29]                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[22][11]                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[21][6]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[20][8]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[19][22]                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[18][11]                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[17][6]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[16][1]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[15][1]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[14][23]                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[13][5]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[12][3]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[11][23]                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[10][17]                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[9][11]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[8][20]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[7][28]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[6][0]                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[5][20]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[4][9]                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[3][11]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[2][11]                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[1][6]                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_final|regFile:inst114514|regHeap[0][11]                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_final|myShow:inst10|Selector3                                                                               ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |top_final|ALU:inst7|Selector0                                                                                   ;
; 16:1               ; 31 bits   ; 310 LEs       ; 124 LEs              ; 186 LEs                ; No         ; |top_final|ALU:inst7|Mux25                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |top_final|ALU:inst7|Mux34                                                                                       ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |top_final|regFile:inst114514|rsdata[3]                                                                          ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |top_final|regFile:inst114514|rtdata[17]                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_final|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_final|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |top_final|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |top_final|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |top_final|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |top_final|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for memRAM:inst1|altsyncram:altsyncram_component|altsyncram_2va1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instROM:inst1312|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; instROM.mif          ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_ap81      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_memToReg:inst3|lpm_mux:LPM_MUX_component ;
+------------------------+------------+-----------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                ;
+------------------------+------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                      ;
; LPM_WIDTH              ; 32         ; Signed Integer                                      ;
; LPM_SIZE               ; 2          ; Signed Integer                                      ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                      ;
; LPM_PIPELINE           ; 0          ; Untyped                                             ;
; CBXI_PARAMETER         ; mux_9oc    ; Untyped                                             ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                             ;
+------------------------+------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memRAM:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_2va1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_ALUsrc:inst2|lpm_mux:LPM_MUX_component ;
+------------------------+------------+---------------------------------------------------+
; Parameter Name         ; Value      ; Type                                              ;
+------------------------+------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                    ;
; LPM_WIDTH              ; 32         ; Signed Integer                                    ;
; LPM_SIZE               ; 2          ; Signed Integer                                    ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                    ;
; LPM_PIPELINE           ; 0          ; Untyped                                           ;
; CBXI_PARAMETER         ; mux_9oc    ; Untyped                                           ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                           ;
+------------------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 141                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 141                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_node_crc_hiword                             ; 24159                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_node_crc_loword                             ; 5398                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 444                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: divider:inst12|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                               ;
; LPM_WIDTHD             ; 13             ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_48m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 2                                                ;
; Entity Instance                           ; instROM:inst1312|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                              ;
;     -- WIDTH_A                            ; 32                                               ;
;     -- NUMWORDS_A                         ; 256                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; memRAM:inst1|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                      ;
;     -- WIDTH_A                            ; 32                                               ;
;     -- NUMWORDS_A                         ; 128                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                           ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 141                 ; 141              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                          ;
+--------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------+---------+
; Name               ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                       ; Details ;
+--------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------+---------+
; ALUop[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|ALUop[0]~8                                                                ; N/A     ;
; ALUop[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|ALUop[0]~8                                                                ; N/A     ;
; ALUop[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|ALUop[1]~6                                                                ; N/A     ;
; ALUop[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|ALUop[1]~6                                                                ; N/A     ;
; ALUop[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|ALUop[2]~5                                                                ; N/A     ;
; ALUop[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|ALUop[2]~5                                                                ; N/A     ;
; ALUop[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|ALUop[3]~2                                                                ; N/A     ;
; ALUop[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|ALUop[3]~2                                                                ; N/A     ;
; ALUsrc             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|ALUsrc                                                                    ; N/A     ;
; ALUsrc             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|ALUsrc                                                                    ; N/A     ;
; PC:inst4|PCout[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                     ; N/A     ;
; PC:inst4|PCout[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                     ; N/A     ;
; PC:inst4|PCout[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[10]                                                                      ; N/A     ;
; PC:inst4|PCout[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[10]                                                                      ; N/A     ;
; PC:inst4|PCout[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[11]                                                                      ; N/A     ;
; PC:inst4|PCout[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[11]                                                                      ; N/A     ;
; PC:inst4|PCout[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[12]                                                                      ; N/A     ;
; PC:inst4|PCout[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[12]                                                                      ; N/A     ;
; PC:inst4|PCout[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[13]                                                                      ; N/A     ;
; PC:inst4|PCout[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[13]                                                                      ; N/A     ;
; PC:inst4|PCout[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[14]                                                                      ; N/A     ;
; PC:inst4|PCout[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[14]                                                                      ; N/A     ;
; PC:inst4|PCout[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[15]                                                                      ; N/A     ;
; PC:inst4|PCout[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[15]                                                                      ; N/A     ;
; PC:inst4|PCout[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[16]                                                                      ; N/A     ;
; PC:inst4|PCout[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[16]                                                                      ; N/A     ;
; PC:inst4|PCout[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[17]                                                                      ; N/A     ;
; PC:inst4|PCout[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[17]                                                                      ; N/A     ;
; PC:inst4|PCout[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[18]                                                                      ; N/A     ;
; PC:inst4|PCout[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[18]                                                                      ; N/A     ;
; PC:inst4|PCout[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[19]                                                                      ; N/A     ;
; PC:inst4|PCout[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[19]                                                                      ; N/A     ;
; PC:inst4|PCout[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                     ; N/A     ;
; PC:inst4|PCout[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                     ; N/A     ;
; PC:inst4|PCout[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[20]                                                                      ; N/A     ;
; PC:inst4|PCout[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[20]                                                                      ; N/A     ;
; PC:inst4|PCout[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[21]                                                                      ; N/A     ;
; PC:inst4|PCout[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[21]                                                                      ; N/A     ;
; PC:inst4|PCout[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[22]                                                                      ; N/A     ;
; PC:inst4|PCout[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[22]                                                                      ; N/A     ;
; PC:inst4|PCout[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[23]                                                                      ; N/A     ;
; PC:inst4|PCout[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[23]                                                                      ; N/A     ;
; PC:inst4|PCout[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[24]                                                                      ; N/A     ;
; PC:inst4|PCout[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[24]                                                                      ; N/A     ;
; PC:inst4|PCout[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[25]                                                                      ; N/A     ;
; PC:inst4|PCout[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[25]                                                                      ; N/A     ;
; PC:inst4|PCout[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[26]                                                                      ; N/A     ;
; PC:inst4|PCout[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[26]                                                                      ; N/A     ;
; PC:inst4|PCout[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[27]                                                                      ; N/A     ;
; PC:inst4|PCout[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[27]                                                                      ; N/A     ;
; PC:inst4|PCout[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[28]                                                                      ; N/A     ;
; PC:inst4|PCout[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[28]                                                                      ; N/A     ;
; PC:inst4|PCout[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[29]                                                                      ; N/A     ;
; PC:inst4|PCout[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[29]                                                                      ; N/A     ;
; PC:inst4|PCout[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[2]                                                                       ; N/A     ;
; PC:inst4|PCout[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[2]                                                                       ; N/A     ;
; PC:inst4|PCout[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[30]                                                                      ; N/A     ;
; PC:inst4|PCout[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[30]                                                                      ; N/A     ;
; PC:inst4|PCout[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[31]                                                                      ; N/A     ;
; PC:inst4|PCout[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[31]                                                                      ; N/A     ;
; PC:inst4|PCout[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[3]                                                                       ; N/A     ;
; PC:inst4|PCout[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[3]                                                                       ; N/A     ;
; PC:inst4|PCout[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[4]                                                                       ; N/A     ;
; PC:inst4|PCout[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[4]                                                                       ; N/A     ;
; PC:inst4|PCout[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[5]                                                                       ; N/A     ;
; PC:inst4|PCout[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[5]                                                                       ; N/A     ;
; PC:inst4|PCout[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[6]                                                                       ; N/A     ;
; PC:inst4|PCout[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[6]                                                                       ; N/A     ;
; PC:inst4|PCout[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[7]                                                                       ; N/A     ;
; PC:inst4|PCout[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[7]                                                                       ; N/A     ;
; PC:inst4|PCout[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[8]                                                                       ; N/A     ;
; PC:inst4|PCout[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[8]                                                                       ; N/A     ;
; PC:inst4|PCout[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[9]                                                                       ; N/A     ;
; PC:inst4|PCout[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; PC:inst4|PCout[9]                                                                       ; N/A     ;
; ZF                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux34~7                                                                       ; N/A     ;
; ZF                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux34~7                                                                       ; N/A     ;
; branch             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|Equal3~0                                                                  ; N/A     ;
; branch             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|Equal3~0                                                                  ; N/A     ;
; clk_5000HZ         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; divider:inst12|out1                                                                     ; N/A     ;
; clk_instROM        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; delay:instdelay|waiting[5]                                                              ; N/A     ;
; clk_instROM        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; delay:instdelay|waiting[5]                                                              ; N/A     ;
; dataWrite[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[0]~0    ; N/A     ;
; dataWrite[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[0]~0    ; N/A     ;
; dataWrite[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[10]~1   ; N/A     ;
; dataWrite[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[10]~1   ; N/A     ;
; dataWrite[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[11]~2   ; N/A     ;
; dataWrite[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[11]~2   ; N/A     ;
; dataWrite[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[12]~3   ; N/A     ;
; dataWrite[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[12]~3   ; N/A     ;
; dataWrite[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[13]~4   ; N/A     ;
; dataWrite[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[13]~4   ; N/A     ;
; dataWrite[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[14]~5   ; N/A     ;
; dataWrite[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[14]~5   ; N/A     ;
; dataWrite[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[15]~6   ; N/A     ;
; dataWrite[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[15]~6   ; N/A     ;
; dataWrite[16]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[16]~7   ; N/A     ;
; dataWrite[16]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[16]~7   ; N/A     ;
; dataWrite[17]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[17]~8   ; N/A     ;
; dataWrite[17]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[17]~8   ; N/A     ;
; dataWrite[18]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[18]~9   ; N/A     ;
; dataWrite[18]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[18]~9   ; N/A     ;
; dataWrite[19]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[19]~10  ; N/A     ;
; dataWrite[19]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[19]~10  ; N/A     ;
; dataWrite[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[1]~11   ; N/A     ;
; dataWrite[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[1]~11   ; N/A     ;
; dataWrite[20]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[20]~12  ; N/A     ;
; dataWrite[20]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[20]~12  ; N/A     ;
; dataWrite[21]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[21]~13  ; N/A     ;
; dataWrite[21]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[21]~13  ; N/A     ;
; dataWrite[22]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[22]~14  ; N/A     ;
; dataWrite[22]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[22]~14  ; N/A     ;
; dataWrite[23]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[23]~15  ; N/A     ;
; dataWrite[23]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[23]~15  ; N/A     ;
; dataWrite[24]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[24]~16  ; N/A     ;
; dataWrite[24]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[24]~16  ; N/A     ;
; dataWrite[25]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[25]~17  ; N/A     ;
; dataWrite[25]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[25]~17  ; N/A     ;
; dataWrite[26]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[26]~18  ; N/A     ;
; dataWrite[26]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[26]~18  ; N/A     ;
; dataWrite[27]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[27]~19  ; N/A     ;
; dataWrite[27]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[27]~19  ; N/A     ;
; dataWrite[28]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[28]~20  ; N/A     ;
; dataWrite[28]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[28]~20  ; N/A     ;
; dataWrite[29]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[29]~21  ; N/A     ;
; dataWrite[29]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[29]~21  ; N/A     ;
; dataWrite[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[2]~22   ; N/A     ;
; dataWrite[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[2]~22   ; N/A     ;
; dataWrite[30]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[30]~23  ; N/A     ;
; dataWrite[30]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[30]~23  ; N/A     ;
; dataWrite[31]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[31]~24  ; N/A     ;
; dataWrite[31]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[31]~24  ; N/A     ;
; dataWrite[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[3]~25   ; N/A     ;
; dataWrite[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[3]~25   ; N/A     ;
; dataWrite[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[4]~26   ; N/A     ;
; dataWrite[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[4]~26   ; N/A     ;
; dataWrite[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[5]~27   ; N/A     ;
; dataWrite[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[5]~27   ; N/A     ;
; dataWrite[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[6]~28   ; N/A     ;
; dataWrite[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[6]~28   ; N/A     ;
; dataWrite[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[7]~29   ; N/A     ;
; dataWrite[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[7]~29   ; N/A     ;
; dataWrite[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[8]~30   ; N/A     ;
; dataWrite[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[8]~30   ; N/A     ;
; dataWrite[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[9]~31   ; N/A     ;
; dataWrite[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[9]~31   ; N/A     ;
; inst[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[0]  ; N/A     ;
; inst[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[0]  ; N/A     ;
; inst[10]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[10] ; N/A     ;
; inst[10]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[10] ; N/A     ;
; inst[11]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[11] ; N/A     ;
; inst[11]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[11] ; N/A     ;
; inst[12]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[12] ; N/A     ;
; inst[12]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[12] ; N/A     ;
; inst[13]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[13] ; N/A     ;
; inst[13]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[13] ; N/A     ;
; inst[14]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[14] ; N/A     ;
; inst[14]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[14] ; N/A     ;
; inst[15]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[15] ; N/A     ;
; inst[15]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[15] ; N/A     ;
; inst[16]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[16] ; N/A     ;
; inst[16]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[16] ; N/A     ;
; inst[17]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[17] ; N/A     ;
; inst[17]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[17] ; N/A     ;
; inst[18]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[18] ; N/A     ;
; inst[18]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[18] ; N/A     ;
; inst[19]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[19] ; N/A     ;
; inst[19]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[19] ; N/A     ;
; inst[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[1]  ; N/A     ;
; inst[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[1]  ; N/A     ;
; inst[20]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[20] ; N/A     ;
; inst[20]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[20] ; N/A     ;
; inst[21]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[21] ; N/A     ;
; inst[21]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[21] ; N/A     ;
; inst[22]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[22] ; N/A     ;
; inst[22]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[22] ; N/A     ;
; inst[23]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[23] ; N/A     ;
; inst[23]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[23] ; N/A     ;
; inst[24]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[24] ; N/A     ;
; inst[24]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[24] ; N/A     ;
; inst[25]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[25] ; N/A     ;
; inst[25]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[25] ; N/A     ;
; inst[26]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[26] ; N/A     ;
; inst[26]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[26] ; N/A     ;
; inst[27]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[27] ; N/A     ;
; inst[27]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[27] ; N/A     ;
; inst[28]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[28] ; N/A     ;
; inst[28]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[28] ; N/A     ;
; inst[29]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[29] ; N/A     ;
; inst[29]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[29] ; N/A     ;
; inst[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[2]  ; N/A     ;
; inst[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[2]  ; N/A     ;
; inst[30]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[30] ; N/A     ;
; inst[30]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[30] ; N/A     ;
; inst[31]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[31] ; N/A     ;
; inst[31]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[31] ; N/A     ;
; inst[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[3]  ; N/A     ;
; inst[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[3]  ; N/A     ;
; inst[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[4]  ; N/A     ;
; inst[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[4]  ; N/A     ;
; inst[5]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[5]  ; N/A     ;
; inst[5]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[5]  ; N/A     ;
; inst[6]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[6]  ; N/A     ;
; inst[6]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[6]  ; N/A     ;
; inst[7]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[7]  ; N/A     ;
; inst[7]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[7]  ; N/A     ;
; inst[8]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[8]  ; N/A     ;
; inst[8]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[8]  ; N/A     ;
; inst[9]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[9]  ; N/A     ;
; inst[9]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated|q_a[9]  ; N/A     ;
; jump               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|Equal4~3                                                                  ; N/A     ;
; jump               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|Equal4~3                                                                  ; N/A     ;
; memToReg           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|Equal2~0                                                                  ; N/A     ;
; memToReg           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|Equal2~0                                                                  ; N/A     ;
; memWrite           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|Equal1~5                                                                  ; N/A     ;
; memWrite           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|Equal1~5                                                                  ; N/A     ;
; out[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux33~3                                                                       ; N/A     ;
; out[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux33~3                                                                       ; N/A     ;
; out[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux23~4                                                                       ; N/A     ;
; out[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux23~4                                                                       ; N/A     ;
; out[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux22~4                                                                       ; N/A     ;
; out[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux22~4                                                                       ; N/A     ;
; out[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux21~4                                                                       ; N/A     ;
; out[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux21~4                                                                       ; N/A     ;
; out[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux20~4                                                                       ; N/A     ;
; out[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux20~4                                                                       ; N/A     ;
; out[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux19~4                                                                       ; N/A     ;
; out[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux19~4                                                                       ; N/A     ;
; out[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux18~4                                                                       ; N/A     ;
; out[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux18~4                                                                       ; N/A     ;
; out[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux17~4                                                                       ; N/A     ;
; out[16]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux17~4                                                                       ; N/A     ;
; out[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux16~4                                                                       ; N/A     ;
; out[17]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux16~4                                                                       ; N/A     ;
; out[18]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux15~4                                                                       ; N/A     ;
; out[18]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux15~4                                                                       ; N/A     ;
; out[19]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux14~4                                                                       ; N/A     ;
; out[19]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux14~4                                                                       ; N/A     ;
; out[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux32~4                                                                       ; N/A     ;
; out[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux32~4                                                                       ; N/A     ;
; out[20]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux13~4                                                                       ; N/A     ;
; out[20]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux13~4                                                                       ; N/A     ;
; out[21]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux12~4                                                                       ; N/A     ;
; out[21]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux12~4                                                                       ; N/A     ;
; out[22]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux11~4                                                                       ; N/A     ;
; out[22]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux11~4                                                                       ; N/A     ;
; out[23]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux10~4                                                                       ; N/A     ;
; out[23]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux10~4                                                                       ; N/A     ;
; out[24]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux9~4                                                                        ; N/A     ;
; out[24]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux9~4                                                                        ; N/A     ;
; out[25]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux8~4                                                                        ; N/A     ;
; out[25]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux8~4                                                                        ; N/A     ;
; out[26]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux7~4                                                                        ; N/A     ;
; out[26]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux7~4                                                                        ; N/A     ;
; out[27]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux6~4                                                                        ; N/A     ;
; out[27]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux6~4                                                                        ; N/A     ;
; out[28]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux5~4                                                                        ; N/A     ;
; out[28]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux5~4                                                                        ; N/A     ;
; out[29]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux4~4                                                                        ; N/A     ;
; out[29]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux4~4                                                                        ; N/A     ;
; out[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux31~4                                                                       ; N/A     ;
; out[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux31~4                                                                       ; N/A     ;
; out[30]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux3~4                                                                        ; N/A     ;
; out[30]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux3~4                                                                        ; N/A     ;
; out[31]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux2~4                                                                        ; N/A     ;
; out[31]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux2~4                                                                        ; N/A     ;
; out[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux30~4                                                                       ; N/A     ;
; out[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux30~4                                                                       ; N/A     ;
; out[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux29~4                                                                       ; N/A     ;
; out[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux29~4                                                                       ; N/A     ;
; out[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux28~4                                                                       ; N/A     ;
; out[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux28~4                                                                       ; N/A     ;
; out[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux27~4                                                                       ; N/A     ;
; out[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux27~4                                                                       ; N/A     ;
; out[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux26~4                                                                       ; N/A     ;
; out[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux26~4                                                                       ; N/A     ;
; out[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux25~5                                                                       ; N/A     ;
; out[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux25~5                                                                       ; N/A     ;
; out[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux24~4                                                                       ; N/A     ;
; out[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALU:inst7|Mux24~4                                                                       ; N/A     ;
; regDist            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|Equal0~1                                                                  ; N/A     ;
; regDist            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|Equal0~1                                                                  ; N/A     ;
; regWrite           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|regWrite                                                                  ; N/A     ;
; regWrite           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; control:inst9|regWrite                                                                  ; N/A     ;
+--------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Fri May 07 20:13:12 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SCC -c SCC
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file top_final.bdf
    Info (12023): Found entity 1: top_final
Info (12021): Found 1 design units, including 1 entities, in source file delay.v
    Info (12023): Found entity 1: delay
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file myshow.v
    Info (12023): Found entity 1: myShow
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regFile
Info (12021): Found 1 design units, including 1 entities, in source file extend.v
    Info (12023): Found entity 1: extend
Info (12021): Found 1 design units, including 1 entities, in source file divider.v
    Info (12023): Found entity 1: divider
Info (12021): Found 1 design units, including 1 entities, in source file instrom.v
    Info (12023): Found entity 1: instROM
Info (12021): Found 1 design units, including 1 entities, in source file memram.v
    Info (12023): Found entity 1: memRAM
Info (12021): Found 1 design units, including 1 entities, in source file mux_alusrc.v
    Info (12023): Found entity 1: mux_ALUsrc
Info (12021): Found 1 design units, including 1 entities, in source file mux_memtoreg.v
    Info (12023): Found entity 1: mux_memToReg
Info (12127): Elaborating entity "top_final" for the top level hierarchy
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst7"
Warning (10230): Verilog HDL assignment warning at ALU.v(49): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ALU.v(60): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "regFile" for hierarchy "regFile:inst114514"
Info (12128): Elaborating entity "divider" for hierarchy "divider:inst12"
Warning (10230): Verilog HDL assignment warning at divider.v(22): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at divider.v(26): truncated value with size 32 to match size of target (17)
Info (12128): Elaborating entity "control" for hierarchy "control:inst9"
Info (12128): Elaborating entity "instROM" for hierarchy "instROM:inst1312"
Info (12128): Elaborating entity "altsyncram" for hierarchy "instROM:inst1312|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "instROM:inst1312|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "instROM:inst1312|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "instROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ap81.tdf
    Info (12023): Found entity 1: altsyncram_ap81
Info (12128): Elaborating entity "altsyncram_ap81" for hierarchy "instROM:inst1312|altsyncram:altsyncram_component|altsyncram_ap81:auto_generated"
Info (12128): Elaborating entity "delay" for hierarchy "delay:instdelay"
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst4"
Info (12128): Elaborating entity "mux_memToReg" for hierarchy "mux_memToReg:inst3"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "mux_memToReg:inst3|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "mux_memToReg:inst3|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "mux_memToReg:inst3|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf
    Info (12023): Found entity 1: mux_9oc
Info (12128): Elaborating entity "mux_9oc" for hierarchy "mux_memToReg:inst3|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated"
Info (12128): Elaborating entity "memRAM" for hierarchy "memRAM:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memRAM:inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memRAM:inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memRAM:inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2va1.tdf
    Info (12023): Found entity 1: altsyncram_2va1
Info (12128): Elaborating entity "altsyncram_2va1" for hierarchy "memRAM:inst1|altsyncram:altsyncram_component|altsyncram_2va1:auto_generated"
Info (12128): Elaborating entity "mux_ALUsrc" for hierarchy "mux_ALUsrc:inst2"
Info (12128): Elaborating entity "extend" for hierarchy "extend:inst8"
Info (12128): Elaborating entity "myShow" for hierarchy "myShow:inst10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qs14.tdf
    Info (12023): Found entity 1: altsyncram_qs14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gdi.tdf
    Info (12023): Found entity 1: cntr_gdi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf
    Info (12023): Found entity 1: cmpr_ccc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "divider:inst12|Mod0"
Info (12130): Elaborated megafunction instantiation "divider:inst12|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "divider:inst12|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_48m.tdf
    Info (12023): Found entity 1: lpm_divide_48m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf
    Info (12023): Found entity 1: alt_u_div_o5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 283 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5735 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 5509 logic cells
    Info (21064): Implemented 205 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4700 megabytes
    Info: Processing ended: Fri May 07 20:13:21 2021
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


