// Seed: 3874167547
module module_0 (
    id_1,
    id_2
);
  output tri id_2;
  input wire id_1;
  genvar id_3;
  logic [-1 : 1] id_4;
  assign id_2 = 1 < id_3;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd56,
    parameter id_5 = 32'd90,
    parameter id_9 = 32'd41
) (
    output supply0 id_0,
    input supply0 _id_1,
    output wand id_2,
    output wire id_3,
    input supply1 id_4,
    input wire _id_5,
    input supply1 id_6,
    input uwire id_7,
    input supply0 id_8,
    output tri0 _id_9,
    input supply1 id_10,
    output tri0 id_11
);
  wire id_13;
  ;
  wire [id_5 : id_1] id_14;
  module_0 modCall_1 (
      id_13,
      id_14
  );
  assign modCall_1.id_2 = 0;
  parameter id_15 = 1;
  logic [id_9 : -1] id_16;
endmodule
