
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006381                       # Number of seconds simulated (Second)
simTicks                                   6381283000                       # Number of ticks simulated (Tick)
finalTick                                  7371768000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     58.25                       # Real time elapsed on the host (Second)
hostTickRate                                109550895                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     680120                       # Number of bytes of host memory used (Byte)
simInsts                                     19663876                       # Number of instructions simulated (Count)
simOps                                       20387923                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   337579                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     350009                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         12762566                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        18624040                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        4                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       20090915                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   8702                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               162464                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            132498                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   3                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            12759852                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.574541                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.621971                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   8665562     67.91%     67.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    375168      2.94%     70.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    239529      1.88%     72.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    351616      2.76%     75.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1157039      9.07%     84.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    472017      3.70%     88.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    289623      2.27%     90.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    218522      1.71%     92.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    990776      7.76%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              12759852                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    3023      0.10%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                 796625     25.44%     25.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     25.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                2041205     65.18%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     90.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 290721      9.28%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   130      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       5600607     27.88%     27.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            2      0.00%     27.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     27.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     27.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     27.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     27.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     27.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     27.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     27.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     27.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     27.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      3865390     19.24%     47.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     47.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      7282438     36.25%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     83.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       226856      1.13%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2887521     14.37%     98.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       228101      1.14%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       20090915                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.574207                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             3131704                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.155877                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 24471544                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 5937397                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         5833032                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 31610540                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                12849117                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses        12742914                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     5853827                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                    17368792                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          20083770                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2885440                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      7141                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  67                       # Number of nop insts executed (Count)
system.cpu.numRefs                            3113541                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                          83722                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       228101                       # Number of stores executed (Count)
system.cpu.numRate                           1.573647                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              27                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            2714                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    18006479                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      18461418                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.708776                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.708776                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.410882                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.410882                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   12520561                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   5359199                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   31172987                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     3002217                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    3012948                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  28553339                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads        1387554                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        228194                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads            4                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            7                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   83981                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             83871                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              3880                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                79934                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                   14                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   79927                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999912                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       4                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups              84                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               84                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          159545                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              3878                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     12738294                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.449290                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.977019                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        10096242     79.26%     79.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           59875      0.47%     79.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           79570      0.62%     80.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          180296      1.42%     81.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          152733      1.20%     82.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           45979      0.36%     83.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           33607      0.26%     83.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           60826      0.48%     84.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2029166     15.93%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     12738294                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             18006543                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               18461482                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1599993                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1372820                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                      83203                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions         12689713                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     7276777                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      5533487     29.97%     29.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            2      0.00%     29.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     29.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     29.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     29.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     29.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     29.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     29.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     29.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     29.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     29.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      3851520     20.86%     50.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      7249920     39.27%     90.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     90.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     90.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       226560      1.23%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     91.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1372820      7.44%     98.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       227173      1.23%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     18461482                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2029166                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1362807                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1362807                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1362807                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1362807                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       248834                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          248834                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       248834                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         248834                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  23940397843                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  23940397843                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  23940397843                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  23940397843                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1611641                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1611641                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1611641                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1611641                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.154398                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.154398                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.154398                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.154398                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 96210.316287                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 96210.316287                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 96210.316287                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 96210.316287                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      9292402                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       169981                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      54.667298                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            0                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       223137                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            223137                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        14323                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         14323                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        14323                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        14323                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       234511                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       234511                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       234511                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       234511                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  22779687343                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  22779687343                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  22779687343                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  22779687343                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.145511                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.145511                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.145511                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.145511                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 97136.967319                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 97136.967319                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 97136.967319                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 97136.967319                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 234508                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1362001                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1362001                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        22467                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         22467                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1600258000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1600258000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1384468                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1384468                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.016228                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.016228                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 71227.044109                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 71227.044109                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        10803                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        10803                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        11664                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        11664                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    901160000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    901160000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.008425                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.008425                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 77259.945130                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 77259.945130                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data          806                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total            806                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       226367                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       226367                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  22340139843                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  22340139843                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       227173                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       227173                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.996452                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.996452                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 98689.914356                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 98689.914356                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3520                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3520                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       222847                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       222847                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  21878527343                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  21878527343                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.980957                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.980957                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 98177.347431                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 98177.347431                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7371768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               878739                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             234508                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               3.747160                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          138                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           30                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          261                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          595                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            6681072                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           6681072                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7371768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   730102                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               9617243                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   2045260                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                362914                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   4333                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                79839                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               18683813                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                    15                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            1174468                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       18301512                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       83981                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              79931                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      11581049                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    8670                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                   1170255                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   636                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           12759852                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.471361                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.052041                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 10220297     80.10%     80.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    52212      0.41%     80.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   148697      1.17%     81.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     5732      0.04%     81.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    19887      0.16%     81.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     6407      0.05%     81.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    17793      0.14%     82.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   121409      0.95%     83.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2167418     16.99%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             12759852                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.006580                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.433999                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1170223                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1170223                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1170223                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1170223                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst           32                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total              32                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst           32                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total             32                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      2333500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      2333500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      2333500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      2333500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1170255                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1170255                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1170255                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1170255                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000027                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000027                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000027                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000027                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 72921.875000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 72921.875000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 72921.875000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 72921.875000                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks           28                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                28                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst            5                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             5                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            5                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            5                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst           27                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total           27                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst           27                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total           27                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      1990500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      1990500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      1990500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      1990500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000023                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000023                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 73722.222222                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 73722.222222                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 73722.222222                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 73722.222222                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     28                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1170223                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1170223                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst           32                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total            32                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      2333500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      2333500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1170255                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1170255                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000027                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000027                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 72921.875000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 72921.875000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            5                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            5                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst           27                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total           27                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      1990500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      1990500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000023                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 73722.222222                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 73722.222222                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7371768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 5415                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                 28                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             193.392857                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::3          256                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4681048                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4681048                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7371768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      4333                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    7790960                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   127311                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               18624111                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  529                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1387554                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  228194                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     4                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     90499                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    14046                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           3866                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect           12                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 3878                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 18580297                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                18575946                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  14810892                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  18567427                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.455502                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.797681                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                           0                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   14702                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   6                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    992                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   43                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 166963                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1372820                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             68.116855                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            96.039614                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 692644     50.45%     50.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                33296      2.43%     52.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                35743      2.60%     55.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                22511      1.64%     57.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                14687      1.07%     58.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                13434      0.98%     59.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                14085      1.03%     60.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                16945      1.23%     61.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                24993      1.82%     63.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                73620      5.36%     68.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             106038      7.72%     76.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              84349      6.14%     82.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              32473      2.37%     84.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              22486      1.64%     86.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              12209      0.89%     87.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              11653      0.85%     88.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              11851      0.86%     89.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               6663      0.49%     89.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               4214      0.31%     89.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               4428      0.32%     90.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               6411      0.47%     90.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               6937      0.51%     91.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               6824      0.50%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               9085      0.66%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               9109      0.66%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               7755      0.56%     93.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               8694      0.63%     94.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              11026      0.80%     95.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              14359      1.05%     96.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              14339      1.04%     97.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            39959      2.91%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1149                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1372820                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7371768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7371768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7371768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   7371768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   7371768000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   4333                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   866062                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 9132270                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   2243271                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                513916                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               18660960                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 38146                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 333244                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  13615                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    223                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            21396158                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    57191773                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  9816518                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                 18699906                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              21119401                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   276664                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1883049                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         29324279                       # The number of ROB reads (Count)
system.cpu.rob.writes                        37263775                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 18006479                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   18461418                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                      2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   3039                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      3041                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                     2                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  3039                       # number of overall hits (Count)
system.l2.overallHits::total                     3041                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                   25                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               231472                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  231497                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                  25                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              231472                       # number of overall misses (Count)
system.l2.overallMisses::total                 231497                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst         1926500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     22255319000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        22257245500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst        1926500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    22255319000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       22257245500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                 27                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             234511                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                234538                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                27                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            234511                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               234538                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.925926                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.987041                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.987034                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.925926                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.987041                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.987034                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst        77060                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 96146.916258                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    96144.855009                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst        77060                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 96146.916258                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   96144.855009                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               220191                       # number of writebacks (Count)
system.l2.writebacks::total                    220191                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst               25                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           231472                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              231497                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst              25                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          231472                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             231497                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst      1666500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  19940619000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    19942285500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst      1666500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  19940619000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   19942285500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.925926                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.987041                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.987034                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.925926                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.987041                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.987034                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst        66660                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 86147.002661                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 86144.898206                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst        66660                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 86147.002661                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 86144.898206                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         231572                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           95                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             95                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst               2                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  2                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst            25                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total               25                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst      1926500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total      1926500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst           27                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total             27                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.925926                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.925926                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst        77060                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        77060                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst           25                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total           25                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst      1666500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total      1666500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.925926                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.925926                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst        66660                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total        66660                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data           222847                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              222847                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  21404318500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    21404318500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         222847                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            222847                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 96049.390389                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 96049.390389                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       222847                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          222847                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  19175848500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  19175848500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 86049.390389                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 86049.390389                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           3039                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3039                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         8625                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            8625                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    851000500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    851000500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        11664                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         11664                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.739455                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.739455                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 98666.724638                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 98666.724638                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         8625                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         8625                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    764770500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    764770500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.739455                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.739455                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 88669.043478                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 88669.043478                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks           28                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total               28                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks           28                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total           28                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       223137                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           223137                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       223137                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       223137                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7371768000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       471278                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     231572                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.035125                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      76.528334                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       268.417760                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3751.053907                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.018684                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.065532                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.915785                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  360                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  158                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  772                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2806                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    3984156                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   3984156                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7371768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    220190.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples        25.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    231470.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000075958500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        13625                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        13625                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              599982                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             206968                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      231495                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     220190                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    231495                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   220190                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.99                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.17                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                231495                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               220190                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   72879                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   77907                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   55307                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   25401                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    292                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    411                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1963                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   6204                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  11475                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  14949                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  15473                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  15066                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  15741                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  16367                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  15160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  20018                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  15334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  14882                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  15456                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  13771                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  13793                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  13684                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        13625                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.000073                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.740457                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      5.627356                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-15           2059     15.11%     15.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-23         11482     84.27%     99.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-31            37      0.27%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-39             3      0.02%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-47             1      0.01%     99.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-55             3      0.02%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-63             3      0.02%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-71             8      0.06%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-79             5      0.04%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-87             4      0.03%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-95             2      0.01%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-103            1      0.01%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-111            2      0.01%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-119            3      0.02%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::120-127            1      0.01%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::136-143            2      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-151            1      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::152-159            1      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-167            1      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::168-175            2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-183            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-199            2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         13625                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        13625                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.161028                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.146132                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.744066                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            12856     94.36%     94.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              211      1.55%     95.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              120      0.88%     96.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              139      1.02%     97.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              169      1.24%     99.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              130      0.95%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         13625                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                14815680                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             14092160                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2321740001.18784904                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2208358413.19057655                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    6381292000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      14127.75                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst         1600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     14814080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     14092416                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 250733.277304893098                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2321489267.910543918610                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2208398530.514945030212                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst           25                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       231470                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       220190                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst       580250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  10273361750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 164689584500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     23210.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     44383.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    747943.07                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst         1664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     14814080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       14815744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst         1664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         1664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     14092160                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     14092160                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst           26                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       231470                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          231496                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       220190                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         220190                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         260763                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2321489268                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2321750031                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       260763                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        260763                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   2208358413                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2208358413                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   2208358413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        260763                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2321489268                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       4530108444                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               231495                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              220194                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        14361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        14459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        14456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        14336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        14482                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        14460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        14845                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        14703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        14744                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        14520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        14456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        14336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        14442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        14443                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        14336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        14116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        14143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        13631                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        13577                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        14102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        13680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        13574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        14581                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        13302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        12685                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        13707                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        13651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        14145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        13692                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        13792                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        14153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        13779                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              5933410750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1157475000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        10273942000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                25630.84                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           44380.84                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              211654                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             197224                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.43                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.57                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        42806                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   675.239920                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   527.250691                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   353.635506                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         3051      7.13%      7.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3955      9.24%     16.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3335      7.79%     24.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2504      5.85%     30.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         6658     15.55%     45.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1923      4.49%     50.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1799      4.20%     54.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1842      4.30%     58.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        17739     41.44%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        42806                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              14815680                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           14092416                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2321.740001                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2208.398531                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   35.39                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               18.14                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              17.25                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.52                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7371768000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       149433060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        79402785                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      829053960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     577279800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 503390160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2800143810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy     92918400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    5031621975                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   788.496917                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    216309250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    212940000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5953391250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       156294600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        83049780                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      823970280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     572132880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 503390160.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2813863710                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy     81364800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    5034066210                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   788.879949                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    185890000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    212940000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5983810500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7371768000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                8649                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        220190                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             11105                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             222847                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            222847                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           8648                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       694286                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  694286                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     28907904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 28907904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             231495                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   231495    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               231495                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7371768000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1391421000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1204915500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         462790                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       231295                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              11689                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       443328                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean           28                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            22752                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            222847                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           222847                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq             27                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         11664                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           83                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       703527                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 703610                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     29289280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                29292864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          231572                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  14092224                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            466110                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000798                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.028239                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  465738     99.92%     99.92% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     372      0.08%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              466110                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7371768000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          457702000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy             42000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         351762000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        469074                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       234536                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             371                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          371                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000030                       # Number of seconds simulated (Second)
simTicks                                     29625000                       # Number of ticks simulated (Tick)
finalTick                                  7401393000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.11                       # Real time elapsed on the host (Second)
hostTickRate                                269009164                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                     19674048                       # Number of instructions simulated (Count)
simOps                                       20400046                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                178474798                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  185041279                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                            59250                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           21113                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      238                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          18554                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     46                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                 9414                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              5303                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  88                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               37428                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.495725                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.362172                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     30893     82.54%     82.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      2309      6.17%     88.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      1370      3.66%     92.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                       813      2.17%     94.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                       685      1.83%     96.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                       475      1.27%     97.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                       443      1.18%     98.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       227      0.61%     99.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       213      0.57%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 37428                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                      95     17.69%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     17.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                    263     48.98%     66.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                   179     33.33%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          497      2.68%      2.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         11591     62.47%     65.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           35      0.19%     65.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            16      0.09%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     65.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           17      0.09%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         4322     23.29%     88.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         2076     11.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          18554                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.313148                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 537                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.028943                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                    74519                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   30437                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           16870                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      604                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                     340                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses             268                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       18263                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         331                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             18228                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          4206                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       330                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  71                       # Number of nop insts executed (Count)
system.cpu.numRefs                               6253                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           3162                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         2047                       # Number of stores executed (Count)
system.cpu.numRate                           0.307646                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             185                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           21822                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       10172                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         12123                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               5.824813                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          5.824813                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.171679                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.171679                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      18849                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     11922                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                        268                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                        2898                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                       2976                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                      2287                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      148                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads           4696                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          2303                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads          541                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores          151                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    5382                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              3828                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               394                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 1975                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  247                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                    1616                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.818228                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     399                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             595                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              576                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           81                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            9486                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             150                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               720                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        35470                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.342148                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.314934                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           31857     89.81%     89.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            1337      3.77%     93.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             598      1.69%     95.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3             301      0.85%     96.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             361      1.02%     97.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             180      0.51%     97.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             121      0.34%     97.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              90      0.25%     98.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8             625      1.76%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        35470                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                10185                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  12136                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        4236                       # Number of memory references committed (Count)
system.cpu.commit.loads                          2671                       # Number of loads committed (Count)
system.cpu.commit.amos                             74                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          74                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       2213                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions              250                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       11316                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   198                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           74      0.61%      0.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu         7774     64.06%     64.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           31      0.26%     64.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           11      0.09%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           10      0.08%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         2671     22.01%     87.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         1565     12.90%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        12136                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples           625                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           4623                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              4623                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          4623                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             4623                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          729                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             729                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          729                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            729                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     69285488                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     69285488                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     69285488                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     69285488                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         5352                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          5352                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         5352                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         5352                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.136211                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.136211                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.136211                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.136211                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 95041.821674                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 95041.821674                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 95041.821674                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 95041.821674                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         4152                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            5                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           58                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      71.586207                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          inf                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           86                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                86                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          393                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           393                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          393                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          393                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          336                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          336                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          336                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          336                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     36265997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     36265997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     36265997                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     36265997                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.062780                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.062780                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.062780                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.062780                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 107934.514881                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 107934.514881                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 107934.514881                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 107934.514881                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                    341                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         3216                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            3216                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          645                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           645                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     62191500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     62191500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3861                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3861                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.167055                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.167055                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 96420.930233                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 96420.930233                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          329                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          329                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          316                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          316                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     34366500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     34366500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.081844                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.081844                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 108754.746835                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 108754.746835                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           72                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              72                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       202500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       202500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           74                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027027                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027027                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data       101250                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total       101250                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       200500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       200500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027027                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027027                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data       100250                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total       100250                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1407                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1407                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data           84                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total           84                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      7093988                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      7093988                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         1491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         1491                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.056338                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.056338                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 84452.238095                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 84452.238095                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           64                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           64                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data           20                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total           20                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      1899497                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      1899497                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.013414                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.013414                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 94974.850000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 94974.850000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     29625000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               778311                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               1365                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             570.191209                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           86                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          351                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          168                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          419                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              22045                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             22045                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     29625000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                     8920                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 23356                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      4018                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                   387                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    747                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 1515                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    94                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  23804                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   332                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles               8142                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          23275                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        5382                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               2034                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         25263                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1674                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  427                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2748                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      3040                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   218                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              37428                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.712862                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.051174                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    32513     86.87%     86.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      436      1.16%     88.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      508      1.36%     89.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      438      1.17%     90.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      442      1.18%     91.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      546      1.46%     93.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      310      0.83%     94.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      323      0.86%     94.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     1912      5.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                37428                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.090835                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.392827                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           2739                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              2739                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          2739                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             2739                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          301                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             301                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          301                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            301                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     24029999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     24029999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     24029999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     24029999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         3040                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          3040                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         3040                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         3040                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.099013                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.099013                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.099013                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.099013                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 79833.883721                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 79833.883721                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 79833.883721                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 79833.883721                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          292                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      58.400000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          240                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               240                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           60                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            60                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           60                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           60                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          241                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          241                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          241                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          241                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     19826499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     19826499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     19826499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     19826499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.079276                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.079276                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.079276                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.079276                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 82267.630705                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 82267.630705                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 82267.630705                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 82267.630705                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    240                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         2739                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            2739                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          301                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           301                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     24029999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     24029999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         3040                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         3040                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.099013                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.099013                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 79833.883721                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 79833.883721                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           60                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           60                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          241                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          241                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     19826499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     19826499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.079276                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.079276                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 82267.630705                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 82267.630705                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     29625000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1246162                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                496                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2512.423387                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          109                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           72                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12400                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12400                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     29625000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       747                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       6950                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1056                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  21422                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   92                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     4696                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    2303                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   238                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        54                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      961                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             90                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          717                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                  807                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    17716                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   17138                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                      8954                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     14991                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.289249                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.597292                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                         160                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2057                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  12                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    768                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   54                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     45                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               2671                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             35.296144                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            84.023050                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   2223     83.23%     83.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   16      0.60%     83.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   10      0.37%     84.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    9      0.34%     84.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    1      0.04%     84.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.04%     84.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.04%     84.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  1      0.04%     84.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  1      0.04%     84.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 19      0.71%     85.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 79      2.96%     88.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 25      0.94%     89.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  9      0.34%     89.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 38      1.42%     91.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 11      0.41%     91.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  9      0.34%     91.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                125      4.68%     96.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 28      1.05%     97.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.04%     97.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  3      0.11%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  4      0.15%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  4      0.15%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  3      0.11%     98.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  9      0.34%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  5      0.19%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               36      1.35%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1012                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 2671                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29625000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29625000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29625000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED     29625000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     29625000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    747                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                     9199                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    9084                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          10904                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                      4042                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  3452                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  22772                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    18                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    544                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1666                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   1227                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               20780                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                       30457                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                    23774                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                      237                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps                 11298                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     9609                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      38                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  11                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      1790                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                            56259                       # The number of ROB reads (Count)
system.cpu.rob.writes                           45024                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    10172                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      12123                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     27                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                        29                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    27                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     2                       # number of overall hits (Count)
system.l2.overallHits::total                       29                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  214                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                  336                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                     550                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 214                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                 336                       # number of overall misses (Count)
system.l2.overallMisses::total                    550                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        19153000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data        35787000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total           54940000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       19153000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data       35787000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total          54940000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                241                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                338                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                   579                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               241                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data               338                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                  579                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.887967                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.994083                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.949914                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.887967                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.994083                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.949914                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst        89500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 106508.928571                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    99890.909091                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst        89500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 106508.928571                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   99890.909091                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  721                       # number of writebacks (Count)
system.l2.writebacks::total                       721                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              214                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data              336                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                 550                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             214                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data             336                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total                550                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     17023000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data     32407000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total       49430000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     17023000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data     32407000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total      49430000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.887967                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.994083                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.949914                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.887967                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.994083                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.949914                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 79546.728972                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 96449.404762                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 89872.727273                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 79546.728972                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 96449.404762                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 89872.727273                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            735                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            6                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              6                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              27                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 27                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           214                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              214                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     19153000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     19153000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          241                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            241                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.887967                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.887967                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst        89500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        89500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          214                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          214                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     17023000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     17023000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.887967                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.887967                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 79546.728972                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 79546.728972                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                  1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                     1                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data               21                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                  21                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      2054000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        2054000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data             22                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                22                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.954545                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.954545                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 97809.523810                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 97809.523810                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data           21                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total              21                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data      1844000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total      1844000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.954545                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.954545                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 87809.523810                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 87809.523810                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data          315                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total             315                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data     33733000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total     33733000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data          316                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total           316                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.996835                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.996835                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 107088.888889                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 107088.888889                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data          315                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total          315                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data     30563000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total     30563000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996835                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.996835                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 97025.396825                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 97025.396825                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          240                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              240                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          240                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          240                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks           86                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total               86                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks           86                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total           86                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     29625000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        10022                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       4831                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.074519                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      98.690956                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       102.170097                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3895.138947                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.024094                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.024944                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.950962                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  205                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  953                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  519                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2419                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                      10015                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                     10015                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     29625000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       722.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       213.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       338.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000007794250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           43                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           43                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                1581                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                671                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                         551                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        722                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                       551                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      722                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      26.17                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                   551                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  722                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     282                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     163                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      70                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           43                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      12.720930                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     12.433841                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      2.684396                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7                 1      2.33%      2.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8                 1      2.33%      4.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9                 4      9.30%     13.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10                3      6.98%     20.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11                5     11.63%     32.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12                5     11.63%     44.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13                7     16.28%     60.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14                7     16.28%     76.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15                5     11.63%     88.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16                1      2.33%     90.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::17                2      4.65%     95.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18                1      2.33%     97.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::19                1      2.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            43                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           43                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.604651                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.546125                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.514054                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               35     81.40%     81.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      4.65%     86.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18                1      2.33%     88.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      2.33%     90.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                3      6.98%     97.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      2.33%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            43                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   35264                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                46208                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1190345991.56118155                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1559763713.08016896                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      29615000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      23263.94                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        13632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        21632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        45696                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 460151898.734177231789                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 730194092.827004313469                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1542481012.658227920532                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          213                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          338                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          722                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      8191000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     18330000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks    739213500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     38455.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     54230.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1023841.41                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        13632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        21632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          35264                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        13632                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        13632                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        46208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        46208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          213                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          338                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total             551                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          722                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            722                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      460151899                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      730194093                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1190345992                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    460151899                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     460151899                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1559763713                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1559763713                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1559763713                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     460151899                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     730194093                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2750109705                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                  551                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 714                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           40                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           17                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           74                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           14                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           40                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           88                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           22                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           49                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           40                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           49                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           45                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           70                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           56                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           66                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           66                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                16189750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               2755000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           26521000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                29382.49                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           48132.49                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 313                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                529                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            56.81                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           74.09                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          421                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   195.952494                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   140.465042                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   185.394811                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          166     39.43%     39.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          136     32.30%     71.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           55     13.06%     84.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           30      7.13%     91.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           13      3.09%     95.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           12      2.85%     97.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            1      0.24%     98.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            5      1.19%     99.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            3      0.71%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          421                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 35264                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              45696                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1190.345992                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1542.481013                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   21.35                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.30                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              12.05                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               66.56                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     29625000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1285200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          683100                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        1735020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1691280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     13142490                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       308640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      21304290                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   719.132152                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       693000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     27892000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1735020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          914595                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        2199120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       2035800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     13390440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy        99840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      22833375                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   770.746835                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       149250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     28435750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     29625000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 530                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           722                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 8                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 21                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                21                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            530                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         1832                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    1832                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port        81472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                    81472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples                551                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                      551    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                  551                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     29625000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             4296500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            2953750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           1281                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          730                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                559                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty          807                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          240                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              269                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                22                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp               22                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            241                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq           316                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          721                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1020                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                   1741                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        27328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                   58048                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             735                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     46144                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples              1314                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.009132                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.095163                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                    1302     99.09%     99.09% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      12      0.91%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total                1314                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     29625000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy             906000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            360000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy            511999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests          1160                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests          581                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              12                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
