// Seed: 121513187
module module_0 (
    input supply0 id_0,
    output supply0 id_1
    , id_6,
    output uwire id_2,
    input tri id_3,
    input wor id_4
);
  always_ff @(posedge id_3) begin : LABEL_0
    if (1'h0) begin : LABEL_1
      id_6 = -1 > -1;
    end
  end
  parameter id_7 = 1;
  assign id_1 = id_3;
  wire id_8, id_9, id_10, id_11, id_12;
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1
);
  initial assume ("");
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_0
  );
endmodule
