// Seed: 2659504341
module module_0 (
    output wand id_0,
    input uwire id_1,
    output tri0 id_2,
    input supply1 id_3,
    output wor id_4,
    input tri0 id_5,
    input wand id_6,
    output uwire id_7,
    input wand id_8,
    input wand id_9,
    input wire id_10,
    input tri id_11,
    output uwire id_12,
    output uwire id_13,
    input wire id_14,
    input uwire id_15
    , id_20,
    input uwire id_16,
    input uwire id_17,
    input uwire id_18
);
  wor id_21 = 1;
  assign module_1.type_11 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output wire id_2,
    input tri id_3,
    input tri id_4,
    input supply0 id_5,
    output uwire id_6,
    output uwire id_7,
    input tri1 id_8,
    output supply1 id_9,
    input tri1 id_10,
    input tri id_11,
    output wand id_12,
    inout supply0 id_13,
    output wand id_14,
    input wor id_15,
    output wire id_16,
    input wire id_17,
    input uwire id_18,
    output wor id_19,
    input wor id_20,
    input uwire id_21,
    input uwire id_22,
    output tri id_23
);
  wire id_25;
  initial assert ((1));
  module_0 modCall_1 (
      id_19,
      id_1,
      id_12,
      id_8,
      id_2,
      id_18,
      id_0,
      id_16,
      id_4,
      id_8,
      id_3,
      id_5,
      id_16,
      id_7,
      id_22,
      id_21,
      id_8,
      id_3,
      id_4
  );
  assign id_16 = id_13;
endmodule
