
stm32f103_timer_input_capture_hal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ecc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08002fd8  08002fd8  00012fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800304c  0800304c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800304c  0800304c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800304c  0800304c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800304c  0800304c  0001304c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003050  08003050  00013050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003054  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000104  20000070  080030c4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000174  080030c4  00020174  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b191  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019fe  00000000  00000000  0002b22a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b70  00000000  00000000  0002cc28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ad8  00000000  00000000  0002d798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001794e  00000000  00000000  0002e270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b542  00000000  00000000  00045bbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a7c8  00000000  00000000  00051100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000db8c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033c4  00000000  00000000  000db91c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08002fc0 	.word	0x08002fc0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08002fc0 	.word	0x08002fc0

0800014c <HAL_TIM_IC_CaptureCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef* htim)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
    if(gu8_State == IDLE)
 8000154:	4b22      	ldr	r3, [pc, #136]	; (80001e0 <HAL_TIM_IC_CaptureCallback+0x94>)
 8000156:	781b      	ldrb	r3, [r3, #0]
 8000158:	b2db      	uxtb	r3, r3
 800015a:	2b00      	cmp	r3, #0
 800015c:	d10a      	bne.n	8000174 <HAL_TIM_IC_CaptureCallback+0x28>
    {
        gu32_T1 = TIM4->CCR1;
 800015e:	4b21      	ldr	r3, [pc, #132]	; (80001e4 <HAL_TIM_IC_CaptureCallback+0x98>)
 8000160:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000162:	4a21      	ldr	r2, [pc, #132]	; (80001e8 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8000164:	6013      	str	r3, [r2, #0]
        gu16_TIM4_OVC = 0;
 8000166:	4b21      	ldr	r3, [pc, #132]	; (80001ec <HAL_TIM_IC_CaptureCallback+0xa0>)
 8000168:	2200      	movs	r2, #0
 800016a:	801a      	strh	r2, [r3, #0]
        gu8_State = DONE;
 800016c:	4b1c      	ldr	r3, [pc, #112]	; (80001e0 <HAL_TIM_IC_CaptureCallback+0x94>)
 800016e:	2201      	movs	r2, #1
 8000170:	701a      	strb	r2, [r3, #0]
          sprintf(gu8_MSG, "Frequency = %lu Hz\n\r", gu32_Freq);
          HAL_UART_Transmit(&huart1, gu8_MSG, sizeof(gu8_MSG), 100);
        }
        gu8_State = IDLE;
    }
}
 8000172:	e031      	b.n	80001d8 <HAL_TIM_IC_CaptureCallback+0x8c>
    else if(gu8_State == DONE)
 8000174:	4b1a      	ldr	r3, [pc, #104]	; (80001e0 <HAL_TIM_IC_CaptureCallback+0x94>)
 8000176:	781b      	ldrb	r3, [r3, #0]
 8000178:	b2db      	uxtb	r3, r3
 800017a:	2b01      	cmp	r3, #1
 800017c:	d12c      	bne.n	80001d8 <HAL_TIM_IC_CaptureCallback+0x8c>
        gu32_T2 = TIM4->CCR1;
 800017e:	4b19      	ldr	r3, [pc, #100]	; (80001e4 <HAL_TIM_IC_CaptureCallback+0x98>)
 8000180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000182:	4a1b      	ldr	r2, [pc, #108]	; (80001f0 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8000184:	6013      	str	r3, [r2, #0]
        gu32_Ticks = (gu32_T2 + (gu16_TIM4_OVC * 65536)) - gu32_T1;
 8000186:	4b19      	ldr	r3, [pc, #100]	; (80001ec <HAL_TIM_IC_CaptureCallback+0xa0>)
 8000188:	881b      	ldrh	r3, [r3, #0]
 800018a:	b29b      	uxth	r3, r3
 800018c:	041b      	lsls	r3, r3, #16
 800018e:	461a      	mov	r2, r3
 8000190:	4b17      	ldr	r3, [pc, #92]	; (80001f0 <HAL_TIM_IC_CaptureCallback+0xa4>)
 8000192:	681b      	ldr	r3, [r3, #0]
 8000194:	441a      	add	r2, r3
 8000196:	4b14      	ldr	r3, [pc, #80]	; (80001e8 <HAL_TIM_IC_CaptureCallback+0x9c>)
 8000198:	681b      	ldr	r3, [r3, #0]
 800019a:	1ad3      	subs	r3, r2, r3
 800019c:	4a15      	ldr	r2, [pc, #84]	; (80001f4 <HAL_TIM_IC_CaptureCallback+0xa8>)
 800019e:	6013      	str	r3, [r2, #0]
        gu32_Freq = (uint32_t)(F_CLK/(gu32_Ticks * 32));
 80001a0:	4b14      	ldr	r3, [pc, #80]	; (80001f4 <HAL_TIM_IC_CaptureCallback+0xa8>)
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	015b      	lsls	r3, r3, #5
 80001a6:	4a14      	ldr	r2, [pc, #80]	; (80001f8 <HAL_TIM_IC_CaptureCallback+0xac>)
 80001a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80001ac:	4a13      	ldr	r2, [pc, #76]	; (80001fc <HAL_TIM_IC_CaptureCallback+0xb0>)
 80001ae:	6013      	str	r3, [r2, #0]
        if(gu32_Freq != 0)
 80001b0:	4b12      	ldr	r3, [pc, #72]	; (80001fc <HAL_TIM_IC_CaptureCallback+0xb0>)
 80001b2:	681b      	ldr	r3, [r3, #0]
 80001b4:	2b00      	cmp	r3, #0
 80001b6:	d00c      	beq.n	80001d2 <HAL_TIM_IC_CaptureCallback+0x86>
          sprintf(gu8_MSG, "Frequency = %lu Hz\n\r", gu32_Freq);
 80001b8:	4b10      	ldr	r3, [pc, #64]	; (80001fc <HAL_TIM_IC_CaptureCallback+0xb0>)
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	461a      	mov	r2, r3
 80001be:	4910      	ldr	r1, [pc, #64]	; (8000200 <HAL_TIM_IC_CaptureCallback+0xb4>)
 80001c0:	4810      	ldr	r0, [pc, #64]	; (8000204 <HAL_TIM_IC_CaptureCallback+0xb8>)
 80001c2:	f002 fac3 	bl	800274c <siprintf>
          HAL_UART_Transmit(&huart1, gu8_MSG, sizeof(gu8_MSG), 100);
 80001c6:	2364      	movs	r3, #100	; 0x64
 80001c8:	2223      	movs	r2, #35	; 0x23
 80001ca:	490e      	ldr	r1, [pc, #56]	; (8000204 <HAL_TIM_IC_CaptureCallback+0xb8>)
 80001cc:	480e      	ldr	r0, [pc, #56]	; (8000208 <HAL_TIM_IC_CaptureCallback+0xbc>)
 80001ce:	f002 f920 	bl	8002412 <HAL_UART_Transmit>
        gu8_State = IDLE;
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <HAL_TIM_IC_CaptureCallback+0x94>)
 80001d4:	2200      	movs	r2, #0
 80001d6:	701a      	strb	r2, [r3, #0]
}
 80001d8:	bf00      	nop
 80001da:	3708      	adds	r7, #8
 80001dc:	46bd      	mov	sp, r7
 80001de:	bd80      	pop	{r7, pc}
 80001e0:	2000008c 	.word	0x2000008c
 80001e4:	40000800 	.word	0x40000800
 80001e8:	200000b4 	.word	0x200000b4
 80001ec:	200000c0 	.word	0x200000c0
 80001f0:	200000b8 	.word	0x200000b8
 80001f4:	200000bc 	.word	0x200000bc
 80001f8:	01e84800 	.word	0x01e84800
 80001fc:	200000c4 	.word	0x200000c4
 8000200:	08002fd8 	.word	0x08002fd8
 8000204:	20000090 	.word	0x20000090
 8000208:	2000011c 	.word	0x2000011c

0800020c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 800020c:	b480      	push	{r7}
 800020e:	b083      	sub	sp, #12
 8000210:	af00      	add	r7, sp, #0
 8000212:	6078      	str	r0, [r7, #4]
    gu16_TIM4_OVC++;
 8000214:	4b05      	ldr	r3, [pc, #20]	; (800022c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000216:	881b      	ldrh	r3, [r3, #0]
 8000218:	b29b      	uxth	r3, r3
 800021a:	3301      	adds	r3, #1
 800021c:	b29a      	uxth	r2, r3
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000220:	801a      	strh	r2, [r3, #0]
}
 8000222:	bf00      	nop
 8000224:	370c      	adds	r7, #12
 8000226:	46bd      	mov	sp, r7
 8000228:	bc80      	pop	{r7}
 800022a:	4770      	bx	lr
 800022c:	200000c0 	.word	0x200000c0

08000230 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000234:	f000 fa7c 	bl	8000730 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000238:	f000 f810 	bl	800025c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800023c:	f000 f8ec 	bl	8000418 <MX_GPIO_Init>
  MX_TIM4_Init();
 8000240:	f000 f850 	bl	80002e4 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8000244:	f000 f8be 	bl	80003c4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim4);
 8000248:	4803      	ldr	r0, [pc, #12]	; (8000258 <main+0x28>)
 800024a:	f001 f9cf 	bl	80015ec <HAL_TIM_Base_Start_IT>
     HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 800024e:	2100      	movs	r1, #0
 8000250:	4801      	ldr	r0, [pc, #4]	; (8000258 <main+0x28>)
 8000252:	f001 fa75 	bl	8001740 <HAL_TIM_IC_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000256:	e7fe      	b.n	8000256 <main+0x26>
 8000258:	200000d4 	.word	0x200000d4

0800025c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b090      	sub	sp, #64	; 0x40
 8000260:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000262:	f107 0318 	add.w	r3, r7, #24
 8000266:	2228      	movs	r2, #40	; 0x28
 8000268:	2100      	movs	r1, #0
 800026a:	4618      	mov	r0, r3
 800026c:	f002 fa66 	bl	800273c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000270:	1d3b      	adds	r3, r7, #4
 8000272:	2200      	movs	r2, #0
 8000274:	601a      	str	r2, [r3, #0]
 8000276:	605a      	str	r2, [r3, #4]
 8000278:	609a      	str	r2, [r3, #8]
 800027a:	60da      	str	r2, [r3, #12]
 800027c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800027e:	2301      	movs	r3, #1
 8000280:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000282:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000286:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000288:	2300      	movs	r3, #0
 800028a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800028c:	2301      	movs	r3, #1
 800028e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000290:	2302      	movs	r3, #2
 8000292:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000294:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000298:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 800029a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800029e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002a0:	f107 0318 	add.w	r3, r7, #24
 80002a4:	4618      	mov	r0, r3
 80002a6:	f000 fd37 	bl	8000d18 <HAL_RCC_OscConfig>
 80002aa:	4603      	mov	r3, r0
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d001      	beq.n	80002b4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002b0:	f000 f8e0 	bl	8000474 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002b4:	230f      	movs	r3, #15
 80002b6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002b8:	2302      	movs	r3, #2
 80002ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002bc:	2300      	movs	r3, #0
 80002be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002c0:	2300      	movs	r3, #0
 80002c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002c4:	2300      	movs	r3, #0
 80002c6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002c8:	1d3b      	adds	r3, r7, #4
 80002ca:	2101      	movs	r1, #1
 80002cc:	4618      	mov	r0, r3
 80002ce:	f000 ffa3 	bl	8001218 <HAL_RCC_ClockConfig>
 80002d2:	4603      	mov	r3, r0
 80002d4:	2b00      	cmp	r3, #0
 80002d6:	d001      	beq.n	80002dc <SystemClock_Config+0x80>
  {
    Error_Handler();
 80002d8:	f000 f8cc 	bl	8000474 <Error_Handler>
  }
}
 80002dc:	bf00      	nop
 80002de:	3740      	adds	r7, #64	; 0x40
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bd80      	pop	{r7, pc}

080002e4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b08a      	sub	sp, #40	; 0x28
 80002e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002ea:	f107 0318 	add.w	r3, r7, #24
 80002ee:	2200      	movs	r2, #0
 80002f0:	601a      	str	r2, [r3, #0]
 80002f2:	605a      	str	r2, [r3, #4]
 80002f4:	609a      	str	r2, [r3, #8]
 80002f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002f8:	f107 0310 	add.w	r3, r7, #16
 80002fc:	2200      	movs	r2, #0
 80002fe:	601a      	str	r2, [r3, #0]
 8000300:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000302:	463b      	mov	r3, r7
 8000304:	2200      	movs	r2, #0
 8000306:	601a      	str	r2, [r3, #0]
 8000308:	605a      	str	r2, [r3, #4]
 800030a:	609a      	str	r2, [r3, #8]
 800030c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800030e:	4b2b      	ldr	r3, [pc, #172]	; (80003bc <MX_TIM4_Init+0xd8>)
 8000310:	4a2b      	ldr	r2, [pc, #172]	; (80003c0 <MX_TIM4_Init+0xdc>)
 8000312:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32;
 8000314:	4b29      	ldr	r3, [pc, #164]	; (80003bc <MX_TIM4_Init+0xd8>)
 8000316:	2220      	movs	r2, #32
 8000318:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800031a:	4b28      	ldr	r3, [pc, #160]	; (80003bc <MX_TIM4_Init+0xd8>)
 800031c:	2200      	movs	r2, #0
 800031e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000320:	4b26      	ldr	r3, [pc, #152]	; (80003bc <MX_TIM4_Init+0xd8>)
 8000322:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000326:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000328:	4b24      	ldr	r3, [pc, #144]	; (80003bc <MX_TIM4_Init+0xd8>)
 800032a:	2200      	movs	r2, #0
 800032c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800032e:	4b23      	ldr	r3, [pc, #140]	; (80003bc <MX_TIM4_Init+0xd8>)
 8000330:	2280      	movs	r2, #128	; 0x80
 8000332:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000334:	4821      	ldr	r0, [pc, #132]	; (80003bc <MX_TIM4_Init+0xd8>)
 8000336:	f001 f909 	bl	800154c <HAL_TIM_Base_Init>
 800033a:	4603      	mov	r3, r0
 800033c:	2b00      	cmp	r3, #0
 800033e:	d001      	beq.n	8000344 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8000340:	f000 f898 	bl	8000474 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000344:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000348:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800034a:	f107 0318 	add.w	r3, r7, #24
 800034e:	4619      	mov	r1, r3
 8000350:	481a      	ldr	r0, [pc, #104]	; (80003bc <MX_TIM4_Init+0xd8>)
 8000352:	f001 fc97 	bl	8001c84 <HAL_TIM_ConfigClockSource>
 8000356:	4603      	mov	r3, r0
 8000358:	2b00      	cmp	r3, #0
 800035a:	d001      	beq.n	8000360 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800035c:	f000 f88a 	bl	8000474 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8000360:	4816      	ldr	r0, [pc, #88]	; (80003bc <MX_TIM4_Init+0xd8>)
 8000362:	f001 f995 	bl	8001690 <HAL_TIM_IC_Init>
 8000366:	4603      	mov	r3, r0
 8000368:	2b00      	cmp	r3, #0
 800036a:	d001      	beq.n	8000370 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 800036c:	f000 f882 	bl	8000474 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000370:	2300      	movs	r3, #0
 8000372:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000374:	2300      	movs	r3, #0
 8000376:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000378:	f107 0310 	add.w	r3, r7, #16
 800037c:	4619      	mov	r1, r3
 800037e:	480f      	ldr	r0, [pc, #60]	; (80003bc <MX_TIM4_Init+0xd8>)
 8000380:	f001 ff8a 	bl	8002298 <HAL_TIMEx_MasterConfigSynchronization>
 8000384:	4603      	mov	r3, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d001      	beq.n	800038e <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 800038a:	f000 f873 	bl	8000474 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800038e:	2300      	movs	r3, #0
 8000390:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000392:	2301      	movs	r3, #1
 8000394:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000396:	2300      	movs	r3, #0
 8000398:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800039a:	2300      	movs	r3, #0
 800039c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800039e:	463b      	mov	r3, r7
 80003a0:	2200      	movs	r2, #0
 80003a2:	4619      	mov	r1, r3
 80003a4:	4805      	ldr	r0, [pc, #20]	; (80003bc <MX_TIM4_Init+0xd8>)
 80003a6:	f001 fbd9 	bl	8001b5c <HAL_TIM_IC_ConfigChannel>
 80003aa:	4603      	mov	r3, r0
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d001      	beq.n	80003b4 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 80003b0:	f000 f860 	bl	8000474 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80003b4:	bf00      	nop
 80003b6:	3728      	adds	r7, #40	; 0x28
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bd80      	pop	{r7, pc}
 80003bc:	200000d4 	.word	0x200000d4
 80003c0:	40000800 	.word	0x40000800

080003c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80003c8:	4b11      	ldr	r3, [pc, #68]	; (8000410 <MX_USART1_UART_Init+0x4c>)
 80003ca:	4a12      	ldr	r2, [pc, #72]	; (8000414 <MX_USART1_UART_Init+0x50>)
 80003cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80003ce:	4b10      	ldr	r3, [pc, #64]	; (8000410 <MX_USART1_UART_Init+0x4c>)
 80003d0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80003d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003d6:	4b0e      	ldr	r3, [pc, #56]	; (8000410 <MX_USART1_UART_Init+0x4c>)
 80003d8:	2200      	movs	r2, #0
 80003da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003dc:	4b0c      	ldr	r3, [pc, #48]	; (8000410 <MX_USART1_UART_Init+0x4c>)
 80003de:	2200      	movs	r2, #0
 80003e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80003e2:	4b0b      	ldr	r3, [pc, #44]	; (8000410 <MX_USART1_UART_Init+0x4c>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003e8:	4b09      	ldr	r3, [pc, #36]	; (8000410 <MX_USART1_UART_Init+0x4c>)
 80003ea:	220c      	movs	r2, #12
 80003ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003ee:	4b08      	ldr	r3, [pc, #32]	; (8000410 <MX_USART1_UART_Init+0x4c>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003f4:	4b06      	ldr	r3, [pc, #24]	; (8000410 <MX_USART1_UART_Init+0x4c>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003fa:	4805      	ldr	r0, [pc, #20]	; (8000410 <MX_USART1_UART_Init+0x4c>)
 80003fc:	f001 ffbc 	bl	8002378 <HAL_UART_Init>
 8000400:	4603      	mov	r3, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d001      	beq.n	800040a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000406:	f000 f835 	bl	8000474 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800040a:	bf00      	nop
 800040c:	bd80      	pop	{r7, pc}
 800040e:	bf00      	nop
 8000410:	2000011c 	.word	0x2000011c
 8000414:	40013800 	.word	0x40013800

08000418 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000418:	b480      	push	{r7}
 800041a:	b085      	sub	sp, #20
 800041c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800041e:	4b14      	ldr	r3, [pc, #80]	; (8000470 <MX_GPIO_Init+0x58>)
 8000420:	699b      	ldr	r3, [r3, #24]
 8000422:	4a13      	ldr	r2, [pc, #76]	; (8000470 <MX_GPIO_Init+0x58>)
 8000424:	f043 0320 	orr.w	r3, r3, #32
 8000428:	6193      	str	r3, [r2, #24]
 800042a:	4b11      	ldr	r3, [pc, #68]	; (8000470 <MX_GPIO_Init+0x58>)
 800042c:	699b      	ldr	r3, [r3, #24]
 800042e:	f003 0320 	and.w	r3, r3, #32
 8000432:	60fb      	str	r3, [r7, #12]
 8000434:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000436:	4b0e      	ldr	r3, [pc, #56]	; (8000470 <MX_GPIO_Init+0x58>)
 8000438:	699b      	ldr	r3, [r3, #24]
 800043a:	4a0d      	ldr	r2, [pc, #52]	; (8000470 <MX_GPIO_Init+0x58>)
 800043c:	f043 0304 	orr.w	r3, r3, #4
 8000440:	6193      	str	r3, [r2, #24]
 8000442:	4b0b      	ldr	r3, [pc, #44]	; (8000470 <MX_GPIO_Init+0x58>)
 8000444:	699b      	ldr	r3, [r3, #24]
 8000446:	f003 0304 	and.w	r3, r3, #4
 800044a:	60bb      	str	r3, [r7, #8]
 800044c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800044e:	4b08      	ldr	r3, [pc, #32]	; (8000470 <MX_GPIO_Init+0x58>)
 8000450:	699b      	ldr	r3, [r3, #24]
 8000452:	4a07      	ldr	r2, [pc, #28]	; (8000470 <MX_GPIO_Init+0x58>)
 8000454:	f043 0308 	orr.w	r3, r3, #8
 8000458:	6193      	str	r3, [r2, #24]
 800045a:	4b05      	ldr	r3, [pc, #20]	; (8000470 <MX_GPIO_Init+0x58>)
 800045c:	699b      	ldr	r3, [r3, #24]
 800045e:	f003 0308 	and.w	r3, r3, #8
 8000462:	607b      	str	r3, [r7, #4]
 8000464:	687b      	ldr	r3, [r7, #4]

}
 8000466:	bf00      	nop
 8000468:	3714      	adds	r7, #20
 800046a:	46bd      	mov	sp, r7
 800046c:	bc80      	pop	{r7}
 800046e:	4770      	bx	lr
 8000470:	40021000 	.word	0x40021000

08000474 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000478:	b672      	cpsid	i
}
 800047a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800047c:	e7fe      	b.n	800047c <Error_Handler+0x8>
	...

08000480 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000480:	b480      	push	{r7}
 8000482:	b085      	sub	sp, #20
 8000484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000486:	4b15      	ldr	r3, [pc, #84]	; (80004dc <HAL_MspInit+0x5c>)
 8000488:	699b      	ldr	r3, [r3, #24]
 800048a:	4a14      	ldr	r2, [pc, #80]	; (80004dc <HAL_MspInit+0x5c>)
 800048c:	f043 0301 	orr.w	r3, r3, #1
 8000490:	6193      	str	r3, [r2, #24]
 8000492:	4b12      	ldr	r3, [pc, #72]	; (80004dc <HAL_MspInit+0x5c>)
 8000494:	699b      	ldr	r3, [r3, #24]
 8000496:	f003 0301 	and.w	r3, r3, #1
 800049a:	60bb      	str	r3, [r7, #8]
 800049c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800049e:	4b0f      	ldr	r3, [pc, #60]	; (80004dc <HAL_MspInit+0x5c>)
 80004a0:	69db      	ldr	r3, [r3, #28]
 80004a2:	4a0e      	ldr	r2, [pc, #56]	; (80004dc <HAL_MspInit+0x5c>)
 80004a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004a8:	61d3      	str	r3, [r2, #28]
 80004aa:	4b0c      	ldr	r3, [pc, #48]	; (80004dc <HAL_MspInit+0x5c>)
 80004ac:	69db      	ldr	r3, [r3, #28]
 80004ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004b2:	607b      	str	r3, [r7, #4]
 80004b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004b6:	4b0a      	ldr	r3, [pc, #40]	; (80004e0 <HAL_MspInit+0x60>)
 80004b8:	685b      	ldr	r3, [r3, #4]
 80004ba:	60fb      	str	r3, [r7, #12]
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004c2:	60fb      	str	r3, [r7, #12]
 80004c4:	68fb      	ldr	r3, [r7, #12]
 80004c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004ca:	60fb      	str	r3, [r7, #12]
 80004cc:	4a04      	ldr	r2, [pc, #16]	; (80004e0 <HAL_MspInit+0x60>)
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004d2:	bf00      	nop
 80004d4:	3714      	adds	r7, #20
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bc80      	pop	{r7}
 80004da:	4770      	bx	lr
 80004dc:	40021000 	.word	0x40021000
 80004e0:	40010000 	.word	0x40010000

080004e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b088      	sub	sp, #32
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ec:	f107 0310 	add.w	r3, r7, #16
 80004f0:	2200      	movs	r2, #0
 80004f2:	601a      	str	r2, [r3, #0]
 80004f4:	605a      	str	r2, [r3, #4]
 80004f6:	609a      	str	r2, [r3, #8]
 80004f8:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM4)
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	4a19      	ldr	r2, [pc, #100]	; (8000564 <HAL_TIM_Base_MspInit+0x80>)
 8000500:	4293      	cmp	r3, r2
 8000502:	d12b      	bne.n	800055c <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000504:	4b18      	ldr	r3, [pc, #96]	; (8000568 <HAL_TIM_Base_MspInit+0x84>)
 8000506:	69db      	ldr	r3, [r3, #28]
 8000508:	4a17      	ldr	r2, [pc, #92]	; (8000568 <HAL_TIM_Base_MspInit+0x84>)
 800050a:	f043 0304 	orr.w	r3, r3, #4
 800050e:	61d3      	str	r3, [r2, #28]
 8000510:	4b15      	ldr	r3, [pc, #84]	; (8000568 <HAL_TIM_Base_MspInit+0x84>)
 8000512:	69db      	ldr	r3, [r3, #28]
 8000514:	f003 0304 	and.w	r3, r3, #4
 8000518:	60fb      	str	r3, [r7, #12]
 800051a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800051c:	4b12      	ldr	r3, [pc, #72]	; (8000568 <HAL_TIM_Base_MspInit+0x84>)
 800051e:	699b      	ldr	r3, [r3, #24]
 8000520:	4a11      	ldr	r2, [pc, #68]	; (8000568 <HAL_TIM_Base_MspInit+0x84>)
 8000522:	f043 0308 	orr.w	r3, r3, #8
 8000526:	6193      	str	r3, [r2, #24]
 8000528:	4b0f      	ldr	r3, [pc, #60]	; (8000568 <HAL_TIM_Base_MspInit+0x84>)
 800052a:	699b      	ldr	r3, [r3, #24]
 800052c:	f003 0308 	and.w	r3, r3, #8
 8000530:	60bb      	str	r3, [r7, #8]
 8000532:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000534:	2340      	movs	r3, #64	; 0x40
 8000536:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000538:	2300      	movs	r3, #0
 800053a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800053c:	2300      	movs	r3, #0
 800053e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000540:	f107 0310 	add.w	r3, r7, #16
 8000544:	4619      	mov	r1, r3
 8000546:	4809      	ldr	r0, [pc, #36]	; (800056c <HAL_TIM_Base_MspInit+0x88>)
 8000548:	f000 fa62 	bl	8000a10 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800054c:	2200      	movs	r2, #0
 800054e:	2100      	movs	r1, #0
 8000550:	201e      	movs	r0, #30
 8000552:	f000 fa26 	bl	80009a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000556:	201e      	movs	r0, #30
 8000558:	f000 fa3f 	bl	80009da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800055c:	bf00      	nop
 800055e:	3720      	adds	r7, #32
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}
 8000564:	40000800 	.word	0x40000800
 8000568:	40021000 	.word	0x40021000
 800056c:	40010c00 	.word	0x40010c00

08000570 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b088      	sub	sp, #32
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000578:	f107 0310 	add.w	r3, r7, #16
 800057c:	2200      	movs	r2, #0
 800057e:	601a      	str	r2, [r3, #0]
 8000580:	605a      	str	r2, [r3, #4]
 8000582:	609a      	str	r2, [r3, #8]
 8000584:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	4a1c      	ldr	r2, [pc, #112]	; (80005fc <HAL_UART_MspInit+0x8c>)
 800058c:	4293      	cmp	r3, r2
 800058e:	d131      	bne.n	80005f4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000590:	4b1b      	ldr	r3, [pc, #108]	; (8000600 <HAL_UART_MspInit+0x90>)
 8000592:	699b      	ldr	r3, [r3, #24]
 8000594:	4a1a      	ldr	r2, [pc, #104]	; (8000600 <HAL_UART_MspInit+0x90>)
 8000596:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800059a:	6193      	str	r3, [r2, #24]
 800059c:	4b18      	ldr	r3, [pc, #96]	; (8000600 <HAL_UART_MspInit+0x90>)
 800059e:	699b      	ldr	r3, [r3, #24]
 80005a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005a4:	60fb      	str	r3, [r7, #12]
 80005a6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005a8:	4b15      	ldr	r3, [pc, #84]	; (8000600 <HAL_UART_MspInit+0x90>)
 80005aa:	699b      	ldr	r3, [r3, #24]
 80005ac:	4a14      	ldr	r2, [pc, #80]	; (8000600 <HAL_UART_MspInit+0x90>)
 80005ae:	f043 0304 	orr.w	r3, r3, #4
 80005b2:	6193      	str	r3, [r2, #24]
 80005b4:	4b12      	ldr	r3, [pc, #72]	; (8000600 <HAL_UART_MspInit+0x90>)
 80005b6:	699b      	ldr	r3, [r3, #24]
 80005b8:	f003 0304 	and.w	r3, r3, #4
 80005bc:	60bb      	str	r3, [r7, #8]
 80005be:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80005c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80005c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005c6:	2302      	movs	r3, #2
 80005c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005ca:	2303      	movs	r3, #3
 80005cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ce:	f107 0310 	add.w	r3, r7, #16
 80005d2:	4619      	mov	r1, r3
 80005d4:	480b      	ldr	r0, [pc, #44]	; (8000604 <HAL_UART_MspInit+0x94>)
 80005d6:	f000 fa1b 	bl	8000a10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80005da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005e0:	2300      	movs	r3, #0
 80005e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e4:	2300      	movs	r3, #0
 80005e6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005e8:	f107 0310 	add.w	r3, r7, #16
 80005ec:	4619      	mov	r1, r3
 80005ee:	4805      	ldr	r0, [pc, #20]	; (8000604 <HAL_UART_MspInit+0x94>)
 80005f0:	f000 fa0e 	bl	8000a10 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80005f4:	bf00      	nop
 80005f6:	3720      	adds	r7, #32
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	40013800 	.word	0x40013800
 8000600:	40021000 	.word	0x40021000
 8000604:	40010800 	.word	0x40010800

08000608 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800060c:	e7fe      	b.n	800060c <NMI_Handler+0x4>

0800060e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800060e:	b480      	push	{r7}
 8000610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000612:	e7fe      	b.n	8000612 <HardFault_Handler+0x4>

08000614 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000618:	e7fe      	b.n	8000618 <MemManage_Handler+0x4>

0800061a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800061a:	b480      	push	{r7}
 800061c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800061e:	e7fe      	b.n	800061e <BusFault_Handler+0x4>

08000620 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000624:	e7fe      	b.n	8000624 <UsageFault_Handler+0x4>

08000626 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000626:	b480      	push	{r7}
 8000628:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800062a:	bf00      	nop
 800062c:	46bd      	mov	sp, r7
 800062e:	bc80      	pop	{r7}
 8000630:	4770      	bx	lr

08000632 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000632:	b480      	push	{r7}
 8000634:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000636:	bf00      	nop
 8000638:	46bd      	mov	sp, r7
 800063a:	bc80      	pop	{r7}
 800063c:	4770      	bx	lr

0800063e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800063e:	b480      	push	{r7}
 8000640:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000642:	bf00      	nop
 8000644:	46bd      	mov	sp, r7
 8000646:	bc80      	pop	{r7}
 8000648:	4770      	bx	lr

0800064a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800064a:	b580      	push	{r7, lr}
 800064c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800064e:	f000 f8b5 	bl	80007bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000652:	bf00      	nop
 8000654:	bd80      	pop	{r7, pc}
	...

08000658 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800065c:	4802      	ldr	r0, [pc, #8]	; (8000668 <TIM4_IRQHandler+0x10>)
 800065e:	f001 f975 	bl	800194c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000662:	bf00      	nop
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	200000d4 	.word	0x200000d4

0800066c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b086      	sub	sp, #24
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000674:	4a14      	ldr	r2, [pc, #80]	; (80006c8 <_sbrk+0x5c>)
 8000676:	4b15      	ldr	r3, [pc, #84]	; (80006cc <_sbrk+0x60>)
 8000678:	1ad3      	subs	r3, r2, r3
 800067a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800067c:	697b      	ldr	r3, [r7, #20]
 800067e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000680:	4b13      	ldr	r3, [pc, #76]	; (80006d0 <_sbrk+0x64>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	2b00      	cmp	r3, #0
 8000686:	d102      	bne.n	800068e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000688:	4b11      	ldr	r3, [pc, #68]	; (80006d0 <_sbrk+0x64>)
 800068a:	4a12      	ldr	r2, [pc, #72]	; (80006d4 <_sbrk+0x68>)
 800068c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800068e:	4b10      	ldr	r3, [pc, #64]	; (80006d0 <_sbrk+0x64>)
 8000690:	681a      	ldr	r2, [r3, #0]
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	4413      	add	r3, r2
 8000696:	693a      	ldr	r2, [r7, #16]
 8000698:	429a      	cmp	r2, r3
 800069a:	d207      	bcs.n	80006ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800069c:	f002 f824 	bl	80026e8 <__errno>
 80006a0:	4603      	mov	r3, r0
 80006a2:	220c      	movs	r2, #12
 80006a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006a6:	f04f 33ff 	mov.w	r3, #4294967295
 80006aa:	e009      	b.n	80006c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006ac:	4b08      	ldr	r3, [pc, #32]	; (80006d0 <_sbrk+0x64>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006b2:	4b07      	ldr	r3, [pc, #28]	; (80006d0 <_sbrk+0x64>)
 80006b4:	681a      	ldr	r2, [r3, #0]
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	4413      	add	r3, r2
 80006ba:	4a05      	ldr	r2, [pc, #20]	; (80006d0 <_sbrk+0x64>)
 80006bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006be:	68fb      	ldr	r3, [r7, #12]
}
 80006c0:	4618      	mov	r0, r3
 80006c2:	3718      	adds	r7, #24
 80006c4:	46bd      	mov	sp, r7
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	20005000 	.word	0x20005000
 80006cc:	00000400 	.word	0x00000400
 80006d0:	200000c8 	.word	0x200000c8
 80006d4:	20000178 	.word	0x20000178

080006d8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006dc:	bf00      	nop
 80006de:	46bd      	mov	sp, r7
 80006e0:	bc80      	pop	{r7}
 80006e2:	4770      	bx	lr

080006e4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006e4:	480c      	ldr	r0, [pc, #48]	; (8000718 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80006e6:	490d      	ldr	r1, [pc, #52]	; (800071c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80006e8:	4a0d      	ldr	r2, [pc, #52]	; (8000720 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80006ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006ec:	e002      	b.n	80006f4 <LoopCopyDataInit>

080006ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006f2:	3304      	adds	r3, #4

080006f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006f8:	d3f9      	bcc.n	80006ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006fa:	4a0a      	ldr	r2, [pc, #40]	; (8000724 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80006fc:	4c0a      	ldr	r4, [pc, #40]	; (8000728 <LoopFillZerobss+0x22>)
  movs r3, #0
 80006fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000700:	e001      	b.n	8000706 <LoopFillZerobss>

08000702 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000702:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000704:	3204      	adds	r2, #4

08000706 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000706:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000708:	d3fb      	bcc.n	8000702 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800070a:	f7ff ffe5 	bl	80006d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800070e:	f001 fff1 	bl	80026f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000712:	f7ff fd8d 	bl	8000230 <main>
  bx lr
 8000716:	4770      	bx	lr
  ldr r0, =_sdata
 8000718:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800071c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000720:	08003054 	.word	0x08003054
  ldr r2, =_sbss
 8000724:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000728:	20000174 	.word	0x20000174

0800072c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800072c:	e7fe      	b.n	800072c <ADC1_2_IRQHandler>
	...

08000730 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000734:	4b08      	ldr	r3, [pc, #32]	; (8000758 <HAL_Init+0x28>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a07      	ldr	r2, [pc, #28]	; (8000758 <HAL_Init+0x28>)
 800073a:	f043 0310 	orr.w	r3, r3, #16
 800073e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000740:	2003      	movs	r0, #3
 8000742:	f000 f923 	bl	800098c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000746:	200f      	movs	r0, #15
 8000748:	f000 f808 	bl	800075c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800074c:	f7ff fe98 	bl	8000480 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000750:	2300      	movs	r3, #0
}
 8000752:	4618      	mov	r0, r3
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40022000 	.word	0x40022000

0800075c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000764:	4b12      	ldr	r3, [pc, #72]	; (80007b0 <HAL_InitTick+0x54>)
 8000766:	681a      	ldr	r2, [r3, #0]
 8000768:	4b12      	ldr	r3, [pc, #72]	; (80007b4 <HAL_InitTick+0x58>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	4619      	mov	r1, r3
 800076e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000772:	fbb3 f3f1 	udiv	r3, r3, r1
 8000776:	fbb2 f3f3 	udiv	r3, r2, r3
 800077a:	4618      	mov	r0, r3
 800077c:	f000 f93b 	bl	80009f6 <HAL_SYSTICK_Config>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000786:	2301      	movs	r3, #1
 8000788:	e00e      	b.n	80007a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	2b0f      	cmp	r3, #15
 800078e:	d80a      	bhi.n	80007a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000790:	2200      	movs	r2, #0
 8000792:	6879      	ldr	r1, [r7, #4]
 8000794:	f04f 30ff 	mov.w	r0, #4294967295
 8000798:	f000 f903 	bl	80009a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800079c:	4a06      	ldr	r2, [pc, #24]	; (80007b8 <HAL_InitTick+0x5c>)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007a2:	2300      	movs	r3, #0
 80007a4:	e000      	b.n	80007a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007a6:	2301      	movs	r3, #1
}
 80007a8:	4618      	mov	r0, r3
 80007aa:	3708      	adds	r7, #8
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	20000000 	.word	0x20000000
 80007b4:	20000008 	.word	0x20000008
 80007b8:	20000004 	.word	0x20000004

080007bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007c0:	4b05      	ldr	r3, [pc, #20]	; (80007d8 <HAL_IncTick+0x1c>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	461a      	mov	r2, r3
 80007c6:	4b05      	ldr	r3, [pc, #20]	; (80007dc <HAL_IncTick+0x20>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4413      	add	r3, r2
 80007cc:	4a03      	ldr	r2, [pc, #12]	; (80007dc <HAL_IncTick+0x20>)
 80007ce:	6013      	str	r3, [r2, #0]
}
 80007d0:	bf00      	nop
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bc80      	pop	{r7}
 80007d6:	4770      	bx	lr
 80007d8:	20000008 	.word	0x20000008
 80007dc:	20000160 	.word	0x20000160

080007e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  return uwTick;
 80007e4:	4b02      	ldr	r3, [pc, #8]	; (80007f0 <HAL_GetTick+0x10>)
 80007e6:	681b      	ldr	r3, [r3, #0]
}
 80007e8:	4618      	mov	r0, r3
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bc80      	pop	{r7}
 80007ee:	4770      	bx	lr
 80007f0:	20000160 	.word	0x20000160

080007f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b085      	sub	sp, #20
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	f003 0307 	and.w	r3, r3, #7
 8000802:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000804:	4b0c      	ldr	r3, [pc, #48]	; (8000838 <__NVIC_SetPriorityGrouping+0x44>)
 8000806:	68db      	ldr	r3, [r3, #12]
 8000808:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800080a:	68ba      	ldr	r2, [r7, #8]
 800080c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000810:	4013      	ands	r3, r2
 8000812:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800081c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000820:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000824:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000826:	4a04      	ldr	r2, [pc, #16]	; (8000838 <__NVIC_SetPriorityGrouping+0x44>)
 8000828:	68bb      	ldr	r3, [r7, #8]
 800082a:	60d3      	str	r3, [r2, #12]
}
 800082c:	bf00      	nop
 800082e:	3714      	adds	r7, #20
 8000830:	46bd      	mov	sp, r7
 8000832:	bc80      	pop	{r7}
 8000834:	4770      	bx	lr
 8000836:	bf00      	nop
 8000838:	e000ed00 	.word	0xe000ed00

0800083c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000840:	4b04      	ldr	r3, [pc, #16]	; (8000854 <__NVIC_GetPriorityGrouping+0x18>)
 8000842:	68db      	ldr	r3, [r3, #12]
 8000844:	0a1b      	lsrs	r3, r3, #8
 8000846:	f003 0307 	and.w	r3, r3, #7
}
 800084a:	4618      	mov	r0, r3
 800084c:	46bd      	mov	sp, r7
 800084e:	bc80      	pop	{r7}
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	e000ed00 	.word	0xe000ed00

08000858 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	4603      	mov	r3, r0
 8000860:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000866:	2b00      	cmp	r3, #0
 8000868:	db0b      	blt.n	8000882 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800086a:	79fb      	ldrb	r3, [r7, #7]
 800086c:	f003 021f 	and.w	r2, r3, #31
 8000870:	4906      	ldr	r1, [pc, #24]	; (800088c <__NVIC_EnableIRQ+0x34>)
 8000872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000876:	095b      	lsrs	r3, r3, #5
 8000878:	2001      	movs	r0, #1
 800087a:	fa00 f202 	lsl.w	r2, r0, r2
 800087e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000882:	bf00      	nop
 8000884:	370c      	adds	r7, #12
 8000886:	46bd      	mov	sp, r7
 8000888:	bc80      	pop	{r7}
 800088a:	4770      	bx	lr
 800088c:	e000e100 	.word	0xe000e100

08000890 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	6039      	str	r1, [r7, #0]
 800089a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800089c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	db0a      	blt.n	80008ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	b2da      	uxtb	r2, r3
 80008a8:	490c      	ldr	r1, [pc, #48]	; (80008dc <__NVIC_SetPriority+0x4c>)
 80008aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ae:	0112      	lsls	r2, r2, #4
 80008b0:	b2d2      	uxtb	r2, r2
 80008b2:	440b      	add	r3, r1
 80008b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008b8:	e00a      	b.n	80008d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	b2da      	uxtb	r2, r3
 80008be:	4908      	ldr	r1, [pc, #32]	; (80008e0 <__NVIC_SetPriority+0x50>)
 80008c0:	79fb      	ldrb	r3, [r7, #7]
 80008c2:	f003 030f 	and.w	r3, r3, #15
 80008c6:	3b04      	subs	r3, #4
 80008c8:	0112      	lsls	r2, r2, #4
 80008ca:	b2d2      	uxtb	r2, r2
 80008cc:	440b      	add	r3, r1
 80008ce:	761a      	strb	r2, [r3, #24]
}
 80008d0:	bf00      	nop
 80008d2:	370c      	adds	r7, #12
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bc80      	pop	{r7}
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	e000e100 	.word	0xe000e100
 80008e0:	e000ed00 	.word	0xe000ed00

080008e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b089      	sub	sp, #36	; 0x24
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	f003 0307 	and.w	r3, r3, #7
 80008f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008f8:	69fb      	ldr	r3, [r7, #28]
 80008fa:	f1c3 0307 	rsb	r3, r3, #7
 80008fe:	2b04      	cmp	r3, #4
 8000900:	bf28      	it	cs
 8000902:	2304      	movcs	r3, #4
 8000904:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000906:	69fb      	ldr	r3, [r7, #28]
 8000908:	3304      	adds	r3, #4
 800090a:	2b06      	cmp	r3, #6
 800090c:	d902      	bls.n	8000914 <NVIC_EncodePriority+0x30>
 800090e:	69fb      	ldr	r3, [r7, #28]
 8000910:	3b03      	subs	r3, #3
 8000912:	e000      	b.n	8000916 <NVIC_EncodePriority+0x32>
 8000914:	2300      	movs	r3, #0
 8000916:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000918:	f04f 32ff 	mov.w	r2, #4294967295
 800091c:	69bb      	ldr	r3, [r7, #24]
 800091e:	fa02 f303 	lsl.w	r3, r2, r3
 8000922:	43da      	mvns	r2, r3
 8000924:	68bb      	ldr	r3, [r7, #8]
 8000926:	401a      	ands	r2, r3
 8000928:	697b      	ldr	r3, [r7, #20]
 800092a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800092c:	f04f 31ff 	mov.w	r1, #4294967295
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	fa01 f303 	lsl.w	r3, r1, r3
 8000936:	43d9      	mvns	r1, r3
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800093c:	4313      	orrs	r3, r2
         );
}
 800093e:	4618      	mov	r0, r3
 8000940:	3724      	adds	r7, #36	; 0x24
 8000942:	46bd      	mov	sp, r7
 8000944:	bc80      	pop	{r7}
 8000946:	4770      	bx	lr

08000948 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	3b01      	subs	r3, #1
 8000954:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000958:	d301      	bcc.n	800095e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800095a:	2301      	movs	r3, #1
 800095c:	e00f      	b.n	800097e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800095e:	4a0a      	ldr	r2, [pc, #40]	; (8000988 <SysTick_Config+0x40>)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	3b01      	subs	r3, #1
 8000964:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000966:	210f      	movs	r1, #15
 8000968:	f04f 30ff 	mov.w	r0, #4294967295
 800096c:	f7ff ff90 	bl	8000890 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000970:	4b05      	ldr	r3, [pc, #20]	; (8000988 <SysTick_Config+0x40>)
 8000972:	2200      	movs	r2, #0
 8000974:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000976:	4b04      	ldr	r3, [pc, #16]	; (8000988 <SysTick_Config+0x40>)
 8000978:	2207      	movs	r2, #7
 800097a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800097c:	2300      	movs	r3, #0
}
 800097e:	4618      	mov	r0, r3
 8000980:	3708      	adds	r7, #8
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	e000e010 	.word	0xe000e010

0800098c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000994:	6878      	ldr	r0, [r7, #4]
 8000996:	f7ff ff2d 	bl	80007f4 <__NVIC_SetPriorityGrouping>
}
 800099a:	bf00      	nop
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009a2:	b580      	push	{r7, lr}
 80009a4:	b086      	sub	sp, #24
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	4603      	mov	r3, r0
 80009aa:	60b9      	str	r1, [r7, #8]
 80009ac:	607a      	str	r2, [r7, #4]
 80009ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009b0:	2300      	movs	r3, #0
 80009b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009b4:	f7ff ff42 	bl	800083c <__NVIC_GetPriorityGrouping>
 80009b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009ba:	687a      	ldr	r2, [r7, #4]
 80009bc:	68b9      	ldr	r1, [r7, #8]
 80009be:	6978      	ldr	r0, [r7, #20]
 80009c0:	f7ff ff90 	bl	80008e4 <NVIC_EncodePriority>
 80009c4:	4602      	mov	r2, r0
 80009c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009ca:	4611      	mov	r1, r2
 80009cc:	4618      	mov	r0, r3
 80009ce:	f7ff ff5f 	bl	8000890 <__NVIC_SetPriority>
}
 80009d2:	bf00      	nop
 80009d4:	3718      	adds	r7, #24
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}

080009da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009da:	b580      	push	{r7, lr}
 80009dc:	b082      	sub	sp, #8
 80009de:	af00      	add	r7, sp, #0
 80009e0:	4603      	mov	r3, r0
 80009e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009e8:	4618      	mov	r0, r3
 80009ea:	f7ff ff35 	bl	8000858 <__NVIC_EnableIRQ>
}
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b082      	sub	sp, #8
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009fe:	6878      	ldr	r0, [r7, #4]
 8000a00:	f7ff ffa2 	bl	8000948 <SysTick_Config>
 8000a04:	4603      	mov	r3, r0
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	3708      	adds	r7, #8
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
	...

08000a10 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b08b      	sub	sp, #44	; 0x2c
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
 8000a18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a22:	e169      	b.n	8000cf8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000a24:	2201      	movs	r2, #1
 8000a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a28:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	69fa      	ldr	r2, [r7, #28]
 8000a34:	4013      	ands	r3, r2
 8000a36:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000a38:	69ba      	ldr	r2, [r7, #24]
 8000a3a:	69fb      	ldr	r3, [r7, #28]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	f040 8158 	bne.w	8000cf2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	4a9a      	ldr	r2, [pc, #616]	; (8000cb0 <HAL_GPIO_Init+0x2a0>)
 8000a48:	4293      	cmp	r3, r2
 8000a4a:	d05e      	beq.n	8000b0a <HAL_GPIO_Init+0xfa>
 8000a4c:	4a98      	ldr	r2, [pc, #608]	; (8000cb0 <HAL_GPIO_Init+0x2a0>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d875      	bhi.n	8000b3e <HAL_GPIO_Init+0x12e>
 8000a52:	4a98      	ldr	r2, [pc, #608]	; (8000cb4 <HAL_GPIO_Init+0x2a4>)
 8000a54:	4293      	cmp	r3, r2
 8000a56:	d058      	beq.n	8000b0a <HAL_GPIO_Init+0xfa>
 8000a58:	4a96      	ldr	r2, [pc, #600]	; (8000cb4 <HAL_GPIO_Init+0x2a4>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d86f      	bhi.n	8000b3e <HAL_GPIO_Init+0x12e>
 8000a5e:	4a96      	ldr	r2, [pc, #600]	; (8000cb8 <HAL_GPIO_Init+0x2a8>)
 8000a60:	4293      	cmp	r3, r2
 8000a62:	d052      	beq.n	8000b0a <HAL_GPIO_Init+0xfa>
 8000a64:	4a94      	ldr	r2, [pc, #592]	; (8000cb8 <HAL_GPIO_Init+0x2a8>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d869      	bhi.n	8000b3e <HAL_GPIO_Init+0x12e>
 8000a6a:	4a94      	ldr	r2, [pc, #592]	; (8000cbc <HAL_GPIO_Init+0x2ac>)
 8000a6c:	4293      	cmp	r3, r2
 8000a6e:	d04c      	beq.n	8000b0a <HAL_GPIO_Init+0xfa>
 8000a70:	4a92      	ldr	r2, [pc, #584]	; (8000cbc <HAL_GPIO_Init+0x2ac>)
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d863      	bhi.n	8000b3e <HAL_GPIO_Init+0x12e>
 8000a76:	4a92      	ldr	r2, [pc, #584]	; (8000cc0 <HAL_GPIO_Init+0x2b0>)
 8000a78:	4293      	cmp	r3, r2
 8000a7a:	d046      	beq.n	8000b0a <HAL_GPIO_Init+0xfa>
 8000a7c:	4a90      	ldr	r2, [pc, #576]	; (8000cc0 <HAL_GPIO_Init+0x2b0>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d85d      	bhi.n	8000b3e <HAL_GPIO_Init+0x12e>
 8000a82:	2b12      	cmp	r3, #18
 8000a84:	d82a      	bhi.n	8000adc <HAL_GPIO_Init+0xcc>
 8000a86:	2b12      	cmp	r3, #18
 8000a88:	d859      	bhi.n	8000b3e <HAL_GPIO_Init+0x12e>
 8000a8a:	a201      	add	r2, pc, #4	; (adr r2, 8000a90 <HAL_GPIO_Init+0x80>)
 8000a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a90:	08000b0b 	.word	0x08000b0b
 8000a94:	08000ae5 	.word	0x08000ae5
 8000a98:	08000af7 	.word	0x08000af7
 8000a9c:	08000b39 	.word	0x08000b39
 8000aa0:	08000b3f 	.word	0x08000b3f
 8000aa4:	08000b3f 	.word	0x08000b3f
 8000aa8:	08000b3f 	.word	0x08000b3f
 8000aac:	08000b3f 	.word	0x08000b3f
 8000ab0:	08000b3f 	.word	0x08000b3f
 8000ab4:	08000b3f 	.word	0x08000b3f
 8000ab8:	08000b3f 	.word	0x08000b3f
 8000abc:	08000b3f 	.word	0x08000b3f
 8000ac0:	08000b3f 	.word	0x08000b3f
 8000ac4:	08000b3f 	.word	0x08000b3f
 8000ac8:	08000b3f 	.word	0x08000b3f
 8000acc:	08000b3f 	.word	0x08000b3f
 8000ad0:	08000b3f 	.word	0x08000b3f
 8000ad4:	08000aed 	.word	0x08000aed
 8000ad8:	08000b01 	.word	0x08000b01
 8000adc:	4a79      	ldr	r2, [pc, #484]	; (8000cc4 <HAL_GPIO_Init+0x2b4>)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d013      	beq.n	8000b0a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000ae2:	e02c      	b.n	8000b3e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	68db      	ldr	r3, [r3, #12]
 8000ae8:	623b      	str	r3, [r7, #32]
          break;
 8000aea:	e029      	b.n	8000b40 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	68db      	ldr	r3, [r3, #12]
 8000af0:	3304      	adds	r3, #4
 8000af2:	623b      	str	r3, [r7, #32]
          break;
 8000af4:	e024      	b.n	8000b40 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	68db      	ldr	r3, [r3, #12]
 8000afa:	3308      	adds	r3, #8
 8000afc:	623b      	str	r3, [r7, #32]
          break;
 8000afe:	e01f      	b.n	8000b40 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	330c      	adds	r3, #12
 8000b06:	623b      	str	r3, [r7, #32]
          break;
 8000b08:	e01a      	b.n	8000b40 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	689b      	ldr	r3, [r3, #8]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d102      	bne.n	8000b18 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b12:	2304      	movs	r3, #4
 8000b14:	623b      	str	r3, [r7, #32]
          break;
 8000b16:	e013      	b.n	8000b40 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	689b      	ldr	r3, [r3, #8]
 8000b1c:	2b01      	cmp	r3, #1
 8000b1e:	d105      	bne.n	8000b2c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b20:	2308      	movs	r3, #8
 8000b22:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	69fa      	ldr	r2, [r7, #28]
 8000b28:	611a      	str	r2, [r3, #16]
          break;
 8000b2a:	e009      	b.n	8000b40 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000b2c:	2308      	movs	r3, #8
 8000b2e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	69fa      	ldr	r2, [r7, #28]
 8000b34:	615a      	str	r2, [r3, #20]
          break;
 8000b36:	e003      	b.n	8000b40 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	623b      	str	r3, [r7, #32]
          break;
 8000b3c:	e000      	b.n	8000b40 <HAL_GPIO_Init+0x130>
          break;
 8000b3e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000b40:	69bb      	ldr	r3, [r7, #24]
 8000b42:	2bff      	cmp	r3, #255	; 0xff
 8000b44:	d801      	bhi.n	8000b4a <HAL_GPIO_Init+0x13a>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	e001      	b.n	8000b4e <HAL_GPIO_Init+0x13e>
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	3304      	adds	r3, #4
 8000b4e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b50:	69bb      	ldr	r3, [r7, #24]
 8000b52:	2bff      	cmp	r3, #255	; 0xff
 8000b54:	d802      	bhi.n	8000b5c <HAL_GPIO_Init+0x14c>
 8000b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b58:	009b      	lsls	r3, r3, #2
 8000b5a:	e002      	b.n	8000b62 <HAL_GPIO_Init+0x152>
 8000b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b5e:	3b08      	subs	r3, #8
 8000b60:	009b      	lsls	r3, r3, #2
 8000b62:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b64:	697b      	ldr	r3, [r7, #20]
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	210f      	movs	r1, #15
 8000b6a:	693b      	ldr	r3, [r7, #16]
 8000b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b70:	43db      	mvns	r3, r3
 8000b72:	401a      	ands	r2, r3
 8000b74:	6a39      	ldr	r1, [r7, #32]
 8000b76:	693b      	ldr	r3, [r7, #16]
 8000b78:	fa01 f303 	lsl.w	r3, r1, r3
 8000b7c:	431a      	orrs	r2, r3
 8000b7e:	697b      	ldr	r3, [r7, #20]
 8000b80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	685b      	ldr	r3, [r3, #4]
 8000b86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	f000 80b1 	beq.w	8000cf2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b90:	4b4d      	ldr	r3, [pc, #308]	; (8000cc8 <HAL_GPIO_Init+0x2b8>)
 8000b92:	699b      	ldr	r3, [r3, #24]
 8000b94:	4a4c      	ldr	r2, [pc, #304]	; (8000cc8 <HAL_GPIO_Init+0x2b8>)
 8000b96:	f043 0301 	orr.w	r3, r3, #1
 8000b9a:	6193      	str	r3, [r2, #24]
 8000b9c:	4b4a      	ldr	r3, [pc, #296]	; (8000cc8 <HAL_GPIO_Init+0x2b8>)
 8000b9e:	699b      	ldr	r3, [r3, #24]
 8000ba0:	f003 0301 	and.w	r3, r3, #1
 8000ba4:	60bb      	str	r3, [r7, #8]
 8000ba6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ba8:	4a48      	ldr	r2, [pc, #288]	; (8000ccc <HAL_GPIO_Init+0x2bc>)
 8000baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bac:	089b      	lsrs	r3, r3, #2
 8000bae:	3302      	adds	r3, #2
 8000bb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bb4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb8:	f003 0303 	and.w	r3, r3, #3
 8000bbc:	009b      	lsls	r3, r3, #2
 8000bbe:	220f      	movs	r2, #15
 8000bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc4:	43db      	mvns	r3, r3
 8000bc6:	68fa      	ldr	r2, [r7, #12]
 8000bc8:	4013      	ands	r3, r2
 8000bca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	4a40      	ldr	r2, [pc, #256]	; (8000cd0 <HAL_GPIO_Init+0x2c0>)
 8000bd0:	4293      	cmp	r3, r2
 8000bd2:	d013      	beq.n	8000bfc <HAL_GPIO_Init+0x1ec>
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	4a3f      	ldr	r2, [pc, #252]	; (8000cd4 <HAL_GPIO_Init+0x2c4>)
 8000bd8:	4293      	cmp	r3, r2
 8000bda:	d00d      	beq.n	8000bf8 <HAL_GPIO_Init+0x1e8>
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	4a3e      	ldr	r2, [pc, #248]	; (8000cd8 <HAL_GPIO_Init+0x2c8>)
 8000be0:	4293      	cmp	r3, r2
 8000be2:	d007      	beq.n	8000bf4 <HAL_GPIO_Init+0x1e4>
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	4a3d      	ldr	r2, [pc, #244]	; (8000cdc <HAL_GPIO_Init+0x2cc>)
 8000be8:	4293      	cmp	r3, r2
 8000bea:	d101      	bne.n	8000bf0 <HAL_GPIO_Init+0x1e0>
 8000bec:	2303      	movs	r3, #3
 8000bee:	e006      	b.n	8000bfe <HAL_GPIO_Init+0x1ee>
 8000bf0:	2304      	movs	r3, #4
 8000bf2:	e004      	b.n	8000bfe <HAL_GPIO_Init+0x1ee>
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	e002      	b.n	8000bfe <HAL_GPIO_Init+0x1ee>
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	e000      	b.n	8000bfe <HAL_GPIO_Init+0x1ee>
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c00:	f002 0203 	and.w	r2, r2, #3
 8000c04:	0092      	lsls	r2, r2, #2
 8000c06:	4093      	lsls	r3, r2
 8000c08:	68fa      	ldr	r2, [r7, #12]
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000c0e:	492f      	ldr	r1, [pc, #188]	; (8000ccc <HAL_GPIO_Init+0x2bc>)
 8000c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c12:	089b      	lsrs	r3, r3, #2
 8000c14:	3302      	adds	r3, #2
 8000c16:	68fa      	ldr	r2, [r7, #12]
 8000c18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d006      	beq.n	8000c36 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c28:	4b2d      	ldr	r3, [pc, #180]	; (8000ce0 <HAL_GPIO_Init+0x2d0>)
 8000c2a:	681a      	ldr	r2, [r3, #0]
 8000c2c:	492c      	ldr	r1, [pc, #176]	; (8000ce0 <HAL_GPIO_Init+0x2d0>)
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	4313      	orrs	r3, r2
 8000c32:	600b      	str	r3, [r1, #0]
 8000c34:	e006      	b.n	8000c44 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c36:	4b2a      	ldr	r3, [pc, #168]	; (8000ce0 <HAL_GPIO_Init+0x2d0>)
 8000c38:	681a      	ldr	r2, [r3, #0]
 8000c3a:	69bb      	ldr	r3, [r7, #24]
 8000c3c:	43db      	mvns	r3, r3
 8000c3e:	4928      	ldr	r1, [pc, #160]	; (8000ce0 <HAL_GPIO_Init+0x2d0>)
 8000c40:	4013      	ands	r3, r2
 8000c42:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d006      	beq.n	8000c5e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c50:	4b23      	ldr	r3, [pc, #140]	; (8000ce0 <HAL_GPIO_Init+0x2d0>)
 8000c52:	685a      	ldr	r2, [r3, #4]
 8000c54:	4922      	ldr	r1, [pc, #136]	; (8000ce0 <HAL_GPIO_Init+0x2d0>)
 8000c56:	69bb      	ldr	r3, [r7, #24]
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	604b      	str	r3, [r1, #4]
 8000c5c:	e006      	b.n	8000c6c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c5e:	4b20      	ldr	r3, [pc, #128]	; (8000ce0 <HAL_GPIO_Init+0x2d0>)
 8000c60:	685a      	ldr	r2, [r3, #4]
 8000c62:	69bb      	ldr	r3, [r7, #24]
 8000c64:	43db      	mvns	r3, r3
 8000c66:	491e      	ldr	r1, [pc, #120]	; (8000ce0 <HAL_GPIO_Init+0x2d0>)
 8000c68:	4013      	ands	r3, r2
 8000c6a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c6c:	683b      	ldr	r3, [r7, #0]
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d006      	beq.n	8000c86 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000c78:	4b19      	ldr	r3, [pc, #100]	; (8000ce0 <HAL_GPIO_Init+0x2d0>)
 8000c7a:	689a      	ldr	r2, [r3, #8]
 8000c7c:	4918      	ldr	r1, [pc, #96]	; (8000ce0 <HAL_GPIO_Init+0x2d0>)
 8000c7e:	69bb      	ldr	r3, [r7, #24]
 8000c80:	4313      	orrs	r3, r2
 8000c82:	608b      	str	r3, [r1, #8]
 8000c84:	e006      	b.n	8000c94 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000c86:	4b16      	ldr	r3, [pc, #88]	; (8000ce0 <HAL_GPIO_Init+0x2d0>)
 8000c88:	689a      	ldr	r2, [r3, #8]
 8000c8a:	69bb      	ldr	r3, [r7, #24]
 8000c8c:	43db      	mvns	r3, r3
 8000c8e:	4914      	ldr	r1, [pc, #80]	; (8000ce0 <HAL_GPIO_Init+0x2d0>)
 8000c90:	4013      	ands	r3, r2
 8000c92:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d021      	beq.n	8000ce4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000ca0:	4b0f      	ldr	r3, [pc, #60]	; (8000ce0 <HAL_GPIO_Init+0x2d0>)
 8000ca2:	68da      	ldr	r2, [r3, #12]
 8000ca4:	490e      	ldr	r1, [pc, #56]	; (8000ce0 <HAL_GPIO_Init+0x2d0>)
 8000ca6:	69bb      	ldr	r3, [r7, #24]
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	60cb      	str	r3, [r1, #12]
 8000cac:	e021      	b.n	8000cf2 <HAL_GPIO_Init+0x2e2>
 8000cae:	bf00      	nop
 8000cb0:	10320000 	.word	0x10320000
 8000cb4:	10310000 	.word	0x10310000
 8000cb8:	10220000 	.word	0x10220000
 8000cbc:	10210000 	.word	0x10210000
 8000cc0:	10120000 	.word	0x10120000
 8000cc4:	10110000 	.word	0x10110000
 8000cc8:	40021000 	.word	0x40021000
 8000ccc:	40010000 	.word	0x40010000
 8000cd0:	40010800 	.word	0x40010800
 8000cd4:	40010c00 	.word	0x40010c00
 8000cd8:	40011000 	.word	0x40011000
 8000cdc:	40011400 	.word	0x40011400
 8000ce0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000ce4:	4b0b      	ldr	r3, [pc, #44]	; (8000d14 <HAL_GPIO_Init+0x304>)
 8000ce6:	68da      	ldr	r2, [r3, #12]
 8000ce8:	69bb      	ldr	r3, [r7, #24]
 8000cea:	43db      	mvns	r3, r3
 8000cec:	4909      	ldr	r1, [pc, #36]	; (8000d14 <HAL_GPIO_Init+0x304>)
 8000cee:	4013      	ands	r3, r2
 8000cf0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	681a      	ldr	r2, [r3, #0]
 8000cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cfe:	fa22 f303 	lsr.w	r3, r2, r3
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f47f ae8e 	bne.w	8000a24 <HAL_GPIO_Init+0x14>
  }
}
 8000d08:	bf00      	nop
 8000d0a:	bf00      	nop
 8000d0c:	372c      	adds	r7, #44	; 0x2c
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bc80      	pop	{r7}
 8000d12:	4770      	bx	lr
 8000d14:	40010400 	.word	0x40010400

08000d18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b086      	sub	sp, #24
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d101      	bne.n	8000d2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d26:	2301      	movs	r3, #1
 8000d28:	e26c      	b.n	8001204 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f003 0301 	and.w	r3, r3, #1
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	f000 8087 	beq.w	8000e46 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d38:	4b92      	ldr	r3, [pc, #584]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	f003 030c 	and.w	r3, r3, #12
 8000d40:	2b04      	cmp	r3, #4
 8000d42:	d00c      	beq.n	8000d5e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d44:	4b8f      	ldr	r3, [pc, #572]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	f003 030c 	and.w	r3, r3, #12
 8000d4c:	2b08      	cmp	r3, #8
 8000d4e:	d112      	bne.n	8000d76 <HAL_RCC_OscConfig+0x5e>
 8000d50:	4b8c      	ldr	r3, [pc, #560]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d5c:	d10b      	bne.n	8000d76 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d5e:	4b89      	ldr	r3, [pc, #548]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d06c      	beq.n	8000e44 <HAL_RCC_OscConfig+0x12c>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d168      	bne.n	8000e44 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d72:	2301      	movs	r3, #1
 8000d74:	e246      	b.n	8001204 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d7e:	d106      	bne.n	8000d8e <HAL_RCC_OscConfig+0x76>
 8000d80:	4b80      	ldr	r3, [pc, #512]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a7f      	ldr	r2, [pc, #508]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000d86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d8a:	6013      	str	r3, [r2, #0]
 8000d8c:	e02e      	b.n	8000dec <HAL_RCC_OscConfig+0xd4>
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d10c      	bne.n	8000db0 <HAL_RCC_OscConfig+0x98>
 8000d96:	4b7b      	ldr	r3, [pc, #492]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4a7a      	ldr	r2, [pc, #488]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000d9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000da0:	6013      	str	r3, [r2, #0]
 8000da2:	4b78      	ldr	r3, [pc, #480]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4a77      	ldr	r2, [pc, #476]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000da8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dac:	6013      	str	r3, [r2, #0]
 8000dae:	e01d      	b.n	8000dec <HAL_RCC_OscConfig+0xd4>
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000db8:	d10c      	bne.n	8000dd4 <HAL_RCC_OscConfig+0xbc>
 8000dba:	4b72      	ldr	r3, [pc, #456]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4a71      	ldr	r2, [pc, #452]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000dc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dc4:	6013      	str	r3, [r2, #0]
 8000dc6:	4b6f      	ldr	r3, [pc, #444]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a6e      	ldr	r2, [pc, #440]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000dcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dd0:	6013      	str	r3, [r2, #0]
 8000dd2:	e00b      	b.n	8000dec <HAL_RCC_OscConfig+0xd4>
 8000dd4:	4b6b      	ldr	r3, [pc, #428]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a6a      	ldr	r2, [pc, #424]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000dda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dde:	6013      	str	r3, [r2, #0]
 8000de0:	4b68      	ldr	r3, [pc, #416]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a67      	ldr	r2, [pc, #412]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000de6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d013      	beq.n	8000e1c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000df4:	f7ff fcf4 	bl	80007e0 <HAL_GetTick>
 8000df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dfa:	e008      	b.n	8000e0e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000dfc:	f7ff fcf0 	bl	80007e0 <HAL_GetTick>
 8000e00:	4602      	mov	r2, r0
 8000e02:	693b      	ldr	r3, [r7, #16]
 8000e04:	1ad3      	subs	r3, r2, r3
 8000e06:	2b64      	cmp	r3, #100	; 0x64
 8000e08:	d901      	bls.n	8000e0e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	e1fa      	b.n	8001204 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e0e:	4b5d      	ldr	r3, [pc, #372]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d0f0      	beq.n	8000dfc <HAL_RCC_OscConfig+0xe4>
 8000e1a:	e014      	b.n	8000e46 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e1c:	f7ff fce0 	bl	80007e0 <HAL_GetTick>
 8000e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e22:	e008      	b.n	8000e36 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e24:	f7ff fcdc 	bl	80007e0 <HAL_GetTick>
 8000e28:	4602      	mov	r2, r0
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	1ad3      	subs	r3, r2, r3
 8000e2e:	2b64      	cmp	r3, #100	; 0x64
 8000e30:	d901      	bls.n	8000e36 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e32:	2303      	movs	r3, #3
 8000e34:	e1e6      	b.n	8001204 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e36:	4b53      	ldr	r3, [pc, #332]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d1f0      	bne.n	8000e24 <HAL_RCC_OscConfig+0x10c>
 8000e42:	e000      	b.n	8000e46 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f003 0302 	and.w	r3, r3, #2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d063      	beq.n	8000f1a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e52:	4b4c      	ldr	r3, [pc, #304]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	f003 030c 	and.w	r3, r3, #12
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d00b      	beq.n	8000e76 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e5e:	4b49      	ldr	r3, [pc, #292]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	f003 030c 	and.w	r3, r3, #12
 8000e66:	2b08      	cmp	r3, #8
 8000e68:	d11c      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x18c>
 8000e6a:	4b46      	ldr	r3, [pc, #280]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d116      	bne.n	8000ea4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e76:	4b43      	ldr	r3, [pc, #268]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f003 0302 	and.w	r3, r3, #2
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d005      	beq.n	8000e8e <HAL_RCC_OscConfig+0x176>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	691b      	ldr	r3, [r3, #16]
 8000e86:	2b01      	cmp	r3, #1
 8000e88:	d001      	beq.n	8000e8e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	e1ba      	b.n	8001204 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e8e:	4b3d      	ldr	r3, [pc, #244]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	695b      	ldr	r3, [r3, #20]
 8000e9a:	00db      	lsls	r3, r3, #3
 8000e9c:	4939      	ldr	r1, [pc, #228]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ea2:	e03a      	b.n	8000f1a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	691b      	ldr	r3, [r3, #16]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d020      	beq.n	8000eee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000eac:	4b36      	ldr	r3, [pc, #216]	; (8000f88 <HAL_RCC_OscConfig+0x270>)
 8000eae:	2201      	movs	r2, #1
 8000eb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eb2:	f7ff fc95 	bl	80007e0 <HAL_GetTick>
 8000eb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eb8:	e008      	b.n	8000ecc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000eba:	f7ff fc91 	bl	80007e0 <HAL_GetTick>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	1ad3      	subs	r3, r2, r3
 8000ec4:	2b02      	cmp	r3, #2
 8000ec6:	d901      	bls.n	8000ecc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000ec8:	2303      	movs	r3, #3
 8000eca:	e19b      	b.n	8001204 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ecc:	4b2d      	ldr	r3, [pc, #180]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f003 0302 	and.w	r3, r3, #2
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d0f0      	beq.n	8000eba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ed8:	4b2a      	ldr	r3, [pc, #168]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	695b      	ldr	r3, [r3, #20]
 8000ee4:	00db      	lsls	r3, r3, #3
 8000ee6:	4927      	ldr	r1, [pc, #156]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	600b      	str	r3, [r1, #0]
 8000eec:	e015      	b.n	8000f1a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000eee:	4b26      	ldr	r3, [pc, #152]	; (8000f88 <HAL_RCC_OscConfig+0x270>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ef4:	f7ff fc74 	bl	80007e0 <HAL_GetTick>
 8000ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000efa:	e008      	b.n	8000f0e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000efc:	f7ff fc70 	bl	80007e0 <HAL_GetTick>
 8000f00:	4602      	mov	r2, r0
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	2b02      	cmp	r3, #2
 8000f08:	d901      	bls.n	8000f0e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000f0a:	2303      	movs	r3, #3
 8000f0c:	e17a      	b.n	8001204 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f0e:	4b1d      	ldr	r3, [pc, #116]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f003 0302 	and.w	r3, r3, #2
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d1f0      	bne.n	8000efc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f003 0308 	and.w	r3, r3, #8
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d03a      	beq.n	8000f9c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	699b      	ldr	r3, [r3, #24]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d019      	beq.n	8000f62 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f2e:	4b17      	ldr	r3, [pc, #92]	; (8000f8c <HAL_RCC_OscConfig+0x274>)
 8000f30:	2201      	movs	r2, #1
 8000f32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f34:	f7ff fc54 	bl	80007e0 <HAL_GetTick>
 8000f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f3a:	e008      	b.n	8000f4e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f3c:	f7ff fc50 	bl	80007e0 <HAL_GetTick>
 8000f40:	4602      	mov	r2, r0
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	1ad3      	subs	r3, r2, r3
 8000f46:	2b02      	cmp	r3, #2
 8000f48:	d901      	bls.n	8000f4e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	e15a      	b.n	8001204 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f4e:	4b0d      	ldr	r3, [pc, #52]	; (8000f84 <HAL_RCC_OscConfig+0x26c>)
 8000f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f52:	f003 0302 	and.w	r3, r3, #2
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d0f0      	beq.n	8000f3c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f5a:	2001      	movs	r0, #1
 8000f5c:	f000 fad8 	bl	8001510 <RCC_Delay>
 8000f60:	e01c      	b.n	8000f9c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f62:	4b0a      	ldr	r3, [pc, #40]	; (8000f8c <HAL_RCC_OscConfig+0x274>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f68:	f7ff fc3a 	bl	80007e0 <HAL_GetTick>
 8000f6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f6e:	e00f      	b.n	8000f90 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f70:	f7ff fc36 	bl	80007e0 <HAL_GetTick>
 8000f74:	4602      	mov	r2, r0
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	1ad3      	subs	r3, r2, r3
 8000f7a:	2b02      	cmp	r3, #2
 8000f7c:	d908      	bls.n	8000f90 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	e140      	b.n	8001204 <HAL_RCC_OscConfig+0x4ec>
 8000f82:	bf00      	nop
 8000f84:	40021000 	.word	0x40021000
 8000f88:	42420000 	.word	0x42420000
 8000f8c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f90:	4b9e      	ldr	r3, [pc, #632]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8000f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f94:	f003 0302 	and.w	r3, r3, #2
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d1e9      	bne.n	8000f70 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f003 0304 	and.w	r3, r3, #4
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	f000 80a6 	beq.w	80010f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000faa:	2300      	movs	r3, #0
 8000fac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fae:	4b97      	ldr	r3, [pc, #604]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8000fb0:	69db      	ldr	r3, [r3, #28]
 8000fb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d10d      	bne.n	8000fd6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fba:	4b94      	ldr	r3, [pc, #592]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8000fbc:	69db      	ldr	r3, [r3, #28]
 8000fbe:	4a93      	ldr	r2, [pc, #588]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8000fc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fc4:	61d3      	str	r3, [r2, #28]
 8000fc6:	4b91      	ldr	r3, [pc, #580]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8000fc8:	69db      	ldr	r3, [r3, #28]
 8000fca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fce:	60bb      	str	r3, [r7, #8]
 8000fd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fd6:	4b8e      	ldr	r3, [pc, #568]	; (8001210 <HAL_RCC_OscConfig+0x4f8>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d118      	bne.n	8001014 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fe2:	4b8b      	ldr	r3, [pc, #556]	; (8001210 <HAL_RCC_OscConfig+0x4f8>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4a8a      	ldr	r2, [pc, #552]	; (8001210 <HAL_RCC_OscConfig+0x4f8>)
 8000fe8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fee:	f7ff fbf7 	bl	80007e0 <HAL_GetTick>
 8000ff2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ff4:	e008      	b.n	8001008 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ff6:	f7ff fbf3 	bl	80007e0 <HAL_GetTick>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	2b64      	cmp	r3, #100	; 0x64
 8001002:	d901      	bls.n	8001008 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001004:	2303      	movs	r3, #3
 8001006:	e0fd      	b.n	8001204 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001008:	4b81      	ldr	r3, [pc, #516]	; (8001210 <HAL_RCC_OscConfig+0x4f8>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001010:	2b00      	cmp	r3, #0
 8001012:	d0f0      	beq.n	8000ff6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	2b01      	cmp	r3, #1
 800101a:	d106      	bne.n	800102a <HAL_RCC_OscConfig+0x312>
 800101c:	4b7b      	ldr	r3, [pc, #492]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 800101e:	6a1b      	ldr	r3, [r3, #32]
 8001020:	4a7a      	ldr	r2, [pc, #488]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8001022:	f043 0301 	orr.w	r3, r3, #1
 8001026:	6213      	str	r3, [r2, #32]
 8001028:	e02d      	b.n	8001086 <HAL_RCC_OscConfig+0x36e>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	68db      	ldr	r3, [r3, #12]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d10c      	bne.n	800104c <HAL_RCC_OscConfig+0x334>
 8001032:	4b76      	ldr	r3, [pc, #472]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8001034:	6a1b      	ldr	r3, [r3, #32]
 8001036:	4a75      	ldr	r2, [pc, #468]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8001038:	f023 0301 	bic.w	r3, r3, #1
 800103c:	6213      	str	r3, [r2, #32]
 800103e:	4b73      	ldr	r3, [pc, #460]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8001040:	6a1b      	ldr	r3, [r3, #32]
 8001042:	4a72      	ldr	r2, [pc, #456]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8001044:	f023 0304 	bic.w	r3, r3, #4
 8001048:	6213      	str	r3, [r2, #32]
 800104a:	e01c      	b.n	8001086 <HAL_RCC_OscConfig+0x36e>
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d10c      	bne.n	800106e <HAL_RCC_OscConfig+0x356>
 8001054:	4b6d      	ldr	r3, [pc, #436]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8001056:	6a1b      	ldr	r3, [r3, #32]
 8001058:	4a6c      	ldr	r2, [pc, #432]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 800105a:	f043 0304 	orr.w	r3, r3, #4
 800105e:	6213      	str	r3, [r2, #32]
 8001060:	4b6a      	ldr	r3, [pc, #424]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8001062:	6a1b      	ldr	r3, [r3, #32]
 8001064:	4a69      	ldr	r2, [pc, #420]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8001066:	f043 0301 	orr.w	r3, r3, #1
 800106a:	6213      	str	r3, [r2, #32]
 800106c:	e00b      	b.n	8001086 <HAL_RCC_OscConfig+0x36e>
 800106e:	4b67      	ldr	r3, [pc, #412]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8001070:	6a1b      	ldr	r3, [r3, #32]
 8001072:	4a66      	ldr	r2, [pc, #408]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8001074:	f023 0301 	bic.w	r3, r3, #1
 8001078:	6213      	str	r3, [r2, #32]
 800107a:	4b64      	ldr	r3, [pc, #400]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 800107c:	6a1b      	ldr	r3, [r3, #32]
 800107e:	4a63      	ldr	r2, [pc, #396]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8001080:	f023 0304 	bic.w	r3, r3, #4
 8001084:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	68db      	ldr	r3, [r3, #12]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d015      	beq.n	80010ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800108e:	f7ff fba7 	bl	80007e0 <HAL_GetTick>
 8001092:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001094:	e00a      	b.n	80010ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001096:	f7ff fba3 	bl	80007e0 <HAL_GetTick>
 800109a:	4602      	mov	r2, r0
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	1ad3      	subs	r3, r2, r3
 80010a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d901      	bls.n	80010ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80010a8:	2303      	movs	r3, #3
 80010aa:	e0ab      	b.n	8001204 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010ac:	4b57      	ldr	r3, [pc, #348]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 80010ae:	6a1b      	ldr	r3, [r3, #32]
 80010b0:	f003 0302 	and.w	r3, r3, #2
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d0ee      	beq.n	8001096 <HAL_RCC_OscConfig+0x37e>
 80010b8:	e014      	b.n	80010e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010ba:	f7ff fb91 	bl	80007e0 <HAL_GetTick>
 80010be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010c0:	e00a      	b.n	80010d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010c2:	f7ff fb8d 	bl	80007e0 <HAL_GetTick>
 80010c6:	4602      	mov	r2, r0
 80010c8:	693b      	ldr	r3, [r7, #16]
 80010ca:	1ad3      	subs	r3, r2, r3
 80010cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80010d0:	4293      	cmp	r3, r2
 80010d2:	d901      	bls.n	80010d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80010d4:	2303      	movs	r3, #3
 80010d6:	e095      	b.n	8001204 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010d8:	4b4c      	ldr	r3, [pc, #304]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 80010da:	6a1b      	ldr	r3, [r3, #32]
 80010dc:	f003 0302 	and.w	r3, r3, #2
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d1ee      	bne.n	80010c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80010e4:	7dfb      	ldrb	r3, [r7, #23]
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	d105      	bne.n	80010f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010ea:	4b48      	ldr	r3, [pc, #288]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 80010ec:	69db      	ldr	r3, [r3, #28]
 80010ee:	4a47      	ldr	r2, [pc, #284]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 80010f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80010f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	69db      	ldr	r3, [r3, #28]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	f000 8081 	beq.w	8001202 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001100:	4b42      	ldr	r3, [pc, #264]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	f003 030c 	and.w	r3, r3, #12
 8001108:	2b08      	cmp	r3, #8
 800110a:	d061      	beq.n	80011d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	69db      	ldr	r3, [r3, #28]
 8001110:	2b02      	cmp	r3, #2
 8001112:	d146      	bne.n	80011a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001114:	4b3f      	ldr	r3, [pc, #252]	; (8001214 <HAL_RCC_OscConfig+0x4fc>)
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800111a:	f7ff fb61 	bl	80007e0 <HAL_GetTick>
 800111e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001120:	e008      	b.n	8001134 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001122:	f7ff fb5d 	bl	80007e0 <HAL_GetTick>
 8001126:	4602      	mov	r2, r0
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	1ad3      	subs	r3, r2, r3
 800112c:	2b02      	cmp	r3, #2
 800112e:	d901      	bls.n	8001134 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001130:	2303      	movs	r3, #3
 8001132:	e067      	b.n	8001204 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001134:	4b35      	ldr	r3, [pc, #212]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800113c:	2b00      	cmp	r3, #0
 800113e:	d1f0      	bne.n	8001122 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6a1b      	ldr	r3, [r3, #32]
 8001144:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001148:	d108      	bne.n	800115c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800114a:	4b30      	ldr	r3, [pc, #192]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	689b      	ldr	r3, [r3, #8]
 8001156:	492d      	ldr	r1, [pc, #180]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8001158:	4313      	orrs	r3, r2
 800115a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800115c:	4b2b      	ldr	r3, [pc, #172]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6a19      	ldr	r1, [r3, #32]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800116c:	430b      	orrs	r3, r1
 800116e:	4927      	ldr	r1, [pc, #156]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8001170:	4313      	orrs	r3, r2
 8001172:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001174:	4b27      	ldr	r3, [pc, #156]	; (8001214 <HAL_RCC_OscConfig+0x4fc>)
 8001176:	2201      	movs	r2, #1
 8001178:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800117a:	f7ff fb31 	bl	80007e0 <HAL_GetTick>
 800117e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001180:	e008      	b.n	8001194 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001182:	f7ff fb2d 	bl	80007e0 <HAL_GetTick>
 8001186:	4602      	mov	r2, r0
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	1ad3      	subs	r3, r2, r3
 800118c:	2b02      	cmp	r3, #2
 800118e:	d901      	bls.n	8001194 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001190:	2303      	movs	r3, #3
 8001192:	e037      	b.n	8001204 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001194:	4b1d      	ldr	r3, [pc, #116]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800119c:	2b00      	cmp	r3, #0
 800119e:	d0f0      	beq.n	8001182 <HAL_RCC_OscConfig+0x46a>
 80011a0:	e02f      	b.n	8001202 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011a2:	4b1c      	ldr	r3, [pc, #112]	; (8001214 <HAL_RCC_OscConfig+0x4fc>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011a8:	f7ff fb1a 	bl	80007e0 <HAL_GetTick>
 80011ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011ae:	e008      	b.n	80011c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011b0:	f7ff fb16 	bl	80007e0 <HAL_GetTick>
 80011b4:	4602      	mov	r2, r0
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	1ad3      	subs	r3, r2, r3
 80011ba:	2b02      	cmp	r3, #2
 80011bc:	d901      	bls.n	80011c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80011be:	2303      	movs	r3, #3
 80011c0:	e020      	b.n	8001204 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011c2:	4b12      	ldr	r3, [pc, #72]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d1f0      	bne.n	80011b0 <HAL_RCC_OscConfig+0x498>
 80011ce:	e018      	b.n	8001202 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	69db      	ldr	r3, [r3, #28]
 80011d4:	2b01      	cmp	r3, #1
 80011d6:	d101      	bne.n	80011dc <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	e013      	b.n	8001204 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80011dc:	4b0b      	ldr	r3, [pc, #44]	; (800120c <HAL_RCC_OscConfig+0x4f4>)
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6a1b      	ldr	r3, [r3, #32]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d106      	bne.n	80011fe <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011fa:	429a      	cmp	r2, r3
 80011fc:	d001      	beq.n	8001202 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
 8001200:	e000      	b.n	8001204 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001202:	2300      	movs	r3, #0
}
 8001204:	4618      	mov	r0, r3
 8001206:	3718      	adds	r7, #24
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40021000 	.word	0x40021000
 8001210:	40007000 	.word	0x40007000
 8001214:	42420060 	.word	0x42420060

08001218 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d101      	bne.n	800122c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001228:	2301      	movs	r3, #1
 800122a:	e0d0      	b.n	80013ce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800122c:	4b6a      	ldr	r3, [pc, #424]	; (80013d8 <HAL_RCC_ClockConfig+0x1c0>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f003 0307 	and.w	r3, r3, #7
 8001234:	683a      	ldr	r2, [r7, #0]
 8001236:	429a      	cmp	r2, r3
 8001238:	d910      	bls.n	800125c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800123a:	4b67      	ldr	r3, [pc, #412]	; (80013d8 <HAL_RCC_ClockConfig+0x1c0>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f023 0207 	bic.w	r2, r3, #7
 8001242:	4965      	ldr	r1, [pc, #404]	; (80013d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	4313      	orrs	r3, r2
 8001248:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800124a:	4b63      	ldr	r3, [pc, #396]	; (80013d8 <HAL_RCC_ClockConfig+0x1c0>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f003 0307 	and.w	r3, r3, #7
 8001252:	683a      	ldr	r2, [r7, #0]
 8001254:	429a      	cmp	r2, r3
 8001256:	d001      	beq.n	800125c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001258:	2301      	movs	r3, #1
 800125a:	e0b8      	b.n	80013ce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f003 0302 	and.w	r3, r3, #2
 8001264:	2b00      	cmp	r3, #0
 8001266:	d020      	beq.n	80012aa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f003 0304 	and.w	r3, r3, #4
 8001270:	2b00      	cmp	r3, #0
 8001272:	d005      	beq.n	8001280 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001274:	4b59      	ldr	r3, [pc, #356]	; (80013dc <HAL_RCC_ClockConfig+0x1c4>)
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	4a58      	ldr	r2, [pc, #352]	; (80013dc <HAL_RCC_ClockConfig+0x1c4>)
 800127a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800127e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f003 0308 	and.w	r3, r3, #8
 8001288:	2b00      	cmp	r3, #0
 800128a:	d005      	beq.n	8001298 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800128c:	4b53      	ldr	r3, [pc, #332]	; (80013dc <HAL_RCC_ClockConfig+0x1c4>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	4a52      	ldr	r2, [pc, #328]	; (80013dc <HAL_RCC_ClockConfig+0x1c4>)
 8001292:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001296:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001298:	4b50      	ldr	r3, [pc, #320]	; (80013dc <HAL_RCC_ClockConfig+0x1c4>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	689b      	ldr	r3, [r3, #8]
 80012a4:	494d      	ldr	r1, [pc, #308]	; (80013dc <HAL_RCC_ClockConfig+0x1c4>)
 80012a6:	4313      	orrs	r3, r2
 80012a8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f003 0301 	and.w	r3, r3, #1
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d040      	beq.n	8001338 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d107      	bne.n	80012ce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012be:	4b47      	ldr	r3, [pc, #284]	; (80013dc <HAL_RCC_ClockConfig+0x1c4>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d115      	bne.n	80012f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e07f      	b.n	80013ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	2b02      	cmp	r3, #2
 80012d4:	d107      	bne.n	80012e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012d6:	4b41      	ldr	r3, [pc, #260]	; (80013dc <HAL_RCC_ClockConfig+0x1c4>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d109      	bne.n	80012f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e073      	b.n	80013ce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012e6:	4b3d      	ldr	r3, [pc, #244]	; (80013dc <HAL_RCC_ClockConfig+0x1c4>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d101      	bne.n	80012f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	e06b      	b.n	80013ce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012f6:	4b39      	ldr	r3, [pc, #228]	; (80013dc <HAL_RCC_ClockConfig+0x1c4>)
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	f023 0203 	bic.w	r2, r3, #3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	4936      	ldr	r1, [pc, #216]	; (80013dc <HAL_RCC_ClockConfig+0x1c4>)
 8001304:	4313      	orrs	r3, r2
 8001306:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001308:	f7ff fa6a 	bl	80007e0 <HAL_GetTick>
 800130c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800130e:	e00a      	b.n	8001326 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001310:	f7ff fa66 	bl	80007e0 <HAL_GetTick>
 8001314:	4602      	mov	r2, r0
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	f241 3288 	movw	r2, #5000	; 0x1388
 800131e:	4293      	cmp	r3, r2
 8001320:	d901      	bls.n	8001326 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001322:	2303      	movs	r3, #3
 8001324:	e053      	b.n	80013ce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001326:	4b2d      	ldr	r3, [pc, #180]	; (80013dc <HAL_RCC_ClockConfig+0x1c4>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f003 020c 	and.w	r2, r3, #12
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	009b      	lsls	r3, r3, #2
 8001334:	429a      	cmp	r2, r3
 8001336:	d1eb      	bne.n	8001310 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001338:	4b27      	ldr	r3, [pc, #156]	; (80013d8 <HAL_RCC_ClockConfig+0x1c0>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 0307 	and.w	r3, r3, #7
 8001340:	683a      	ldr	r2, [r7, #0]
 8001342:	429a      	cmp	r2, r3
 8001344:	d210      	bcs.n	8001368 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001346:	4b24      	ldr	r3, [pc, #144]	; (80013d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f023 0207 	bic.w	r2, r3, #7
 800134e:	4922      	ldr	r1, [pc, #136]	; (80013d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001350:	683b      	ldr	r3, [r7, #0]
 8001352:	4313      	orrs	r3, r2
 8001354:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001356:	4b20      	ldr	r3, [pc, #128]	; (80013d8 <HAL_RCC_ClockConfig+0x1c0>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f003 0307 	and.w	r3, r3, #7
 800135e:	683a      	ldr	r2, [r7, #0]
 8001360:	429a      	cmp	r2, r3
 8001362:	d001      	beq.n	8001368 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001364:	2301      	movs	r3, #1
 8001366:	e032      	b.n	80013ce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f003 0304 	and.w	r3, r3, #4
 8001370:	2b00      	cmp	r3, #0
 8001372:	d008      	beq.n	8001386 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001374:	4b19      	ldr	r3, [pc, #100]	; (80013dc <HAL_RCC_ClockConfig+0x1c4>)
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	4916      	ldr	r1, [pc, #88]	; (80013dc <HAL_RCC_ClockConfig+0x1c4>)
 8001382:	4313      	orrs	r3, r2
 8001384:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 0308 	and.w	r3, r3, #8
 800138e:	2b00      	cmp	r3, #0
 8001390:	d009      	beq.n	80013a6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001392:	4b12      	ldr	r3, [pc, #72]	; (80013dc <HAL_RCC_ClockConfig+0x1c4>)
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	691b      	ldr	r3, [r3, #16]
 800139e:	00db      	lsls	r3, r3, #3
 80013a0:	490e      	ldr	r1, [pc, #56]	; (80013dc <HAL_RCC_ClockConfig+0x1c4>)
 80013a2:	4313      	orrs	r3, r2
 80013a4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80013a6:	f000 f821 	bl	80013ec <HAL_RCC_GetSysClockFreq>
 80013aa:	4602      	mov	r2, r0
 80013ac:	4b0b      	ldr	r3, [pc, #44]	; (80013dc <HAL_RCC_ClockConfig+0x1c4>)
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	091b      	lsrs	r3, r3, #4
 80013b2:	f003 030f 	and.w	r3, r3, #15
 80013b6:	490a      	ldr	r1, [pc, #40]	; (80013e0 <HAL_RCC_ClockConfig+0x1c8>)
 80013b8:	5ccb      	ldrb	r3, [r1, r3]
 80013ba:	fa22 f303 	lsr.w	r3, r2, r3
 80013be:	4a09      	ldr	r2, [pc, #36]	; (80013e4 <HAL_RCC_ClockConfig+0x1cc>)
 80013c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80013c2:	4b09      	ldr	r3, [pc, #36]	; (80013e8 <HAL_RCC_ClockConfig+0x1d0>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	4618      	mov	r0, r3
 80013c8:	f7ff f9c8 	bl	800075c <HAL_InitTick>

  return HAL_OK;
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40022000 	.word	0x40022000
 80013dc:	40021000 	.word	0x40021000
 80013e0:	08003000 	.word	0x08003000
 80013e4:	20000000 	.word	0x20000000
 80013e8:	20000004 	.word	0x20000004

080013ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013ec:	b490      	push	{r4, r7}
 80013ee:	b08a      	sub	sp, #40	; 0x28
 80013f0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80013f2:	4b2a      	ldr	r3, [pc, #168]	; (800149c <HAL_RCC_GetSysClockFreq+0xb0>)
 80013f4:	1d3c      	adds	r4, r7, #4
 80013f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80013fc:	f240 2301 	movw	r3, #513	; 0x201
 8001400:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001402:	2300      	movs	r3, #0
 8001404:	61fb      	str	r3, [r7, #28]
 8001406:	2300      	movs	r3, #0
 8001408:	61bb      	str	r3, [r7, #24]
 800140a:	2300      	movs	r3, #0
 800140c:	627b      	str	r3, [r7, #36]	; 0x24
 800140e:	2300      	movs	r3, #0
 8001410:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001412:	2300      	movs	r3, #0
 8001414:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001416:	4b22      	ldr	r3, [pc, #136]	; (80014a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	f003 030c 	and.w	r3, r3, #12
 8001422:	2b04      	cmp	r3, #4
 8001424:	d002      	beq.n	800142c <HAL_RCC_GetSysClockFreq+0x40>
 8001426:	2b08      	cmp	r3, #8
 8001428:	d003      	beq.n	8001432 <HAL_RCC_GetSysClockFreq+0x46>
 800142a:	e02d      	b.n	8001488 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800142c:	4b1d      	ldr	r3, [pc, #116]	; (80014a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800142e:	623b      	str	r3, [r7, #32]
      break;
 8001430:	e02d      	b.n	800148e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	0c9b      	lsrs	r3, r3, #18
 8001436:	f003 030f 	and.w	r3, r3, #15
 800143a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800143e:	4413      	add	r3, r2
 8001440:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001444:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800144c:	2b00      	cmp	r3, #0
 800144e:	d013      	beq.n	8001478 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001450:	4b13      	ldr	r3, [pc, #76]	; (80014a0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	0c5b      	lsrs	r3, r3, #17
 8001456:	f003 0301 	and.w	r3, r3, #1
 800145a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800145e:	4413      	add	r3, r2
 8001460:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001464:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	4a0e      	ldr	r2, [pc, #56]	; (80014a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800146a:	fb02 f203 	mul.w	r2, r2, r3
 800146e:	69bb      	ldr	r3, [r7, #24]
 8001470:	fbb2 f3f3 	udiv	r3, r2, r3
 8001474:	627b      	str	r3, [r7, #36]	; 0x24
 8001476:	e004      	b.n	8001482 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	4a0b      	ldr	r2, [pc, #44]	; (80014a8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800147c:	fb02 f303 	mul.w	r3, r2, r3
 8001480:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001484:	623b      	str	r3, [r7, #32]
      break;
 8001486:	e002      	b.n	800148e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001488:	4b06      	ldr	r3, [pc, #24]	; (80014a4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800148a:	623b      	str	r3, [r7, #32]
      break;
 800148c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800148e:	6a3b      	ldr	r3, [r7, #32]
}
 8001490:	4618      	mov	r0, r3
 8001492:	3728      	adds	r7, #40	; 0x28
 8001494:	46bd      	mov	sp, r7
 8001496:	bc90      	pop	{r4, r7}
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	08002ff0 	.word	0x08002ff0
 80014a0:	40021000 	.word	0x40021000
 80014a4:	007a1200 	.word	0x007a1200
 80014a8:	003d0900 	.word	0x003d0900

080014ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014b0:	4b02      	ldr	r3, [pc, #8]	; (80014bc <HAL_RCC_GetHCLKFreq+0x10>)
 80014b2:	681b      	ldr	r3, [r3, #0]
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bc80      	pop	{r7}
 80014ba:	4770      	bx	lr
 80014bc:	20000000 	.word	0x20000000

080014c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014c4:	f7ff fff2 	bl	80014ac <HAL_RCC_GetHCLKFreq>
 80014c8:	4602      	mov	r2, r0
 80014ca:	4b05      	ldr	r3, [pc, #20]	; (80014e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	0a1b      	lsrs	r3, r3, #8
 80014d0:	f003 0307 	and.w	r3, r3, #7
 80014d4:	4903      	ldr	r1, [pc, #12]	; (80014e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014d6:	5ccb      	ldrb	r3, [r1, r3]
 80014d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014dc:	4618      	mov	r0, r3
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40021000 	.word	0x40021000
 80014e4:	08003010 	.word	0x08003010

080014e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014ec:	f7ff ffde 	bl	80014ac <HAL_RCC_GetHCLKFreq>
 80014f0:	4602      	mov	r2, r0
 80014f2:	4b05      	ldr	r3, [pc, #20]	; (8001508 <HAL_RCC_GetPCLK2Freq+0x20>)
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	0adb      	lsrs	r3, r3, #11
 80014f8:	f003 0307 	and.w	r3, r3, #7
 80014fc:	4903      	ldr	r1, [pc, #12]	; (800150c <HAL_RCC_GetPCLK2Freq+0x24>)
 80014fe:	5ccb      	ldrb	r3, [r1, r3]
 8001500:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001504:	4618      	mov	r0, r3
 8001506:	bd80      	pop	{r7, pc}
 8001508:	40021000 	.word	0x40021000
 800150c:	08003010 	.word	0x08003010

08001510 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001510:	b480      	push	{r7}
 8001512:	b085      	sub	sp, #20
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001518:	4b0a      	ldr	r3, [pc, #40]	; (8001544 <RCC_Delay+0x34>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a0a      	ldr	r2, [pc, #40]	; (8001548 <RCC_Delay+0x38>)
 800151e:	fba2 2303 	umull	r2, r3, r2, r3
 8001522:	0a5b      	lsrs	r3, r3, #9
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	fb02 f303 	mul.w	r3, r2, r3
 800152a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800152c:	bf00      	nop
  }
  while (Delay --);
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	1e5a      	subs	r2, r3, #1
 8001532:	60fa      	str	r2, [r7, #12]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d1f9      	bne.n	800152c <RCC_Delay+0x1c>
}
 8001538:	bf00      	nop
 800153a:	bf00      	nop
 800153c:	3714      	adds	r7, #20
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr
 8001544:	20000000 	.word	0x20000000
 8001548:	10624dd3 	.word	0x10624dd3

0800154c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d101      	bne.n	800155e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e041      	b.n	80015e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001564:	b2db      	uxtb	r3, r3
 8001566:	2b00      	cmp	r3, #0
 8001568:	d106      	bne.n	8001578 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2200      	movs	r2, #0
 800156e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f7fe ffb6 	bl	80004e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2202      	movs	r2, #2
 800157c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	3304      	adds	r3, #4
 8001588:	4619      	mov	r1, r3
 800158a:	4610      	mov	r0, r2
 800158c:	f000 fc5a 	bl	8001e44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2201      	movs	r2, #1
 8001594:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2201      	movs	r2, #1
 800159c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2201      	movs	r2, #1
 80015a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2201      	movs	r2, #1
 80015ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2201      	movs	r2, #1
 80015b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2201      	movs	r2, #1
 80015bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2201      	movs	r2, #1
 80015c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2201      	movs	r2, #1
 80015cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2201      	movs	r2, #1
 80015d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2201      	movs	r2, #1
 80015dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80015e0:	2300      	movs	r3, #0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
	...

080015ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d001      	beq.n	8001604 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e03a      	b.n	800167a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2202      	movs	r2, #2
 8001608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	68da      	ldr	r2, [r3, #12]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f042 0201 	orr.w	r2, r2, #1
 800161a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a18      	ldr	r2, [pc, #96]	; (8001684 <HAL_TIM_Base_Start_IT+0x98>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d00e      	beq.n	8001644 <HAL_TIM_Base_Start_IT+0x58>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800162e:	d009      	beq.n	8001644 <HAL_TIM_Base_Start_IT+0x58>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a14      	ldr	r2, [pc, #80]	; (8001688 <HAL_TIM_Base_Start_IT+0x9c>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d004      	beq.n	8001644 <HAL_TIM_Base_Start_IT+0x58>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a13      	ldr	r2, [pc, #76]	; (800168c <HAL_TIM_Base_Start_IT+0xa0>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d111      	bne.n	8001668 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	689b      	ldr	r3, [r3, #8]
 800164a:	f003 0307 	and.w	r3, r3, #7
 800164e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	2b06      	cmp	r3, #6
 8001654:	d010      	beq.n	8001678 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f042 0201 	orr.w	r2, r2, #1
 8001664:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001666:	e007      	b.n	8001678 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f042 0201 	orr.w	r2, r2, #1
 8001676:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	3714      	adds	r7, #20
 800167e:	46bd      	mov	sp, r7
 8001680:	bc80      	pop	{r7}
 8001682:	4770      	bx	lr
 8001684:	40012c00 	.word	0x40012c00
 8001688:	40000400 	.word	0x40000400
 800168c:	40000800 	.word	0x40000800

08001690 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d101      	bne.n	80016a2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e041      	b.n	8001726 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d106      	bne.n	80016bc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2200      	movs	r2, #0
 80016b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	f000 f839 	bl	800172e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	2202      	movs	r2, #2
 80016c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	3304      	adds	r3, #4
 80016cc:	4619      	mov	r1, r3
 80016ce:	4610      	mov	r0, r2
 80016d0:	f000 fbb8 	bl	8001e44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2201      	movs	r2, #1
 80016d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2201      	movs	r2, #1
 80016e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2201      	movs	r2, #1
 80016e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2201      	movs	r2, #1
 80016f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2201      	movs	r2, #1
 80016f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2201      	movs	r2, #1
 8001700:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2201      	movs	r2, #1
 8001708:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	2201      	movs	r2, #1
 8001710:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2201      	movs	r2, #1
 8001718:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2201      	movs	r2, #1
 8001720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001724:	2300      	movs	r3, #0
}
 8001726:	4618      	mov	r0, r3
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800172e:	b480      	push	{r7}
 8001730:	b083      	sub	sp, #12
 8001732:	af00      	add	r7, sp, #0
 8001734:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8001736:	bf00      	nop
 8001738:	370c      	adds	r7, #12
 800173a:	46bd      	mov	sp, r7
 800173c:	bc80      	pop	{r7}
 800173e:	4770      	bx	lr

08001740 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
 8001748:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d104      	bne.n	800175a <HAL_TIM_IC_Start_IT+0x1a>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001756:	b2db      	uxtb	r3, r3
 8001758:	e013      	b.n	8001782 <HAL_TIM_IC_Start_IT+0x42>
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	2b04      	cmp	r3, #4
 800175e:	d104      	bne.n	800176a <HAL_TIM_IC_Start_IT+0x2a>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001766:	b2db      	uxtb	r3, r3
 8001768:	e00b      	b.n	8001782 <HAL_TIM_IC_Start_IT+0x42>
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	2b08      	cmp	r3, #8
 800176e:	d104      	bne.n	800177a <HAL_TIM_IC_Start_IT+0x3a>
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001776:	b2db      	uxtb	r3, r3
 8001778:	e003      	b.n	8001782 <HAL_TIM_IC_Start_IT+0x42>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001780:	b2db      	uxtb	r3, r3
 8001782:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d104      	bne.n	8001794 <HAL_TIM_IC_Start_IT+0x54>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001790:	b2db      	uxtb	r3, r3
 8001792:	e013      	b.n	80017bc <HAL_TIM_IC_Start_IT+0x7c>
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	2b04      	cmp	r3, #4
 8001798:	d104      	bne.n	80017a4 <HAL_TIM_IC_Start_IT+0x64>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	e00b      	b.n	80017bc <HAL_TIM_IC_Start_IT+0x7c>
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	2b08      	cmp	r3, #8
 80017a8:	d104      	bne.n	80017b4 <HAL_TIM_IC_Start_IT+0x74>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	e003      	b.n	80017bc <HAL_TIM_IC_Start_IT+0x7c>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80017be:	7bfb      	ldrb	r3, [r7, #15]
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d102      	bne.n	80017ca <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80017c4:	7bbb      	ldrb	r3, [r7, #14]
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d001      	beq.n	80017ce <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e0b3      	b.n	8001936 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d104      	bne.n	80017de <HAL_TIM_IC_Start_IT+0x9e>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2202      	movs	r2, #2
 80017d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80017dc:	e013      	b.n	8001806 <HAL_TIM_IC_Start_IT+0xc6>
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	2b04      	cmp	r3, #4
 80017e2:	d104      	bne.n	80017ee <HAL_TIM_IC_Start_IT+0xae>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2202      	movs	r2, #2
 80017e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80017ec:	e00b      	b.n	8001806 <HAL_TIM_IC_Start_IT+0xc6>
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	2b08      	cmp	r3, #8
 80017f2:	d104      	bne.n	80017fe <HAL_TIM_IC_Start_IT+0xbe>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2202      	movs	r2, #2
 80017f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80017fc:	e003      	b.n	8001806 <HAL_TIM_IC_Start_IT+0xc6>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2202      	movs	r2, #2
 8001802:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d104      	bne.n	8001816 <HAL_TIM_IC_Start_IT+0xd6>
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2202      	movs	r2, #2
 8001810:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001814:	e013      	b.n	800183e <HAL_TIM_IC_Start_IT+0xfe>
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	2b04      	cmp	r3, #4
 800181a:	d104      	bne.n	8001826 <HAL_TIM_IC_Start_IT+0xe6>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2202      	movs	r2, #2
 8001820:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001824:	e00b      	b.n	800183e <HAL_TIM_IC_Start_IT+0xfe>
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	2b08      	cmp	r3, #8
 800182a:	d104      	bne.n	8001836 <HAL_TIM_IC_Start_IT+0xf6>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2202      	movs	r2, #2
 8001830:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001834:	e003      	b.n	800183e <HAL_TIM_IC_Start_IT+0xfe>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2202      	movs	r2, #2
 800183a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	2b0c      	cmp	r3, #12
 8001842:	d841      	bhi.n	80018c8 <HAL_TIM_IC_Start_IT+0x188>
 8001844:	a201      	add	r2, pc, #4	; (adr r2, 800184c <HAL_TIM_IC_Start_IT+0x10c>)
 8001846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800184a:	bf00      	nop
 800184c:	08001881 	.word	0x08001881
 8001850:	080018c9 	.word	0x080018c9
 8001854:	080018c9 	.word	0x080018c9
 8001858:	080018c9 	.word	0x080018c9
 800185c:	08001893 	.word	0x08001893
 8001860:	080018c9 	.word	0x080018c9
 8001864:	080018c9 	.word	0x080018c9
 8001868:	080018c9 	.word	0x080018c9
 800186c:	080018a5 	.word	0x080018a5
 8001870:	080018c9 	.word	0x080018c9
 8001874:	080018c9 	.word	0x080018c9
 8001878:	080018c9 	.word	0x080018c9
 800187c:	080018b7 	.word	0x080018b7
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	68da      	ldr	r2, [r3, #12]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f042 0202 	orr.w	r2, r2, #2
 800188e:	60da      	str	r2, [r3, #12]
      break;
 8001890:	e01b      	b.n	80018ca <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	68da      	ldr	r2, [r3, #12]
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f042 0204 	orr.w	r2, r2, #4
 80018a0:	60da      	str	r2, [r3, #12]
      break;
 80018a2:	e012      	b.n	80018ca <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	68da      	ldr	r2, [r3, #12]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f042 0208 	orr.w	r2, r2, #8
 80018b2:	60da      	str	r2, [r3, #12]
      break;
 80018b4:	e009      	b.n	80018ca <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	68da      	ldr	r2, [r3, #12]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f042 0210 	orr.w	r2, r2, #16
 80018c4:	60da      	str	r2, [r3, #12]
      break;
 80018c6:	e000      	b.n	80018ca <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 80018c8:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2201      	movs	r2, #1
 80018d0:	6839      	ldr	r1, [r7, #0]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f000 fcbb 	bl	800224e <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a18      	ldr	r2, [pc, #96]	; (8001940 <HAL_TIM_IC_Start_IT+0x200>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d00e      	beq.n	8001900 <HAL_TIM_IC_Start_IT+0x1c0>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018ea:	d009      	beq.n	8001900 <HAL_TIM_IC_Start_IT+0x1c0>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a14      	ldr	r2, [pc, #80]	; (8001944 <HAL_TIM_IC_Start_IT+0x204>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d004      	beq.n	8001900 <HAL_TIM_IC_Start_IT+0x1c0>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a13      	ldr	r2, [pc, #76]	; (8001948 <HAL_TIM_IC_Start_IT+0x208>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d111      	bne.n	8001924 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	f003 0307 	and.w	r3, r3, #7
 800190a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	2b06      	cmp	r3, #6
 8001910:	d010      	beq.n	8001934 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f042 0201 	orr.w	r2, r2, #1
 8001920:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001922:	e007      	b.n	8001934 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f042 0201 	orr.w	r2, r2, #1
 8001932:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	3710      	adds	r7, #16
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40012c00 	.word	0x40012c00
 8001944:	40000400 	.word	0x40000400
 8001948:	40000800 	.word	0x40000800

0800194c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	691b      	ldr	r3, [r3, #16]
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b02      	cmp	r3, #2
 8001960:	d122      	bne.n	80019a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	f003 0302 	and.w	r3, r3, #2
 800196c:	2b02      	cmp	r3, #2
 800196e:	d11b      	bne.n	80019a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f06f 0202 	mvn.w	r2, #2
 8001978:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2201      	movs	r2, #1
 800197e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	699b      	ldr	r3, [r3, #24]
 8001986:	f003 0303 	and.w	r3, r3, #3
 800198a:	2b00      	cmp	r3, #0
 800198c:	d003      	beq.n	8001996 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f7fe fbdc 	bl	800014c <HAL_TIM_IC_CaptureCallback>
 8001994:	e005      	b.n	80019a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f000 fa38 	bl	8001e0c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f000 fa3e 	bl	8001e1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2200      	movs	r2, #0
 80019a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	691b      	ldr	r3, [r3, #16]
 80019ae:	f003 0304 	and.w	r3, r3, #4
 80019b2:	2b04      	cmp	r3, #4
 80019b4:	d122      	bne.n	80019fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	f003 0304 	and.w	r3, r3, #4
 80019c0:	2b04      	cmp	r3, #4
 80019c2:	d11b      	bne.n	80019fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f06f 0204 	mvn.w	r2, #4
 80019cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2202      	movs	r2, #2
 80019d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	699b      	ldr	r3, [r3, #24]
 80019da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d003      	beq.n	80019ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f7fe fbb2 	bl	800014c <HAL_TIM_IC_CaptureCallback>
 80019e8:	e005      	b.n	80019f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f000 fa0e 	bl	8001e0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f000 fa14 	bl	8001e1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2200      	movs	r2, #0
 80019fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	691b      	ldr	r3, [r3, #16]
 8001a02:	f003 0308 	and.w	r3, r3, #8
 8001a06:	2b08      	cmp	r3, #8
 8001a08:	d122      	bne.n	8001a50 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	f003 0308 	and.w	r3, r3, #8
 8001a14:	2b08      	cmp	r3, #8
 8001a16:	d11b      	bne.n	8001a50 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f06f 0208 	mvn.w	r2, #8
 8001a20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2204      	movs	r2, #4
 8001a26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	69db      	ldr	r3, [r3, #28]
 8001a2e:	f003 0303 	and.w	r3, r3, #3
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d003      	beq.n	8001a3e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a36:	6878      	ldr	r0, [r7, #4]
 8001a38:	f7fe fb88 	bl	800014c <HAL_TIM_IC_CaptureCallback>
 8001a3c:	e005      	b.n	8001a4a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f000 f9e4 	bl	8001e0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f000 f9ea 	bl	8001e1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	691b      	ldr	r3, [r3, #16]
 8001a56:	f003 0310 	and.w	r3, r3, #16
 8001a5a:	2b10      	cmp	r3, #16
 8001a5c:	d122      	bne.n	8001aa4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	f003 0310 	and.w	r3, r3, #16
 8001a68:	2b10      	cmp	r3, #16
 8001a6a:	d11b      	bne.n	8001aa4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f06f 0210 	mvn.w	r2, #16
 8001a74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2208      	movs	r2, #8
 8001a7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d003      	beq.n	8001a92 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f7fe fb5e 	bl	800014c <HAL_TIM_IC_CaptureCallback>
 8001a90:	e005      	b.n	8001a9e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f000 f9ba 	bl	8001e0c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f000 f9c0 	bl	8001e1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	691b      	ldr	r3, [r3, #16]
 8001aaa:	f003 0301 	and.w	r3, r3, #1
 8001aae:	2b01      	cmp	r3, #1
 8001ab0:	d10e      	bne.n	8001ad0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	f003 0301 	and.w	r3, r3, #1
 8001abc:	2b01      	cmp	r3, #1
 8001abe:	d107      	bne.n	8001ad0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f06f 0201 	mvn.w	r2, #1
 8001ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f7fe fb9e 	bl	800020c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	691b      	ldr	r3, [r3, #16]
 8001ad6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ada:	2b80      	cmp	r3, #128	; 0x80
 8001adc:	d10e      	bne.n	8001afc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ae8:	2b80      	cmp	r3, #128	; 0x80
 8001aea:	d107      	bne.n	8001afc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f000 fc35 	bl	8002366 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	691b      	ldr	r3, [r3, #16]
 8001b02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b06:	2b40      	cmp	r3, #64	; 0x40
 8001b08:	d10e      	bne.n	8001b28 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b14:	2b40      	cmp	r3, #64	; 0x40
 8001b16:	d107      	bne.n	8001b28 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001b20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f000 f984 	bl	8001e30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	f003 0320 	and.w	r3, r3, #32
 8001b32:	2b20      	cmp	r3, #32
 8001b34:	d10e      	bne.n	8001b54 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	f003 0320 	and.w	r3, r3, #32
 8001b40:	2b20      	cmp	r3, #32
 8001b42:	d107      	bne.n	8001b54 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f06f 0220 	mvn.w	r2, #32
 8001b4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001b4e:	6878      	ldr	r0, [r7, #4]
 8001b50:	f000 fc00 	bl	8002354 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001b54:	bf00      	nop
 8001b56:	3708      	adds	r7, #8
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d101      	bne.n	8001b76 <HAL_TIM_IC_ConfigChannel+0x1a>
 8001b72:	2302      	movs	r3, #2
 8001b74:	e082      	b.n	8001c7c <HAL_TIM_IC_ConfigChannel+0x120>
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2201      	movs	r2, #1
 8001b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d11b      	bne.n	8001bbc <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	6818      	ldr	r0, [r3, #0]
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	6819      	ldr	r1, [r3, #0]
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	685a      	ldr	r2, [r3, #4]
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	f000 f9b8 	bl	8001f08 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	699a      	ldr	r2, [r3, #24]
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f022 020c 	bic.w	r2, r2, #12
 8001ba6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	6999      	ldr	r1, [r3, #24]
 8001bae:	68bb      	ldr	r3, [r7, #8]
 8001bb0:	689a      	ldr	r2, [r3, #8]
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	430a      	orrs	r2, r1
 8001bb8:	619a      	str	r2, [r3, #24]
 8001bba:	e05a      	b.n	8001c72 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2b04      	cmp	r3, #4
 8001bc0:	d11c      	bne.n	8001bfc <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	6818      	ldr	r0, [r3, #0]
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	6819      	ldr	r1, [r3, #0]
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	685a      	ldr	r2, [r3, #4]
 8001bce:	68bb      	ldr	r3, [r7, #8]
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	f000 fa21 	bl	8002018 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	699a      	ldr	r2, [r3, #24]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001be4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	6999      	ldr	r1, [r3, #24]
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	021a      	lsls	r2, r3, #8
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	430a      	orrs	r2, r1
 8001bf8:	619a      	str	r2, [r3, #24]
 8001bfa:	e03a      	b.n	8001c72 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2b08      	cmp	r3, #8
 8001c00:	d11b      	bne.n	8001c3a <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	6818      	ldr	r0, [r3, #0]
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	6819      	ldr	r1, [r3, #0]
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	685a      	ldr	r2, [r3, #4]
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	68db      	ldr	r3, [r3, #12]
 8001c12:	f000 fa6c 	bl	80020ee <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	69da      	ldr	r2, [r3, #28]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f022 020c 	bic.w	r2, r2, #12
 8001c24:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	69d9      	ldr	r1, [r3, #28]
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	689a      	ldr	r2, [r3, #8]
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	430a      	orrs	r2, r1
 8001c36:	61da      	str	r2, [r3, #28]
 8001c38:	e01b      	b.n	8001c72 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	6818      	ldr	r0, [r3, #0]
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	6819      	ldr	r1, [r3, #0]
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	685a      	ldr	r2, [r3, #4]
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	68db      	ldr	r3, [r3, #12]
 8001c4a:	f000 fa8b 	bl	8002164 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	69da      	ldr	r2, [r3, #28]
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001c5c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	69d9      	ldr	r1, [r3, #28]
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	021a      	lsls	r2, r3, #8
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	430a      	orrs	r2, r1
 8001c70:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	2200      	movs	r2, #0
 8001c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001c7a:	2300      	movs	r3, #0
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3710      	adds	r7, #16
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
 8001c8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d101      	bne.n	8001c9c <HAL_TIM_ConfigClockSource+0x18>
 8001c98:	2302      	movs	r3, #2
 8001c9a:	e0b3      	b.n	8001e04 <HAL_TIM_ConfigClockSource+0x180>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2202      	movs	r2, #2
 8001ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001cba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001cc2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	68fa      	ldr	r2, [r7, #12]
 8001cca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001cd4:	d03e      	beq.n	8001d54 <HAL_TIM_ConfigClockSource+0xd0>
 8001cd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001cda:	f200 8087 	bhi.w	8001dec <HAL_TIM_ConfigClockSource+0x168>
 8001cde:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ce2:	f000 8085 	beq.w	8001df0 <HAL_TIM_ConfigClockSource+0x16c>
 8001ce6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001cea:	d87f      	bhi.n	8001dec <HAL_TIM_ConfigClockSource+0x168>
 8001cec:	2b70      	cmp	r3, #112	; 0x70
 8001cee:	d01a      	beq.n	8001d26 <HAL_TIM_ConfigClockSource+0xa2>
 8001cf0:	2b70      	cmp	r3, #112	; 0x70
 8001cf2:	d87b      	bhi.n	8001dec <HAL_TIM_ConfigClockSource+0x168>
 8001cf4:	2b60      	cmp	r3, #96	; 0x60
 8001cf6:	d050      	beq.n	8001d9a <HAL_TIM_ConfigClockSource+0x116>
 8001cf8:	2b60      	cmp	r3, #96	; 0x60
 8001cfa:	d877      	bhi.n	8001dec <HAL_TIM_ConfigClockSource+0x168>
 8001cfc:	2b50      	cmp	r3, #80	; 0x50
 8001cfe:	d03c      	beq.n	8001d7a <HAL_TIM_ConfigClockSource+0xf6>
 8001d00:	2b50      	cmp	r3, #80	; 0x50
 8001d02:	d873      	bhi.n	8001dec <HAL_TIM_ConfigClockSource+0x168>
 8001d04:	2b40      	cmp	r3, #64	; 0x40
 8001d06:	d058      	beq.n	8001dba <HAL_TIM_ConfigClockSource+0x136>
 8001d08:	2b40      	cmp	r3, #64	; 0x40
 8001d0a:	d86f      	bhi.n	8001dec <HAL_TIM_ConfigClockSource+0x168>
 8001d0c:	2b30      	cmp	r3, #48	; 0x30
 8001d0e:	d064      	beq.n	8001dda <HAL_TIM_ConfigClockSource+0x156>
 8001d10:	2b30      	cmp	r3, #48	; 0x30
 8001d12:	d86b      	bhi.n	8001dec <HAL_TIM_ConfigClockSource+0x168>
 8001d14:	2b20      	cmp	r3, #32
 8001d16:	d060      	beq.n	8001dda <HAL_TIM_ConfigClockSource+0x156>
 8001d18:	2b20      	cmp	r3, #32
 8001d1a:	d867      	bhi.n	8001dec <HAL_TIM_ConfigClockSource+0x168>
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d05c      	beq.n	8001dda <HAL_TIM_ConfigClockSource+0x156>
 8001d20:	2b10      	cmp	r3, #16
 8001d22:	d05a      	beq.n	8001dda <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8001d24:	e062      	b.n	8001dec <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6818      	ldr	r0, [r3, #0]
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	6899      	ldr	r1, [r3, #8]
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	685a      	ldr	r2, [r3, #4]
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	68db      	ldr	r3, [r3, #12]
 8001d36:	f000 fa6b 	bl	8002210 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001d48:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	68fa      	ldr	r2, [r7, #12]
 8001d50:	609a      	str	r2, [r3, #8]
      break;
 8001d52:	e04e      	b.n	8001df2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6818      	ldr	r0, [r3, #0]
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	6899      	ldr	r1, [r3, #8]
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685a      	ldr	r2, [r3, #4]
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	68db      	ldr	r3, [r3, #12]
 8001d64:	f000 fa54 	bl	8002210 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	689a      	ldr	r2, [r3, #8]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001d76:	609a      	str	r2, [r3, #8]
      break;
 8001d78:	e03b      	b.n	8001df2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6818      	ldr	r0, [r3, #0]
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	6859      	ldr	r1, [r3, #4]
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	68db      	ldr	r3, [r3, #12]
 8001d86:	461a      	mov	r2, r3
 8001d88:	f000 f918 	bl	8001fbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2150      	movs	r1, #80	; 0x50
 8001d92:	4618      	mov	r0, r3
 8001d94:	f000 fa22 	bl	80021dc <TIM_ITRx_SetConfig>
      break;
 8001d98:	e02b      	b.n	8001df2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6818      	ldr	r0, [r3, #0]
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	6859      	ldr	r1, [r3, #4]
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	68db      	ldr	r3, [r3, #12]
 8001da6:	461a      	mov	r2, r3
 8001da8:	f000 f972 	bl	8002090 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2160      	movs	r1, #96	; 0x60
 8001db2:	4618      	mov	r0, r3
 8001db4:	f000 fa12 	bl	80021dc <TIM_ITRx_SetConfig>
      break;
 8001db8:	e01b      	b.n	8001df2 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6818      	ldr	r0, [r3, #0]
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	6859      	ldr	r1, [r3, #4]
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	68db      	ldr	r3, [r3, #12]
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	f000 f8f8 	bl	8001fbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2140      	movs	r1, #64	; 0x40
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f000 fa02 	bl	80021dc <TIM_ITRx_SetConfig>
      break;
 8001dd8:	e00b      	b.n	8001df2 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4619      	mov	r1, r3
 8001de4:	4610      	mov	r0, r2
 8001de6:	f000 f9f9 	bl	80021dc <TIM_ITRx_SetConfig>
        break;
 8001dea:	e002      	b.n	8001df2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001dec:	bf00      	nop
 8001dee:	e000      	b.n	8001df2 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001df0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2201      	movs	r2, #1
 8001df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001e02:	2300      	movs	r3, #0
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3710      	adds	r7, #16
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bc80      	pop	{r7}
 8001e1c:	4770      	bx	lr

08001e1e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	b083      	sub	sp, #12
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bc80      	pop	{r7}
 8001e2e:	4770      	bx	lr

08001e30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bc80      	pop	{r7}
 8001e40:	4770      	bx	lr
	...

08001e44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	4a29      	ldr	r2, [pc, #164]	; (8001efc <TIM_Base_SetConfig+0xb8>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d00b      	beq.n	8001e74 <TIM_Base_SetConfig+0x30>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e62:	d007      	beq.n	8001e74 <TIM_Base_SetConfig+0x30>
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4a26      	ldr	r2, [pc, #152]	; (8001f00 <TIM_Base_SetConfig+0xbc>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d003      	beq.n	8001e74 <TIM_Base_SetConfig+0x30>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4a25      	ldr	r2, [pc, #148]	; (8001f04 <TIM_Base_SetConfig+0xc0>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d108      	bne.n	8001e86 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	68fa      	ldr	r2, [r7, #12]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4a1c      	ldr	r2, [pc, #112]	; (8001efc <TIM_Base_SetConfig+0xb8>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d00b      	beq.n	8001ea6 <TIM_Base_SetConfig+0x62>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e94:	d007      	beq.n	8001ea6 <TIM_Base_SetConfig+0x62>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4a19      	ldr	r2, [pc, #100]	; (8001f00 <TIM_Base_SetConfig+0xbc>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d003      	beq.n	8001ea6 <TIM_Base_SetConfig+0x62>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a18      	ldr	r2, [pc, #96]	; (8001f04 <TIM_Base_SetConfig+0xc0>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d108      	bne.n	8001eb8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001eac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	68db      	ldr	r3, [r3, #12]
 8001eb2:	68fa      	ldr	r2, [r7, #12]
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	695b      	ldr	r3, [r3, #20]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	68fa      	ldr	r2, [r7, #12]
 8001eca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	689a      	ldr	r2, [r3, #8]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	4a07      	ldr	r2, [pc, #28]	; (8001efc <TIM_Base_SetConfig+0xb8>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d103      	bne.n	8001eec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	691a      	ldr	r2, [r3, #16]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2201      	movs	r2, #1
 8001ef0:	615a      	str	r2, [r3, #20]
}
 8001ef2:	bf00      	nop
 8001ef4:	3714      	adds	r7, #20
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bc80      	pop	{r7}
 8001efa:	4770      	bx	lr
 8001efc:	40012c00 	.word	0x40012c00
 8001f00:	40000400 	.word	0x40000400
 8001f04:	40000800 	.word	0x40000800

08001f08 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b087      	sub	sp, #28
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	60b9      	str	r1, [r7, #8]
 8001f12:	607a      	str	r2, [r7, #4]
 8001f14:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	6a1b      	ldr	r3, [r3, #32]
 8001f1a:	f023 0201 	bic.w	r2, r3, #1
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	699b      	ldr	r3, [r3, #24]
 8001f26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	6a1b      	ldr	r3, [r3, #32]
 8001f2c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	4a1f      	ldr	r2, [pc, #124]	; (8001fb0 <TIM_TI1_SetConfig+0xa8>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d00b      	beq.n	8001f4e <TIM_TI1_SetConfig+0x46>
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f3c:	d007      	beq.n	8001f4e <TIM_TI1_SetConfig+0x46>
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	4a1c      	ldr	r2, [pc, #112]	; (8001fb4 <TIM_TI1_SetConfig+0xac>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d003      	beq.n	8001f4e <TIM_TI1_SetConfig+0x46>
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	4a1b      	ldr	r2, [pc, #108]	; (8001fb8 <TIM_TI1_SetConfig+0xb0>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d101      	bne.n	8001f52 <TIM_TI1_SetConfig+0x4a>
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e000      	b.n	8001f54 <TIM_TI1_SetConfig+0x4c>
 8001f52:	2300      	movs	r3, #0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d008      	beq.n	8001f6a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	f023 0303 	bic.w	r3, r3, #3
 8001f5e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8001f60:	697a      	ldr	r2, [r7, #20]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4313      	orrs	r3, r2
 8001f66:	617b      	str	r3, [r7, #20]
 8001f68:	e003      	b.n	8001f72 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	f043 0301 	orr.w	r3, r3, #1
 8001f70:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001f78:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	011b      	lsls	r3, r3, #4
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	697a      	ldr	r2, [r7, #20]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	f023 030a 	bic.w	r3, r3, #10
 8001f8c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	f003 030a 	and.w	r3, r3, #10
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	4313      	orrs	r3, r2
 8001f98:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	697a      	ldr	r2, [r7, #20]
 8001f9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	621a      	str	r2, [r3, #32]
}
 8001fa6:	bf00      	nop
 8001fa8:	371c      	adds	r7, #28
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bc80      	pop	{r7}
 8001fae:	4770      	bx	lr
 8001fb0:	40012c00 	.word	0x40012c00
 8001fb4:	40000400 	.word	0x40000400
 8001fb8:	40000800 	.word	0x40000800

08001fbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b087      	sub	sp, #28
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	6a1b      	ldr	r3, [r3, #32]
 8001fcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	6a1b      	ldr	r3, [r3, #32]
 8001fd2:	f023 0201 	bic.w	r2, r3, #1
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	699b      	ldr	r3, [r3, #24]
 8001fde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001fe0:	693b      	ldr	r3, [r7, #16]
 8001fe2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001fe6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	011b      	lsls	r3, r3, #4
 8001fec:	693a      	ldr	r2, [r7, #16]
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	f023 030a 	bic.w	r3, r3, #10
 8001ff8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001ffa:	697a      	ldr	r2, [r7, #20]
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	693a      	ldr	r2, [r7, #16]
 8002006:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	697a      	ldr	r2, [r7, #20]
 800200c:	621a      	str	r2, [r3, #32]
}
 800200e:	bf00      	nop
 8002010:	371c      	adds	r7, #28
 8002012:	46bd      	mov	sp, r7
 8002014:	bc80      	pop	{r7}
 8002016:	4770      	bx	lr

08002018 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002018:	b480      	push	{r7}
 800201a:	b087      	sub	sp, #28
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	607a      	str	r2, [r7, #4]
 8002024:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	6a1b      	ldr	r3, [r3, #32]
 800202a:	f023 0210 	bic.w	r2, r3, #16
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	699b      	ldr	r3, [r3, #24]
 8002036:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	6a1b      	ldr	r3, [r3, #32]
 800203c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002044:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	021b      	lsls	r3, r3, #8
 800204a:	697a      	ldr	r2, [r7, #20]
 800204c:	4313      	orrs	r3, r2
 800204e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002056:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	031b      	lsls	r3, r3, #12
 800205c:	b29b      	uxth	r3, r3
 800205e:	697a      	ldr	r2, [r7, #20]
 8002060:	4313      	orrs	r3, r2
 8002062:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800206a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	011b      	lsls	r3, r3, #4
 8002070:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8002074:	693a      	ldr	r2, [r7, #16]
 8002076:	4313      	orrs	r3, r2
 8002078:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	697a      	ldr	r2, [r7, #20]
 800207e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	693a      	ldr	r2, [r7, #16]
 8002084:	621a      	str	r2, [r3, #32]
}
 8002086:	bf00      	nop
 8002088:	371c      	adds	r7, #28
 800208a:	46bd      	mov	sp, r7
 800208c:	bc80      	pop	{r7}
 800208e:	4770      	bx	lr

08002090 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002090:	b480      	push	{r7}
 8002092:	b087      	sub	sp, #28
 8002094:	af00      	add	r7, sp, #0
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	6a1b      	ldr	r3, [r3, #32]
 80020a0:	f023 0210 	bic.w	r2, r3, #16
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	6a1b      	ldr	r3, [r3, #32]
 80020b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80020ba:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	031b      	lsls	r3, r3, #12
 80020c0:	697a      	ldr	r2, [r7, #20]
 80020c2:	4313      	orrs	r3, r2
 80020c4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80020cc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	011b      	lsls	r3, r3, #4
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	697a      	ldr	r2, [r7, #20]
 80020dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	693a      	ldr	r2, [r7, #16]
 80020e2:	621a      	str	r2, [r3, #32]
}
 80020e4:	bf00      	nop
 80020e6:	371c      	adds	r7, #28
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bc80      	pop	{r7}
 80020ec:	4770      	bx	lr

080020ee <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80020ee:	b480      	push	{r7}
 80020f0:	b087      	sub	sp, #28
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	60f8      	str	r0, [r7, #12]
 80020f6:	60b9      	str	r1, [r7, #8]
 80020f8:	607a      	str	r2, [r7, #4]
 80020fa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	6a1b      	ldr	r3, [r3, #32]
 8002100:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	69db      	ldr	r3, [r3, #28]
 800210c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	6a1b      	ldr	r3, [r3, #32]
 8002112:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	f023 0303 	bic.w	r3, r3, #3
 800211a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800211c:	697a      	ldr	r2, [r7, #20]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4313      	orrs	r3, r2
 8002122:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800212a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	011b      	lsls	r3, r3, #4
 8002130:	b2db      	uxtb	r3, r3
 8002132:	697a      	ldr	r2, [r7, #20]
 8002134:	4313      	orrs	r3, r2
 8002136:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800213e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	021b      	lsls	r3, r3, #8
 8002144:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	4313      	orrs	r3, r2
 800214c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	697a      	ldr	r2, [r7, #20]
 8002152:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	693a      	ldr	r2, [r7, #16]
 8002158:	621a      	str	r2, [r3, #32]
}
 800215a:	bf00      	nop
 800215c:	371c      	adds	r7, #28
 800215e:	46bd      	mov	sp, r7
 8002160:	bc80      	pop	{r7}
 8002162:	4770      	bx	lr

08002164 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002164:	b480      	push	{r7}
 8002166:	b087      	sub	sp, #28
 8002168:	af00      	add	r7, sp, #0
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	60b9      	str	r1, [r7, #8]
 800216e:	607a      	str	r2, [r7, #4]
 8002170:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	6a1b      	ldr	r3, [r3, #32]
 8002176:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	69db      	ldr	r3, [r3, #28]
 8002182:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	6a1b      	ldr	r3, [r3, #32]
 8002188:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002190:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	021b      	lsls	r3, r3, #8
 8002196:	697a      	ldr	r2, [r7, #20]
 8002198:	4313      	orrs	r3, r2
 800219a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80021a2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	031b      	lsls	r3, r3, #12
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	697a      	ldr	r2, [r7, #20]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80021b6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	031b      	lsls	r3, r3, #12
 80021bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021c0:	693a      	ldr	r2, [r7, #16]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	697a      	ldr	r2, [r7, #20]
 80021ca:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	621a      	str	r2, [r3, #32]
}
 80021d2:	bf00      	nop
 80021d4:	371c      	adds	r7, #28
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bc80      	pop	{r7}
 80021da:	4770      	bx	lr

080021dc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80021dc:	b480      	push	{r7}
 80021de:	b085      	sub	sp, #20
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021f2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80021f4:	683a      	ldr	r2, [r7, #0]
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	f043 0307 	orr.w	r3, r3, #7
 80021fe:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	68fa      	ldr	r2, [r7, #12]
 8002204:	609a      	str	r2, [r3, #8]
}
 8002206:	bf00      	nop
 8002208:	3714      	adds	r7, #20
 800220a:	46bd      	mov	sp, r7
 800220c:	bc80      	pop	{r7}
 800220e:	4770      	bx	lr

08002210 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002210:	b480      	push	{r7}
 8002212:	b087      	sub	sp, #28
 8002214:	af00      	add	r7, sp, #0
 8002216:	60f8      	str	r0, [r7, #12]
 8002218:	60b9      	str	r1, [r7, #8]
 800221a:	607a      	str	r2, [r7, #4]
 800221c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800222a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	021a      	lsls	r2, r3, #8
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	431a      	orrs	r2, r3
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	4313      	orrs	r3, r2
 8002238:	697a      	ldr	r2, [r7, #20]
 800223a:	4313      	orrs	r3, r2
 800223c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	697a      	ldr	r2, [r7, #20]
 8002242:	609a      	str	r2, [r3, #8]
}
 8002244:	bf00      	nop
 8002246:	371c      	adds	r7, #28
 8002248:	46bd      	mov	sp, r7
 800224a:	bc80      	pop	{r7}
 800224c:	4770      	bx	lr

0800224e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800224e:	b480      	push	{r7}
 8002250:	b087      	sub	sp, #28
 8002252:	af00      	add	r7, sp, #0
 8002254:	60f8      	str	r0, [r7, #12]
 8002256:	60b9      	str	r1, [r7, #8]
 8002258:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	f003 031f 	and.w	r3, r3, #31
 8002260:	2201      	movs	r2, #1
 8002262:	fa02 f303 	lsl.w	r3, r2, r3
 8002266:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6a1a      	ldr	r2, [r3, #32]
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	43db      	mvns	r3, r3
 8002270:	401a      	ands	r2, r3
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	6a1a      	ldr	r2, [r3, #32]
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	f003 031f 	and.w	r3, r3, #31
 8002280:	6879      	ldr	r1, [r7, #4]
 8002282:	fa01 f303 	lsl.w	r3, r1, r3
 8002286:	431a      	orrs	r2, r3
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	621a      	str	r2, [r3, #32]
}
 800228c:	bf00      	nop
 800228e:	371c      	adds	r7, #28
 8002290:	46bd      	mov	sp, r7
 8002292:	bc80      	pop	{r7}
 8002294:	4770      	bx	lr
	...

08002298 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002298:	b480      	push	{r7}
 800229a:	b085      	sub	sp, #20
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
 80022a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022a8:	2b01      	cmp	r3, #1
 80022aa:	d101      	bne.n	80022b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80022ac:	2302      	movs	r3, #2
 80022ae:	e046      	b.n	800233e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2202      	movs	r2, #2
 80022bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	68fa      	ldr	r2, [r7, #12]
 80022de:	4313      	orrs	r3, r2
 80022e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	68fa      	ldr	r2, [r7, #12]
 80022e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a16      	ldr	r2, [pc, #88]	; (8002348 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d00e      	beq.n	8002312 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022fc:	d009      	beq.n	8002312 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a12      	ldr	r2, [pc, #72]	; (800234c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d004      	beq.n	8002312 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a10      	ldr	r2, [pc, #64]	; (8002350 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d10c      	bne.n	800232c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002318:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	68ba      	ldr	r2, [r7, #8]
 8002320:	4313      	orrs	r3, r2
 8002322:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	68ba      	ldr	r2, [r7, #8]
 800232a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2201      	movs	r2, #1
 8002330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2200      	movs	r2, #0
 8002338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	3714      	adds	r7, #20
 8002342:	46bd      	mov	sp, r7
 8002344:	bc80      	pop	{r7}
 8002346:	4770      	bx	lr
 8002348:	40012c00 	.word	0x40012c00
 800234c:	40000400 	.word	0x40000400
 8002350:	40000800 	.word	0x40000800

08002354 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	bc80      	pop	{r7}
 8002364:	4770      	bx	lr

08002366 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002366:	b480      	push	{r7}
 8002368:	b083      	sub	sp, #12
 800236a:	af00      	add	r7, sp, #0
 800236c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800236e:	bf00      	nop
 8002370:	370c      	adds	r7, #12
 8002372:	46bd      	mov	sp, r7
 8002374:	bc80      	pop	{r7}
 8002376:	4770      	bx	lr

08002378 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d101      	bne.n	800238a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e03f      	b.n	800240a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002390:	b2db      	uxtb	r3, r3
 8002392:	2b00      	cmp	r3, #0
 8002394:	d106      	bne.n	80023a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f7fe f8e6 	bl	8000570 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2224      	movs	r2, #36	; 0x24
 80023a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	68da      	ldr	r2, [r3, #12]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80023ba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f000 f905 	bl	80025cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	691a      	ldr	r2, [r3, #16]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80023d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	695a      	ldr	r2, [r3, #20]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80023e0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	68da      	ldr	r2, [r3, #12]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80023f0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2220      	movs	r2, #32
 80023fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2220      	movs	r2, #32
 8002404:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002408:	2300      	movs	r3, #0
}
 800240a:	4618      	mov	r0, r3
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}

08002412 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002412:	b580      	push	{r7, lr}
 8002414:	b08a      	sub	sp, #40	; 0x28
 8002416:	af02      	add	r7, sp, #8
 8002418:	60f8      	str	r0, [r7, #12]
 800241a:	60b9      	str	r1, [r7, #8]
 800241c:	603b      	str	r3, [r7, #0]
 800241e:	4613      	mov	r3, r2
 8002420:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002422:	2300      	movs	r3, #0
 8002424:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800242c:	b2db      	uxtb	r3, r3
 800242e:	2b20      	cmp	r3, #32
 8002430:	d17c      	bne.n	800252c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d002      	beq.n	800243e <HAL_UART_Transmit+0x2c>
 8002438:	88fb      	ldrh	r3, [r7, #6]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d101      	bne.n	8002442 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e075      	b.n	800252e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002448:	2b01      	cmp	r3, #1
 800244a:	d101      	bne.n	8002450 <HAL_UART_Transmit+0x3e>
 800244c:	2302      	movs	r3, #2
 800244e:	e06e      	b.n	800252e <HAL_UART_Transmit+0x11c>
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2200      	movs	r2, #0
 800245c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2221      	movs	r2, #33	; 0x21
 8002462:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002466:	f7fe f9bb 	bl	80007e0 <HAL_GetTick>
 800246a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	88fa      	ldrh	r2, [r7, #6]
 8002470:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	88fa      	ldrh	r2, [r7, #6]
 8002476:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002480:	d108      	bne.n	8002494 <HAL_UART_Transmit+0x82>
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	691b      	ldr	r3, [r3, #16]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d104      	bne.n	8002494 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800248a:	2300      	movs	r3, #0
 800248c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	61bb      	str	r3, [r7, #24]
 8002492:	e003      	b.n	800249c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002498:	2300      	movs	r3, #0
 800249a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	2200      	movs	r2, #0
 80024a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80024a4:	e02a      	b.n	80024fc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	9300      	str	r3, [sp, #0]
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	2200      	movs	r2, #0
 80024ae:	2180      	movs	r1, #128	; 0x80
 80024b0:	68f8      	ldr	r0, [r7, #12]
 80024b2:	f000 f840 	bl	8002536 <UART_WaitOnFlagUntilTimeout>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	e036      	b.n	800252e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d10b      	bne.n	80024de <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80024c6:	69bb      	ldr	r3, [r7, #24]
 80024c8:	881b      	ldrh	r3, [r3, #0]
 80024ca:	461a      	mov	r2, r3
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024d4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80024d6:	69bb      	ldr	r3, [r7, #24]
 80024d8:	3302      	adds	r3, #2
 80024da:	61bb      	str	r3, [r7, #24]
 80024dc:	e007      	b.n	80024ee <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	781a      	ldrb	r2, [r3, #0]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80024e8:	69fb      	ldr	r3, [r7, #28]
 80024ea:	3301      	adds	r3, #1
 80024ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	3b01      	subs	r3, #1
 80024f6:	b29a      	uxth	r2, r3
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002500:	b29b      	uxth	r3, r3
 8002502:	2b00      	cmp	r3, #0
 8002504:	d1cf      	bne.n	80024a6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	9300      	str	r3, [sp, #0]
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	2200      	movs	r2, #0
 800250e:	2140      	movs	r1, #64	; 0x40
 8002510:	68f8      	ldr	r0, [r7, #12]
 8002512:	f000 f810 	bl	8002536 <UART_WaitOnFlagUntilTimeout>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e006      	b.n	800252e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2220      	movs	r2, #32
 8002524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002528:	2300      	movs	r3, #0
 800252a:	e000      	b.n	800252e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800252c:	2302      	movs	r3, #2
  }
}
 800252e:	4618      	mov	r0, r3
 8002530:	3720      	adds	r7, #32
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}

08002536 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002536:	b580      	push	{r7, lr}
 8002538:	b084      	sub	sp, #16
 800253a:	af00      	add	r7, sp, #0
 800253c:	60f8      	str	r0, [r7, #12]
 800253e:	60b9      	str	r1, [r7, #8]
 8002540:	603b      	str	r3, [r7, #0]
 8002542:	4613      	mov	r3, r2
 8002544:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002546:	e02c      	b.n	80025a2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800254e:	d028      	beq.n	80025a2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d007      	beq.n	8002566 <UART_WaitOnFlagUntilTimeout+0x30>
 8002556:	f7fe f943 	bl	80007e0 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	69ba      	ldr	r2, [r7, #24]
 8002562:	429a      	cmp	r2, r3
 8002564:	d21d      	bcs.n	80025a2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	68da      	ldr	r2, [r3, #12]
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002574:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	695a      	ldr	r2, [r3, #20]
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f022 0201 	bic.w	r2, r2, #1
 8002584:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2220      	movs	r2, #32
 800258a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2220      	movs	r2, #32
 8002592:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2200      	movs	r2, #0
 800259a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e00f      	b.n	80025c2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	4013      	ands	r3, r2
 80025ac:	68ba      	ldr	r2, [r7, #8]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	bf0c      	ite	eq
 80025b2:	2301      	moveq	r3, #1
 80025b4:	2300      	movne	r3, #0
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	461a      	mov	r2, r3
 80025ba:	79fb      	ldrb	r3, [r7, #7]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d0c3      	beq.n	8002548 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80025c0:	2300      	movs	r3, #0
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
	...

080025cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	691b      	ldr	r3, [r3, #16]
 80025da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	68da      	ldr	r2, [r3, #12]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	430a      	orrs	r2, r1
 80025e8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	689a      	ldr	r2, [r3, #8]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	691b      	ldr	r3, [r3, #16]
 80025f2:	431a      	orrs	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	695b      	ldr	r3, [r3, #20]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002606:	f023 030c 	bic.w	r3, r3, #12
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	6812      	ldr	r2, [r2, #0]
 800260e:	68b9      	ldr	r1, [r7, #8]
 8002610:	430b      	orrs	r3, r1
 8002612:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	695b      	ldr	r3, [r3, #20]
 800261a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	699a      	ldr	r2, [r3, #24]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	430a      	orrs	r2, r1
 8002628:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a2c      	ldr	r2, [pc, #176]	; (80026e0 <UART_SetConfig+0x114>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d103      	bne.n	800263c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002634:	f7fe ff58 	bl	80014e8 <HAL_RCC_GetPCLK2Freq>
 8002638:	60f8      	str	r0, [r7, #12]
 800263a:	e002      	b.n	8002642 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800263c:	f7fe ff40 	bl	80014c0 <HAL_RCC_GetPCLK1Freq>
 8002640:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002642:	68fa      	ldr	r2, [r7, #12]
 8002644:	4613      	mov	r3, r2
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	4413      	add	r3, r2
 800264a:	009a      	lsls	r2, r3, #2
 800264c:	441a      	add	r2, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	fbb2 f3f3 	udiv	r3, r2, r3
 8002658:	4a22      	ldr	r2, [pc, #136]	; (80026e4 <UART_SetConfig+0x118>)
 800265a:	fba2 2303 	umull	r2, r3, r2, r3
 800265e:	095b      	lsrs	r3, r3, #5
 8002660:	0119      	lsls	r1, r3, #4
 8002662:	68fa      	ldr	r2, [r7, #12]
 8002664:	4613      	mov	r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	4413      	add	r3, r2
 800266a:	009a      	lsls	r2, r3, #2
 800266c:	441a      	add	r2, r3
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	fbb2 f2f3 	udiv	r2, r2, r3
 8002678:	4b1a      	ldr	r3, [pc, #104]	; (80026e4 <UART_SetConfig+0x118>)
 800267a:	fba3 0302 	umull	r0, r3, r3, r2
 800267e:	095b      	lsrs	r3, r3, #5
 8002680:	2064      	movs	r0, #100	; 0x64
 8002682:	fb00 f303 	mul.w	r3, r0, r3
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	011b      	lsls	r3, r3, #4
 800268a:	3332      	adds	r3, #50	; 0x32
 800268c:	4a15      	ldr	r2, [pc, #84]	; (80026e4 <UART_SetConfig+0x118>)
 800268e:	fba2 2303 	umull	r2, r3, r2, r3
 8002692:	095b      	lsrs	r3, r3, #5
 8002694:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002698:	4419      	add	r1, r3
 800269a:	68fa      	ldr	r2, [r7, #12]
 800269c:	4613      	mov	r3, r2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	4413      	add	r3, r2
 80026a2:	009a      	lsls	r2, r3, #2
 80026a4:	441a      	add	r2, r3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80026b0:	4b0c      	ldr	r3, [pc, #48]	; (80026e4 <UART_SetConfig+0x118>)
 80026b2:	fba3 0302 	umull	r0, r3, r3, r2
 80026b6:	095b      	lsrs	r3, r3, #5
 80026b8:	2064      	movs	r0, #100	; 0x64
 80026ba:	fb00 f303 	mul.w	r3, r0, r3
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	011b      	lsls	r3, r3, #4
 80026c2:	3332      	adds	r3, #50	; 0x32
 80026c4:	4a07      	ldr	r2, [pc, #28]	; (80026e4 <UART_SetConfig+0x118>)
 80026c6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ca:	095b      	lsrs	r3, r3, #5
 80026cc:	f003 020f 	and.w	r2, r3, #15
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	440a      	add	r2, r1
 80026d6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80026d8:	bf00      	nop
 80026da:	3710      	adds	r7, #16
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40013800 	.word	0x40013800
 80026e4:	51eb851f 	.word	0x51eb851f

080026e8 <__errno>:
 80026e8:	4b01      	ldr	r3, [pc, #4]	; (80026f0 <__errno+0x8>)
 80026ea:	6818      	ldr	r0, [r3, #0]
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	2000000c 	.word	0x2000000c

080026f4 <__libc_init_array>:
 80026f4:	b570      	push	{r4, r5, r6, lr}
 80026f6:	2600      	movs	r6, #0
 80026f8:	4d0c      	ldr	r5, [pc, #48]	; (800272c <__libc_init_array+0x38>)
 80026fa:	4c0d      	ldr	r4, [pc, #52]	; (8002730 <__libc_init_array+0x3c>)
 80026fc:	1b64      	subs	r4, r4, r5
 80026fe:	10a4      	asrs	r4, r4, #2
 8002700:	42a6      	cmp	r6, r4
 8002702:	d109      	bne.n	8002718 <__libc_init_array+0x24>
 8002704:	f000 fc5c 	bl	8002fc0 <_init>
 8002708:	2600      	movs	r6, #0
 800270a:	4d0a      	ldr	r5, [pc, #40]	; (8002734 <__libc_init_array+0x40>)
 800270c:	4c0a      	ldr	r4, [pc, #40]	; (8002738 <__libc_init_array+0x44>)
 800270e:	1b64      	subs	r4, r4, r5
 8002710:	10a4      	asrs	r4, r4, #2
 8002712:	42a6      	cmp	r6, r4
 8002714:	d105      	bne.n	8002722 <__libc_init_array+0x2e>
 8002716:	bd70      	pop	{r4, r5, r6, pc}
 8002718:	f855 3b04 	ldr.w	r3, [r5], #4
 800271c:	4798      	blx	r3
 800271e:	3601      	adds	r6, #1
 8002720:	e7ee      	b.n	8002700 <__libc_init_array+0xc>
 8002722:	f855 3b04 	ldr.w	r3, [r5], #4
 8002726:	4798      	blx	r3
 8002728:	3601      	adds	r6, #1
 800272a:	e7f2      	b.n	8002712 <__libc_init_array+0x1e>
 800272c:	0800304c 	.word	0x0800304c
 8002730:	0800304c 	.word	0x0800304c
 8002734:	0800304c 	.word	0x0800304c
 8002738:	08003050 	.word	0x08003050

0800273c <memset>:
 800273c:	4603      	mov	r3, r0
 800273e:	4402      	add	r2, r0
 8002740:	4293      	cmp	r3, r2
 8002742:	d100      	bne.n	8002746 <memset+0xa>
 8002744:	4770      	bx	lr
 8002746:	f803 1b01 	strb.w	r1, [r3], #1
 800274a:	e7f9      	b.n	8002740 <memset+0x4>

0800274c <siprintf>:
 800274c:	b40e      	push	{r1, r2, r3}
 800274e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002752:	b500      	push	{lr}
 8002754:	b09c      	sub	sp, #112	; 0x70
 8002756:	ab1d      	add	r3, sp, #116	; 0x74
 8002758:	9002      	str	r0, [sp, #8]
 800275a:	9006      	str	r0, [sp, #24]
 800275c:	9107      	str	r1, [sp, #28]
 800275e:	9104      	str	r1, [sp, #16]
 8002760:	4808      	ldr	r0, [pc, #32]	; (8002784 <siprintf+0x38>)
 8002762:	4909      	ldr	r1, [pc, #36]	; (8002788 <siprintf+0x3c>)
 8002764:	f853 2b04 	ldr.w	r2, [r3], #4
 8002768:	9105      	str	r1, [sp, #20]
 800276a:	6800      	ldr	r0, [r0, #0]
 800276c:	a902      	add	r1, sp, #8
 800276e:	9301      	str	r3, [sp, #4]
 8002770:	f000 f868 	bl	8002844 <_svfiprintf_r>
 8002774:	2200      	movs	r2, #0
 8002776:	9b02      	ldr	r3, [sp, #8]
 8002778:	701a      	strb	r2, [r3, #0]
 800277a:	b01c      	add	sp, #112	; 0x70
 800277c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002780:	b003      	add	sp, #12
 8002782:	4770      	bx	lr
 8002784:	2000000c 	.word	0x2000000c
 8002788:	ffff0208 	.word	0xffff0208

0800278c <__ssputs_r>:
 800278c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002790:	688e      	ldr	r6, [r1, #8]
 8002792:	4682      	mov	sl, r0
 8002794:	429e      	cmp	r6, r3
 8002796:	460c      	mov	r4, r1
 8002798:	4690      	mov	r8, r2
 800279a:	461f      	mov	r7, r3
 800279c:	d838      	bhi.n	8002810 <__ssputs_r+0x84>
 800279e:	898a      	ldrh	r2, [r1, #12]
 80027a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80027a4:	d032      	beq.n	800280c <__ssputs_r+0x80>
 80027a6:	6825      	ldr	r5, [r4, #0]
 80027a8:	6909      	ldr	r1, [r1, #16]
 80027aa:	3301      	adds	r3, #1
 80027ac:	eba5 0901 	sub.w	r9, r5, r1
 80027b0:	6965      	ldr	r5, [r4, #20]
 80027b2:	444b      	add	r3, r9
 80027b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80027b8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80027bc:	106d      	asrs	r5, r5, #1
 80027be:	429d      	cmp	r5, r3
 80027c0:	bf38      	it	cc
 80027c2:	461d      	movcc	r5, r3
 80027c4:	0553      	lsls	r3, r2, #21
 80027c6:	d531      	bpl.n	800282c <__ssputs_r+0xa0>
 80027c8:	4629      	mov	r1, r5
 80027ca:	f000 fb53 	bl	8002e74 <_malloc_r>
 80027ce:	4606      	mov	r6, r0
 80027d0:	b950      	cbnz	r0, 80027e8 <__ssputs_r+0x5c>
 80027d2:	230c      	movs	r3, #12
 80027d4:	f04f 30ff 	mov.w	r0, #4294967295
 80027d8:	f8ca 3000 	str.w	r3, [sl]
 80027dc:	89a3      	ldrh	r3, [r4, #12]
 80027de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027e2:	81a3      	strh	r3, [r4, #12]
 80027e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027e8:	464a      	mov	r2, r9
 80027ea:	6921      	ldr	r1, [r4, #16]
 80027ec:	f000 face 	bl	8002d8c <memcpy>
 80027f0:	89a3      	ldrh	r3, [r4, #12]
 80027f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80027f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027fa:	81a3      	strh	r3, [r4, #12]
 80027fc:	6126      	str	r6, [r4, #16]
 80027fe:	444e      	add	r6, r9
 8002800:	6026      	str	r6, [r4, #0]
 8002802:	463e      	mov	r6, r7
 8002804:	6165      	str	r5, [r4, #20]
 8002806:	eba5 0509 	sub.w	r5, r5, r9
 800280a:	60a5      	str	r5, [r4, #8]
 800280c:	42be      	cmp	r6, r7
 800280e:	d900      	bls.n	8002812 <__ssputs_r+0x86>
 8002810:	463e      	mov	r6, r7
 8002812:	4632      	mov	r2, r6
 8002814:	4641      	mov	r1, r8
 8002816:	6820      	ldr	r0, [r4, #0]
 8002818:	f000 fac6 	bl	8002da8 <memmove>
 800281c:	68a3      	ldr	r3, [r4, #8]
 800281e:	6822      	ldr	r2, [r4, #0]
 8002820:	1b9b      	subs	r3, r3, r6
 8002822:	4432      	add	r2, r6
 8002824:	2000      	movs	r0, #0
 8002826:	60a3      	str	r3, [r4, #8]
 8002828:	6022      	str	r2, [r4, #0]
 800282a:	e7db      	b.n	80027e4 <__ssputs_r+0x58>
 800282c:	462a      	mov	r2, r5
 800282e:	f000 fb7b 	bl	8002f28 <_realloc_r>
 8002832:	4606      	mov	r6, r0
 8002834:	2800      	cmp	r0, #0
 8002836:	d1e1      	bne.n	80027fc <__ssputs_r+0x70>
 8002838:	4650      	mov	r0, sl
 800283a:	6921      	ldr	r1, [r4, #16]
 800283c:	f000 face 	bl	8002ddc <_free_r>
 8002840:	e7c7      	b.n	80027d2 <__ssputs_r+0x46>
	...

08002844 <_svfiprintf_r>:
 8002844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002848:	4698      	mov	r8, r3
 800284a:	898b      	ldrh	r3, [r1, #12]
 800284c:	4607      	mov	r7, r0
 800284e:	061b      	lsls	r3, r3, #24
 8002850:	460d      	mov	r5, r1
 8002852:	4614      	mov	r4, r2
 8002854:	b09d      	sub	sp, #116	; 0x74
 8002856:	d50e      	bpl.n	8002876 <_svfiprintf_r+0x32>
 8002858:	690b      	ldr	r3, [r1, #16]
 800285a:	b963      	cbnz	r3, 8002876 <_svfiprintf_r+0x32>
 800285c:	2140      	movs	r1, #64	; 0x40
 800285e:	f000 fb09 	bl	8002e74 <_malloc_r>
 8002862:	6028      	str	r0, [r5, #0]
 8002864:	6128      	str	r0, [r5, #16]
 8002866:	b920      	cbnz	r0, 8002872 <_svfiprintf_r+0x2e>
 8002868:	230c      	movs	r3, #12
 800286a:	603b      	str	r3, [r7, #0]
 800286c:	f04f 30ff 	mov.w	r0, #4294967295
 8002870:	e0d1      	b.n	8002a16 <_svfiprintf_r+0x1d2>
 8002872:	2340      	movs	r3, #64	; 0x40
 8002874:	616b      	str	r3, [r5, #20]
 8002876:	2300      	movs	r3, #0
 8002878:	9309      	str	r3, [sp, #36]	; 0x24
 800287a:	2320      	movs	r3, #32
 800287c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002880:	2330      	movs	r3, #48	; 0x30
 8002882:	f04f 0901 	mov.w	r9, #1
 8002886:	f8cd 800c 	str.w	r8, [sp, #12]
 800288a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002a30 <_svfiprintf_r+0x1ec>
 800288e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002892:	4623      	mov	r3, r4
 8002894:	469a      	mov	sl, r3
 8002896:	f813 2b01 	ldrb.w	r2, [r3], #1
 800289a:	b10a      	cbz	r2, 80028a0 <_svfiprintf_r+0x5c>
 800289c:	2a25      	cmp	r2, #37	; 0x25
 800289e:	d1f9      	bne.n	8002894 <_svfiprintf_r+0x50>
 80028a0:	ebba 0b04 	subs.w	fp, sl, r4
 80028a4:	d00b      	beq.n	80028be <_svfiprintf_r+0x7a>
 80028a6:	465b      	mov	r3, fp
 80028a8:	4622      	mov	r2, r4
 80028aa:	4629      	mov	r1, r5
 80028ac:	4638      	mov	r0, r7
 80028ae:	f7ff ff6d 	bl	800278c <__ssputs_r>
 80028b2:	3001      	adds	r0, #1
 80028b4:	f000 80aa 	beq.w	8002a0c <_svfiprintf_r+0x1c8>
 80028b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80028ba:	445a      	add	r2, fp
 80028bc:	9209      	str	r2, [sp, #36]	; 0x24
 80028be:	f89a 3000 	ldrb.w	r3, [sl]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	f000 80a2 	beq.w	8002a0c <_svfiprintf_r+0x1c8>
 80028c8:	2300      	movs	r3, #0
 80028ca:	f04f 32ff 	mov.w	r2, #4294967295
 80028ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80028d2:	f10a 0a01 	add.w	sl, sl, #1
 80028d6:	9304      	str	r3, [sp, #16]
 80028d8:	9307      	str	r3, [sp, #28]
 80028da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80028de:	931a      	str	r3, [sp, #104]	; 0x68
 80028e0:	4654      	mov	r4, sl
 80028e2:	2205      	movs	r2, #5
 80028e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028e8:	4851      	ldr	r0, [pc, #324]	; (8002a30 <_svfiprintf_r+0x1ec>)
 80028ea:	f000 fa41 	bl	8002d70 <memchr>
 80028ee:	9a04      	ldr	r2, [sp, #16]
 80028f0:	b9d8      	cbnz	r0, 800292a <_svfiprintf_r+0xe6>
 80028f2:	06d0      	lsls	r0, r2, #27
 80028f4:	bf44      	itt	mi
 80028f6:	2320      	movmi	r3, #32
 80028f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80028fc:	0711      	lsls	r1, r2, #28
 80028fe:	bf44      	itt	mi
 8002900:	232b      	movmi	r3, #43	; 0x2b
 8002902:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002906:	f89a 3000 	ldrb.w	r3, [sl]
 800290a:	2b2a      	cmp	r3, #42	; 0x2a
 800290c:	d015      	beq.n	800293a <_svfiprintf_r+0xf6>
 800290e:	4654      	mov	r4, sl
 8002910:	2000      	movs	r0, #0
 8002912:	f04f 0c0a 	mov.w	ip, #10
 8002916:	9a07      	ldr	r2, [sp, #28]
 8002918:	4621      	mov	r1, r4
 800291a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800291e:	3b30      	subs	r3, #48	; 0x30
 8002920:	2b09      	cmp	r3, #9
 8002922:	d94e      	bls.n	80029c2 <_svfiprintf_r+0x17e>
 8002924:	b1b0      	cbz	r0, 8002954 <_svfiprintf_r+0x110>
 8002926:	9207      	str	r2, [sp, #28]
 8002928:	e014      	b.n	8002954 <_svfiprintf_r+0x110>
 800292a:	eba0 0308 	sub.w	r3, r0, r8
 800292e:	fa09 f303 	lsl.w	r3, r9, r3
 8002932:	4313      	orrs	r3, r2
 8002934:	46a2      	mov	sl, r4
 8002936:	9304      	str	r3, [sp, #16]
 8002938:	e7d2      	b.n	80028e0 <_svfiprintf_r+0x9c>
 800293a:	9b03      	ldr	r3, [sp, #12]
 800293c:	1d19      	adds	r1, r3, #4
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	9103      	str	r1, [sp, #12]
 8002942:	2b00      	cmp	r3, #0
 8002944:	bfbb      	ittet	lt
 8002946:	425b      	neglt	r3, r3
 8002948:	f042 0202 	orrlt.w	r2, r2, #2
 800294c:	9307      	strge	r3, [sp, #28]
 800294e:	9307      	strlt	r3, [sp, #28]
 8002950:	bfb8      	it	lt
 8002952:	9204      	strlt	r2, [sp, #16]
 8002954:	7823      	ldrb	r3, [r4, #0]
 8002956:	2b2e      	cmp	r3, #46	; 0x2e
 8002958:	d10c      	bne.n	8002974 <_svfiprintf_r+0x130>
 800295a:	7863      	ldrb	r3, [r4, #1]
 800295c:	2b2a      	cmp	r3, #42	; 0x2a
 800295e:	d135      	bne.n	80029cc <_svfiprintf_r+0x188>
 8002960:	9b03      	ldr	r3, [sp, #12]
 8002962:	3402      	adds	r4, #2
 8002964:	1d1a      	adds	r2, r3, #4
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	9203      	str	r2, [sp, #12]
 800296a:	2b00      	cmp	r3, #0
 800296c:	bfb8      	it	lt
 800296e:	f04f 33ff 	movlt.w	r3, #4294967295
 8002972:	9305      	str	r3, [sp, #20]
 8002974:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002a40 <_svfiprintf_r+0x1fc>
 8002978:	2203      	movs	r2, #3
 800297a:	4650      	mov	r0, sl
 800297c:	7821      	ldrb	r1, [r4, #0]
 800297e:	f000 f9f7 	bl	8002d70 <memchr>
 8002982:	b140      	cbz	r0, 8002996 <_svfiprintf_r+0x152>
 8002984:	2340      	movs	r3, #64	; 0x40
 8002986:	eba0 000a 	sub.w	r0, r0, sl
 800298a:	fa03 f000 	lsl.w	r0, r3, r0
 800298e:	9b04      	ldr	r3, [sp, #16]
 8002990:	3401      	adds	r4, #1
 8002992:	4303      	orrs	r3, r0
 8002994:	9304      	str	r3, [sp, #16]
 8002996:	f814 1b01 	ldrb.w	r1, [r4], #1
 800299a:	2206      	movs	r2, #6
 800299c:	4825      	ldr	r0, [pc, #148]	; (8002a34 <_svfiprintf_r+0x1f0>)
 800299e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80029a2:	f000 f9e5 	bl	8002d70 <memchr>
 80029a6:	2800      	cmp	r0, #0
 80029a8:	d038      	beq.n	8002a1c <_svfiprintf_r+0x1d8>
 80029aa:	4b23      	ldr	r3, [pc, #140]	; (8002a38 <_svfiprintf_r+0x1f4>)
 80029ac:	bb1b      	cbnz	r3, 80029f6 <_svfiprintf_r+0x1b2>
 80029ae:	9b03      	ldr	r3, [sp, #12]
 80029b0:	3307      	adds	r3, #7
 80029b2:	f023 0307 	bic.w	r3, r3, #7
 80029b6:	3308      	adds	r3, #8
 80029b8:	9303      	str	r3, [sp, #12]
 80029ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80029bc:	4433      	add	r3, r6
 80029be:	9309      	str	r3, [sp, #36]	; 0x24
 80029c0:	e767      	b.n	8002892 <_svfiprintf_r+0x4e>
 80029c2:	460c      	mov	r4, r1
 80029c4:	2001      	movs	r0, #1
 80029c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80029ca:	e7a5      	b.n	8002918 <_svfiprintf_r+0xd4>
 80029cc:	2300      	movs	r3, #0
 80029ce:	f04f 0c0a 	mov.w	ip, #10
 80029d2:	4619      	mov	r1, r3
 80029d4:	3401      	adds	r4, #1
 80029d6:	9305      	str	r3, [sp, #20]
 80029d8:	4620      	mov	r0, r4
 80029da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80029de:	3a30      	subs	r2, #48	; 0x30
 80029e0:	2a09      	cmp	r2, #9
 80029e2:	d903      	bls.n	80029ec <_svfiprintf_r+0x1a8>
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d0c5      	beq.n	8002974 <_svfiprintf_r+0x130>
 80029e8:	9105      	str	r1, [sp, #20]
 80029ea:	e7c3      	b.n	8002974 <_svfiprintf_r+0x130>
 80029ec:	4604      	mov	r4, r0
 80029ee:	2301      	movs	r3, #1
 80029f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80029f4:	e7f0      	b.n	80029d8 <_svfiprintf_r+0x194>
 80029f6:	ab03      	add	r3, sp, #12
 80029f8:	9300      	str	r3, [sp, #0]
 80029fa:	462a      	mov	r2, r5
 80029fc:	4638      	mov	r0, r7
 80029fe:	4b0f      	ldr	r3, [pc, #60]	; (8002a3c <_svfiprintf_r+0x1f8>)
 8002a00:	a904      	add	r1, sp, #16
 8002a02:	f3af 8000 	nop.w
 8002a06:	1c42      	adds	r2, r0, #1
 8002a08:	4606      	mov	r6, r0
 8002a0a:	d1d6      	bne.n	80029ba <_svfiprintf_r+0x176>
 8002a0c:	89ab      	ldrh	r3, [r5, #12]
 8002a0e:	065b      	lsls	r3, r3, #25
 8002a10:	f53f af2c 	bmi.w	800286c <_svfiprintf_r+0x28>
 8002a14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002a16:	b01d      	add	sp, #116	; 0x74
 8002a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a1c:	ab03      	add	r3, sp, #12
 8002a1e:	9300      	str	r3, [sp, #0]
 8002a20:	462a      	mov	r2, r5
 8002a22:	4638      	mov	r0, r7
 8002a24:	4b05      	ldr	r3, [pc, #20]	; (8002a3c <_svfiprintf_r+0x1f8>)
 8002a26:	a904      	add	r1, sp, #16
 8002a28:	f000 f87c 	bl	8002b24 <_printf_i>
 8002a2c:	e7eb      	b.n	8002a06 <_svfiprintf_r+0x1c2>
 8002a2e:	bf00      	nop
 8002a30:	08003018 	.word	0x08003018
 8002a34:	08003022 	.word	0x08003022
 8002a38:	00000000 	.word	0x00000000
 8002a3c:	0800278d 	.word	0x0800278d
 8002a40:	0800301e 	.word	0x0800301e

08002a44 <_printf_common>:
 8002a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a48:	4616      	mov	r6, r2
 8002a4a:	4699      	mov	r9, r3
 8002a4c:	688a      	ldr	r2, [r1, #8]
 8002a4e:	690b      	ldr	r3, [r1, #16]
 8002a50:	4607      	mov	r7, r0
 8002a52:	4293      	cmp	r3, r2
 8002a54:	bfb8      	it	lt
 8002a56:	4613      	movlt	r3, r2
 8002a58:	6033      	str	r3, [r6, #0]
 8002a5a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002a5e:	460c      	mov	r4, r1
 8002a60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002a64:	b10a      	cbz	r2, 8002a6a <_printf_common+0x26>
 8002a66:	3301      	adds	r3, #1
 8002a68:	6033      	str	r3, [r6, #0]
 8002a6a:	6823      	ldr	r3, [r4, #0]
 8002a6c:	0699      	lsls	r1, r3, #26
 8002a6e:	bf42      	ittt	mi
 8002a70:	6833      	ldrmi	r3, [r6, #0]
 8002a72:	3302      	addmi	r3, #2
 8002a74:	6033      	strmi	r3, [r6, #0]
 8002a76:	6825      	ldr	r5, [r4, #0]
 8002a78:	f015 0506 	ands.w	r5, r5, #6
 8002a7c:	d106      	bne.n	8002a8c <_printf_common+0x48>
 8002a7e:	f104 0a19 	add.w	sl, r4, #25
 8002a82:	68e3      	ldr	r3, [r4, #12]
 8002a84:	6832      	ldr	r2, [r6, #0]
 8002a86:	1a9b      	subs	r3, r3, r2
 8002a88:	42ab      	cmp	r3, r5
 8002a8a:	dc28      	bgt.n	8002ade <_printf_common+0x9a>
 8002a8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002a90:	1e13      	subs	r3, r2, #0
 8002a92:	6822      	ldr	r2, [r4, #0]
 8002a94:	bf18      	it	ne
 8002a96:	2301      	movne	r3, #1
 8002a98:	0692      	lsls	r2, r2, #26
 8002a9a:	d42d      	bmi.n	8002af8 <_printf_common+0xb4>
 8002a9c:	4649      	mov	r1, r9
 8002a9e:	4638      	mov	r0, r7
 8002aa0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002aa4:	47c0      	blx	r8
 8002aa6:	3001      	adds	r0, #1
 8002aa8:	d020      	beq.n	8002aec <_printf_common+0xa8>
 8002aaa:	6823      	ldr	r3, [r4, #0]
 8002aac:	68e5      	ldr	r5, [r4, #12]
 8002aae:	f003 0306 	and.w	r3, r3, #6
 8002ab2:	2b04      	cmp	r3, #4
 8002ab4:	bf18      	it	ne
 8002ab6:	2500      	movne	r5, #0
 8002ab8:	6832      	ldr	r2, [r6, #0]
 8002aba:	f04f 0600 	mov.w	r6, #0
 8002abe:	68a3      	ldr	r3, [r4, #8]
 8002ac0:	bf08      	it	eq
 8002ac2:	1aad      	subeq	r5, r5, r2
 8002ac4:	6922      	ldr	r2, [r4, #16]
 8002ac6:	bf08      	it	eq
 8002ac8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002acc:	4293      	cmp	r3, r2
 8002ace:	bfc4      	itt	gt
 8002ad0:	1a9b      	subgt	r3, r3, r2
 8002ad2:	18ed      	addgt	r5, r5, r3
 8002ad4:	341a      	adds	r4, #26
 8002ad6:	42b5      	cmp	r5, r6
 8002ad8:	d11a      	bne.n	8002b10 <_printf_common+0xcc>
 8002ada:	2000      	movs	r0, #0
 8002adc:	e008      	b.n	8002af0 <_printf_common+0xac>
 8002ade:	2301      	movs	r3, #1
 8002ae0:	4652      	mov	r2, sl
 8002ae2:	4649      	mov	r1, r9
 8002ae4:	4638      	mov	r0, r7
 8002ae6:	47c0      	blx	r8
 8002ae8:	3001      	adds	r0, #1
 8002aea:	d103      	bne.n	8002af4 <_printf_common+0xb0>
 8002aec:	f04f 30ff 	mov.w	r0, #4294967295
 8002af0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002af4:	3501      	adds	r5, #1
 8002af6:	e7c4      	b.n	8002a82 <_printf_common+0x3e>
 8002af8:	2030      	movs	r0, #48	; 0x30
 8002afa:	18e1      	adds	r1, r4, r3
 8002afc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002b00:	1c5a      	adds	r2, r3, #1
 8002b02:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002b06:	4422      	add	r2, r4
 8002b08:	3302      	adds	r3, #2
 8002b0a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002b0e:	e7c5      	b.n	8002a9c <_printf_common+0x58>
 8002b10:	2301      	movs	r3, #1
 8002b12:	4622      	mov	r2, r4
 8002b14:	4649      	mov	r1, r9
 8002b16:	4638      	mov	r0, r7
 8002b18:	47c0      	blx	r8
 8002b1a:	3001      	adds	r0, #1
 8002b1c:	d0e6      	beq.n	8002aec <_printf_common+0xa8>
 8002b1e:	3601      	adds	r6, #1
 8002b20:	e7d9      	b.n	8002ad6 <_printf_common+0x92>
	...

08002b24 <_printf_i>:
 8002b24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002b28:	460c      	mov	r4, r1
 8002b2a:	7e27      	ldrb	r7, [r4, #24]
 8002b2c:	4691      	mov	r9, r2
 8002b2e:	2f78      	cmp	r7, #120	; 0x78
 8002b30:	4680      	mov	r8, r0
 8002b32:	469a      	mov	sl, r3
 8002b34:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002b36:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002b3a:	d807      	bhi.n	8002b4c <_printf_i+0x28>
 8002b3c:	2f62      	cmp	r7, #98	; 0x62
 8002b3e:	d80a      	bhi.n	8002b56 <_printf_i+0x32>
 8002b40:	2f00      	cmp	r7, #0
 8002b42:	f000 80d9 	beq.w	8002cf8 <_printf_i+0x1d4>
 8002b46:	2f58      	cmp	r7, #88	; 0x58
 8002b48:	f000 80a4 	beq.w	8002c94 <_printf_i+0x170>
 8002b4c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002b50:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002b54:	e03a      	b.n	8002bcc <_printf_i+0xa8>
 8002b56:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002b5a:	2b15      	cmp	r3, #21
 8002b5c:	d8f6      	bhi.n	8002b4c <_printf_i+0x28>
 8002b5e:	a001      	add	r0, pc, #4	; (adr r0, 8002b64 <_printf_i+0x40>)
 8002b60:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002b64:	08002bbd 	.word	0x08002bbd
 8002b68:	08002bd1 	.word	0x08002bd1
 8002b6c:	08002b4d 	.word	0x08002b4d
 8002b70:	08002b4d 	.word	0x08002b4d
 8002b74:	08002b4d 	.word	0x08002b4d
 8002b78:	08002b4d 	.word	0x08002b4d
 8002b7c:	08002bd1 	.word	0x08002bd1
 8002b80:	08002b4d 	.word	0x08002b4d
 8002b84:	08002b4d 	.word	0x08002b4d
 8002b88:	08002b4d 	.word	0x08002b4d
 8002b8c:	08002b4d 	.word	0x08002b4d
 8002b90:	08002cdf 	.word	0x08002cdf
 8002b94:	08002c01 	.word	0x08002c01
 8002b98:	08002cc1 	.word	0x08002cc1
 8002b9c:	08002b4d 	.word	0x08002b4d
 8002ba0:	08002b4d 	.word	0x08002b4d
 8002ba4:	08002d01 	.word	0x08002d01
 8002ba8:	08002b4d 	.word	0x08002b4d
 8002bac:	08002c01 	.word	0x08002c01
 8002bb0:	08002b4d 	.word	0x08002b4d
 8002bb4:	08002b4d 	.word	0x08002b4d
 8002bb8:	08002cc9 	.word	0x08002cc9
 8002bbc:	680b      	ldr	r3, [r1, #0]
 8002bbe:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002bc2:	1d1a      	adds	r2, r3, #4
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	600a      	str	r2, [r1, #0]
 8002bc8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e0a4      	b.n	8002d1a <_printf_i+0x1f6>
 8002bd0:	6825      	ldr	r5, [r4, #0]
 8002bd2:	6808      	ldr	r0, [r1, #0]
 8002bd4:	062e      	lsls	r6, r5, #24
 8002bd6:	f100 0304 	add.w	r3, r0, #4
 8002bda:	d50a      	bpl.n	8002bf2 <_printf_i+0xce>
 8002bdc:	6805      	ldr	r5, [r0, #0]
 8002bde:	600b      	str	r3, [r1, #0]
 8002be0:	2d00      	cmp	r5, #0
 8002be2:	da03      	bge.n	8002bec <_printf_i+0xc8>
 8002be4:	232d      	movs	r3, #45	; 0x2d
 8002be6:	426d      	negs	r5, r5
 8002be8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002bec:	230a      	movs	r3, #10
 8002bee:	485e      	ldr	r0, [pc, #376]	; (8002d68 <_printf_i+0x244>)
 8002bf0:	e019      	b.n	8002c26 <_printf_i+0x102>
 8002bf2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002bf6:	6805      	ldr	r5, [r0, #0]
 8002bf8:	600b      	str	r3, [r1, #0]
 8002bfa:	bf18      	it	ne
 8002bfc:	b22d      	sxthne	r5, r5
 8002bfe:	e7ef      	b.n	8002be0 <_printf_i+0xbc>
 8002c00:	680b      	ldr	r3, [r1, #0]
 8002c02:	6825      	ldr	r5, [r4, #0]
 8002c04:	1d18      	adds	r0, r3, #4
 8002c06:	6008      	str	r0, [r1, #0]
 8002c08:	0628      	lsls	r0, r5, #24
 8002c0a:	d501      	bpl.n	8002c10 <_printf_i+0xec>
 8002c0c:	681d      	ldr	r5, [r3, #0]
 8002c0e:	e002      	b.n	8002c16 <_printf_i+0xf2>
 8002c10:	0669      	lsls	r1, r5, #25
 8002c12:	d5fb      	bpl.n	8002c0c <_printf_i+0xe8>
 8002c14:	881d      	ldrh	r5, [r3, #0]
 8002c16:	2f6f      	cmp	r7, #111	; 0x6f
 8002c18:	bf0c      	ite	eq
 8002c1a:	2308      	moveq	r3, #8
 8002c1c:	230a      	movne	r3, #10
 8002c1e:	4852      	ldr	r0, [pc, #328]	; (8002d68 <_printf_i+0x244>)
 8002c20:	2100      	movs	r1, #0
 8002c22:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002c26:	6866      	ldr	r6, [r4, #4]
 8002c28:	2e00      	cmp	r6, #0
 8002c2a:	bfa8      	it	ge
 8002c2c:	6821      	ldrge	r1, [r4, #0]
 8002c2e:	60a6      	str	r6, [r4, #8]
 8002c30:	bfa4      	itt	ge
 8002c32:	f021 0104 	bicge.w	r1, r1, #4
 8002c36:	6021      	strge	r1, [r4, #0]
 8002c38:	b90d      	cbnz	r5, 8002c3e <_printf_i+0x11a>
 8002c3a:	2e00      	cmp	r6, #0
 8002c3c:	d04d      	beq.n	8002cda <_printf_i+0x1b6>
 8002c3e:	4616      	mov	r6, r2
 8002c40:	fbb5 f1f3 	udiv	r1, r5, r3
 8002c44:	fb03 5711 	mls	r7, r3, r1, r5
 8002c48:	5dc7      	ldrb	r7, [r0, r7]
 8002c4a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002c4e:	462f      	mov	r7, r5
 8002c50:	42bb      	cmp	r3, r7
 8002c52:	460d      	mov	r5, r1
 8002c54:	d9f4      	bls.n	8002c40 <_printf_i+0x11c>
 8002c56:	2b08      	cmp	r3, #8
 8002c58:	d10b      	bne.n	8002c72 <_printf_i+0x14e>
 8002c5a:	6823      	ldr	r3, [r4, #0]
 8002c5c:	07df      	lsls	r7, r3, #31
 8002c5e:	d508      	bpl.n	8002c72 <_printf_i+0x14e>
 8002c60:	6923      	ldr	r3, [r4, #16]
 8002c62:	6861      	ldr	r1, [r4, #4]
 8002c64:	4299      	cmp	r1, r3
 8002c66:	bfde      	ittt	le
 8002c68:	2330      	movle	r3, #48	; 0x30
 8002c6a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002c6e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002c72:	1b92      	subs	r2, r2, r6
 8002c74:	6122      	str	r2, [r4, #16]
 8002c76:	464b      	mov	r3, r9
 8002c78:	4621      	mov	r1, r4
 8002c7a:	4640      	mov	r0, r8
 8002c7c:	f8cd a000 	str.w	sl, [sp]
 8002c80:	aa03      	add	r2, sp, #12
 8002c82:	f7ff fedf 	bl	8002a44 <_printf_common>
 8002c86:	3001      	adds	r0, #1
 8002c88:	d14c      	bne.n	8002d24 <_printf_i+0x200>
 8002c8a:	f04f 30ff 	mov.w	r0, #4294967295
 8002c8e:	b004      	add	sp, #16
 8002c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c94:	4834      	ldr	r0, [pc, #208]	; (8002d68 <_printf_i+0x244>)
 8002c96:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002c9a:	680e      	ldr	r6, [r1, #0]
 8002c9c:	6823      	ldr	r3, [r4, #0]
 8002c9e:	f856 5b04 	ldr.w	r5, [r6], #4
 8002ca2:	061f      	lsls	r7, r3, #24
 8002ca4:	600e      	str	r6, [r1, #0]
 8002ca6:	d514      	bpl.n	8002cd2 <_printf_i+0x1ae>
 8002ca8:	07d9      	lsls	r1, r3, #31
 8002caa:	bf44      	itt	mi
 8002cac:	f043 0320 	orrmi.w	r3, r3, #32
 8002cb0:	6023      	strmi	r3, [r4, #0]
 8002cb2:	b91d      	cbnz	r5, 8002cbc <_printf_i+0x198>
 8002cb4:	6823      	ldr	r3, [r4, #0]
 8002cb6:	f023 0320 	bic.w	r3, r3, #32
 8002cba:	6023      	str	r3, [r4, #0]
 8002cbc:	2310      	movs	r3, #16
 8002cbe:	e7af      	b.n	8002c20 <_printf_i+0xfc>
 8002cc0:	6823      	ldr	r3, [r4, #0]
 8002cc2:	f043 0320 	orr.w	r3, r3, #32
 8002cc6:	6023      	str	r3, [r4, #0]
 8002cc8:	2378      	movs	r3, #120	; 0x78
 8002cca:	4828      	ldr	r0, [pc, #160]	; (8002d6c <_printf_i+0x248>)
 8002ccc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002cd0:	e7e3      	b.n	8002c9a <_printf_i+0x176>
 8002cd2:	065e      	lsls	r6, r3, #25
 8002cd4:	bf48      	it	mi
 8002cd6:	b2ad      	uxthmi	r5, r5
 8002cd8:	e7e6      	b.n	8002ca8 <_printf_i+0x184>
 8002cda:	4616      	mov	r6, r2
 8002cdc:	e7bb      	b.n	8002c56 <_printf_i+0x132>
 8002cde:	680b      	ldr	r3, [r1, #0]
 8002ce0:	6826      	ldr	r6, [r4, #0]
 8002ce2:	1d1d      	adds	r5, r3, #4
 8002ce4:	6960      	ldr	r0, [r4, #20]
 8002ce6:	600d      	str	r5, [r1, #0]
 8002ce8:	0635      	lsls	r5, r6, #24
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	d501      	bpl.n	8002cf2 <_printf_i+0x1ce>
 8002cee:	6018      	str	r0, [r3, #0]
 8002cf0:	e002      	b.n	8002cf8 <_printf_i+0x1d4>
 8002cf2:	0671      	lsls	r1, r6, #25
 8002cf4:	d5fb      	bpl.n	8002cee <_printf_i+0x1ca>
 8002cf6:	8018      	strh	r0, [r3, #0]
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	4616      	mov	r6, r2
 8002cfc:	6123      	str	r3, [r4, #16]
 8002cfe:	e7ba      	b.n	8002c76 <_printf_i+0x152>
 8002d00:	680b      	ldr	r3, [r1, #0]
 8002d02:	1d1a      	adds	r2, r3, #4
 8002d04:	600a      	str	r2, [r1, #0]
 8002d06:	681e      	ldr	r6, [r3, #0]
 8002d08:	2100      	movs	r1, #0
 8002d0a:	4630      	mov	r0, r6
 8002d0c:	6862      	ldr	r2, [r4, #4]
 8002d0e:	f000 f82f 	bl	8002d70 <memchr>
 8002d12:	b108      	cbz	r0, 8002d18 <_printf_i+0x1f4>
 8002d14:	1b80      	subs	r0, r0, r6
 8002d16:	6060      	str	r0, [r4, #4]
 8002d18:	6863      	ldr	r3, [r4, #4]
 8002d1a:	6123      	str	r3, [r4, #16]
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d22:	e7a8      	b.n	8002c76 <_printf_i+0x152>
 8002d24:	4632      	mov	r2, r6
 8002d26:	4649      	mov	r1, r9
 8002d28:	4640      	mov	r0, r8
 8002d2a:	6923      	ldr	r3, [r4, #16]
 8002d2c:	47d0      	blx	sl
 8002d2e:	3001      	adds	r0, #1
 8002d30:	d0ab      	beq.n	8002c8a <_printf_i+0x166>
 8002d32:	6823      	ldr	r3, [r4, #0]
 8002d34:	079b      	lsls	r3, r3, #30
 8002d36:	d413      	bmi.n	8002d60 <_printf_i+0x23c>
 8002d38:	68e0      	ldr	r0, [r4, #12]
 8002d3a:	9b03      	ldr	r3, [sp, #12]
 8002d3c:	4298      	cmp	r0, r3
 8002d3e:	bfb8      	it	lt
 8002d40:	4618      	movlt	r0, r3
 8002d42:	e7a4      	b.n	8002c8e <_printf_i+0x16a>
 8002d44:	2301      	movs	r3, #1
 8002d46:	4632      	mov	r2, r6
 8002d48:	4649      	mov	r1, r9
 8002d4a:	4640      	mov	r0, r8
 8002d4c:	47d0      	blx	sl
 8002d4e:	3001      	adds	r0, #1
 8002d50:	d09b      	beq.n	8002c8a <_printf_i+0x166>
 8002d52:	3501      	adds	r5, #1
 8002d54:	68e3      	ldr	r3, [r4, #12]
 8002d56:	9903      	ldr	r1, [sp, #12]
 8002d58:	1a5b      	subs	r3, r3, r1
 8002d5a:	42ab      	cmp	r3, r5
 8002d5c:	dcf2      	bgt.n	8002d44 <_printf_i+0x220>
 8002d5e:	e7eb      	b.n	8002d38 <_printf_i+0x214>
 8002d60:	2500      	movs	r5, #0
 8002d62:	f104 0619 	add.w	r6, r4, #25
 8002d66:	e7f5      	b.n	8002d54 <_printf_i+0x230>
 8002d68:	08003029 	.word	0x08003029
 8002d6c:	0800303a 	.word	0x0800303a

08002d70 <memchr>:
 8002d70:	4603      	mov	r3, r0
 8002d72:	b510      	push	{r4, lr}
 8002d74:	b2c9      	uxtb	r1, r1
 8002d76:	4402      	add	r2, r0
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	d101      	bne.n	8002d82 <memchr+0x12>
 8002d7e:	2000      	movs	r0, #0
 8002d80:	e003      	b.n	8002d8a <memchr+0x1a>
 8002d82:	7804      	ldrb	r4, [r0, #0]
 8002d84:	3301      	adds	r3, #1
 8002d86:	428c      	cmp	r4, r1
 8002d88:	d1f6      	bne.n	8002d78 <memchr+0x8>
 8002d8a:	bd10      	pop	{r4, pc}

08002d8c <memcpy>:
 8002d8c:	440a      	add	r2, r1
 8002d8e:	4291      	cmp	r1, r2
 8002d90:	f100 33ff 	add.w	r3, r0, #4294967295
 8002d94:	d100      	bne.n	8002d98 <memcpy+0xc>
 8002d96:	4770      	bx	lr
 8002d98:	b510      	push	{r4, lr}
 8002d9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002d9e:	4291      	cmp	r1, r2
 8002da0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002da4:	d1f9      	bne.n	8002d9a <memcpy+0xe>
 8002da6:	bd10      	pop	{r4, pc}

08002da8 <memmove>:
 8002da8:	4288      	cmp	r0, r1
 8002daa:	b510      	push	{r4, lr}
 8002dac:	eb01 0402 	add.w	r4, r1, r2
 8002db0:	d902      	bls.n	8002db8 <memmove+0x10>
 8002db2:	4284      	cmp	r4, r0
 8002db4:	4623      	mov	r3, r4
 8002db6:	d807      	bhi.n	8002dc8 <memmove+0x20>
 8002db8:	1e43      	subs	r3, r0, #1
 8002dba:	42a1      	cmp	r1, r4
 8002dbc:	d008      	beq.n	8002dd0 <memmove+0x28>
 8002dbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002dc2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002dc6:	e7f8      	b.n	8002dba <memmove+0x12>
 8002dc8:	4601      	mov	r1, r0
 8002dca:	4402      	add	r2, r0
 8002dcc:	428a      	cmp	r2, r1
 8002dce:	d100      	bne.n	8002dd2 <memmove+0x2a>
 8002dd0:	bd10      	pop	{r4, pc}
 8002dd2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002dd6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002dda:	e7f7      	b.n	8002dcc <memmove+0x24>

08002ddc <_free_r>:
 8002ddc:	b538      	push	{r3, r4, r5, lr}
 8002dde:	4605      	mov	r5, r0
 8002de0:	2900      	cmp	r1, #0
 8002de2:	d043      	beq.n	8002e6c <_free_r+0x90>
 8002de4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002de8:	1f0c      	subs	r4, r1, #4
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	bfb8      	it	lt
 8002dee:	18e4      	addlt	r4, r4, r3
 8002df0:	f000 f8d0 	bl	8002f94 <__malloc_lock>
 8002df4:	4a1e      	ldr	r2, [pc, #120]	; (8002e70 <_free_r+0x94>)
 8002df6:	6813      	ldr	r3, [r2, #0]
 8002df8:	4610      	mov	r0, r2
 8002dfa:	b933      	cbnz	r3, 8002e0a <_free_r+0x2e>
 8002dfc:	6063      	str	r3, [r4, #4]
 8002dfe:	6014      	str	r4, [r2, #0]
 8002e00:	4628      	mov	r0, r5
 8002e02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002e06:	f000 b8cb 	b.w	8002fa0 <__malloc_unlock>
 8002e0a:	42a3      	cmp	r3, r4
 8002e0c:	d90a      	bls.n	8002e24 <_free_r+0x48>
 8002e0e:	6821      	ldr	r1, [r4, #0]
 8002e10:	1862      	adds	r2, r4, r1
 8002e12:	4293      	cmp	r3, r2
 8002e14:	bf01      	itttt	eq
 8002e16:	681a      	ldreq	r2, [r3, #0]
 8002e18:	685b      	ldreq	r3, [r3, #4]
 8002e1a:	1852      	addeq	r2, r2, r1
 8002e1c:	6022      	streq	r2, [r4, #0]
 8002e1e:	6063      	str	r3, [r4, #4]
 8002e20:	6004      	str	r4, [r0, #0]
 8002e22:	e7ed      	b.n	8002e00 <_free_r+0x24>
 8002e24:	461a      	mov	r2, r3
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	b10b      	cbz	r3, 8002e2e <_free_r+0x52>
 8002e2a:	42a3      	cmp	r3, r4
 8002e2c:	d9fa      	bls.n	8002e24 <_free_r+0x48>
 8002e2e:	6811      	ldr	r1, [r2, #0]
 8002e30:	1850      	adds	r0, r2, r1
 8002e32:	42a0      	cmp	r0, r4
 8002e34:	d10b      	bne.n	8002e4e <_free_r+0x72>
 8002e36:	6820      	ldr	r0, [r4, #0]
 8002e38:	4401      	add	r1, r0
 8002e3a:	1850      	adds	r0, r2, r1
 8002e3c:	4283      	cmp	r3, r0
 8002e3e:	6011      	str	r1, [r2, #0]
 8002e40:	d1de      	bne.n	8002e00 <_free_r+0x24>
 8002e42:	6818      	ldr	r0, [r3, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	4401      	add	r1, r0
 8002e48:	6011      	str	r1, [r2, #0]
 8002e4a:	6053      	str	r3, [r2, #4]
 8002e4c:	e7d8      	b.n	8002e00 <_free_r+0x24>
 8002e4e:	d902      	bls.n	8002e56 <_free_r+0x7a>
 8002e50:	230c      	movs	r3, #12
 8002e52:	602b      	str	r3, [r5, #0]
 8002e54:	e7d4      	b.n	8002e00 <_free_r+0x24>
 8002e56:	6820      	ldr	r0, [r4, #0]
 8002e58:	1821      	adds	r1, r4, r0
 8002e5a:	428b      	cmp	r3, r1
 8002e5c:	bf01      	itttt	eq
 8002e5e:	6819      	ldreq	r1, [r3, #0]
 8002e60:	685b      	ldreq	r3, [r3, #4]
 8002e62:	1809      	addeq	r1, r1, r0
 8002e64:	6021      	streq	r1, [r4, #0]
 8002e66:	6063      	str	r3, [r4, #4]
 8002e68:	6054      	str	r4, [r2, #4]
 8002e6a:	e7c9      	b.n	8002e00 <_free_r+0x24>
 8002e6c:	bd38      	pop	{r3, r4, r5, pc}
 8002e6e:	bf00      	nop
 8002e70:	200000cc 	.word	0x200000cc

08002e74 <_malloc_r>:
 8002e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e76:	1ccd      	adds	r5, r1, #3
 8002e78:	f025 0503 	bic.w	r5, r5, #3
 8002e7c:	3508      	adds	r5, #8
 8002e7e:	2d0c      	cmp	r5, #12
 8002e80:	bf38      	it	cc
 8002e82:	250c      	movcc	r5, #12
 8002e84:	2d00      	cmp	r5, #0
 8002e86:	4606      	mov	r6, r0
 8002e88:	db01      	blt.n	8002e8e <_malloc_r+0x1a>
 8002e8a:	42a9      	cmp	r1, r5
 8002e8c:	d903      	bls.n	8002e96 <_malloc_r+0x22>
 8002e8e:	230c      	movs	r3, #12
 8002e90:	6033      	str	r3, [r6, #0]
 8002e92:	2000      	movs	r0, #0
 8002e94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002e96:	f000 f87d 	bl	8002f94 <__malloc_lock>
 8002e9a:	4921      	ldr	r1, [pc, #132]	; (8002f20 <_malloc_r+0xac>)
 8002e9c:	680a      	ldr	r2, [r1, #0]
 8002e9e:	4614      	mov	r4, r2
 8002ea0:	b99c      	cbnz	r4, 8002eca <_malloc_r+0x56>
 8002ea2:	4f20      	ldr	r7, [pc, #128]	; (8002f24 <_malloc_r+0xb0>)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	b923      	cbnz	r3, 8002eb2 <_malloc_r+0x3e>
 8002ea8:	4621      	mov	r1, r4
 8002eaa:	4630      	mov	r0, r6
 8002eac:	f000 f862 	bl	8002f74 <_sbrk_r>
 8002eb0:	6038      	str	r0, [r7, #0]
 8002eb2:	4629      	mov	r1, r5
 8002eb4:	4630      	mov	r0, r6
 8002eb6:	f000 f85d 	bl	8002f74 <_sbrk_r>
 8002eba:	1c43      	adds	r3, r0, #1
 8002ebc:	d123      	bne.n	8002f06 <_malloc_r+0x92>
 8002ebe:	230c      	movs	r3, #12
 8002ec0:	4630      	mov	r0, r6
 8002ec2:	6033      	str	r3, [r6, #0]
 8002ec4:	f000 f86c 	bl	8002fa0 <__malloc_unlock>
 8002ec8:	e7e3      	b.n	8002e92 <_malloc_r+0x1e>
 8002eca:	6823      	ldr	r3, [r4, #0]
 8002ecc:	1b5b      	subs	r3, r3, r5
 8002ece:	d417      	bmi.n	8002f00 <_malloc_r+0x8c>
 8002ed0:	2b0b      	cmp	r3, #11
 8002ed2:	d903      	bls.n	8002edc <_malloc_r+0x68>
 8002ed4:	6023      	str	r3, [r4, #0]
 8002ed6:	441c      	add	r4, r3
 8002ed8:	6025      	str	r5, [r4, #0]
 8002eda:	e004      	b.n	8002ee6 <_malloc_r+0x72>
 8002edc:	6863      	ldr	r3, [r4, #4]
 8002ede:	42a2      	cmp	r2, r4
 8002ee0:	bf0c      	ite	eq
 8002ee2:	600b      	streq	r3, [r1, #0]
 8002ee4:	6053      	strne	r3, [r2, #4]
 8002ee6:	4630      	mov	r0, r6
 8002ee8:	f000 f85a 	bl	8002fa0 <__malloc_unlock>
 8002eec:	f104 000b 	add.w	r0, r4, #11
 8002ef0:	1d23      	adds	r3, r4, #4
 8002ef2:	f020 0007 	bic.w	r0, r0, #7
 8002ef6:	1ac2      	subs	r2, r0, r3
 8002ef8:	d0cc      	beq.n	8002e94 <_malloc_r+0x20>
 8002efa:	1a1b      	subs	r3, r3, r0
 8002efc:	50a3      	str	r3, [r4, r2]
 8002efe:	e7c9      	b.n	8002e94 <_malloc_r+0x20>
 8002f00:	4622      	mov	r2, r4
 8002f02:	6864      	ldr	r4, [r4, #4]
 8002f04:	e7cc      	b.n	8002ea0 <_malloc_r+0x2c>
 8002f06:	1cc4      	adds	r4, r0, #3
 8002f08:	f024 0403 	bic.w	r4, r4, #3
 8002f0c:	42a0      	cmp	r0, r4
 8002f0e:	d0e3      	beq.n	8002ed8 <_malloc_r+0x64>
 8002f10:	1a21      	subs	r1, r4, r0
 8002f12:	4630      	mov	r0, r6
 8002f14:	f000 f82e 	bl	8002f74 <_sbrk_r>
 8002f18:	3001      	adds	r0, #1
 8002f1a:	d1dd      	bne.n	8002ed8 <_malloc_r+0x64>
 8002f1c:	e7cf      	b.n	8002ebe <_malloc_r+0x4a>
 8002f1e:	bf00      	nop
 8002f20:	200000cc 	.word	0x200000cc
 8002f24:	200000d0 	.word	0x200000d0

08002f28 <_realloc_r>:
 8002f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f2a:	4607      	mov	r7, r0
 8002f2c:	4614      	mov	r4, r2
 8002f2e:	460e      	mov	r6, r1
 8002f30:	b921      	cbnz	r1, 8002f3c <_realloc_r+0x14>
 8002f32:	4611      	mov	r1, r2
 8002f34:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002f38:	f7ff bf9c 	b.w	8002e74 <_malloc_r>
 8002f3c:	b922      	cbnz	r2, 8002f48 <_realloc_r+0x20>
 8002f3e:	f7ff ff4d 	bl	8002ddc <_free_r>
 8002f42:	4625      	mov	r5, r4
 8002f44:	4628      	mov	r0, r5
 8002f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f48:	f000 f830 	bl	8002fac <_malloc_usable_size_r>
 8002f4c:	42a0      	cmp	r0, r4
 8002f4e:	d20f      	bcs.n	8002f70 <_realloc_r+0x48>
 8002f50:	4621      	mov	r1, r4
 8002f52:	4638      	mov	r0, r7
 8002f54:	f7ff ff8e 	bl	8002e74 <_malloc_r>
 8002f58:	4605      	mov	r5, r0
 8002f5a:	2800      	cmp	r0, #0
 8002f5c:	d0f2      	beq.n	8002f44 <_realloc_r+0x1c>
 8002f5e:	4631      	mov	r1, r6
 8002f60:	4622      	mov	r2, r4
 8002f62:	f7ff ff13 	bl	8002d8c <memcpy>
 8002f66:	4631      	mov	r1, r6
 8002f68:	4638      	mov	r0, r7
 8002f6a:	f7ff ff37 	bl	8002ddc <_free_r>
 8002f6e:	e7e9      	b.n	8002f44 <_realloc_r+0x1c>
 8002f70:	4635      	mov	r5, r6
 8002f72:	e7e7      	b.n	8002f44 <_realloc_r+0x1c>

08002f74 <_sbrk_r>:
 8002f74:	b538      	push	{r3, r4, r5, lr}
 8002f76:	2300      	movs	r3, #0
 8002f78:	4d05      	ldr	r5, [pc, #20]	; (8002f90 <_sbrk_r+0x1c>)
 8002f7a:	4604      	mov	r4, r0
 8002f7c:	4608      	mov	r0, r1
 8002f7e:	602b      	str	r3, [r5, #0]
 8002f80:	f7fd fb74 	bl	800066c <_sbrk>
 8002f84:	1c43      	adds	r3, r0, #1
 8002f86:	d102      	bne.n	8002f8e <_sbrk_r+0x1a>
 8002f88:	682b      	ldr	r3, [r5, #0]
 8002f8a:	b103      	cbz	r3, 8002f8e <_sbrk_r+0x1a>
 8002f8c:	6023      	str	r3, [r4, #0]
 8002f8e:	bd38      	pop	{r3, r4, r5, pc}
 8002f90:	20000164 	.word	0x20000164

08002f94 <__malloc_lock>:
 8002f94:	4801      	ldr	r0, [pc, #4]	; (8002f9c <__malloc_lock+0x8>)
 8002f96:	f000 b811 	b.w	8002fbc <__retarget_lock_acquire_recursive>
 8002f9a:	bf00      	nop
 8002f9c:	2000016c 	.word	0x2000016c

08002fa0 <__malloc_unlock>:
 8002fa0:	4801      	ldr	r0, [pc, #4]	; (8002fa8 <__malloc_unlock+0x8>)
 8002fa2:	f000 b80c 	b.w	8002fbe <__retarget_lock_release_recursive>
 8002fa6:	bf00      	nop
 8002fa8:	2000016c 	.word	0x2000016c

08002fac <_malloc_usable_size_r>:
 8002fac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002fb0:	1f18      	subs	r0, r3, #4
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	bfbc      	itt	lt
 8002fb6:	580b      	ldrlt	r3, [r1, r0]
 8002fb8:	18c0      	addlt	r0, r0, r3
 8002fba:	4770      	bx	lr

08002fbc <__retarget_lock_acquire_recursive>:
 8002fbc:	4770      	bx	lr

08002fbe <__retarget_lock_release_recursive>:
 8002fbe:	4770      	bx	lr

08002fc0 <_init>:
 8002fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fc2:	bf00      	nop
 8002fc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fc6:	bc08      	pop	{r3}
 8002fc8:	469e      	mov	lr, r3
 8002fca:	4770      	bx	lr

08002fcc <_fini>:
 8002fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fce:	bf00      	nop
 8002fd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fd2:	bc08      	pop	{r3}
 8002fd4:	469e      	mov	lr, r3
 8002fd6:	4770      	bx	lr
