<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: n22_gnrl_dffl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_n22_gnrl_dffl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_n22_gnrl_dffl')">n22_gnrl_dffl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.40</td>
<td class="s10 cl rt"><a href="mod783.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod783.html#Toggle" > 74.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/common/uvc_lib/rs_base_vc/../../../../design/ip/Andes_N22/andes_ip/n22_core/ucore/hdl/n22_gnrl_dffs.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/common/uvc_lib/rs_base_vc/../../../../design/ip/Andes_N22/andes_ip/n22_core/ucore/hdl/n22_gnrl_dffs.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod783.html#inst_tag_34635"  onclick="showContent('inst_tag_34635')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_splt.gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></td>
<td class="s3 cl rt"> 38.89</td>
<td class="s5 cl rt"><a href="mod783.html#inst_tag_34635_Line" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod783.html#inst_tag_34635_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod783.html#inst_tag_34635_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod783.html#inst_tag_34636"  onclick="showContent('inst_tag_34636')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ilm_ctrl.u_n22_ilm_arbt.u_biu_icb_arbt.gen_arbt_num_gt_1.gen_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="s5 cl rt"><a href="mod783.html#inst_tag_34636_Line" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod783.html#inst_tag_34636_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod783.html#inst_tag_34636_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod783.html#inst_tag_34637"  onclick="showContent('inst_tag_34637')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ilm_ctrl.u_n22_ilm_icb_ctrl.u_n22_lm_sram_ctrl.u_e1_stage.gen_dp_gt_0.dat_dfflr</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="s5 cl rt"><a href="mod783.html#inst_tag_34637_Line" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod783.html#inst_tag_34637_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod783.html#inst_tag_34637_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod783.html#inst_tag_34633"  onclick="showContent('inst_tag_34633')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_splt.gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34633_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod783.html#inst_tag_34633_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34633_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod783.html#inst_tag_34638"  onclick="showContent('inst_tag_34638')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dlm_ctrl.u_n22_icb_ctrl.u_n22_lm_sram_ctrl.u_e1_stage.gen_dp_gt_0.dat_dfflr</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34638_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod783.html#inst_tag_34638_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34638_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod783.html#inst_tag_34634"  onclick="showContent('inst_tag_34634')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_buffer.u_n22_gnrl_cmd_fifo.gen_dp_gt0.gen_fifo_rf[0].fifo_rf_dffl</a></td>
<td class="s8 cl rt"> 86.57</td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34634_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod783.html#inst_tag_34634_Toggle" > 59.71</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34634_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod783.html#inst_tag_34631"  onclick="showContent('inst_tag_34631')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lsu.u_n22_lsu_ctrl.u_n22_lsu_splt_stage.gen_dp_gt_0.dat_dfflr</a></td>
<td class="s9 cl rt"> 92.67</td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34631_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod783.html#inst_tag_34631_Toggle" > 78.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34631_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod783.html#inst_tag_34629"  onclick="showContent('inst_tag_34629')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_dpath.sbf_0_dffl</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34629_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34629_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34629_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod783.html#inst_tag_34630"  onclick="showContent('inst_tag_34630')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_dpath.sbf_1_dffl</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34630_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34630_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34630_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod783.html#inst_tag_34632"  onclick="showContent('inst_tag_34632')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_arbt.gen_arbt_num_gt_1.gen_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34632_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34632_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34632_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_34635'>
<hr>
<a name="inst_tag_34635"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy26.html#tag_urg_inst_34635" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_splt.gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.89</td>
<td class="s5 cl rt"><a href="mod783.html#inst_tag_34635_Line" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod783.html#inst_tag_34635_Toggle" > 16.67</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod783.html#inst_tag_34635_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 38.89</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2970.html#inst_tag_218462" >gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_34636'>
<hr>
<a name="inst_tag_34636"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy26.html#tag_urg_inst_34636" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ilm_ctrl.u_n22_ilm_arbt.u_biu_icb_arbt.gen_arbt_num_gt_1.gen_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.67</td>
<td class="s5 cl rt"><a href="mod783.html#inst_tag_34636_Line" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod783.html#inst_tag_34636_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod783.html#inst_tag_34636_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2970.html#inst_tag_218463" >gen_arbt_num_gt_1.gen_dp_1.u_n22_gnrl_rspid_fifo</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_34637'>
<hr>
<a name="inst_tag_34637"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy26.html#tag_urg_inst_34637" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ilm_ctrl.u_n22_ilm_icb_ctrl.u_n22_lm_sram_ctrl.u_e1_stage.gen_dp_gt_0.dat_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.67</td>
<td class="s5 cl rt"><a href="mod783.html#inst_tag_34637_Line" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod783.html#inst_tag_34637_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod783.html#inst_tag_34637_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 41.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2970.html#inst_tag_218464" >u_e1_stage</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_34633'>
<hr>
<a name="inst_tag_34633"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy26.html#tag_urg_inst_34633" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_splt.gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34633_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod783.html#inst_tag_34633_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34633_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2970.html#inst_tag_218461" >gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_34638'>
<hr>
<a name="inst_tag_34638"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy26.html#tag_urg_inst_34638" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dlm_ctrl.u_n22_icb_ctrl.u_n22_lm_sram_ctrl.u_e1_stage.gen_dp_gt_0.dat_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34638_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod783.html#inst_tag_34638_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34638_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2970.html#inst_tag_218465" >u_e1_stage</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_34634'>
<hr>
<a name="inst_tag_34634"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy26.html#tag_urg_inst_34634" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_buffer.u_n22_gnrl_cmd_fifo.gen_dp_gt0.gen_fifo_rf[0].fifo_rf_dffl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.57</td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34634_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod783.html#inst_tag_34634_Toggle" > 59.71</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34634_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.57</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.71</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.01</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 60.06</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod162.html#inst_tag_12781" >u_n22_gnrl_cmd_fifo</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_34631'>
<hr>
<a name="inst_tag_34631"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy26.html#tag_urg_inst_34631" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lsu.u_n22_lsu_ctrl.u_n22_lsu_splt_stage.gen_dp_gt_0.dat_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.67</td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34631_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod783.html#inst_tag_34631_Toggle" > 78.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34631_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2970.html#inst_tag_218459" >u_n22_lsu_splt_stage</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_34629'>
<hr>
<a name="inst_tag_34629"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_34629" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_dpath.sbf_0_dffl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34629_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34629_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34629_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 92.43</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.00</td>
<td class="s8 cl rt"> 87.30</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2305.html#inst_tag_175820" >u_n22_exu_alu_dpath</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_34630'>
<hr>
<a name="inst_tag_34630"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy24.html#tag_urg_inst_34630" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_dpath.sbf_1_dffl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34630_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34630_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34630_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 92.43</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.00</td>
<td class="s8 cl rt"> 87.30</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.00</td>
<td class="wht cl rt"></td>
<td><a href="mod2305.html#inst_tag_175820" >u_n22_exu_alu_dpath</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_34632'>
<hr>
<a name="inst_tag_34632"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy26.html#tag_urg_inst_34632" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_arbt.gen_arbt_num_gt_1.gen_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34632_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34632_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod783.html#inst_tag_34632_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2970.html#inst_tag_218460" >gen_arbt_num_gt_1.gen_dp_1.u_n22_gnrl_rspid_fifo</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_n22_gnrl_dffl'>
<a name="Line"></a>
Line Coverage for Module : <a name="1739257771"></a>
<a href="mod783.html" >n22_gnrl_dffl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>90</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
89                      begin : DFFL_PROC
90         1/1            if (lden == 1'b1)
91         1/1              qout_r &lt;= dnxt;
                        MISSING_ELSE
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="176829322"></a>
<a href="mod783.html" >n22_gnrl_dffl ( parameter DW=1 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod783.html#inst_tag_34631_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_arbt.gen_arbt_num_gt_1.gen_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 41.67</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod783.html#inst_tag_34635_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ilm_ctrl.u_n22_ilm_arbt.u_biu_icb_arbt.gen_arbt_num_gt_1.gen_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s4 cl rt"> 41.67</td>
<td class="s2 cl rt"> 25.00</td>
</tr></table>
<span class=inst><a href="mod783.html#inst_tag_34636_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ilm_ctrl.u_n22_ilm_icb_ctrl.u_n22_lm_sram_ctrl.u_e1_stage.gen_dp_gt_0.dat_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod783.html#inst_tag_34637_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dlm_ctrl.u_n22_icb_ctrl.u_n22_lm_sram_ctrl.u_e1_stage.gen_dp_gt_0.dat_dfflr</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="890117735"></a>
<a href="mod783.html" >n22_gnrl_dffl ( parameter DW=33 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod783.html#inst_tag_34628_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_dpath.sbf_0_dffl</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod783.html#inst_tag_34629_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_dpath.sbf_1_dffl</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">136</td>
<td class="rt">136</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">68</td>
<td class="rt">68</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">68</td>
<td class="rt">68</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">136</td>
<td class="rt">136</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">68</td>
<td class="rt">68</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">68</td>
<td class="rt">68</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[32:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[32:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="482737163"></a>
<a href="mod783.html" >n22_gnrl_dffl ( parameter DW=84 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 86.57</td>
<td class="s5 cl rt"> 59.71</td>
</tr></table>
<span class=inst><a href="mod783.html#inst_tag_34633_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_buffer.u_n22_gnrl_cmd_fifo.gen_dp_gt0.gen_fifo_rf[0].fifo_rf_dffl</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">340</td>
<td class="rt">203</td>
<td class="rt">59.71 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">170</td>
<td class="rt">102</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">170</td>
<td class="rt">101</td>
<td class="rt">59.41 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">340</td>
<td class="rt">203</td>
<td class="rt">59.71 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">170</td>
<td class="rt">102</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">170</td>
<td class="rt">101</td>
<td class="rt">59.41 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[11:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[83:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[20:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[24:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[32:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[36:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[40:37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[44:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[48:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[57:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[82:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[83]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="165513195"></a>
<a href="mod783.html" >n22_gnrl_dffl ( parameter DW=2 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod783.html#inst_tag_34632_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_splt.gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s3 cl rt"> 38.89</td>
<td class="s1 cl rt"> 16.67</td>
</tr></table>
<span class=inst><a href="mod783.html#inst_tag_34634_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_splt.gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1225998014"></a>
<a href="mod783.html" >n22_gnrl_dffl ( parameter DW=49 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 92.67</td>
<td class="s7 cl rt"> 78.00</td>
</tr></table>
<span class=inst><a href="mod783.html#inst_tag_34630_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lsu.u_n22_lsu_ctrl.u_n22_lsu_splt_stage.gen_dp_gt_0.dat_dfflr</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">200</td>
<td class="rt">156</td>
<td class="rt">78.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">100</td>
<td class="rt">78</td>
<td class="rt">78.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">100</td>
<td class="rt">78</td>
<td class="rt">78.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">200</td>
<td class="rt">156</td>
<td class="rt">78.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">100</td>
<td class="rt">78</td>
<td class="rt">78.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">100</td>
<td class="rt">78</td>
<td class="rt">78.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[35:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[40:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[47:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[48]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[34:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[37:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[40:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[47:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[48]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1739257771"></a>
<a href="mod783.html" >n22_gnrl_dffl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">90</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
90           if (lden == 1'b1)
             <font color = "green">-1-</font>  
91             qout_r <= dnxt;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_34635'>
<a name="inst_tag_34635_Line"></a>
<b>Line Coverage for Instance : <a href="mod783.html#inst_tag_34635" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_splt.gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>90</td><td>2</td><td>1</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
89                      begin : DFFL_PROC
90         1/1            if (lden == 1'b1)
91         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_34635_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod783.html#inst_tag_34635" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_splt.gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">1</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_34635_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod783.html#inst_tag_34635" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_splt.gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">90</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
90           if (lden == 1'b1)
             <font color = "red">-1-</font>  
91             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_34636'>
<a name="inst_tag_34636_Line"></a>
<b>Line Coverage for Instance : <a href="mod783.html#inst_tag_34636" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ilm_ctrl.u_n22_ilm_arbt.u_biu_icb_arbt.gen_arbt_num_gt_1.gen_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>90</td><td>2</td><td>1</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
89                      begin : DFFL_PROC
90         1/1            if (lden == 1'b1)
91         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_34636_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod783.html#inst_tag_34636" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ilm_ctrl.u_n22_ilm_arbt.u_biu_icb_arbt.gen_arbt_num_gt_1.gen_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_34636_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod783.html#inst_tag_34636" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ilm_ctrl.u_n22_ilm_arbt.u_biu_icb_arbt.gen_arbt_num_gt_1.gen_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">90</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
90           if (lden == 1'b1)
             <font color = "red">-1-</font>  
91             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_34637'>
<a name="inst_tag_34637_Line"></a>
<b>Line Coverage for Instance : <a href="mod783.html#inst_tag_34637" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ilm_ctrl.u_n22_ilm_icb_ctrl.u_n22_lm_sram_ctrl.u_e1_stage.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>90</td><td>2</td><td>1</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
89                      begin : DFFL_PROC
90         1/1            if (lden == 1'b1)
91         <font color = "red">0/1     ==>      qout_r &lt;= dnxt;</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_34637_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod783.html#inst_tag_34637" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ilm_ctrl.u_n22_ilm_icb_ctrl.u_n22_lm_sram_ctrl.u_e1_stage.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">2</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_34637_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod783.html#inst_tag_34637" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ilm_ctrl.u_n22_ilm_icb_ctrl.u_n22_lm_sram_ctrl.u_e1_stage.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">90</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
90           if (lden == 1'b1)
             <font color = "red">-1-</font>  
91             qout_r <= dnxt;
           <font color = "red">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_34633'>
<a name="inst_tag_34633_Line"></a>
<b>Line Coverage for Instance : <a href="mod783.html#inst_tag_34633" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_splt.gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>90</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
89                      begin : DFFL_PROC
90         1/1            if (lden == 1'b1)
91         1/1              qout_r &lt;= dnxt;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_34633_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod783.html#inst_tag_34633" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_splt.gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_34633_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod783.html#inst_tag_34633" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_splt.gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">90</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
90           if (lden == 1'b1)
             <font color = "green">-1-</font>  
91             qout_r <= dnxt;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_34638'>
<a name="inst_tag_34638_Line"></a>
<b>Line Coverage for Instance : <a href="mod783.html#inst_tag_34638" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dlm_ctrl.u_n22_icb_ctrl.u_n22_lm_sram_ctrl.u_e1_stage.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>90</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
89                      begin : DFFL_PROC
90         1/1            if (lden == 1'b1)
91         1/1              qout_r &lt;= dnxt;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_34638_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod783.html#inst_tag_34638" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dlm_ctrl.u_n22_icb_ctrl.u_n22_lm_sram_ctrl.u_e1_stage.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">4</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">4</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>qout</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_34638_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod783.html#inst_tag_34638" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_dlm_ctrl.u_n22_icb_ctrl.u_n22_lm_sram_ctrl.u_e1_stage.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">90</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
90           if (lden == 1'b1)
             <font color = "green">-1-</font>  
91             qout_r <= dnxt;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_34634'>
<a name="inst_tag_34634_Line"></a>
<b>Line Coverage for Instance : <a href="mod783.html#inst_tag_34634" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_buffer.u_n22_gnrl_cmd_fifo.gen_dp_gt0.gen_fifo_rf[0].fifo_rf_dffl</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>90</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
89                      begin : DFFL_PROC
90         1/1            if (lden == 1'b1)
91         1/1              qout_r &lt;= dnxt;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_34634_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod783.html#inst_tag_34634" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_buffer.u_n22_gnrl_cmd_fifo.gen_dp_gt0.gen_fifo_rf[0].fifo_rf_dffl</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">340</td>
<td class="rt">203</td>
<td class="rt">59.71 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">170</td>
<td class="rt">102</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">170</td>
<td class="rt">101</td>
<td class="rt">59.41 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">340</td>
<td class="rt">203</td>
<td class="rt">59.71 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">170</td>
<td class="rt">102</td>
<td class="rt">60.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">170</td>
<td class="rt">101</td>
<td class="rt">59.41 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[11:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[83:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[20:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[24:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[32:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[36:33]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[40:37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[44:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[48:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[57:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[82:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[83]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_34634_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod783.html#inst_tag_34634" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_buffer.u_n22_gnrl_cmd_fifo.gen_dp_gt0.gen_fifo_rf[0].fifo_rf_dffl</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">90</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
90           if (lden == 1'b1)
             <font color = "green">-1-</font>  
91             qout_r <= dnxt;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_34631'>
<a name="inst_tag_34631_Line"></a>
<b>Line Coverage for Instance : <a href="mod783.html#inst_tag_34631" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lsu.u_n22_lsu_ctrl.u_n22_lsu_splt_stage.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>90</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
89                      begin : DFFL_PROC
90         1/1            if (lden == 1'b1)
91         1/1              qout_r &lt;= dnxt;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_34631_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod783.html#inst_tag_34631" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lsu.u_n22_lsu_ctrl.u_n22_lsu_splt_stage.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">200</td>
<td class="rt">156</td>
<td class="rt">78.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">100</td>
<td class="rt">78</td>
<td class="rt">78.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">100</td>
<td class="rt">78</td>
<td class="rt">78.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">200</td>
<td class="rt">156</td>
<td class="rt">78.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">100</td>
<td class="rt">78</td>
<td class="rt">78.00 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">100</td>
<td class="rt">78</td>
<td class="rt">78.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[35:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[40:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[47:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[48]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[34:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[37:35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[40:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[47:46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>qout[48]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_34631_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod783.html#inst_tag_34631" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lsu.u_n22_lsu_ctrl.u_n22_lsu_splt_stage.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">90</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
90           if (lden == 1'b1)
             <font color = "green">-1-</font>  
91             qout_r <= dnxt;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_34629'>
<a name="inst_tag_34629_Line"></a>
<b>Line Coverage for Instance : <a href="mod783.html#inst_tag_34629" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_dpath.sbf_0_dffl</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>90</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
89                      begin : DFFL_PROC
90         1/1            if (lden == 1'b1)
91         1/1              qout_r &lt;= dnxt;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_34629_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod783.html#inst_tag_34629" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_dpath.sbf_0_dffl</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">136</td>
<td class="rt">136</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">68</td>
<td class="rt">68</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">68</td>
<td class="rt">68</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">136</td>
<td class="rt">136</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">68</td>
<td class="rt">68</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">68</td>
<td class="rt">68</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[32:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[32:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_34629_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod783.html#inst_tag_34629" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_dpath.sbf_0_dffl</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">90</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
90           if (lden == 1'b1)
             <font color = "green">-1-</font>  
91             qout_r <= dnxt;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_34630'>
<a name="inst_tag_34630_Line"></a>
<b>Line Coverage for Instance : <a href="mod783.html#inst_tag_34630" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_dpath.sbf_1_dffl</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>90</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
89                      begin : DFFL_PROC
90         1/1            if (lden == 1'b1)
91         1/1              qout_r &lt;= dnxt;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_34630_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod783.html#inst_tag_34630" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_dpath.sbf_1_dffl</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">136</td>
<td class="rt">136</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">68</td>
<td class="rt">68</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">68</td>
<td class="rt">68</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">136</td>
<td class="rt">136</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">68</td>
<td class="rt">68</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">68</td>
<td class="rt">68</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt[32:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout[32:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_34630_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod783.html#inst_tag_34630" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_exu.u_n22_exu_alu.u_n22_exu_alu_dpath.sbf_1_dffl</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">90</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
90           if (lden == 1'b1)
             <font color = "green">-1-</font>  
91             qout_r <= dnxt;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_34632'>
<a name="inst_tag_34632_Line"></a>
<b>Line Coverage for Instance : <a href="mod783.html#inst_tag_34632" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_arbt.gen_arbt_num_gt_1.gen_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>90</td><td>2</td><td>2</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
89                      begin : DFFL_PROC
90         1/1            if (lden == 1'b1)
91         1/1              qout_r &lt;= dnxt;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_34632_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod783.html#inst_tag_34632" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_arbt.gen_arbt_num_gt_1.gen_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>lden</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dnxt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>qout</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_34632_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod783.html#inst_tag_34632" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_arbt.gen_arbt_num_gt_1.gen_dp_1.u_n22_gnrl_rspid_fifo.gen_dp_gt_0.dat_dfflr</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">90</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
90           if (lden == 1'b1)
             <font color = "green">-1-</font>  
91             qout_r <= dnxt;
           <font color = "green">    ==></font>
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_34629">
    <li>
      <a href="#inst_tag_34629_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_34629_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_34629_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_34630">
    <li>
      <a href="#inst_tag_34630_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_34630_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_34630_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_34631">
    <li>
      <a href="#inst_tag_34631_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_34631_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_34631_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_34632">
    <li>
      <a href="#inst_tag_34632_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_34632_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_34632_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_34633">
    <li>
      <a href="#inst_tag_34633_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_34633_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_34633_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_34634">
    <li>
      <a href="#inst_tag_34634_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_34634_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_34634_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_34635">
    <li>
      <a href="#inst_tag_34635_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_34635_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_34635_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_34636">
    <li>
      <a href="#inst_tag_34636_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_34636_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_34636_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_34637">
    <li>
      <a href="#inst_tag_34637_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_34637_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_34637_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_34638">
    <li>
      <a href="#inst_tag_34638_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_34638_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_34638_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_n22_gnrl_dffl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
