$date
	Mon Jul 22 14:31:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DPRAM_tb $end
$var wire 8 ! q [7:0] $end
$var reg 1 " clk $end
$var reg 8 # d [7:0] $end
$var reg 10 $ rd_add [9:0] $end
$var reg 1 % we $end
$var reg 10 & wr_add [9:0] $end
$scope module circ1 $end
$var wire 1 " clk $end
$var wire 8 ' d [7:0] $end
$var wire 8 ( q [7:0] $end
$var wire 10 ) rd_add [9:0] $end
$var wire 1 % we $end
$var wire 10 * wr_add [9:0] $end
$var parameter 32 + addr_width $end
$var parameter 32 , data_width $end
$var reg 8 - data_reg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 ,
b1010 +
$end
#0
$dumpvars
bx -
bx *
bx )
bx (
bx '
bx &
0%
bx $
bx #
0"
bx !
$end
#10
1"
#20
0"
#30
1"
#40
b0 $
b0 )
0"
#50
b11101111 !
b11101111 (
b11101111 -
1"
#60
0"
#70
1"
#80
b10 $
b10 )
0"
#90
b11111111 !
b11111111 (
b11111111 -
1"
#100
0"
#110
1"
#120
b11 $
b11 )
b11010011 #
b11010011 '
b10 &
b10 *
1%
0"
#130
b11111110 !
b11111110 (
b11111110 -
1"
#140
0"
#150
1"
#160
b10 $
b10 )
0"
#170
b11010011 !
b11010011 (
b11010011 -
1"
#180
0"
#190
1"
#200
0"
