#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb 10 22:59:36 2025
# Process ID: 11256
# Current directory: D:/FPGA_Learning_Journey/Pro/HDMI____/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8460 D:\FPGA_Learning_Journey\Pro\HDMI____\project\project.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/HDMI____/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/HDMI____/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
place_ports sys_clk R4
place_ports sys_rst_n U2
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst_n]]
place_ports hdmi_r_p A13
place_ports hdmi_g_p A15
place_ports hdmi_b_p A18
place_ports hdmi_clk_p B17
set_property IOSTANDARD LVCMOS33 [get_ports [list ddc_scl]]
set_property IOSTANDARD LVCMOS33 [get_ports [list ddc_sda]]
place_ports ddc_scl C17
place_ports ddc_sda D20
file mkdir D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/constrs_1/new
close [ open D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/constrs_1/new/hdmi_colorbar.xdc w ]
add_files -fileset constrs_1 D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/constrs_1/new/hdmi_colorbar.xdc
set_property target_constrs_file D:/FPGA_Learning_Journey/Pro/HDMI____/project/project.srcs/constrs_1/new/hdmi_colorbar.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
