0.6
2019.1
May 24 2019
15:06:07
C:/Users/lifei/Desktop/FPGA/state/jiaotongdeng/jiaotongdeng.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/lifei/Desktop/FPGA/state/jiaotongdeng/jiaotongdeng.srcs/sim_1/new/Testbench.v,1681872517,verilog,,,,Testbench,,,,,,,,
C:/Users/lifei/Desktop/FPGA/state/jiaotongdeng/jiaotongdeng.srcs/sources_1/new/jiaotongdeng.v,1681871930,verilog,,C:/Users/lifei/Desktop/FPGA/state/jiaotongdeng/jiaotongdeng.srcs/sim_1/new/Testbench.v,,jiaotongdeng,,,,,,,,
