Source Block: hdl/library/axi_dmac/dest_fifo_inf.v@97:107@HdlStmAssign
  end
end

assign underflow_s = en_d1 & (~data_valid | ~enable);
assign data_ready = en_d1 & (data_valid | ~enable);
assign valid_s = en_d1 & data_valid & enable;

dmac_data_mover # (
  .ID_WIDTH(ID_WIDTH),
  .DATA_WIDTH(DATA_WIDTH),
  .BEATS_PER_BURST_WIDTH(BEATS_PER_BURST_WIDTH),

Diff Content:
- 102 assign valid_s = en_d1 & data_valid & enable;
+ 102 assign valid = en_d1 & data_valid & enable;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/dest_fifo_inf.v@95:105
  end else begin
    en_d1 <= en;
  end
end

assign underflow_s = en_d1 & (~data_valid | ~enable);
assign data_ready = en_d1 & (data_valid | ~enable);
assign valid_s = en_d1 & data_valid & enable;

dmac_data_mover # (
  .ID_WIDTH(ID_WIDTH),

Clone Blocks 2:
hdl/library/axi_dmac/dest_fifo_inf.v@96:106
    en_d1 <= en;
  end
end

assign underflow_s = en_d1 & (~data_valid | ~enable);
assign data_ready = en_d1 & (data_valid | ~enable);
assign valid_s = en_d1 & data_valid & enable;

dmac_data_mover # (
  .ID_WIDTH(ID_WIDTH),
  .DATA_WIDTH(DATA_WIDTH),

