Riviera-PRO 2020.04.130.7729(Linux64) 2021-12-23 10:44:52

Elaboration top modules:
Verilog Module                fulladder1_tb


---------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version      | Compilation Options
---------------------------------------------------------------------------------------
fulladder1_tb           | work    |      | 2020.04.130 (Linux64) | -timescale 1ns/1ns
fulladder1              | work    |      | 2020.04.130 (Linux64) | -timescale 1ns/1ns
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Library                 | Comment
---------------------------------------------------------------------------------------
work                    | None
---------------------------------------------------------------------------------------


Simulation Options: asim +access+r


The performance of simulation is reduced. Version EDU Edition
