{
  "nodes":
  [
    {
      "name":"DDR"
      , "id":2011
      , "details":
      [
        {
          "type":"table"
          , "Interleaving":"Yes"
          , "Interleave Size":"4096 bytes"
          , "Channels":"4 channels"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel DDR Width (bits)":"512, 512, 512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"channel 0"
          , "id":2013
          , "type":"bb"
        }
        , {
          "name":"channel 1"
          , "id":2014
          , "type":"bb"
        }
        , {
          "name":"channel 2"
          , "id":2015
          , "type":"bb"
        }
        , {
          "name":"channel 3"
          , "id":2016
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":2012
      , "parent":"2011"
      , "bw":"76800.00"
      , "num_channels":"4"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"76800.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":2017
      , "parent":"2011"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":2018
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":2021
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":2019
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Reads":"5"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":2020
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":2030
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":2031
              , "type":"memsys"
            }
            , {
              "name":"Bus 2"
              , "id":2032
              , "type":"memsys"
            }
            , {
              "name":"Bus 3"
              , "id":2033
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":2022
      , "parent":"2011"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":2023
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"838 cycles"
              , "Width":"512 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernel_aLoader"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/gemv_lab/s10_3/a.cl"
                , "line":81
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2024
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"838 cycles"
              , "Width":"512 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernel_aLoader"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/gemv_lab/s10_3/a.cl"
                , "line":82
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2025
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"838 cycles"
              , "Width":"512 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernel_aLoader"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/gemv_lab/s10_3/a.cl"
                , "line":83
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2026
          , "kwidth":"512"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"838 cycles"
              , "Width":"512 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernel_aLoader"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/gemv_lab/s10_3/a.cl"
                , "line":84
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":2027
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"108"
              , "Latency":"790 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernel_xLoader"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/gemv_lab/s10_3/a.cl"
                , "line":113
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":2028
      , "parent":"2011"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":2029
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"13"
              , "Latency":"2 cycles"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"kernel_unloader"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/u146242/gemv_lab/s10_3/a.cl"
                , "line":316
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":2013
      , "to":2012
    }
    , {
      "from":2012
      , "to":2013
    }
    , {
      "from":2014
      , "to":2012
    }
    , {
      "from":2012
      , "to":2014
    }
    , {
      "from":2015
      , "to":2012
    }
    , {
      "from":2012
      , "to":2015
    }
    , {
      "from":2016
      , "to":2012
    }
    , {
      "from":2012
      , "to":2016
    }
    , {
      "from":2019
      , "to":2018
    }
    , {
      "from":2021
      , "to":2018
    }
    , {
      "from":2018
      , "to":2012
    }
    , {
      "from":2023
      , "to":2019
    }
    , {
      "from":2024
      , "to":2019
    }
    , {
      "from":2025
      , "to":2019
    }
    , {
      "from":2026
      , "to":2019
    }
    , {
      "from":2027
      , "to":2019
    }
    , {
      "from":2029
      , "to":2021
    }
    , {
      "from":2012
      , "to":2030
    }
    , {
      "from":2012
      , "to":2031
    }
    , {
      "from":2012
      , "to":2032
    }
    , {
      "from":2012
      , "to":2033
    }
    , {
      "from":2030
      , "to":2023
      , "reverse":1
    }
    , {
      "from":2031
      , "to":2024
      , "reverse":1
    }
    , {
      "from":2032
      , "to":2025
      , "reverse":1
    }
    , {
      "from":2033
      , "to":2026
      , "reverse":1
    }
    , {
      "from":2030
      , "to":2027
      , "reverse":1
    }
  ]
}
