
UART_ex.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fa4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000039c  08006148  08006148  00016148  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080064e4  080064e4  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  080064e4  080064e4  000164e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080064ec  080064ec  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080064ec  080064ec  000164ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080064f0  080064f0  000164f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080064f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000210  200001d4  080066c8  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003e4  080066c8  000203e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c6ab  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001bd4  00000000  00000000  0002c8f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c30  00000000  00000000  0002e4c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000986  00000000  00000000  0002f0f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00016f66  00000000  00000000  0002fa7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d472  00000000  00000000  000469e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f602  00000000  00000000  00053e56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000044a8  00000000  00000000  000e3458  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  000e7900  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800612c 	.word	0x0800612c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	0800612c 	.word	0x0800612c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bcc:	f000 b970 	b.w	8000eb0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9e08      	ldr	r6, [sp, #32]
 8000bee:	460d      	mov	r5, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	460f      	mov	r7, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4694      	mov	ip, r2
 8000bfc:	d965      	bls.n	8000cca <__udivmoddi4+0xe2>
 8000bfe:	fab2 f382 	clz	r3, r2
 8000c02:	b143      	cbz	r3, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c08:	f1c3 0220 	rsb	r2, r3, #32
 8000c0c:	409f      	lsls	r7, r3
 8000c0e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c12:	4317      	orrs	r7, r2
 8000c14:	409c      	lsls	r4, r3
 8000c16:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c1a:	fa1f f58c 	uxth.w	r5, ip
 8000c1e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c22:	0c22      	lsrs	r2, r4, #16
 8000c24:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c28:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c2c:	fb01 f005 	mul.w	r0, r1, r5
 8000c30:	4290      	cmp	r0, r2
 8000c32:	d90a      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c34:	eb1c 0202 	adds.w	r2, ip, r2
 8000c38:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c3c:	f080 811c 	bcs.w	8000e78 <__udivmoddi4+0x290>
 8000c40:	4290      	cmp	r0, r2
 8000c42:	f240 8119 	bls.w	8000e78 <__udivmoddi4+0x290>
 8000c46:	3902      	subs	r1, #2
 8000c48:	4462      	add	r2, ip
 8000c4a:	1a12      	subs	r2, r2, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c5a:	fb00 f505 	mul.w	r5, r0, r5
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	d90a      	bls.n	8000c78 <__udivmoddi4+0x90>
 8000c62:	eb1c 0404 	adds.w	r4, ip, r4
 8000c66:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c6a:	f080 8107 	bcs.w	8000e7c <__udivmoddi4+0x294>
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	f240 8104 	bls.w	8000e7c <__udivmoddi4+0x294>
 8000c74:	4464      	add	r4, ip
 8000c76:	3802      	subs	r0, #2
 8000c78:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7c:	1b64      	subs	r4, r4, r5
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11e      	cbz	r6, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40dc      	lsrs	r4, r3
 8000c84:	2300      	movs	r3, #0
 8000c86:	e9c6 4300 	strd	r4, r3, [r6]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0xbc>
 8000c92:	2e00      	cmp	r6, #0
 8000c94:	f000 80ed 	beq.w	8000e72 <__udivmoddi4+0x28a>
 8000c98:	2100      	movs	r1, #0
 8000c9a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ca4:	fab3 f183 	clz	r1, r3
 8000ca8:	2900      	cmp	r1, #0
 8000caa:	d149      	bne.n	8000d40 <__udivmoddi4+0x158>
 8000cac:	42ab      	cmp	r3, r5
 8000cae:	d302      	bcc.n	8000cb6 <__udivmoddi4+0xce>
 8000cb0:	4282      	cmp	r2, r0
 8000cb2:	f200 80f8 	bhi.w	8000ea6 <__udivmoddi4+0x2be>
 8000cb6:	1a84      	subs	r4, r0, r2
 8000cb8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	4617      	mov	r7, r2
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	d0e2      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cc8:	e7df      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cca:	b902      	cbnz	r2, 8000cce <__udivmoddi4+0xe6>
 8000ccc:	deff      	udf	#255	; 0xff
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	f040 8090 	bne.w	8000df8 <__udivmoddi4+0x210>
 8000cd8:	1a8a      	subs	r2, r1, r2
 8000cda:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cde:	fa1f fe8c 	uxth.w	lr, ip
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000ce8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cec:	0c22      	lsrs	r2, r4, #16
 8000cee:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000cf2:	fb0e f005 	mul.w	r0, lr, r5
 8000cf6:	4290      	cmp	r0, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x124>
 8000cfa:	eb1c 0202 	adds.w	r2, ip, r2
 8000cfe:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0x122>
 8000d04:	4290      	cmp	r0, r2
 8000d06:	f200 80cb 	bhi.w	8000ea0 <__udivmoddi4+0x2b8>
 8000d0a:	4645      	mov	r5, r8
 8000d0c:	1a12      	subs	r2, r2, r0
 8000d0e:	b2a4      	uxth	r4, r4
 8000d10:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d14:	fb07 2210 	mls	r2, r7, r0, r2
 8000d18:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d1c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d20:	45a6      	cmp	lr, r4
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x14e>
 8000d24:	eb1c 0404 	adds.w	r4, ip, r4
 8000d28:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x14c>
 8000d2e:	45a6      	cmp	lr, r4
 8000d30:	f200 80bb 	bhi.w	8000eaa <__udivmoddi4+0x2c2>
 8000d34:	4610      	mov	r0, r2
 8000d36:	eba4 040e 	sub.w	r4, r4, lr
 8000d3a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d3e:	e79f      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d40:	f1c1 0720 	rsb	r7, r1, #32
 8000d44:	408b      	lsls	r3, r1
 8000d46:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d4a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d4e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d52:	fa20 f307 	lsr.w	r3, r0, r7
 8000d56:	40fd      	lsrs	r5, r7
 8000d58:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d5c:	4323      	orrs	r3, r4
 8000d5e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d62:	fa1f fe8c 	uxth.w	lr, ip
 8000d66:	fb09 5518 	mls	r5, r9, r8, r5
 8000d6a:	0c1c      	lsrs	r4, r3, #16
 8000d6c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d70:	fb08 f50e 	mul.w	r5, r8, lr
 8000d74:	42a5      	cmp	r5, r4
 8000d76:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d7e:	d90b      	bls.n	8000d98 <__udivmoddi4+0x1b0>
 8000d80:	eb1c 0404 	adds.w	r4, ip, r4
 8000d84:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d88:	f080 8088 	bcs.w	8000e9c <__udivmoddi4+0x2b4>
 8000d8c:	42a5      	cmp	r5, r4
 8000d8e:	f240 8085 	bls.w	8000e9c <__udivmoddi4+0x2b4>
 8000d92:	f1a8 0802 	sub.w	r8, r8, #2
 8000d96:	4464      	add	r4, ip
 8000d98:	1b64      	subs	r4, r4, r5
 8000d9a:	b29d      	uxth	r5, r3
 8000d9c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da0:	fb09 4413 	mls	r4, r9, r3, r4
 8000da4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000da8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	d908      	bls.n	8000dc2 <__udivmoddi4+0x1da>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000db8:	d26c      	bcs.n	8000e94 <__udivmoddi4+0x2ac>
 8000dba:	45a6      	cmp	lr, r4
 8000dbc:	d96a      	bls.n	8000e94 <__udivmoddi4+0x2ac>
 8000dbe:	3b02      	subs	r3, #2
 8000dc0:	4464      	add	r4, ip
 8000dc2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dc6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dca:	eba4 040e 	sub.w	r4, r4, lr
 8000dce:	42ac      	cmp	r4, r5
 8000dd0:	46c8      	mov	r8, r9
 8000dd2:	46ae      	mov	lr, r5
 8000dd4:	d356      	bcc.n	8000e84 <__udivmoddi4+0x29c>
 8000dd6:	d053      	beq.n	8000e80 <__udivmoddi4+0x298>
 8000dd8:	b156      	cbz	r6, 8000df0 <__udivmoddi4+0x208>
 8000dda:	ebb0 0208 	subs.w	r2, r0, r8
 8000dde:	eb64 040e 	sbc.w	r4, r4, lr
 8000de2:	fa04 f707 	lsl.w	r7, r4, r7
 8000de6:	40ca      	lsrs	r2, r1
 8000de8:	40cc      	lsrs	r4, r1
 8000dea:	4317      	orrs	r7, r2
 8000dec:	e9c6 7400 	strd	r7, r4, [r6]
 8000df0:	4618      	mov	r0, r3
 8000df2:	2100      	movs	r1, #0
 8000df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df8:	f1c3 0120 	rsb	r1, r3, #32
 8000dfc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e00:	fa20 f201 	lsr.w	r2, r0, r1
 8000e04:	fa25 f101 	lsr.w	r1, r5, r1
 8000e08:	409d      	lsls	r5, r3
 8000e0a:	432a      	orrs	r2, r5
 8000e0c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e18:	fb07 1510 	mls	r5, r7, r0, r1
 8000e1c:	0c11      	lsrs	r1, r2, #16
 8000e1e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e22:	fb00 f50e 	mul.w	r5, r0, lr
 8000e26:	428d      	cmp	r5, r1
 8000e28:	fa04 f403 	lsl.w	r4, r4, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x258>
 8000e2e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e32:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e36:	d22f      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e38:	428d      	cmp	r5, r1
 8000e3a:	d92d      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e3c:	3802      	subs	r0, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1b49      	subs	r1, r1, r5
 8000e42:	b292      	uxth	r2, r2
 8000e44:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e48:	fb07 1115 	mls	r1, r7, r5, r1
 8000e4c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e50:	fb05 f10e 	mul.w	r1, r5, lr
 8000e54:	4291      	cmp	r1, r2
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x282>
 8000e58:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e60:	d216      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000e62:	4291      	cmp	r1, r2
 8000e64:	d914      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e66:	3d02      	subs	r5, #2
 8000e68:	4462      	add	r2, ip
 8000e6a:	1a52      	subs	r2, r2, r1
 8000e6c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e70:	e738      	b.n	8000ce4 <__udivmoddi4+0xfc>
 8000e72:	4631      	mov	r1, r6
 8000e74:	4630      	mov	r0, r6
 8000e76:	e708      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000e78:	4639      	mov	r1, r7
 8000e7a:	e6e6      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e7c:	4610      	mov	r0, r2
 8000e7e:	e6fb      	b.n	8000c78 <__udivmoddi4+0x90>
 8000e80:	4548      	cmp	r0, r9
 8000e82:	d2a9      	bcs.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e84:	ebb9 0802 	subs.w	r8, r9, r2
 8000e88:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	e7a3      	b.n	8000dd8 <__udivmoddi4+0x1f0>
 8000e90:	4645      	mov	r5, r8
 8000e92:	e7ea      	b.n	8000e6a <__udivmoddi4+0x282>
 8000e94:	462b      	mov	r3, r5
 8000e96:	e794      	b.n	8000dc2 <__udivmoddi4+0x1da>
 8000e98:	4640      	mov	r0, r8
 8000e9a:	e7d1      	b.n	8000e40 <__udivmoddi4+0x258>
 8000e9c:	46d0      	mov	r8, sl
 8000e9e:	e77b      	b.n	8000d98 <__udivmoddi4+0x1b0>
 8000ea0:	3d02      	subs	r5, #2
 8000ea2:	4462      	add	r2, ip
 8000ea4:	e732      	b.n	8000d0c <__udivmoddi4+0x124>
 8000ea6:	4608      	mov	r0, r1
 8000ea8:	e70a      	b.n	8000cc0 <__udivmoddi4+0xd8>
 8000eaa:	4464      	add	r4, ip
 8000eac:	3802      	subs	r0, #2
 8000eae:	e742      	b.n	8000d36 <__udivmoddi4+0x14e>

08000eb0 <__aeabi_idiv0>:
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop

08000eb4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8000ebc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ec0:	4811      	ldr	r0, [pc, #68]	; (8000f08 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000ec2:	f000 fe48 	bl	8001b56 <HAL_GPIO_TogglePin>
	counter++;
 8000ec6:	4b11      	ldr	r3, [pc, #68]	; (8000f0c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000ec8:	881b      	ldrh	r3, [r3, #0]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	b29a      	uxth	r2, r3
 8000ece:	4b0f      	ldr	r3, [pc, #60]	; (8000f0c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000ed0:	801a      	strh	r2, [r3, #0]
	if (counter==1000) counter = 0;
 8000ed2:	4b0e      	ldr	r3, [pc, #56]	; (8000f0c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000ed4:	881b      	ldrh	r3, [r3, #0]
 8000ed6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000eda:	d102      	bne.n	8000ee2 <HAL_TIM_PeriodElapsedCallback+0x2e>
 8000edc:	4b0b      	ldr	r3, [pc, #44]	; (8000f0c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	801a      	strh	r2, [r3, #0]
	sprintf(array, "Counter: %03d \n", counter);
 8000ee2:	4b0a      	ldr	r3, [pc, #40]	; (8000f0c <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000ee4:	881b      	ldrh	r3, [r3, #0]
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	4909      	ldr	r1, [pc, #36]	; (8000f10 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000eea:	480a      	ldr	r0, [pc, #40]	; (8000f14 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000eec:	f002 ff14 	bl	8003d18 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)array, sizeof(array), 1000);
 8000ef0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ef4:	220f      	movs	r2, #15
 8000ef6:	4907      	ldr	r1, [pc, #28]	; (8000f14 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000ef8:	4807      	ldr	r0, [pc, #28]	; (8000f18 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000efa:	f001 ff32 	bl	8002d62 <HAL_UART_Transmit>
}
 8000efe:	bf00      	nop
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	40020c00 	.word	0x40020c00
 8000f0c:	2000028c 	.word	0x2000028c
 8000f10:	08006148 	.word	0x08006148
 8000f14:	2000027c 	.word	0x2000027c
 8000f18:	20000238 	.word	0x20000238

08000f1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f20:	f000 faf8 	bl	8001514 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f24:	f000 f80c 	bl	8000f40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f28:	f000 f8de 	bl	80010e8 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f2c:	f000 f866 	bl	8000ffc <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000f30:	f000 f8b0 	bl	8001094 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f34:	4801      	ldr	r0, [pc, #4]	; (8000f3c <main+0x20>)
 8000f36:	f001 fad1 	bl	80024dc <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f3a:	e7fe      	b.n	8000f3a <main+0x1e>
 8000f3c:	200001f0 	.word	0x200001f0

08000f40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b094      	sub	sp, #80	; 0x50
 8000f44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f46:	f107 0320 	add.w	r3, r7, #32
 8000f4a:	2230      	movs	r2, #48	; 0x30
 8000f4c:	2100      	movs	r1, #0
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f002 ffb2 	bl	8003eb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f54:	f107 030c 	add.w	r3, r7, #12
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	609a      	str	r2, [r3, #8]
 8000f60:	60da      	str	r2, [r3, #12]
 8000f62:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f64:	2300      	movs	r3, #0
 8000f66:	60bb      	str	r3, [r7, #8]
 8000f68:	4b22      	ldr	r3, [pc, #136]	; (8000ff4 <SystemClock_Config+0xb4>)
 8000f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f6c:	4a21      	ldr	r2, [pc, #132]	; (8000ff4 <SystemClock_Config+0xb4>)
 8000f6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f72:	6413      	str	r3, [r2, #64]	; 0x40
 8000f74:	4b1f      	ldr	r3, [pc, #124]	; (8000ff4 <SystemClock_Config+0xb4>)
 8000f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f7c:	60bb      	str	r3, [r7, #8]
 8000f7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f80:	2300      	movs	r3, #0
 8000f82:	607b      	str	r3, [r7, #4]
 8000f84:	4b1c      	ldr	r3, [pc, #112]	; (8000ff8 <SystemClock_Config+0xb8>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a1b      	ldr	r2, [pc, #108]	; (8000ff8 <SystemClock_Config+0xb8>)
 8000f8a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f8e:	6013      	str	r3, [r2, #0]
 8000f90:	4b19      	ldr	r3, [pc, #100]	; (8000ff8 <SystemClock_Config+0xb8>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f98:	607b      	str	r3, [r7, #4]
 8000f9a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fa4:	2310      	movs	r3, #16
 8000fa6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fac:	f107 0320 	add.w	r3, r7, #32
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f000 fdeb 	bl	8001b8c <HAL_RCC_OscConfig>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d001      	beq.n	8000fc0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000fbc:	f000 f8d8 	bl	8001170 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fc0:	230f      	movs	r3, #15
 8000fc2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fd4:	f107 030c 	add.w	r3, r7, #12
 8000fd8:	2100      	movs	r1, #0
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f001 f84e 	bl	800207c <HAL_RCC_ClockConfig>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000fe6:	f000 f8c3 	bl	8001170 <Error_Handler>
  }
}
 8000fea:	bf00      	nop
 8000fec:	3750      	adds	r7, #80	; 0x50
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	40023800 	.word	0x40023800
 8000ff8:	40007000 	.word	0x40007000

08000ffc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b086      	sub	sp, #24
 8001000:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001002:	f107 0308 	add.w	r3, r7, #8
 8001006:	2200      	movs	r2, #0
 8001008:	601a      	str	r2, [r3, #0]
 800100a:	605a      	str	r2, [r3, #4]
 800100c:	609a      	str	r2, [r3, #8]
 800100e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001010:	463b      	mov	r3, r7
 8001012:	2200      	movs	r2, #0
 8001014:	601a      	str	r2, [r3, #0]
 8001016:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001018:	4b1d      	ldr	r3, [pc, #116]	; (8001090 <MX_TIM2_Init+0x94>)
 800101a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800101e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8001020:	4b1b      	ldr	r3, [pc, #108]	; (8001090 <MX_TIM2_Init+0x94>)
 8001022:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001026:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001028:	4b19      	ldr	r3, [pc, #100]	; (8001090 <MX_TIM2_Init+0x94>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 199;
 800102e:	4b18      	ldr	r3, [pc, #96]	; (8001090 <MX_TIM2_Init+0x94>)
 8001030:	22c7      	movs	r2, #199	; 0xc7
 8001032:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001034:	4b16      	ldr	r3, [pc, #88]	; (8001090 <MX_TIM2_Init+0x94>)
 8001036:	2200      	movs	r2, #0
 8001038:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800103a:	4b15      	ldr	r3, [pc, #84]	; (8001090 <MX_TIM2_Init+0x94>)
 800103c:	2200      	movs	r2, #0
 800103e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001040:	4813      	ldr	r0, [pc, #76]	; (8001090 <MX_TIM2_Init+0x94>)
 8001042:	f001 f9fb 	bl	800243c <HAL_TIM_Base_Init>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800104c:	f000 f890 	bl	8001170 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001050:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001054:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001056:	f107 0308 	add.w	r3, r7, #8
 800105a:	4619      	mov	r1, r3
 800105c:	480c      	ldr	r0, [pc, #48]	; (8001090 <MX_TIM2_Init+0x94>)
 800105e:	f001 fba7 	bl	80027b0 <HAL_TIM_ConfigClockSource>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001068:	f000 f882 	bl	8001170 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800106c:	2300      	movs	r3, #0
 800106e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001070:	2300      	movs	r3, #0
 8001072:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001074:	463b      	mov	r3, r7
 8001076:	4619      	mov	r1, r3
 8001078:	4805      	ldr	r0, [pc, #20]	; (8001090 <MX_TIM2_Init+0x94>)
 800107a:	f001 fda3 	bl	8002bc4 <HAL_TIMEx_MasterConfigSynchronization>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001084:	f000 f874 	bl	8001170 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001088:	bf00      	nop
 800108a:	3718      	adds	r7, #24
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	200001f0 	.word	0x200001f0

08001094 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001098:	4b11      	ldr	r3, [pc, #68]	; (80010e0 <MX_USART2_UART_Init+0x4c>)
 800109a:	4a12      	ldr	r2, [pc, #72]	; (80010e4 <MX_USART2_UART_Init+0x50>)
 800109c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800109e:	4b10      	ldr	r3, [pc, #64]	; (80010e0 <MX_USART2_UART_Init+0x4c>)
 80010a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010a6:	4b0e      	ldr	r3, [pc, #56]	; (80010e0 <MX_USART2_UART_Init+0x4c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010ac:	4b0c      	ldr	r3, [pc, #48]	; (80010e0 <MX_USART2_UART_Init+0x4c>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010b2:	4b0b      	ldr	r3, [pc, #44]	; (80010e0 <MX_USART2_UART_Init+0x4c>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010b8:	4b09      	ldr	r3, [pc, #36]	; (80010e0 <MX_USART2_UART_Init+0x4c>)
 80010ba:	220c      	movs	r2, #12
 80010bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010be:	4b08      	ldr	r3, [pc, #32]	; (80010e0 <MX_USART2_UART_Init+0x4c>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010c4:	4b06      	ldr	r3, [pc, #24]	; (80010e0 <MX_USART2_UART_Init+0x4c>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010ca:	4805      	ldr	r0, [pc, #20]	; (80010e0 <MX_USART2_UART_Init+0x4c>)
 80010cc:	f001 fdfc 	bl	8002cc8 <HAL_UART_Init>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80010d6:	f000 f84b 	bl	8001170 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010da:	bf00      	nop
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	20000238 	.word	0x20000238
 80010e4:	40004400 	.word	0x40004400

080010e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b088      	sub	sp, #32
 80010ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ee:	f107 030c 	add.w	r3, r7, #12
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
 80010fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	60bb      	str	r3, [r7, #8]
 8001102:	4b19      	ldr	r3, [pc, #100]	; (8001168 <MX_GPIO_Init+0x80>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	4a18      	ldr	r2, [pc, #96]	; (8001168 <MX_GPIO_Init+0x80>)
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	6313      	str	r3, [r2, #48]	; 0x30
 800110e:	4b16      	ldr	r3, [pc, #88]	; (8001168 <MX_GPIO_Init+0x80>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	60bb      	str	r3, [r7, #8]
 8001118:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	607b      	str	r3, [r7, #4]
 800111e:	4b12      	ldr	r3, [pc, #72]	; (8001168 <MX_GPIO_Init+0x80>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001122:	4a11      	ldr	r2, [pc, #68]	; (8001168 <MX_GPIO_Init+0x80>)
 8001124:	f043 0308 	orr.w	r3, r3, #8
 8001128:	6313      	str	r3, [r2, #48]	; 0x30
 800112a:	4b0f      	ldr	r3, [pc, #60]	; (8001168 <MX_GPIO_Init+0x80>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112e:	f003 0308 	and.w	r3, r3, #8
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 8001136:	2200      	movs	r2, #0
 8001138:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800113c:	480b      	ldr	r0, [pc, #44]	; (800116c <MX_GPIO_Init+0x84>)
 800113e:	f000 fcf1 	bl	8001b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001142:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001146:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001148:	2301      	movs	r3, #1
 800114a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114c:	2300      	movs	r3, #0
 800114e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001150:	2300      	movs	r3, #0
 8001152:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001154:	f107 030c 	add.w	r3, r7, #12
 8001158:	4619      	mov	r1, r3
 800115a:	4804      	ldr	r0, [pc, #16]	; (800116c <MX_GPIO_Init+0x84>)
 800115c:	f000 fb5e 	bl	800181c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001160:	bf00      	nop
 8001162:	3720      	adds	r7, #32
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	40023800 	.word	0x40023800
 800116c:	40020c00 	.word	0x40020c00

08001170 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001174:	b672      	cpsid	i
}
 8001176:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001178:	e7fe      	b.n	8001178 <Error_Handler+0x8>
	...

0800117c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	607b      	str	r3, [r7, #4]
 8001186:	4b10      	ldr	r3, [pc, #64]	; (80011c8 <HAL_MspInit+0x4c>)
 8001188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800118a:	4a0f      	ldr	r2, [pc, #60]	; (80011c8 <HAL_MspInit+0x4c>)
 800118c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001190:	6453      	str	r3, [r2, #68]	; 0x44
 8001192:	4b0d      	ldr	r3, [pc, #52]	; (80011c8 <HAL_MspInit+0x4c>)
 8001194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001196:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800119a:	607b      	str	r3, [r7, #4]
 800119c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800119e:	2300      	movs	r3, #0
 80011a0:	603b      	str	r3, [r7, #0]
 80011a2:	4b09      	ldr	r3, [pc, #36]	; (80011c8 <HAL_MspInit+0x4c>)
 80011a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a6:	4a08      	ldr	r2, [pc, #32]	; (80011c8 <HAL_MspInit+0x4c>)
 80011a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ac:	6413      	str	r3, [r2, #64]	; 0x40
 80011ae:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <HAL_MspInit+0x4c>)
 80011b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011b6:	603b      	str	r3, [r7, #0]
 80011b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	40023800 	.word	0x40023800

080011cc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011dc:	d115      	bne.n	800120a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011de:	2300      	movs	r3, #0
 80011e0:	60fb      	str	r3, [r7, #12]
 80011e2:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <HAL_TIM_Base_MspInit+0x48>)
 80011e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e6:	4a0b      	ldr	r2, [pc, #44]	; (8001214 <HAL_TIM_Base_MspInit+0x48>)
 80011e8:	f043 0301 	orr.w	r3, r3, #1
 80011ec:	6413      	str	r3, [r2, #64]	; 0x40
 80011ee:	4b09      	ldr	r3, [pc, #36]	; (8001214 <HAL_TIM_Base_MspInit+0x48>)
 80011f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f2:	f003 0301 	and.w	r3, r3, #1
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80011fa:	2200      	movs	r2, #0
 80011fc:	2100      	movs	r1, #0
 80011fe:	201c      	movs	r0, #28
 8001200:	f000 fad5 	bl	80017ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001204:	201c      	movs	r0, #28
 8001206:	f000 faee 	bl	80017e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800120a:	bf00      	nop
 800120c:	3710      	adds	r7, #16
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40023800 	.word	0x40023800

08001218 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b08a      	sub	sp, #40	; 0x28
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001220:	f107 0314 	add.w	r3, r7, #20
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	605a      	str	r2, [r3, #4]
 800122a:	609a      	str	r2, [r3, #8]
 800122c:	60da      	str	r2, [r3, #12]
 800122e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a19      	ldr	r2, [pc, #100]	; (800129c <HAL_UART_MspInit+0x84>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d12b      	bne.n	8001292 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	613b      	str	r3, [r7, #16]
 800123e:	4b18      	ldr	r3, [pc, #96]	; (80012a0 <HAL_UART_MspInit+0x88>)
 8001240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001242:	4a17      	ldr	r2, [pc, #92]	; (80012a0 <HAL_UART_MspInit+0x88>)
 8001244:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001248:	6413      	str	r3, [r2, #64]	; 0x40
 800124a:	4b15      	ldr	r3, [pc, #84]	; (80012a0 <HAL_UART_MspInit+0x88>)
 800124c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001252:	613b      	str	r3, [r7, #16]
 8001254:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001256:	2300      	movs	r3, #0
 8001258:	60fb      	str	r3, [r7, #12]
 800125a:	4b11      	ldr	r3, [pc, #68]	; (80012a0 <HAL_UART_MspInit+0x88>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125e:	4a10      	ldr	r2, [pc, #64]	; (80012a0 <HAL_UART_MspInit+0x88>)
 8001260:	f043 0301 	orr.w	r3, r3, #1
 8001264:	6313      	str	r3, [r2, #48]	; 0x30
 8001266:	4b0e      	ldr	r3, [pc, #56]	; (80012a0 <HAL_UART_MspInit+0x88>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	60fb      	str	r3, [r7, #12]
 8001270:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001272:	230c      	movs	r3, #12
 8001274:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001276:	2302      	movs	r3, #2
 8001278:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127a:	2300      	movs	r3, #0
 800127c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800127e:	2303      	movs	r3, #3
 8001280:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001282:	2307      	movs	r3, #7
 8001284:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001286:	f107 0314 	add.w	r3, r7, #20
 800128a:	4619      	mov	r1, r3
 800128c:	4805      	ldr	r0, [pc, #20]	; (80012a4 <HAL_UART_MspInit+0x8c>)
 800128e:	f000 fac5 	bl	800181c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001292:	bf00      	nop
 8001294:	3728      	adds	r7, #40	; 0x28
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40004400 	.word	0x40004400
 80012a0:	40023800 	.word	0x40023800
 80012a4:	40020000 	.word	0x40020000

080012a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012ac:	e7fe      	b.n	80012ac <NMI_Handler+0x4>

080012ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ae:	b480      	push	{r7}
 80012b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012b2:	e7fe      	b.n	80012b2 <HardFault_Handler+0x4>

080012b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012b8:	e7fe      	b.n	80012b8 <MemManage_Handler+0x4>

080012ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012ba:	b480      	push	{r7}
 80012bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012be:	e7fe      	b.n	80012be <BusFault_Handler+0x4>

080012c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012c4:	e7fe      	b.n	80012c4 <UsageFault_Handler+0x4>

080012c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012c6:	b480      	push	{r7}
 80012c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr

080012d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012d8:	bf00      	nop
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr

080012e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012e2:	b480      	push	{r7}
 80012e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012e6:	bf00      	nop
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012f4:	f000 f960 	bl	80015b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012f8:	bf00      	nop
 80012fa:	bd80      	pop	{r7, pc}

080012fc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001300:	4802      	ldr	r0, [pc, #8]	; (800130c <TIM2_IRQHandler+0x10>)
 8001302:	f001 f94d 	bl	80025a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001306:	bf00      	nop
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	200001f0 	.word	0x200001f0

08001310 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  return 1;
 8001314:	2301      	movs	r3, #1
}
 8001316:	4618      	mov	r0, r3
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <_kill>:

int _kill(int pid, int sig)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800132a:	f002 fdd1 	bl	8003ed0 <__errno>
 800132e:	4603      	mov	r3, r0
 8001330:	2216      	movs	r2, #22
 8001332:	601a      	str	r2, [r3, #0]
  return -1;
 8001334:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001338:	4618      	mov	r0, r3
 800133a:	3708      	adds	r7, #8
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}

08001340 <_exit>:

void _exit (int status)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001348:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f7ff ffe7 	bl	8001320 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001352:	e7fe      	b.n	8001352 <_exit+0x12>

08001354 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af00      	add	r7, sp, #0
 800135a:	60f8      	str	r0, [r7, #12]
 800135c:	60b9      	str	r1, [r7, #8]
 800135e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001360:	2300      	movs	r3, #0
 8001362:	617b      	str	r3, [r7, #20]
 8001364:	e00a      	b.n	800137c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001366:	f3af 8000 	nop.w
 800136a:	4601      	mov	r1, r0
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	1c5a      	adds	r2, r3, #1
 8001370:	60ba      	str	r2, [r7, #8]
 8001372:	b2ca      	uxtb	r2, r1
 8001374:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	3301      	adds	r3, #1
 800137a:	617b      	str	r3, [r7, #20]
 800137c:	697a      	ldr	r2, [r7, #20]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	429a      	cmp	r2, r3
 8001382:	dbf0      	blt.n	8001366 <_read+0x12>
  }

  return len;
 8001384:	687b      	ldr	r3, [r7, #4]
}
 8001386:	4618      	mov	r0, r3
 8001388:	3718      	adds	r7, #24
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}

0800138e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800138e:	b580      	push	{r7, lr}
 8001390:	b086      	sub	sp, #24
 8001392:	af00      	add	r7, sp, #0
 8001394:	60f8      	str	r0, [r7, #12]
 8001396:	60b9      	str	r1, [r7, #8]
 8001398:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800139a:	2300      	movs	r3, #0
 800139c:	617b      	str	r3, [r7, #20]
 800139e:	e009      	b.n	80013b4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	1c5a      	adds	r2, r3, #1
 80013a4:	60ba      	str	r2, [r7, #8]
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	3301      	adds	r3, #1
 80013b2:	617b      	str	r3, [r7, #20]
 80013b4:	697a      	ldr	r2, [r7, #20]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	429a      	cmp	r2, r3
 80013ba:	dbf1      	blt.n	80013a0 <_write+0x12>
  }
  return len;
 80013bc:	687b      	ldr	r3, [r7, #4]
}
 80013be:	4618      	mov	r0, r3
 80013c0:	3718      	adds	r7, #24
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}

080013c6 <_close>:

int _close(int file)
{
 80013c6:	b480      	push	{r7}
 80013c8:	b083      	sub	sp, #12
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	370c      	adds	r7, #12
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr

080013de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013de:	b480      	push	{r7}
 80013e0:	b083      	sub	sp, #12
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	6078      	str	r0, [r7, #4]
 80013e6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013ee:	605a      	str	r2, [r3, #4]
  return 0;
 80013f0:	2300      	movs	r3, #0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	370c      	adds	r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr

080013fe <_isatty>:

int _isatty(int file)
{
 80013fe:	b480      	push	{r7}
 8001400:	b083      	sub	sp, #12
 8001402:	af00      	add	r7, sp, #0
 8001404:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001406:	2301      	movs	r3, #1
}
 8001408:	4618      	mov	r0, r3
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr

08001414 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001414:	b480      	push	{r7}
 8001416:	b085      	sub	sp, #20
 8001418:	af00      	add	r7, sp, #0
 800141a:	60f8      	str	r0, [r7, #12]
 800141c:	60b9      	str	r1, [r7, #8]
 800141e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001420:	2300      	movs	r3, #0
}
 8001422:	4618      	mov	r0, r3
 8001424:	3714      	adds	r7, #20
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
	...

08001430 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b086      	sub	sp, #24
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001438:	4a14      	ldr	r2, [pc, #80]	; (800148c <_sbrk+0x5c>)
 800143a:	4b15      	ldr	r3, [pc, #84]	; (8001490 <_sbrk+0x60>)
 800143c:	1ad3      	subs	r3, r2, r3
 800143e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001444:	4b13      	ldr	r3, [pc, #76]	; (8001494 <_sbrk+0x64>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d102      	bne.n	8001452 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800144c:	4b11      	ldr	r3, [pc, #68]	; (8001494 <_sbrk+0x64>)
 800144e:	4a12      	ldr	r2, [pc, #72]	; (8001498 <_sbrk+0x68>)
 8001450:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001452:	4b10      	ldr	r3, [pc, #64]	; (8001494 <_sbrk+0x64>)
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4413      	add	r3, r2
 800145a:	693a      	ldr	r2, [r7, #16]
 800145c:	429a      	cmp	r2, r3
 800145e:	d207      	bcs.n	8001470 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001460:	f002 fd36 	bl	8003ed0 <__errno>
 8001464:	4603      	mov	r3, r0
 8001466:	220c      	movs	r2, #12
 8001468:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800146a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800146e:	e009      	b.n	8001484 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001470:	4b08      	ldr	r3, [pc, #32]	; (8001494 <_sbrk+0x64>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001476:	4b07      	ldr	r3, [pc, #28]	; (8001494 <_sbrk+0x64>)
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4413      	add	r3, r2
 800147e:	4a05      	ldr	r2, [pc, #20]	; (8001494 <_sbrk+0x64>)
 8001480:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001482:	68fb      	ldr	r3, [r7, #12]
}
 8001484:	4618      	mov	r0, r3
 8001486:	3718      	adds	r7, #24
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	20020000 	.word	0x20020000
 8001490:	00000400 	.word	0x00000400
 8001494:	20000290 	.word	0x20000290
 8001498:	200003e8 	.word	0x200003e8

0800149c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014a0:	4b06      	ldr	r3, [pc, #24]	; (80014bc <SystemInit+0x20>)
 80014a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014a6:	4a05      	ldr	r2, [pc, #20]	; (80014bc <SystemInit+0x20>)
 80014a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014b0:	bf00      	nop
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop
 80014bc:	e000ed00 	.word	0xe000ed00

080014c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80014c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014f8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014c4:	480d      	ldr	r0, [pc, #52]	; (80014fc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80014c6:	490e      	ldr	r1, [pc, #56]	; (8001500 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80014c8:	4a0e      	ldr	r2, [pc, #56]	; (8001504 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014cc:	e002      	b.n	80014d4 <LoopCopyDataInit>

080014ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014d2:	3304      	adds	r3, #4

080014d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014d8:	d3f9      	bcc.n	80014ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014da:	4a0b      	ldr	r2, [pc, #44]	; (8001508 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80014dc:	4c0b      	ldr	r4, [pc, #44]	; (800150c <LoopFillZerobss+0x26>)
  movs r3, #0
 80014de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014e0:	e001      	b.n	80014e6 <LoopFillZerobss>

080014e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014e4:	3204      	adds	r2, #4

080014e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014e8:	d3fb      	bcc.n	80014e2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014ea:	f7ff ffd7 	bl	800149c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014ee:	f002 fcf5 	bl	8003edc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014f2:	f7ff fd13 	bl	8000f1c <main>
  bx  lr    
 80014f6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80014f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80014fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001500:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001504:	080064f4 	.word	0x080064f4
  ldr r2, =_sbss
 8001508:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800150c:	200003e4 	.word	0x200003e4

08001510 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001510:	e7fe      	b.n	8001510 <ADC_IRQHandler>
	...

08001514 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001518:	4b0e      	ldr	r3, [pc, #56]	; (8001554 <HAL_Init+0x40>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a0d      	ldr	r2, [pc, #52]	; (8001554 <HAL_Init+0x40>)
 800151e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001522:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001524:	4b0b      	ldr	r3, [pc, #44]	; (8001554 <HAL_Init+0x40>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4a0a      	ldr	r2, [pc, #40]	; (8001554 <HAL_Init+0x40>)
 800152a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800152e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001530:	4b08      	ldr	r3, [pc, #32]	; (8001554 <HAL_Init+0x40>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a07      	ldr	r2, [pc, #28]	; (8001554 <HAL_Init+0x40>)
 8001536:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800153a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800153c:	2003      	movs	r0, #3
 800153e:	f000 f92b 	bl	8001798 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001542:	200f      	movs	r0, #15
 8001544:	f000 f808 	bl	8001558 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001548:	f7ff fe18 	bl	800117c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	40023c00 	.word	0x40023c00

08001558 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001560:	4b12      	ldr	r3, [pc, #72]	; (80015ac <HAL_InitTick+0x54>)
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	4b12      	ldr	r3, [pc, #72]	; (80015b0 <HAL_InitTick+0x58>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	4619      	mov	r1, r3
 800156a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800156e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001572:	fbb2 f3f3 	udiv	r3, r2, r3
 8001576:	4618      	mov	r0, r3
 8001578:	f000 f943 	bl	8001802 <HAL_SYSTICK_Config>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	e00e      	b.n	80015a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2b0f      	cmp	r3, #15
 800158a:	d80a      	bhi.n	80015a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800158c:	2200      	movs	r2, #0
 800158e:	6879      	ldr	r1, [r7, #4]
 8001590:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001594:	f000 f90b 	bl	80017ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001598:	4a06      	ldr	r2, [pc, #24]	; (80015b4 <HAL_InitTick+0x5c>)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800159e:	2300      	movs	r3, #0
 80015a0:	e000      	b.n	80015a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3708      	adds	r7, #8
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	20000000 	.word	0x20000000
 80015b0:	20000008 	.word	0x20000008
 80015b4:	20000004 	.word	0x20000004

080015b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015bc:	4b06      	ldr	r3, [pc, #24]	; (80015d8 <HAL_IncTick+0x20>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	461a      	mov	r2, r3
 80015c2:	4b06      	ldr	r3, [pc, #24]	; (80015dc <HAL_IncTick+0x24>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4413      	add	r3, r2
 80015c8:	4a04      	ldr	r2, [pc, #16]	; (80015dc <HAL_IncTick+0x24>)
 80015ca:	6013      	str	r3, [r2, #0]
}
 80015cc:	bf00      	nop
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	20000008 	.word	0x20000008
 80015dc:	20000294 	.word	0x20000294

080015e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  return uwTick;
 80015e4:	4b03      	ldr	r3, [pc, #12]	; (80015f4 <HAL_GetTick+0x14>)
 80015e6:	681b      	ldr	r3, [r3, #0]
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	20000294 	.word	0x20000294

080015f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b085      	sub	sp, #20
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f003 0307 	and.w	r3, r3, #7
 8001606:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001608:	4b0c      	ldr	r3, [pc, #48]	; (800163c <__NVIC_SetPriorityGrouping+0x44>)
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800160e:	68ba      	ldr	r2, [r7, #8]
 8001610:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001614:	4013      	ands	r3, r2
 8001616:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001620:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001624:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001628:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800162a:	4a04      	ldr	r2, [pc, #16]	; (800163c <__NVIC_SetPriorityGrouping+0x44>)
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	60d3      	str	r3, [r2, #12]
}
 8001630:	bf00      	nop
 8001632:	3714      	adds	r7, #20
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr
 800163c:	e000ed00 	.word	0xe000ed00

08001640 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001644:	4b04      	ldr	r3, [pc, #16]	; (8001658 <__NVIC_GetPriorityGrouping+0x18>)
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	0a1b      	lsrs	r3, r3, #8
 800164a:	f003 0307 	and.w	r3, r3, #7
}
 800164e:	4618      	mov	r0, r3
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166a:	2b00      	cmp	r3, #0
 800166c:	db0b      	blt.n	8001686 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800166e:	79fb      	ldrb	r3, [r7, #7]
 8001670:	f003 021f 	and.w	r2, r3, #31
 8001674:	4907      	ldr	r1, [pc, #28]	; (8001694 <__NVIC_EnableIRQ+0x38>)
 8001676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167a:	095b      	lsrs	r3, r3, #5
 800167c:	2001      	movs	r0, #1
 800167e:	fa00 f202 	lsl.w	r2, r0, r2
 8001682:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001686:	bf00      	nop
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	e000e100 	.word	0xe000e100

08001698 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	4603      	mov	r3, r0
 80016a0:	6039      	str	r1, [r7, #0]
 80016a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	db0a      	blt.n	80016c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	b2da      	uxtb	r2, r3
 80016b0:	490c      	ldr	r1, [pc, #48]	; (80016e4 <__NVIC_SetPriority+0x4c>)
 80016b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b6:	0112      	lsls	r2, r2, #4
 80016b8:	b2d2      	uxtb	r2, r2
 80016ba:	440b      	add	r3, r1
 80016bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016c0:	e00a      	b.n	80016d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	b2da      	uxtb	r2, r3
 80016c6:	4908      	ldr	r1, [pc, #32]	; (80016e8 <__NVIC_SetPriority+0x50>)
 80016c8:	79fb      	ldrb	r3, [r7, #7]
 80016ca:	f003 030f 	and.w	r3, r3, #15
 80016ce:	3b04      	subs	r3, #4
 80016d0:	0112      	lsls	r2, r2, #4
 80016d2:	b2d2      	uxtb	r2, r2
 80016d4:	440b      	add	r3, r1
 80016d6:	761a      	strb	r2, [r3, #24]
}
 80016d8:	bf00      	nop
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	e000e100 	.word	0xe000e100
 80016e8:	e000ed00 	.word	0xe000ed00

080016ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b089      	sub	sp, #36	; 0x24
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	60f8      	str	r0, [r7, #12]
 80016f4:	60b9      	str	r1, [r7, #8]
 80016f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	f003 0307 	and.w	r3, r3, #7
 80016fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	f1c3 0307 	rsb	r3, r3, #7
 8001706:	2b04      	cmp	r3, #4
 8001708:	bf28      	it	cs
 800170a:	2304      	movcs	r3, #4
 800170c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800170e:	69fb      	ldr	r3, [r7, #28]
 8001710:	3304      	adds	r3, #4
 8001712:	2b06      	cmp	r3, #6
 8001714:	d902      	bls.n	800171c <NVIC_EncodePriority+0x30>
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	3b03      	subs	r3, #3
 800171a:	e000      	b.n	800171e <NVIC_EncodePriority+0x32>
 800171c:	2300      	movs	r3, #0
 800171e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001720:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001724:	69bb      	ldr	r3, [r7, #24]
 8001726:	fa02 f303 	lsl.w	r3, r2, r3
 800172a:	43da      	mvns	r2, r3
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	401a      	ands	r2, r3
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001734:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	fa01 f303 	lsl.w	r3, r1, r3
 800173e:	43d9      	mvns	r1, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001744:	4313      	orrs	r3, r2
         );
}
 8001746:	4618      	mov	r0, r3
 8001748:	3724      	adds	r7, #36	; 0x24
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
	...

08001754 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	3b01      	subs	r3, #1
 8001760:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001764:	d301      	bcc.n	800176a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001766:	2301      	movs	r3, #1
 8001768:	e00f      	b.n	800178a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800176a:	4a0a      	ldr	r2, [pc, #40]	; (8001794 <SysTick_Config+0x40>)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	3b01      	subs	r3, #1
 8001770:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001772:	210f      	movs	r1, #15
 8001774:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001778:	f7ff ff8e 	bl	8001698 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800177c:	4b05      	ldr	r3, [pc, #20]	; (8001794 <SysTick_Config+0x40>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001782:	4b04      	ldr	r3, [pc, #16]	; (8001794 <SysTick_Config+0x40>)
 8001784:	2207      	movs	r2, #7
 8001786:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001788:	2300      	movs	r3, #0
}
 800178a:	4618      	mov	r0, r3
 800178c:	3708      	adds	r7, #8
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	e000e010 	.word	0xe000e010

08001798 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f7ff ff29 	bl	80015f8 <__NVIC_SetPriorityGrouping>
}
 80017a6:	bf00      	nop
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b086      	sub	sp, #24
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	4603      	mov	r3, r0
 80017b6:	60b9      	str	r1, [r7, #8]
 80017b8:	607a      	str	r2, [r7, #4]
 80017ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017bc:	2300      	movs	r3, #0
 80017be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017c0:	f7ff ff3e 	bl	8001640 <__NVIC_GetPriorityGrouping>
 80017c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017c6:	687a      	ldr	r2, [r7, #4]
 80017c8:	68b9      	ldr	r1, [r7, #8]
 80017ca:	6978      	ldr	r0, [r7, #20]
 80017cc:	f7ff ff8e 	bl	80016ec <NVIC_EncodePriority>
 80017d0:	4602      	mov	r2, r0
 80017d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017d6:	4611      	mov	r1, r2
 80017d8:	4618      	mov	r0, r3
 80017da:	f7ff ff5d 	bl	8001698 <__NVIC_SetPriority>
}
 80017de:	bf00      	nop
 80017e0:	3718      	adds	r7, #24
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}

080017e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017e6:	b580      	push	{r7, lr}
 80017e8:	b082      	sub	sp, #8
 80017ea:	af00      	add	r7, sp, #0
 80017ec:	4603      	mov	r3, r0
 80017ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff ff31 	bl	800165c <__NVIC_EnableIRQ>
}
 80017fa:	bf00      	nop
 80017fc:	3708      	adds	r7, #8
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001802:	b580      	push	{r7, lr}
 8001804:	b082      	sub	sp, #8
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800180a:	6878      	ldr	r0, [r7, #4]
 800180c:	f7ff ffa2 	bl	8001754 <SysTick_Config>
 8001810:	4603      	mov	r3, r0
}
 8001812:	4618      	mov	r0, r3
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
	...

0800181c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800181c:	b480      	push	{r7}
 800181e:	b089      	sub	sp, #36	; 0x24
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001826:	2300      	movs	r3, #0
 8001828:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800182a:	2300      	movs	r3, #0
 800182c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800182e:	2300      	movs	r3, #0
 8001830:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001832:	2300      	movs	r3, #0
 8001834:	61fb      	str	r3, [r7, #28]
 8001836:	e159      	b.n	8001aec <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001838:	2201      	movs	r2, #1
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	fa02 f303 	lsl.w	r3, r2, r3
 8001840:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	697a      	ldr	r2, [r7, #20]
 8001848:	4013      	ands	r3, r2
 800184a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800184c:	693a      	ldr	r2, [r7, #16]
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	429a      	cmp	r2, r3
 8001852:	f040 8148 	bne.w	8001ae6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f003 0303 	and.w	r3, r3, #3
 800185e:	2b01      	cmp	r3, #1
 8001860:	d005      	beq.n	800186e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800186a:	2b02      	cmp	r3, #2
 800186c:	d130      	bne.n	80018d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	005b      	lsls	r3, r3, #1
 8001878:	2203      	movs	r2, #3
 800187a:	fa02 f303 	lsl.w	r3, r2, r3
 800187e:	43db      	mvns	r3, r3
 8001880:	69ba      	ldr	r2, [r7, #24]
 8001882:	4013      	ands	r3, r2
 8001884:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	68da      	ldr	r2, [r3, #12]
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	005b      	lsls	r3, r3, #1
 800188e:	fa02 f303 	lsl.w	r3, r2, r3
 8001892:	69ba      	ldr	r2, [r7, #24]
 8001894:	4313      	orrs	r3, r2
 8001896:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	69ba      	ldr	r2, [r7, #24]
 800189c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018a4:	2201      	movs	r2, #1
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ac:	43db      	mvns	r3, r3
 80018ae:	69ba      	ldr	r2, [r7, #24]
 80018b0:	4013      	ands	r3, r2
 80018b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	091b      	lsrs	r3, r3, #4
 80018ba:	f003 0201 	and.w	r2, r3, #1
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	fa02 f303 	lsl.w	r3, r2, r3
 80018c4:	69ba      	ldr	r2, [r7, #24]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f003 0303 	and.w	r3, r3, #3
 80018d8:	2b03      	cmp	r3, #3
 80018da:	d017      	beq.n	800190c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	2203      	movs	r2, #3
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	43db      	mvns	r3, r3
 80018ee:	69ba      	ldr	r2, [r7, #24]
 80018f0:	4013      	ands	r3, r2
 80018f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	689a      	ldr	r2, [r3, #8]
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	005b      	lsls	r3, r3, #1
 80018fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	4313      	orrs	r3, r2
 8001904:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	69ba      	ldr	r2, [r7, #24]
 800190a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f003 0303 	and.w	r3, r3, #3
 8001914:	2b02      	cmp	r3, #2
 8001916:	d123      	bne.n	8001960 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	08da      	lsrs	r2, r3, #3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	3208      	adds	r2, #8
 8001920:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001924:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	f003 0307 	and.w	r3, r3, #7
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	220f      	movs	r2, #15
 8001930:	fa02 f303 	lsl.w	r3, r2, r3
 8001934:	43db      	mvns	r3, r3
 8001936:	69ba      	ldr	r2, [r7, #24]
 8001938:	4013      	ands	r3, r2
 800193a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	691a      	ldr	r2, [r3, #16]
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	f003 0307 	and.w	r3, r3, #7
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	4313      	orrs	r3, r2
 8001950:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001952:	69fb      	ldr	r3, [r7, #28]
 8001954:	08da      	lsrs	r2, r3, #3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	3208      	adds	r2, #8
 800195a:	69b9      	ldr	r1, [r7, #24]
 800195c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	005b      	lsls	r3, r3, #1
 800196a:	2203      	movs	r2, #3
 800196c:	fa02 f303 	lsl.w	r3, r2, r3
 8001970:	43db      	mvns	r3, r3
 8001972:	69ba      	ldr	r2, [r7, #24]
 8001974:	4013      	ands	r3, r2
 8001976:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f003 0203 	and.w	r2, r3, #3
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	005b      	lsls	r3, r3, #1
 8001984:	fa02 f303 	lsl.w	r3, r2, r3
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	4313      	orrs	r3, r2
 800198c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	69ba      	ldr	r2, [r7, #24]
 8001992:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800199c:	2b00      	cmp	r3, #0
 800199e:	f000 80a2 	beq.w	8001ae6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019a2:	2300      	movs	r3, #0
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	4b57      	ldr	r3, [pc, #348]	; (8001b04 <HAL_GPIO_Init+0x2e8>)
 80019a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019aa:	4a56      	ldr	r2, [pc, #344]	; (8001b04 <HAL_GPIO_Init+0x2e8>)
 80019ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019b0:	6453      	str	r3, [r2, #68]	; 0x44
 80019b2:	4b54      	ldr	r3, [pc, #336]	; (8001b04 <HAL_GPIO_Init+0x2e8>)
 80019b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019ba:	60fb      	str	r3, [r7, #12]
 80019bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019be:	4a52      	ldr	r2, [pc, #328]	; (8001b08 <HAL_GPIO_Init+0x2ec>)
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	089b      	lsrs	r3, r3, #2
 80019c4:	3302      	adds	r3, #2
 80019c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	f003 0303 	and.w	r3, r3, #3
 80019d2:	009b      	lsls	r3, r3, #2
 80019d4:	220f      	movs	r2, #15
 80019d6:	fa02 f303 	lsl.w	r3, r2, r3
 80019da:	43db      	mvns	r3, r3
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	4013      	ands	r3, r2
 80019e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4a49      	ldr	r2, [pc, #292]	; (8001b0c <HAL_GPIO_Init+0x2f0>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d019      	beq.n	8001a1e <HAL_GPIO_Init+0x202>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4a48      	ldr	r2, [pc, #288]	; (8001b10 <HAL_GPIO_Init+0x2f4>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d013      	beq.n	8001a1a <HAL_GPIO_Init+0x1fe>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4a47      	ldr	r2, [pc, #284]	; (8001b14 <HAL_GPIO_Init+0x2f8>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d00d      	beq.n	8001a16 <HAL_GPIO_Init+0x1fa>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	4a46      	ldr	r2, [pc, #280]	; (8001b18 <HAL_GPIO_Init+0x2fc>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d007      	beq.n	8001a12 <HAL_GPIO_Init+0x1f6>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4a45      	ldr	r2, [pc, #276]	; (8001b1c <HAL_GPIO_Init+0x300>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d101      	bne.n	8001a0e <HAL_GPIO_Init+0x1f2>
 8001a0a:	2304      	movs	r3, #4
 8001a0c:	e008      	b.n	8001a20 <HAL_GPIO_Init+0x204>
 8001a0e:	2307      	movs	r3, #7
 8001a10:	e006      	b.n	8001a20 <HAL_GPIO_Init+0x204>
 8001a12:	2303      	movs	r3, #3
 8001a14:	e004      	b.n	8001a20 <HAL_GPIO_Init+0x204>
 8001a16:	2302      	movs	r3, #2
 8001a18:	e002      	b.n	8001a20 <HAL_GPIO_Init+0x204>
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e000      	b.n	8001a20 <HAL_GPIO_Init+0x204>
 8001a1e:	2300      	movs	r3, #0
 8001a20:	69fa      	ldr	r2, [r7, #28]
 8001a22:	f002 0203 	and.w	r2, r2, #3
 8001a26:	0092      	lsls	r2, r2, #2
 8001a28:	4093      	lsls	r3, r2
 8001a2a:	69ba      	ldr	r2, [r7, #24]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a30:	4935      	ldr	r1, [pc, #212]	; (8001b08 <HAL_GPIO_Init+0x2ec>)
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	089b      	lsrs	r3, r3, #2
 8001a36:	3302      	adds	r3, #2
 8001a38:	69ba      	ldr	r2, [r7, #24]
 8001a3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a3e:	4b38      	ldr	r3, [pc, #224]	; (8001b20 <HAL_GPIO_Init+0x304>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	43db      	mvns	r3, r3
 8001a48:	69ba      	ldr	r2, [r7, #24]
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d003      	beq.n	8001a62 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001a5a:	69ba      	ldr	r2, [r7, #24]
 8001a5c:	693b      	ldr	r3, [r7, #16]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a62:	4a2f      	ldr	r2, [pc, #188]	; (8001b20 <HAL_GPIO_Init+0x304>)
 8001a64:	69bb      	ldr	r3, [r7, #24]
 8001a66:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a68:	4b2d      	ldr	r3, [pc, #180]	; (8001b20 <HAL_GPIO_Init+0x304>)
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	43db      	mvns	r3, r3
 8001a72:	69ba      	ldr	r2, [r7, #24]
 8001a74:	4013      	ands	r3, r2
 8001a76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d003      	beq.n	8001a8c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001a84:	69ba      	ldr	r2, [r7, #24]
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a8c:	4a24      	ldr	r2, [pc, #144]	; (8001b20 <HAL_GPIO_Init+0x304>)
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a92:	4b23      	ldr	r3, [pc, #140]	; (8001b20 <HAL_GPIO_Init+0x304>)
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	43db      	mvns	r3, r3
 8001a9c:	69ba      	ldr	r2, [r7, #24]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d003      	beq.n	8001ab6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001aae:	69ba      	ldr	r2, [r7, #24]
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ab6:	4a1a      	ldr	r2, [pc, #104]	; (8001b20 <HAL_GPIO_Init+0x304>)
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001abc:	4b18      	ldr	r3, [pc, #96]	; (8001b20 <HAL_GPIO_Init+0x304>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	43db      	mvns	r3, r3
 8001ac6:	69ba      	ldr	r2, [r7, #24]
 8001ac8:	4013      	ands	r3, r2
 8001aca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d003      	beq.n	8001ae0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001ad8:	69ba      	ldr	r2, [r7, #24]
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	4313      	orrs	r3, r2
 8001ade:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ae0:	4a0f      	ldr	r2, [pc, #60]	; (8001b20 <HAL_GPIO_Init+0x304>)
 8001ae2:	69bb      	ldr	r3, [r7, #24]
 8001ae4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	61fb      	str	r3, [r7, #28]
 8001aec:	69fb      	ldr	r3, [r7, #28]
 8001aee:	2b0f      	cmp	r3, #15
 8001af0:	f67f aea2 	bls.w	8001838 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001af4:	bf00      	nop
 8001af6:	bf00      	nop
 8001af8:	3724      	adds	r7, #36	; 0x24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	40023800 	.word	0x40023800
 8001b08:	40013800 	.word	0x40013800
 8001b0c:	40020000 	.word	0x40020000
 8001b10:	40020400 	.word	0x40020400
 8001b14:	40020800 	.word	0x40020800
 8001b18:	40020c00 	.word	0x40020c00
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	40013c00 	.word	0x40013c00

08001b24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	807b      	strh	r3, [r7, #2]
 8001b30:	4613      	mov	r3, r2
 8001b32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b34:	787b      	ldrb	r3, [r7, #1]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d003      	beq.n	8001b42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b3a:	887a      	ldrh	r2, [r7, #2]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b40:	e003      	b.n	8001b4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b42:	887b      	ldrh	r3, [r7, #2]
 8001b44:	041a      	lsls	r2, r3, #16
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	619a      	str	r2, [r3, #24]
}
 8001b4a:	bf00      	nop
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b56:	b480      	push	{r7}
 8001b58:	b085      	sub	sp, #20
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
 8001b5e:	460b      	mov	r3, r1
 8001b60:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	695b      	ldr	r3, [r3, #20]
 8001b66:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b68:	887a      	ldrh	r2, [r7, #2]
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	041a      	lsls	r2, r3, #16
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	43d9      	mvns	r1, r3
 8001b74:	887b      	ldrh	r3, [r7, #2]
 8001b76:	400b      	ands	r3, r1
 8001b78:	431a      	orrs	r2, r3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	619a      	str	r2, [r3, #24]
}
 8001b7e:	bf00      	nop
 8001b80:	3714      	adds	r7, #20
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
	...

08001b8c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d101      	bne.n	8001b9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e267      	b.n	800206e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d075      	beq.n	8001c96 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001baa:	4b88      	ldr	r3, [pc, #544]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	f003 030c 	and.w	r3, r3, #12
 8001bb2:	2b04      	cmp	r3, #4
 8001bb4:	d00c      	beq.n	8001bd0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bb6:	4b85      	ldr	r3, [pc, #532]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001bbe:	2b08      	cmp	r3, #8
 8001bc0:	d112      	bne.n	8001be8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001bc2:	4b82      	ldr	r3, [pc, #520]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001bce:	d10b      	bne.n	8001be8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bd0:	4b7e      	ldr	r3, [pc, #504]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d05b      	beq.n	8001c94 <HAL_RCC_OscConfig+0x108>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d157      	bne.n	8001c94 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e242      	b.n	800206e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bf0:	d106      	bne.n	8001c00 <HAL_RCC_OscConfig+0x74>
 8001bf2:	4b76      	ldr	r3, [pc, #472]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a75      	ldr	r2, [pc, #468]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001bf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bfc:	6013      	str	r3, [r2, #0]
 8001bfe:	e01d      	b.n	8001c3c <HAL_RCC_OscConfig+0xb0>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c08:	d10c      	bne.n	8001c24 <HAL_RCC_OscConfig+0x98>
 8001c0a:	4b70      	ldr	r3, [pc, #448]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a6f      	ldr	r2, [pc, #444]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001c10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c14:	6013      	str	r3, [r2, #0]
 8001c16:	4b6d      	ldr	r3, [pc, #436]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a6c      	ldr	r2, [pc, #432]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001c1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c20:	6013      	str	r3, [r2, #0]
 8001c22:	e00b      	b.n	8001c3c <HAL_RCC_OscConfig+0xb0>
 8001c24:	4b69      	ldr	r3, [pc, #420]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a68      	ldr	r2, [pc, #416]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001c2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c2e:	6013      	str	r3, [r2, #0]
 8001c30:	4b66      	ldr	r3, [pc, #408]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a65      	ldr	r2, [pc, #404]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001c36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d013      	beq.n	8001c6c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c44:	f7ff fccc 	bl	80015e0 <HAL_GetTick>
 8001c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c4a:	e008      	b.n	8001c5e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c4c:	f7ff fcc8 	bl	80015e0 <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b64      	cmp	r3, #100	; 0x64
 8001c58:	d901      	bls.n	8001c5e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e207      	b.n	800206e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c5e:	4b5b      	ldr	r3, [pc, #364]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d0f0      	beq.n	8001c4c <HAL_RCC_OscConfig+0xc0>
 8001c6a:	e014      	b.n	8001c96 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c6c:	f7ff fcb8 	bl	80015e0 <HAL_GetTick>
 8001c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c72:	e008      	b.n	8001c86 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c74:	f7ff fcb4 	bl	80015e0 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b64      	cmp	r3, #100	; 0x64
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e1f3      	b.n	800206e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c86:	4b51      	ldr	r3, [pc, #324]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d1f0      	bne.n	8001c74 <HAL_RCC_OscConfig+0xe8>
 8001c92:	e000      	b.n	8001c96 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0302 	and.w	r3, r3, #2
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d063      	beq.n	8001d6a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ca2:	4b4a      	ldr	r3, [pc, #296]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f003 030c 	and.w	r3, r3, #12
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d00b      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001cae:	4b47      	ldr	r3, [pc, #284]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001cb6:	2b08      	cmp	r3, #8
 8001cb8:	d11c      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001cba:	4b44      	ldr	r3, [pc, #272]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d116      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cc6:	4b41      	ldr	r3, [pc, #260]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d005      	beq.n	8001cde <HAL_RCC_OscConfig+0x152>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	68db      	ldr	r3, [r3, #12]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d001      	beq.n	8001cde <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e1c7      	b.n	800206e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cde:	4b3b      	ldr	r3, [pc, #236]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	691b      	ldr	r3, [r3, #16]
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	4937      	ldr	r1, [pc, #220]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cf2:	e03a      	b.n	8001d6a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d020      	beq.n	8001d3e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cfc:	4b34      	ldr	r3, [pc, #208]	; (8001dd0 <HAL_RCC_OscConfig+0x244>)
 8001cfe:	2201      	movs	r2, #1
 8001d00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d02:	f7ff fc6d 	bl	80015e0 <HAL_GetTick>
 8001d06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d08:	e008      	b.n	8001d1c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d0a:	f7ff fc69 	bl	80015e0 <HAL_GetTick>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	2b02      	cmp	r3, #2
 8001d16:	d901      	bls.n	8001d1c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	e1a8      	b.n	800206e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d1c:	4b2b      	ldr	r3, [pc, #172]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f003 0302 	and.w	r3, r3, #2
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d0f0      	beq.n	8001d0a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d28:	4b28      	ldr	r3, [pc, #160]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	691b      	ldr	r3, [r3, #16]
 8001d34:	00db      	lsls	r3, r3, #3
 8001d36:	4925      	ldr	r1, [pc, #148]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	600b      	str	r3, [r1, #0]
 8001d3c:	e015      	b.n	8001d6a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d3e:	4b24      	ldr	r3, [pc, #144]	; (8001dd0 <HAL_RCC_OscConfig+0x244>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d44:	f7ff fc4c 	bl	80015e0 <HAL_GetTick>
 8001d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d4a:	e008      	b.n	8001d5e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d4c:	f7ff fc48 	bl	80015e0 <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e187      	b.n	800206e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d5e:	4b1b      	ldr	r3, [pc, #108]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1f0      	bne.n	8001d4c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0308 	and.w	r3, r3, #8
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d036      	beq.n	8001de4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	695b      	ldr	r3, [r3, #20]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d016      	beq.n	8001dac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d7e:	4b15      	ldr	r3, [pc, #84]	; (8001dd4 <HAL_RCC_OscConfig+0x248>)
 8001d80:	2201      	movs	r2, #1
 8001d82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d84:	f7ff fc2c 	bl	80015e0 <HAL_GetTick>
 8001d88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d8a:	e008      	b.n	8001d9e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d8c:	f7ff fc28 	bl	80015e0 <HAL_GetTick>
 8001d90:	4602      	mov	r2, r0
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	2b02      	cmp	r3, #2
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e167      	b.n	800206e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d9e:	4b0b      	ldr	r3, [pc, #44]	; (8001dcc <HAL_RCC_OscConfig+0x240>)
 8001da0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d0f0      	beq.n	8001d8c <HAL_RCC_OscConfig+0x200>
 8001daa:	e01b      	b.n	8001de4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dac:	4b09      	ldr	r3, [pc, #36]	; (8001dd4 <HAL_RCC_OscConfig+0x248>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001db2:	f7ff fc15 	bl	80015e0 <HAL_GetTick>
 8001db6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001db8:	e00e      	b.n	8001dd8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dba:	f7ff fc11 	bl	80015e0 <HAL_GetTick>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d907      	bls.n	8001dd8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e150      	b.n	800206e <HAL_RCC_OscConfig+0x4e2>
 8001dcc:	40023800 	.word	0x40023800
 8001dd0:	42470000 	.word	0x42470000
 8001dd4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dd8:	4b88      	ldr	r3, [pc, #544]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001dda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ddc:	f003 0302 	and.w	r3, r3, #2
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d1ea      	bne.n	8001dba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 0304 	and.w	r3, r3, #4
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	f000 8097 	beq.w	8001f20 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001df2:	2300      	movs	r3, #0
 8001df4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001df6:	4b81      	ldr	r3, [pc, #516]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d10f      	bne.n	8001e22 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	60bb      	str	r3, [r7, #8]
 8001e06:	4b7d      	ldr	r3, [pc, #500]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0a:	4a7c      	ldr	r2, [pc, #496]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001e0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e10:	6413      	str	r3, [r2, #64]	; 0x40
 8001e12:	4b7a      	ldr	r3, [pc, #488]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e1a:	60bb      	str	r3, [r7, #8]
 8001e1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e22:	4b77      	ldr	r3, [pc, #476]	; (8002000 <HAL_RCC_OscConfig+0x474>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d118      	bne.n	8001e60 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e2e:	4b74      	ldr	r3, [pc, #464]	; (8002000 <HAL_RCC_OscConfig+0x474>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a73      	ldr	r2, [pc, #460]	; (8002000 <HAL_RCC_OscConfig+0x474>)
 8001e34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e3a:	f7ff fbd1 	bl	80015e0 <HAL_GetTick>
 8001e3e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e40:	e008      	b.n	8001e54 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e42:	f7ff fbcd 	bl	80015e0 <HAL_GetTick>
 8001e46:	4602      	mov	r2, r0
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	1ad3      	subs	r3, r2, r3
 8001e4c:	2b02      	cmp	r3, #2
 8001e4e:	d901      	bls.n	8001e54 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001e50:	2303      	movs	r3, #3
 8001e52:	e10c      	b.n	800206e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e54:	4b6a      	ldr	r3, [pc, #424]	; (8002000 <HAL_RCC_OscConfig+0x474>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d0f0      	beq.n	8001e42 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d106      	bne.n	8001e76 <HAL_RCC_OscConfig+0x2ea>
 8001e68:	4b64      	ldr	r3, [pc, #400]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001e6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e6c:	4a63      	ldr	r2, [pc, #396]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001e6e:	f043 0301 	orr.w	r3, r3, #1
 8001e72:	6713      	str	r3, [r2, #112]	; 0x70
 8001e74:	e01c      	b.n	8001eb0 <HAL_RCC_OscConfig+0x324>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	2b05      	cmp	r3, #5
 8001e7c:	d10c      	bne.n	8001e98 <HAL_RCC_OscConfig+0x30c>
 8001e7e:	4b5f      	ldr	r3, [pc, #380]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001e80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e82:	4a5e      	ldr	r2, [pc, #376]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001e84:	f043 0304 	orr.w	r3, r3, #4
 8001e88:	6713      	str	r3, [r2, #112]	; 0x70
 8001e8a:	4b5c      	ldr	r3, [pc, #368]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001e8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e8e:	4a5b      	ldr	r2, [pc, #364]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001e90:	f043 0301 	orr.w	r3, r3, #1
 8001e94:	6713      	str	r3, [r2, #112]	; 0x70
 8001e96:	e00b      	b.n	8001eb0 <HAL_RCC_OscConfig+0x324>
 8001e98:	4b58      	ldr	r3, [pc, #352]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001e9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e9c:	4a57      	ldr	r2, [pc, #348]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001e9e:	f023 0301 	bic.w	r3, r3, #1
 8001ea2:	6713      	str	r3, [r2, #112]	; 0x70
 8001ea4:	4b55      	ldr	r3, [pc, #340]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001ea6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ea8:	4a54      	ldr	r2, [pc, #336]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001eaa:	f023 0304 	bic.w	r3, r3, #4
 8001eae:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	689b      	ldr	r3, [r3, #8]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d015      	beq.n	8001ee4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eb8:	f7ff fb92 	bl	80015e0 <HAL_GetTick>
 8001ebc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ebe:	e00a      	b.n	8001ed6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ec0:	f7ff fb8e 	bl	80015e0 <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d901      	bls.n	8001ed6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001ed2:	2303      	movs	r3, #3
 8001ed4:	e0cb      	b.n	800206e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ed6:	4b49      	ldr	r3, [pc, #292]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001ed8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eda:	f003 0302 	and.w	r3, r3, #2
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d0ee      	beq.n	8001ec0 <HAL_RCC_OscConfig+0x334>
 8001ee2:	e014      	b.n	8001f0e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ee4:	f7ff fb7c 	bl	80015e0 <HAL_GetTick>
 8001ee8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eea:	e00a      	b.n	8001f02 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001eec:	f7ff fb78 	bl	80015e0 <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d901      	bls.n	8001f02 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001efe:	2303      	movs	r3, #3
 8001f00:	e0b5      	b.n	800206e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f02:	4b3e      	ldr	r3, [pc, #248]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001f04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f06:	f003 0302 	and.w	r3, r3, #2
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d1ee      	bne.n	8001eec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001f0e:	7dfb      	ldrb	r3, [r7, #23]
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d105      	bne.n	8001f20 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f14:	4b39      	ldr	r3, [pc, #228]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f18:	4a38      	ldr	r2, [pc, #224]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001f1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f1e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	699b      	ldr	r3, [r3, #24]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	f000 80a1 	beq.w	800206c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f2a:	4b34      	ldr	r3, [pc, #208]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	f003 030c 	and.w	r3, r3, #12
 8001f32:	2b08      	cmp	r3, #8
 8001f34:	d05c      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	699b      	ldr	r3, [r3, #24]
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d141      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f3e:	4b31      	ldr	r3, [pc, #196]	; (8002004 <HAL_RCC_OscConfig+0x478>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f44:	f7ff fb4c 	bl	80015e0 <HAL_GetTick>
 8001f48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f4a:	e008      	b.n	8001f5e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f4c:	f7ff fb48 	bl	80015e0 <HAL_GetTick>
 8001f50:	4602      	mov	r2, r0
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d901      	bls.n	8001f5e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e087      	b.n	800206e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f5e:	4b27      	ldr	r3, [pc, #156]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d1f0      	bne.n	8001f4c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	69da      	ldr	r2, [r3, #28]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6a1b      	ldr	r3, [r3, #32]
 8001f72:	431a      	orrs	r2, r3
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f78:	019b      	lsls	r3, r3, #6
 8001f7a:	431a      	orrs	r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f80:	085b      	lsrs	r3, r3, #1
 8001f82:	3b01      	subs	r3, #1
 8001f84:	041b      	lsls	r3, r3, #16
 8001f86:	431a      	orrs	r2, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f8c:	061b      	lsls	r3, r3, #24
 8001f8e:	491b      	ldr	r1, [pc, #108]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001f90:	4313      	orrs	r3, r2
 8001f92:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f94:	4b1b      	ldr	r3, [pc, #108]	; (8002004 <HAL_RCC_OscConfig+0x478>)
 8001f96:	2201      	movs	r2, #1
 8001f98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f9a:	f7ff fb21 	bl	80015e0 <HAL_GetTick>
 8001f9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fa0:	e008      	b.n	8001fb4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fa2:	f7ff fb1d 	bl	80015e0 <HAL_GetTick>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	2b02      	cmp	r3, #2
 8001fae:	d901      	bls.n	8001fb4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	e05c      	b.n	800206e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fb4:	4b11      	ldr	r3, [pc, #68]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d0f0      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x416>
 8001fc0:	e054      	b.n	800206c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fc2:	4b10      	ldr	r3, [pc, #64]	; (8002004 <HAL_RCC_OscConfig+0x478>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc8:	f7ff fb0a 	bl	80015e0 <HAL_GetTick>
 8001fcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fce:	e008      	b.n	8001fe2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fd0:	f7ff fb06 	bl	80015e0 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e045      	b.n	800206e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fe2:	4b06      	ldr	r3, [pc, #24]	; (8001ffc <HAL_RCC_OscConfig+0x470>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d1f0      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x444>
 8001fee:	e03d      	b.n	800206c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	699b      	ldr	r3, [r3, #24]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d107      	bne.n	8002008 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e038      	b.n	800206e <HAL_RCC_OscConfig+0x4e2>
 8001ffc:	40023800 	.word	0x40023800
 8002000:	40007000 	.word	0x40007000
 8002004:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002008:	4b1b      	ldr	r3, [pc, #108]	; (8002078 <HAL_RCC_OscConfig+0x4ec>)
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	699b      	ldr	r3, [r3, #24]
 8002012:	2b01      	cmp	r3, #1
 8002014:	d028      	beq.n	8002068 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002020:	429a      	cmp	r2, r3
 8002022:	d121      	bne.n	8002068 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800202e:	429a      	cmp	r2, r3
 8002030:	d11a      	bne.n	8002068 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002038:	4013      	ands	r3, r2
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800203e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002040:	4293      	cmp	r3, r2
 8002042:	d111      	bne.n	8002068 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204e:	085b      	lsrs	r3, r3, #1
 8002050:	3b01      	subs	r3, #1
 8002052:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002054:	429a      	cmp	r2, r3
 8002056:	d107      	bne.n	8002068 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002062:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002064:	429a      	cmp	r2, r3
 8002066:	d001      	beq.n	800206c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e000      	b.n	800206e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3718      	adds	r7, #24
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	40023800 	.word	0x40023800

0800207c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d101      	bne.n	8002090 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e0cc      	b.n	800222a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002090:	4b68      	ldr	r3, [pc, #416]	; (8002234 <HAL_RCC_ClockConfig+0x1b8>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f003 0307 	and.w	r3, r3, #7
 8002098:	683a      	ldr	r2, [r7, #0]
 800209a:	429a      	cmp	r2, r3
 800209c:	d90c      	bls.n	80020b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800209e:	4b65      	ldr	r3, [pc, #404]	; (8002234 <HAL_RCC_ClockConfig+0x1b8>)
 80020a0:	683a      	ldr	r2, [r7, #0]
 80020a2:	b2d2      	uxtb	r2, r2
 80020a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020a6:	4b63      	ldr	r3, [pc, #396]	; (8002234 <HAL_RCC_ClockConfig+0x1b8>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0307 	and.w	r3, r3, #7
 80020ae:	683a      	ldr	r2, [r7, #0]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d001      	beq.n	80020b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e0b8      	b.n	800222a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0302 	and.w	r3, r3, #2
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d020      	beq.n	8002106 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0304 	and.w	r3, r3, #4
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d005      	beq.n	80020dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020d0:	4b59      	ldr	r3, [pc, #356]	; (8002238 <HAL_RCC_ClockConfig+0x1bc>)
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	4a58      	ldr	r2, [pc, #352]	; (8002238 <HAL_RCC_ClockConfig+0x1bc>)
 80020d6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80020da:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 0308 	and.w	r3, r3, #8
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d005      	beq.n	80020f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020e8:	4b53      	ldr	r3, [pc, #332]	; (8002238 <HAL_RCC_ClockConfig+0x1bc>)
 80020ea:	689b      	ldr	r3, [r3, #8]
 80020ec:	4a52      	ldr	r2, [pc, #328]	; (8002238 <HAL_RCC_ClockConfig+0x1bc>)
 80020ee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80020f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020f4:	4b50      	ldr	r3, [pc, #320]	; (8002238 <HAL_RCC_ClockConfig+0x1bc>)
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	494d      	ldr	r1, [pc, #308]	; (8002238 <HAL_RCC_ClockConfig+0x1bc>)
 8002102:	4313      	orrs	r3, r2
 8002104:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0301 	and.w	r3, r3, #1
 800210e:	2b00      	cmp	r3, #0
 8002110:	d044      	beq.n	800219c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d107      	bne.n	800212a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800211a:	4b47      	ldr	r3, [pc, #284]	; (8002238 <HAL_RCC_ClockConfig+0x1bc>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d119      	bne.n	800215a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e07f      	b.n	800222a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	2b02      	cmp	r3, #2
 8002130:	d003      	beq.n	800213a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002136:	2b03      	cmp	r3, #3
 8002138:	d107      	bne.n	800214a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800213a:	4b3f      	ldr	r3, [pc, #252]	; (8002238 <HAL_RCC_ClockConfig+0x1bc>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002142:	2b00      	cmp	r3, #0
 8002144:	d109      	bne.n	800215a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	e06f      	b.n	800222a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800214a:	4b3b      	ldr	r3, [pc, #236]	; (8002238 <HAL_RCC_ClockConfig+0x1bc>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d101      	bne.n	800215a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e067      	b.n	800222a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800215a:	4b37      	ldr	r3, [pc, #220]	; (8002238 <HAL_RCC_ClockConfig+0x1bc>)
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	f023 0203 	bic.w	r2, r3, #3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	4934      	ldr	r1, [pc, #208]	; (8002238 <HAL_RCC_ClockConfig+0x1bc>)
 8002168:	4313      	orrs	r3, r2
 800216a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800216c:	f7ff fa38 	bl	80015e0 <HAL_GetTick>
 8002170:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002172:	e00a      	b.n	800218a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002174:	f7ff fa34 	bl	80015e0 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002182:	4293      	cmp	r3, r2
 8002184:	d901      	bls.n	800218a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	e04f      	b.n	800222a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800218a:	4b2b      	ldr	r3, [pc, #172]	; (8002238 <HAL_RCC_ClockConfig+0x1bc>)
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	f003 020c 	and.w	r2, r3, #12
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	429a      	cmp	r2, r3
 800219a:	d1eb      	bne.n	8002174 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800219c:	4b25      	ldr	r3, [pc, #148]	; (8002234 <HAL_RCC_ClockConfig+0x1b8>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0307 	and.w	r3, r3, #7
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d20c      	bcs.n	80021c4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021aa:	4b22      	ldr	r3, [pc, #136]	; (8002234 <HAL_RCC_ClockConfig+0x1b8>)
 80021ac:	683a      	ldr	r2, [r7, #0]
 80021ae:	b2d2      	uxtb	r2, r2
 80021b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021b2:	4b20      	ldr	r3, [pc, #128]	; (8002234 <HAL_RCC_ClockConfig+0x1b8>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 0307 	and.w	r3, r3, #7
 80021ba:	683a      	ldr	r2, [r7, #0]
 80021bc:	429a      	cmp	r2, r3
 80021be:	d001      	beq.n	80021c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e032      	b.n	800222a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 0304 	and.w	r3, r3, #4
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d008      	beq.n	80021e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021d0:	4b19      	ldr	r3, [pc, #100]	; (8002238 <HAL_RCC_ClockConfig+0x1bc>)
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	4916      	ldr	r1, [pc, #88]	; (8002238 <HAL_RCC_ClockConfig+0x1bc>)
 80021de:	4313      	orrs	r3, r2
 80021e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0308 	and.w	r3, r3, #8
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d009      	beq.n	8002202 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021ee:	4b12      	ldr	r3, [pc, #72]	; (8002238 <HAL_RCC_ClockConfig+0x1bc>)
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	691b      	ldr	r3, [r3, #16]
 80021fa:	00db      	lsls	r3, r3, #3
 80021fc:	490e      	ldr	r1, [pc, #56]	; (8002238 <HAL_RCC_ClockConfig+0x1bc>)
 80021fe:	4313      	orrs	r3, r2
 8002200:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002202:	f000 f821 	bl	8002248 <HAL_RCC_GetSysClockFreq>
 8002206:	4602      	mov	r2, r0
 8002208:	4b0b      	ldr	r3, [pc, #44]	; (8002238 <HAL_RCC_ClockConfig+0x1bc>)
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	091b      	lsrs	r3, r3, #4
 800220e:	f003 030f 	and.w	r3, r3, #15
 8002212:	490a      	ldr	r1, [pc, #40]	; (800223c <HAL_RCC_ClockConfig+0x1c0>)
 8002214:	5ccb      	ldrb	r3, [r1, r3]
 8002216:	fa22 f303 	lsr.w	r3, r2, r3
 800221a:	4a09      	ldr	r2, [pc, #36]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 800221c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800221e:	4b09      	ldr	r3, [pc, #36]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4618      	mov	r0, r3
 8002224:	f7ff f998 	bl	8001558 <HAL_InitTick>

  return HAL_OK;
 8002228:	2300      	movs	r3, #0
}
 800222a:	4618      	mov	r0, r3
 800222c:	3710      	adds	r7, #16
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}
 8002232:	bf00      	nop
 8002234:	40023c00 	.word	0x40023c00
 8002238:	40023800 	.word	0x40023800
 800223c:	08006158 	.word	0x08006158
 8002240:	20000000 	.word	0x20000000
 8002244:	20000004 	.word	0x20000004

08002248 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002248:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800224c:	b090      	sub	sp, #64	; 0x40
 800224e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002250:	2300      	movs	r3, #0
 8002252:	637b      	str	r3, [r7, #52]	; 0x34
 8002254:	2300      	movs	r3, #0
 8002256:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002258:	2300      	movs	r3, #0
 800225a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800225c:	2300      	movs	r3, #0
 800225e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002260:	4b59      	ldr	r3, [pc, #356]	; (80023c8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	f003 030c 	and.w	r3, r3, #12
 8002268:	2b08      	cmp	r3, #8
 800226a:	d00d      	beq.n	8002288 <HAL_RCC_GetSysClockFreq+0x40>
 800226c:	2b08      	cmp	r3, #8
 800226e:	f200 80a1 	bhi.w	80023b4 <HAL_RCC_GetSysClockFreq+0x16c>
 8002272:	2b00      	cmp	r3, #0
 8002274:	d002      	beq.n	800227c <HAL_RCC_GetSysClockFreq+0x34>
 8002276:	2b04      	cmp	r3, #4
 8002278:	d003      	beq.n	8002282 <HAL_RCC_GetSysClockFreq+0x3a>
 800227a:	e09b      	b.n	80023b4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800227c:	4b53      	ldr	r3, [pc, #332]	; (80023cc <HAL_RCC_GetSysClockFreq+0x184>)
 800227e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002280:	e09b      	b.n	80023ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002282:	4b53      	ldr	r3, [pc, #332]	; (80023d0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002284:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002286:	e098      	b.n	80023ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002288:	4b4f      	ldr	r3, [pc, #316]	; (80023c8 <HAL_RCC_GetSysClockFreq+0x180>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002290:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002292:	4b4d      	ldr	r3, [pc, #308]	; (80023c8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d028      	beq.n	80022f0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800229e:	4b4a      	ldr	r3, [pc, #296]	; (80023c8 <HAL_RCC_GetSysClockFreq+0x180>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	099b      	lsrs	r3, r3, #6
 80022a4:	2200      	movs	r2, #0
 80022a6:	623b      	str	r3, [r7, #32]
 80022a8:	627a      	str	r2, [r7, #36]	; 0x24
 80022aa:	6a3b      	ldr	r3, [r7, #32]
 80022ac:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80022b0:	2100      	movs	r1, #0
 80022b2:	4b47      	ldr	r3, [pc, #284]	; (80023d0 <HAL_RCC_GetSysClockFreq+0x188>)
 80022b4:	fb03 f201 	mul.w	r2, r3, r1
 80022b8:	2300      	movs	r3, #0
 80022ba:	fb00 f303 	mul.w	r3, r0, r3
 80022be:	4413      	add	r3, r2
 80022c0:	4a43      	ldr	r2, [pc, #268]	; (80023d0 <HAL_RCC_GetSysClockFreq+0x188>)
 80022c2:	fba0 1202 	umull	r1, r2, r0, r2
 80022c6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80022c8:	460a      	mov	r2, r1
 80022ca:	62ba      	str	r2, [r7, #40]	; 0x28
 80022cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80022ce:	4413      	add	r3, r2
 80022d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022d4:	2200      	movs	r2, #0
 80022d6:	61bb      	str	r3, [r7, #24]
 80022d8:	61fa      	str	r2, [r7, #28]
 80022da:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80022de:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80022e2:	f7fe fc69 	bl	8000bb8 <__aeabi_uldivmod>
 80022e6:	4602      	mov	r2, r0
 80022e8:	460b      	mov	r3, r1
 80022ea:	4613      	mov	r3, r2
 80022ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022ee:	e053      	b.n	8002398 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022f0:	4b35      	ldr	r3, [pc, #212]	; (80023c8 <HAL_RCC_GetSysClockFreq+0x180>)
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	099b      	lsrs	r3, r3, #6
 80022f6:	2200      	movs	r2, #0
 80022f8:	613b      	str	r3, [r7, #16]
 80022fa:	617a      	str	r2, [r7, #20]
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002302:	f04f 0b00 	mov.w	fp, #0
 8002306:	4652      	mov	r2, sl
 8002308:	465b      	mov	r3, fp
 800230a:	f04f 0000 	mov.w	r0, #0
 800230e:	f04f 0100 	mov.w	r1, #0
 8002312:	0159      	lsls	r1, r3, #5
 8002314:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002318:	0150      	lsls	r0, r2, #5
 800231a:	4602      	mov	r2, r0
 800231c:	460b      	mov	r3, r1
 800231e:	ebb2 080a 	subs.w	r8, r2, sl
 8002322:	eb63 090b 	sbc.w	r9, r3, fp
 8002326:	f04f 0200 	mov.w	r2, #0
 800232a:	f04f 0300 	mov.w	r3, #0
 800232e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002332:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002336:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800233a:	ebb2 0408 	subs.w	r4, r2, r8
 800233e:	eb63 0509 	sbc.w	r5, r3, r9
 8002342:	f04f 0200 	mov.w	r2, #0
 8002346:	f04f 0300 	mov.w	r3, #0
 800234a:	00eb      	lsls	r3, r5, #3
 800234c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002350:	00e2      	lsls	r2, r4, #3
 8002352:	4614      	mov	r4, r2
 8002354:	461d      	mov	r5, r3
 8002356:	eb14 030a 	adds.w	r3, r4, sl
 800235a:	603b      	str	r3, [r7, #0]
 800235c:	eb45 030b 	adc.w	r3, r5, fp
 8002360:	607b      	str	r3, [r7, #4]
 8002362:	f04f 0200 	mov.w	r2, #0
 8002366:	f04f 0300 	mov.w	r3, #0
 800236a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800236e:	4629      	mov	r1, r5
 8002370:	028b      	lsls	r3, r1, #10
 8002372:	4621      	mov	r1, r4
 8002374:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002378:	4621      	mov	r1, r4
 800237a:	028a      	lsls	r2, r1, #10
 800237c:	4610      	mov	r0, r2
 800237e:	4619      	mov	r1, r3
 8002380:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002382:	2200      	movs	r2, #0
 8002384:	60bb      	str	r3, [r7, #8]
 8002386:	60fa      	str	r2, [r7, #12]
 8002388:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800238c:	f7fe fc14 	bl	8000bb8 <__aeabi_uldivmod>
 8002390:	4602      	mov	r2, r0
 8002392:	460b      	mov	r3, r1
 8002394:	4613      	mov	r3, r2
 8002396:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002398:	4b0b      	ldr	r3, [pc, #44]	; (80023c8 <HAL_RCC_GetSysClockFreq+0x180>)
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	0c1b      	lsrs	r3, r3, #16
 800239e:	f003 0303 	and.w	r3, r3, #3
 80023a2:	3301      	adds	r3, #1
 80023a4:	005b      	lsls	r3, r3, #1
 80023a6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80023a8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80023aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80023b0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80023b2:	e002      	b.n	80023ba <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023b4:	4b05      	ldr	r3, [pc, #20]	; (80023cc <HAL_RCC_GetSysClockFreq+0x184>)
 80023b6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80023b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3740      	adds	r7, #64	; 0x40
 80023c0:	46bd      	mov	sp, r7
 80023c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023c6:	bf00      	nop
 80023c8:	40023800 	.word	0x40023800
 80023cc:	00f42400 	.word	0x00f42400
 80023d0:	017d7840 	.word	0x017d7840

080023d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023d8:	4b03      	ldr	r3, [pc, #12]	; (80023e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80023da:	681b      	ldr	r3, [r3, #0]
}
 80023dc:	4618      	mov	r0, r3
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	20000000 	.word	0x20000000

080023ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80023f0:	f7ff fff0 	bl	80023d4 <HAL_RCC_GetHCLKFreq>
 80023f4:	4602      	mov	r2, r0
 80023f6:	4b05      	ldr	r3, [pc, #20]	; (800240c <HAL_RCC_GetPCLK1Freq+0x20>)
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	0a9b      	lsrs	r3, r3, #10
 80023fc:	f003 0307 	and.w	r3, r3, #7
 8002400:	4903      	ldr	r1, [pc, #12]	; (8002410 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002402:	5ccb      	ldrb	r3, [r1, r3]
 8002404:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002408:	4618      	mov	r0, r3
 800240a:	bd80      	pop	{r7, pc}
 800240c:	40023800 	.word	0x40023800
 8002410:	08006168 	.word	0x08006168

08002414 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002418:	f7ff ffdc 	bl	80023d4 <HAL_RCC_GetHCLKFreq>
 800241c:	4602      	mov	r2, r0
 800241e:	4b05      	ldr	r3, [pc, #20]	; (8002434 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	0b5b      	lsrs	r3, r3, #13
 8002424:	f003 0307 	and.w	r3, r3, #7
 8002428:	4903      	ldr	r1, [pc, #12]	; (8002438 <HAL_RCC_GetPCLK2Freq+0x24>)
 800242a:	5ccb      	ldrb	r3, [r1, r3]
 800242c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002430:	4618      	mov	r0, r3
 8002432:	bd80      	pop	{r7, pc}
 8002434:	40023800 	.word	0x40023800
 8002438:	08006168 	.word	0x08006168

0800243c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d101      	bne.n	800244e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e041      	b.n	80024d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002454:	b2db      	uxtb	r3, r3
 8002456:	2b00      	cmp	r3, #0
 8002458:	d106      	bne.n	8002468 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	f7fe feb2 	bl	80011cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2202      	movs	r2, #2
 800246c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	3304      	adds	r3, #4
 8002478:	4619      	mov	r1, r3
 800247a:	4610      	mov	r0, r2
 800247c:	f000 fa88 	bl	8002990 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2201      	movs	r2, #1
 8002484:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2201      	movs	r2, #1
 800248c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2201      	movs	r2, #1
 8002494:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2201      	movs	r2, #1
 800249c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2201      	movs	r2, #1
 80024a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2201      	movs	r2, #1
 80024ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2201      	movs	r2, #1
 80024b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2201      	movs	r2, #1
 80024bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2201      	movs	r2, #1
 80024c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3708      	adds	r7, #8
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
	...

080024dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80024dc:	b480      	push	{r7}
 80024de:	b085      	sub	sp, #20
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d001      	beq.n	80024f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e044      	b.n	800257e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2202      	movs	r2, #2
 80024f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	68da      	ldr	r2, [r3, #12]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f042 0201 	orr.w	r2, r2, #1
 800250a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a1e      	ldr	r2, [pc, #120]	; (800258c <HAL_TIM_Base_Start_IT+0xb0>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d018      	beq.n	8002548 <HAL_TIM_Base_Start_IT+0x6c>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800251e:	d013      	beq.n	8002548 <HAL_TIM_Base_Start_IT+0x6c>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a1a      	ldr	r2, [pc, #104]	; (8002590 <HAL_TIM_Base_Start_IT+0xb4>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d00e      	beq.n	8002548 <HAL_TIM_Base_Start_IT+0x6c>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a19      	ldr	r2, [pc, #100]	; (8002594 <HAL_TIM_Base_Start_IT+0xb8>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d009      	beq.n	8002548 <HAL_TIM_Base_Start_IT+0x6c>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a17      	ldr	r2, [pc, #92]	; (8002598 <HAL_TIM_Base_Start_IT+0xbc>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d004      	beq.n	8002548 <HAL_TIM_Base_Start_IT+0x6c>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a16      	ldr	r2, [pc, #88]	; (800259c <HAL_TIM_Base_Start_IT+0xc0>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d111      	bne.n	800256c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2b06      	cmp	r3, #6
 8002558:	d010      	beq.n	800257c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f042 0201 	orr.w	r2, r2, #1
 8002568:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800256a:	e007      	b.n	800257c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f042 0201 	orr.w	r2, r2, #1
 800257a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	3714      	adds	r7, #20
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	40010000 	.word	0x40010000
 8002590:	40000400 	.word	0x40000400
 8002594:	40000800 	.word	0x40000800
 8002598:	40000c00 	.word	0x40000c00
 800259c:	40014000 	.word	0x40014000

080025a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	691b      	ldr	r3, [r3, #16]
 80025ae:	f003 0302 	and.w	r3, r3, #2
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d122      	bne.n	80025fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	f003 0302 	and.w	r3, r3, #2
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d11b      	bne.n	80025fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f06f 0202 	mvn.w	r2, #2
 80025cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2201      	movs	r2, #1
 80025d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	699b      	ldr	r3, [r3, #24]
 80025da:	f003 0303 	and.w	r3, r3, #3
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d003      	beq.n	80025ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f000 f9b5 	bl	8002952 <HAL_TIM_IC_CaptureCallback>
 80025e8:	e005      	b.n	80025f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f000 f9a7 	bl	800293e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025f0:	6878      	ldr	r0, [r7, #4]
 80025f2:	f000 f9b8 	bl	8002966 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	f003 0304 	and.w	r3, r3, #4
 8002606:	2b04      	cmp	r3, #4
 8002608:	d122      	bne.n	8002650 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	f003 0304 	and.w	r3, r3, #4
 8002614:	2b04      	cmp	r3, #4
 8002616:	d11b      	bne.n	8002650 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f06f 0204 	mvn.w	r2, #4
 8002620:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2202      	movs	r2, #2
 8002626:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	699b      	ldr	r3, [r3, #24]
 800262e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002632:	2b00      	cmp	r3, #0
 8002634:	d003      	beq.n	800263e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f000 f98b 	bl	8002952 <HAL_TIM_IC_CaptureCallback>
 800263c:	e005      	b.n	800264a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f000 f97d 	bl	800293e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f000 f98e 	bl	8002966 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2200      	movs	r2, #0
 800264e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	691b      	ldr	r3, [r3, #16]
 8002656:	f003 0308 	and.w	r3, r3, #8
 800265a:	2b08      	cmp	r3, #8
 800265c:	d122      	bne.n	80026a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	f003 0308 	and.w	r3, r3, #8
 8002668:	2b08      	cmp	r3, #8
 800266a:	d11b      	bne.n	80026a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f06f 0208 	mvn.w	r2, #8
 8002674:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2204      	movs	r2, #4
 800267a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	69db      	ldr	r3, [r3, #28]
 8002682:	f003 0303 	and.w	r3, r3, #3
 8002686:	2b00      	cmp	r3, #0
 8002688:	d003      	beq.n	8002692 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f000 f961 	bl	8002952 <HAL_TIM_IC_CaptureCallback>
 8002690:	e005      	b.n	800269e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f000 f953 	bl	800293e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f000 f964 	bl	8002966 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2200      	movs	r2, #0
 80026a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	691b      	ldr	r3, [r3, #16]
 80026aa:	f003 0310 	and.w	r3, r3, #16
 80026ae:	2b10      	cmp	r3, #16
 80026b0:	d122      	bne.n	80026f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	f003 0310 	and.w	r3, r3, #16
 80026bc:	2b10      	cmp	r3, #16
 80026be:	d11b      	bne.n	80026f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f06f 0210 	mvn.w	r2, #16
 80026c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2208      	movs	r2, #8
 80026ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	69db      	ldr	r3, [r3, #28]
 80026d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d003      	beq.n	80026e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f000 f937 	bl	8002952 <HAL_TIM_IC_CaptureCallback>
 80026e4:	e005      	b.n	80026f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f000 f929 	bl	800293e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f000 f93a 	bl	8002966 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2200      	movs	r2, #0
 80026f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	691b      	ldr	r3, [r3, #16]
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	2b01      	cmp	r3, #1
 8002704:	d10e      	bne.n	8002724 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	f003 0301 	and.w	r3, r3, #1
 8002710:	2b01      	cmp	r3, #1
 8002712:	d107      	bne.n	8002724 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f06f 0201 	mvn.w	r2, #1
 800271c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f7fe fbc8 	bl	8000eb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	691b      	ldr	r3, [r3, #16]
 800272a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800272e:	2b80      	cmp	r3, #128	; 0x80
 8002730:	d10e      	bne.n	8002750 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	68db      	ldr	r3, [r3, #12]
 8002738:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800273c:	2b80      	cmp	r3, #128	; 0x80
 800273e:	d107      	bne.n	8002750 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002748:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f000 fab2 	bl	8002cb4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	691b      	ldr	r3, [r3, #16]
 8002756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800275a:	2b40      	cmp	r3, #64	; 0x40
 800275c:	d10e      	bne.n	800277c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002768:	2b40      	cmp	r3, #64	; 0x40
 800276a:	d107      	bne.n	800277c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002774:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f000 f8ff 	bl	800297a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	691b      	ldr	r3, [r3, #16]
 8002782:	f003 0320 	and.w	r3, r3, #32
 8002786:	2b20      	cmp	r3, #32
 8002788:	d10e      	bne.n	80027a8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	f003 0320 	and.w	r3, r3, #32
 8002794:	2b20      	cmp	r3, #32
 8002796:	d107      	bne.n	80027a8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f06f 0220 	mvn.w	r2, #32
 80027a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f000 fa7c 	bl	8002ca0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80027a8:	bf00      	nop
 80027aa:	3708      	adds	r7, #8
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}

080027b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027ba:	2300      	movs	r3, #0
 80027bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d101      	bne.n	80027cc <HAL_TIM_ConfigClockSource+0x1c>
 80027c8:	2302      	movs	r3, #2
 80027ca:	e0b4      	b.n	8002936 <HAL_TIM_ConfigClockSource+0x186>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2201      	movs	r2, #1
 80027d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2202      	movs	r2, #2
 80027d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80027ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80027f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	68ba      	ldr	r2, [r7, #8]
 80027fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002804:	d03e      	beq.n	8002884 <HAL_TIM_ConfigClockSource+0xd4>
 8002806:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800280a:	f200 8087 	bhi.w	800291c <HAL_TIM_ConfigClockSource+0x16c>
 800280e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002812:	f000 8086 	beq.w	8002922 <HAL_TIM_ConfigClockSource+0x172>
 8002816:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800281a:	d87f      	bhi.n	800291c <HAL_TIM_ConfigClockSource+0x16c>
 800281c:	2b70      	cmp	r3, #112	; 0x70
 800281e:	d01a      	beq.n	8002856 <HAL_TIM_ConfigClockSource+0xa6>
 8002820:	2b70      	cmp	r3, #112	; 0x70
 8002822:	d87b      	bhi.n	800291c <HAL_TIM_ConfigClockSource+0x16c>
 8002824:	2b60      	cmp	r3, #96	; 0x60
 8002826:	d050      	beq.n	80028ca <HAL_TIM_ConfigClockSource+0x11a>
 8002828:	2b60      	cmp	r3, #96	; 0x60
 800282a:	d877      	bhi.n	800291c <HAL_TIM_ConfigClockSource+0x16c>
 800282c:	2b50      	cmp	r3, #80	; 0x50
 800282e:	d03c      	beq.n	80028aa <HAL_TIM_ConfigClockSource+0xfa>
 8002830:	2b50      	cmp	r3, #80	; 0x50
 8002832:	d873      	bhi.n	800291c <HAL_TIM_ConfigClockSource+0x16c>
 8002834:	2b40      	cmp	r3, #64	; 0x40
 8002836:	d058      	beq.n	80028ea <HAL_TIM_ConfigClockSource+0x13a>
 8002838:	2b40      	cmp	r3, #64	; 0x40
 800283a:	d86f      	bhi.n	800291c <HAL_TIM_ConfigClockSource+0x16c>
 800283c:	2b30      	cmp	r3, #48	; 0x30
 800283e:	d064      	beq.n	800290a <HAL_TIM_ConfigClockSource+0x15a>
 8002840:	2b30      	cmp	r3, #48	; 0x30
 8002842:	d86b      	bhi.n	800291c <HAL_TIM_ConfigClockSource+0x16c>
 8002844:	2b20      	cmp	r3, #32
 8002846:	d060      	beq.n	800290a <HAL_TIM_ConfigClockSource+0x15a>
 8002848:	2b20      	cmp	r3, #32
 800284a:	d867      	bhi.n	800291c <HAL_TIM_ConfigClockSource+0x16c>
 800284c:	2b00      	cmp	r3, #0
 800284e:	d05c      	beq.n	800290a <HAL_TIM_ConfigClockSource+0x15a>
 8002850:	2b10      	cmp	r3, #16
 8002852:	d05a      	beq.n	800290a <HAL_TIM_ConfigClockSource+0x15a>
 8002854:	e062      	b.n	800291c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6818      	ldr	r0, [r3, #0]
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	6899      	ldr	r1, [r3, #8]
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685a      	ldr	r2, [r3, #4]
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	68db      	ldr	r3, [r3, #12]
 8002866:	f000 f98d 	bl	8002b84 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002878:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	68ba      	ldr	r2, [r7, #8]
 8002880:	609a      	str	r2, [r3, #8]
      break;
 8002882:	e04f      	b.n	8002924 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6818      	ldr	r0, [r3, #0]
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	6899      	ldr	r1, [r3, #8]
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	685a      	ldr	r2, [r3, #4]
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	f000 f976 	bl	8002b84 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	689a      	ldr	r2, [r3, #8]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028a6:	609a      	str	r2, [r3, #8]
      break;
 80028a8:	e03c      	b.n	8002924 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6818      	ldr	r0, [r3, #0]
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	6859      	ldr	r1, [r3, #4]
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	68db      	ldr	r3, [r3, #12]
 80028b6:	461a      	mov	r2, r3
 80028b8:	f000 f8ea 	bl	8002a90 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	2150      	movs	r1, #80	; 0x50
 80028c2:	4618      	mov	r0, r3
 80028c4:	f000 f943 	bl	8002b4e <TIM_ITRx_SetConfig>
      break;
 80028c8:	e02c      	b.n	8002924 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6818      	ldr	r0, [r3, #0]
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	6859      	ldr	r1, [r3, #4]
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	68db      	ldr	r3, [r3, #12]
 80028d6:	461a      	mov	r2, r3
 80028d8:	f000 f909 	bl	8002aee <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2160      	movs	r1, #96	; 0x60
 80028e2:	4618      	mov	r0, r3
 80028e4:	f000 f933 	bl	8002b4e <TIM_ITRx_SetConfig>
      break;
 80028e8:	e01c      	b.n	8002924 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6818      	ldr	r0, [r3, #0]
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	6859      	ldr	r1, [r3, #4]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	461a      	mov	r2, r3
 80028f8:	f000 f8ca 	bl	8002a90 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2140      	movs	r1, #64	; 0x40
 8002902:	4618      	mov	r0, r3
 8002904:	f000 f923 	bl	8002b4e <TIM_ITRx_SetConfig>
      break;
 8002908:	e00c      	b.n	8002924 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4619      	mov	r1, r3
 8002914:	4610      	mov	r0, r2
 8002916:	f000 f91a 	bl	8002b4e <TIM_ITRx_SetConfig>
      break;
 800291a:	e003      	b.n	8002924 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	73fb      	strb	r3, [r7, #15]
      break;
 8002920:	e000      	b.n	8002924 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002922:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2201      	movs	r2, #1
 8002928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002934:	7bfb      	ldrb	r3, [r7, #15]
}
 8002936:	4618      	mov	r0, r3
 8002938:	3710      	adds	r7, #16
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}

0800293e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800293e:	b480      	push	{r7}
 8002940:	b083      	sub	sp, #12
 8002942:	af00      	add	r7, sp, #0
 8002944:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002946:	bf00      	nop
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr

08002952 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002952:	b480      	push	{r7}
 8002954:	b083      	sub	sp, #12
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800295a:	bf00      	nop
 800295c:	370c      	adds	r7, #12
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr

08002966 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002966:	b480      	push	{r7}
 8002968:	b083      	sub	sp, #12
 800296a:	af00      	add	r7, sp, #0
 800296c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800296e:	bf00      	nop
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr

0800297a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800297a:	b480      	push	{r7}
 800297c:	b083      	sub	sp, #12
 800297e:	af00      	add	r7, sp, #0
 8002980:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002982:	bf00      	nop
 8002984:	370c      	adds	r7, #12
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
	...

08002990 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	4a34      	ldr	r2, [pc, #208]	; (8002a74 <TIM_Base_SetConfig+0xe4>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d00f      	beq.n	80029c8 <TIM_Base_SetConfig+0x38>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029ae:	d00b      	beq.n	80029c8 <TIM_Base_SetConfig+0x38>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	4a31      	ldr	r2, [pc, #196]	; (8002a78 <TIM_Base_SetConfig+0xe8>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d007      	beq.n	80029c8 <TIM_Base_SetConfig+0x38>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4a30      	ldr	r2, [pc, #192]	; (8002a7c <TIM_Base_SetConfig+0xec>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d003      	beq.n	80029c8 <TIM_Base_SetConfig+0x38>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	4a2f      	ldr	r2, [pc, #188]	; (8002a80 <TIM_Base_SetConfig+0xf0>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d108      	bne.n	80029da <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	68fa      	ldr	r2, [r7, #12]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a25      	ldr	r2, [pc, #148]	; (8002a74 <TIM_Base_SetConfig+0xe4>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d01b      	beq.n	8002a1a <TIM_Base_SetConfig+0x8a>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029e8:	d017      	beq.n	8002a1a <TIM_Base_SetConfig+0x8a>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4a22      	ldr	r2, [pc, #136]	; (8002a78 <TIM_Base_SetConfig+0xe8>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d013      	beq.n	8002a1a <TIM_Base_SetConfig+0x8a>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a21      	ldr	r2, [pc, #132]	; (8002a7c <TIM_Base_SetConfig+0xec>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d00f      	beq.n	8002a1a <TIM_Base_SetConfig+0x8a>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	4a20      	ldr	r2, [pc, #128]	; (8002a80 <TIM_Base_SetConfig+0xf0>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d00b      	beq.n	8002a1a <TIM_Base_SetConfig+0x8a>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4a1f      	ldr	r2, [pc, #124]	; (8002a84 <TIM_Base_SetConfig+0xf4>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d007      	beq.n	8002a1a <TIM_Base_SetConfig+0x8a>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	4a1e      	ldr	r2, [pc, #120]	; (8002a88 <TIM_Base_SetConfig+0xf8>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d003      	beq.n	8002a1a <TIM_Base_SetConfig+0x8a>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4a1d      	ldr	r2, [pc, #116]	; (8002a8c <TIM_Base_SetConfig+0xfc>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d108      	bne.n	8002a2c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	695b      	ldr	r3, [r3, #20]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	68fa      	ldr	r2, [r7, #12]
 8002a3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	689a      	ldr	r2, [r3, #8]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	4a08      	ldr	r2, [pc, #32]	; (8002a74 <TIM_Base_SetConfig+0xe4>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d103      	bne.n	8002a60 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	691a      	ldr	r2, [r3, #16]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2201      	movs	r2, #1
 8002a64:	615a      	str	r2, [r3, #20]
}
 8002a66:	bf00      	nop
 8002a68:	3714      	adds	r7, #20
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	40010000 	.word	0x40010000
 8002a78:	40000400 	.word	0x40000400
 8002a7c:	40000800 	.word	0x40000800
 8002a80:	40000c00 	.word	0x40000c00
 8002a84:	40014000 	.word	0x40014000
 8002a88:	40014400 	.word	0x40014400
 8002a8c:	40014800 	.word	0x40014800

08002a90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b087      	sub	sp, #28
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6a1b      	ldr	r3, [r3, #32]
 8002aa0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6a1b      	ldr	r3, [r3, #32]
 8002aa6:	f023 0201 	bic.w	r2, r3, #1
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	699b      	ldr	r3, [r3, #24]
 8002ab2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002aba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	011b      	lsls	r3, r3, #4
 8002ac0:	693a      	ldr	r2, [r7, #16]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	f023 030a 	bic.w	r3, r3, #10
 8002acc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ace:	697a      	ldr	r2, [r7, #20]
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	693a      	ldr	r2, [r7, #16]
 8002ada:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	697a      	ldr	r2, [r7, #20]
 8002ae0:	621a      	str	r2, [r3, #32]
}
 8002ae2:	bf00      	nop
 8002ae4:	371c      	adds	r7, #28
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr

08002aee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002aee:	b480      	push	{r7}
 8002af0:	b087      	sub	sp, #28
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	60f8      	str	r0, [r7, #12]
 8002af6:	60b9      	str	r1, [r7, #8]
 8002af8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	6a1b      	ldr	r3, [r3, #32]
 8002afe:	f023 0210 	bic.w	r2, r3, #16
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	699b      	ldr	r3, [r3, #24]
 8002b0a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	6a1b      	ldr	r3, [r3, #32]
 8002b10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002b18:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	031b      	lsls	r3, r3, #12
 8002b1e:	697a      	ldr	r2, [r7, #20]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002b2a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	011b      	lsls	r3, r3, #4
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	697a      	ldr	r2, [r7, #20]
 8002b3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	693a      	ldr	r2, [r7, #16]
 8002b40:	621a      	str	r2, [r3, #32]
}
 8002b42:	bf00      	nop
 8002b44:	371c      	adds	r7, #28
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr

08002b4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b4e:	b480      	push	{r7}
 8002b50:	b085      	sub	sp, #20
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	6078      	str	r0, [r7, #4]
 8002b56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b66:	683a      	ldr	r2, [r7, #0]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	f043 0307 	orr.w	r3, r3, #7
 8002b70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	68fa      	ldr	r2, [r7, #12]
 8002b76:	609a      	str	r2, [r3, #8]
}
 8002b78:	bf00      	nop
 8002b7a:	3714      	adds	r7, #20
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b087      	sub	sp, #28
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
 8002b90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b98:	697b      	ldr	r3, [r7, #20]
 8002b9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	021a      	lsls	r2, r3, #8
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	431a      	orrs	r2, r3
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	697a      	ldr	r2, [r7, #20]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	697a      	ldr	r2, [r7, #20]
 8002bb6:	609a      	str	r2, [r3, #8]
}
 8002bb8:	bf00      	nop
 8002bba:	371c      	adds	r7, #28
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b085      	sub	sp, #20
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
 8002bcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d101      	bne.n	8002bdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002bd8:	2302      	movs	r3, #2
 8002bda:	e050      	b.n	8002c7e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2202      	movs	r2, #2
 8002be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	68fa      	ldr	r2, [r7, #12]
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	68fa      	ldr	r2, [r7, #12]
 8002c14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a1c      	ldr	r2, [pc, #112]	; (8002c8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d018      	beq.n	8002c52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c28:	d013      	beq.n	8002c52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a18      	ldr	r2, [pc, #96]	; (8002c90 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d00e      	beq.n	8002c52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a16      	ldr	r2, [pc, #88]	; (8002c94 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d009      	beq.n	8002c52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a15      	ldr	r2, [pc, #84]	; (8002c98 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d004      	beq.n	8002c52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a13      	ldr	r2, [pc, #76]	; (8002c9c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d10c      	bne.n	8002c6c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	68ba      	ldr	r2, [r7, #8]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	68ba      	ldr	r2, [r7, #8]
 8002c6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3714      	adds	r7, #20
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	40010000 	.word	0x40010000
 8002c90:	40000400 	.word	0x40000400
 8002c94:	40000800 	.word	0x40000800
 8002c98:	40000c00 	.word	0x40000c00
 8002c9c:	40014000 	.word	0x40014000

08002ca0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ca8:	bf00      	nop
 8002caa:	370c      	adds	r7, #12
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr

08002cb4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002cbc:	bf00      	nop
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc6:	4770      	bx	lr

08002cc8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e03f      	b.n	8002d5a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ce0:	b2db      	uxtb	r3, r3
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d106      	bne.n	8002cf4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f7fe fa92 	bl	8001218 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2224      	movs	r2, #36	; 0x24
 8002cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	68da      	ldr	r2, [r3, #12]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	f000 f929 	bl	8002f64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	691a      	ldr	r2, [r3, #16]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	695a      	ldr	r2, [r3, #20]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	68da      	ldr	r2, [r3, #12]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2220      	movs	r2, #32
 8002d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002d58:	2300      	movs	r3, #0
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3708      	adds	r7, #8
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}

08002d62 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	b08a      	sub	sp, #40	; 0x28
 8002d66:	af02      	add	r7, sp, #8
 8002d68:	60f8      	str	r0, [r7, #12]
 8002d6a:	60b9      	str	r1, [r7, #8]
 8002d6c:	603b      	str	r3, [r7, #0]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002d72:	2300      	movs	r3, #0
 8002d74:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	2b20      	cmp	r3, #32
 8002d80:	d17c      	bne.n	8002e7c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d002      	beq.n	8002d8e <HAL_UART_Transmit+0x2c>
 8002d88:	88fb      	ldrh	r3, [r7, #6]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d101      	bne.n	8002d92 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e075      	b.n	8002e7e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d101      	bne.n	8002da0 <HAL_UART_Transmit+0x3e>
 8002d9c:	2302      	movs	r3, #2
 8002d9e:	e06e      	b.n	8002e7e <HAL_UART_Transmit+0x11c>
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	2201      	movs	r2, #1
 8002da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2200      	movs	r2, #0
 8002dac:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2221      	movs	r2, #33	; 0x21
 8002db2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002db6:	f7fe fc13 	bl	80015e0 <HAL_GetTick>
 8002dba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	88fa      	ldrh	r2, [r7, #6]
 8002dc0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	88fa      	ldrh	r2, [r7, #6]
 8002dc6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dd0:	d108      	bne.n	8002de4 <HAL_UART_Transmit+0x82>
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d104      	bne.n	8002de4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	61bb      	str	r3, [r7, #24]
 8002de2:	e003      	b.n	8002dec <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002de8:	2300      	movs	r3, #0
 8002dea:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002df4:	e02a      	b.n	8002e4c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	9300      	str	r3, [sp, #0]
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	2180      	movs	r1, #128	; 0x80
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f000 f840 	bl	8002e86 <UART_WaitOnFlagUntilTimeout>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e036      	b.n	8002e7e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d10b      	bne.n	8002e2e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	881b      	ldrh	r3, [r3, #0]
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e24:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002e26:	69bb      	ldr	r3, [r7, #24]
 8002e28:	3302      	adds	r3, #2
 8002e2a:	61bb      	str	r3, [r7, #24]
 8002e2c:	e007      	b.n	8002e3e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	781a      	ldrb	r2, [r3, #0]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	3b01      	subs	r3, #1
 8002e46:	b29a      	uxth	r2, r3
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d1cf      	bne.n	8002df6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	9300      	str	r3, [sp, #0]
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	2140      	movs	r1, #64	; 0x40
 8002e60:	68f8      	ldr	r0, [r7, #12]
 8002e62:	f000 f810 	bl	8002e86 <UART_WaitOnFlagUntilTimeout>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d001      	beq.n	8002e70 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	e006      	b.n	8002e7e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2220      	movs	r2, #32
 8002e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	e000      	b.n	8002e7e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002e7c:	2302      	movs	r3, #2
  }
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3720      	adds	r7, #32
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}

08002e86 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002e86:	b580      	push	{r7, lr}
 8002e88:	b090      	sub	sp, #64	; 0x40
 8002e8a:	af00      	add	r7, sp, #0
 8002e8c:	60f8      	str	r0, [r7, #12]
 8002e8e:	60b9      	str	r1, [r7, #8]
 8002e90:	603b      	str	r3, [r7, #0]
 8002e92:	4613      	mov	r3, r2
 8002e94:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e96:	e050      	b.n	8002f3a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e98:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e9e:	d04c      	beq.n	8002f3a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002ea0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d007      	beq.n	8002eb6 <UART_WaitOnFlagUntilTimeout+0x30>
 8002ea6:	f7fe fb9b 	bl	80015e0 <HAL_GetTick>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d241      	bcs.n	8002f3a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	330c      	adds	r3, #12
 8002ebc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ec0:	e853 3f00 	ldrex	r3, [r3]
 8002ec4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002ecc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	330c      	adds	r3, #12
 8002ed4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ed6:	637a      	str	r2, [r7, #52]	; 0x34
 8002ed8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eda:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002edc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ede:	e841 2300 	strex	r3, r2, [r1]
 8002ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1e5      	bne.n	8002eb6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	3314      	adds	r3, #20
 8002ef0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ef2:	697b      	ldr	r3, [r7, #20]
 8002ef4:	e853 3f00 	ldrex	r3, [r3]
 8002ef8:	613b      	str	r3, [r7, #16]
   return(result);
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	f023 0301 	bic.w	r3, r3, #1
 8002f00:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	3314      	adds	r3, #20
 8002f08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002f0a:	623a      	str	r2, [r7, #32]
 8002f0c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f0e:	69f9      	ldr	r1, [r7, #28]
 8002f10:	6a3a      	ldr	r2, [r7, #32]
 8002f12:	e841 2300 	strex	r3, r2, [r1]
 8002f16:	61bb      	str	r3, [r7, #24]
   return(result);
 8002f18:	69bb      	ldr	r3, [r7, #24]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d1e5      	bne.n	8002eea <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2220      	movs	r2, #32
 8002f22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2220      	movs	r2, #32
 8002f2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2200      	movs	r2, #0
 8002f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e00f      	b.n	8002f5a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	4013      	ands	r3, r2
 8002f44:	68ba      	ldr	r2, [r7, #8]
 8002f46:	429a      	cmp	r2, r3
 8002f48:	bf0c      	ite	eq
 8002f4a:	2301      	moveq	r3, #1
 8002f4c:	2300      	movne	r3, #0
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	461a      	mov	r2, r3
 8002f52:	79fb      	ldrb	r3, [r7, #7]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d09f      	beq.n	8002e98 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002f58:	2300      	movs	r3, #0
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3740      	adds	r7, #64	; 0x40
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
	...

08002f64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f68:	b0c0      	sub	sp, #256	; 0x100
 8002f6a:	af00      	add	r7, sp, #0
 8002f6c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002f7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f80:	68d9      	ldr	r1, [r3, #12]
 8002f82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	ea40 0301 	orr.w	r3, r0, r1
 8002f8c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f92:	689a      	ldr	r2, [r3, #8]
 8002f94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f98:	691b      	ldr	r3, [r3, #16]
 8002f9a:	431a      	orrs	r2, r3
 8002f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fa0:	695b      	ldr	r3, [r3, #20]
 8002fa2:	431a      	orrs	r2, r3
 8002fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fa8:	69db      	ldr	r3, [r3, #28]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002fbc:	f021 010c 	bic.w	r1, r1, #12
 8002fc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fc4:	681a      	ldr	r2, [r3, #0]
 8002fc6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002fca:	430b      	orrs	r3, r1
 8002fcc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002fce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	695b      	ldr	r3, [r3, #20]
 8002fd6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fde:	6999      	ldr	r1, [r3, #24]
 8002fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	ea40 0301 	orr.w	r3, r0, r1
 8002fea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	4b8f      	ldr	r3, [pc, #572]	; (8003230 <UART_SetConfig+0x2cc>)
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d005      	beq.n	8003004 <UART_SetConfig+0xa0>
 8002ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	4b8d      	ldr	r3, [pc, #564]	; (8003234 <UART_SetConfig+0x2d0>)
 8003000:	429a      	cmp	r2, r3
 8003002:	d104      	bne.n	800300e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003004:	f7ff fa06 	bl	8002414 <HAL_RCC_GetPCLK2Freq>
 8003008:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800300c:	e003      	b.n	8003016 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800300e:	f7ff f9ed 	bl	80023ec <HAL_RCC_GetPCLK1Freq>
 8003012:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003016:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800301a:	69db      	ldr	r3, [r3, #28]
 800301c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003020:	f040 810c 	bne.w	800323c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003024:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003028:	2200      	movs	r2, #0
 800302a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800302e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003032:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003036:	4622      	mov	r2, r4
 8003038:	462b      	mov	r3, r5
 800303a:	1891      	adds	r1, r2, r2
 800303c:	65b9      	str	r1, [r7, #88]	; 0x58
 800303e:	415b      	adcs	r3, r3
 8003040:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003042:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003046:	4621      	mov	r1, r4
 8003048:	eb12 0801 	adds.w	r8, r2, r1
 800304c:	4629      	mov	r1, r5
 800304e:	eb43 0901 	adc.w	r9, r3, r1
 8003052:	f04f 0200 	mov.w	r2, #0
 8003056:	f04f 0300 	mov.w	r3, #0
 800305a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800305e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003062:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003066:	4690      	mov	r8, r2
 8003068:	4699      	mov	r9, r3
 800306a:	4623      	mov	r3, r4
 800306c:	eb18 0303 	adds.w	r3, r8, r3
 8003070:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003074:	462b      	mov	r3, r5
 8003076:	eb49 0303 	adc.w	r3, r9, r3
 800307a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800307e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800308a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800308e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003092:	460b      	mov	r3, r1
 8003094:	18db      	adds	r3, r3, r3
 8003096:	653b      	str	r3, [r7, #80]	; 0x50
 8003098:	4613      	mov	r3, r2
 800309a:	eb42 0303 	adc.w	r3, r2, r3
 800309e:	657b      	str	r3, [r7, #84]	; 0x54
 80030a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80030a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80030a8:	f7fd fd86 	bl	8000bb8 <__aeabi_uldivmod>
 80030ac:	4602      	mov	r2, r0
 80030ae:	460b      	mov	r3, r1
 80030b0:	4b61      	ldr	r3, [pc, #388]	; (8003238 <UART_SetConfig+0x2d4>)
 80030b2:	fba3 2302 	umull	r2, r3, r3, r2
 80030b6:	095b      	lsrs	r3, r3, #5
 80030b8:	011c      	lsls	r4, r3, #4
 80030ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80030be:	2200      	movs	r2, #0
 80030c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80030c4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80030c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80030cc:	4642      	mov	r2, r8
 80030ce:	464b      	mov	r3, r9
 80030d0:	1891      	adds	r1, r2, r2
 80030d2:	64b9      	str	r1, [r7, #72]	; 0x48
 80030d4:	415b      	adcs	r3, r3
 80030d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80030d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80030dc:	4641      	mov	r1, r8
 80030de:	eb12 0a01 	adds.w	sl, r2, r1
 80030e2:	4649      	mov	r1, r9
 80030e4:	eb43 0b01 	adc.w	fp, r3, r1
 80030e8:	f04f 0200 	mov.w	r2, #0
 80030ec:	f04f 0300 	mov.w	r3, #0
 80030f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80030f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80030f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030fc:	4692      	mov	sl, r2
 80030fe:	469b      	mov	fp, r3
 8003100:	4643      	mov	r3, r8
 8003102:	eb1a 0303 	adds.w	r3, sl, r3
 8003106:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800310a:	464b      	mov	r3, r9
 800310c:	eb4b 0303 	adc.w	r3, fp, r3
 8003110:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003118:	685b      	ldr	r3, [r3, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003120:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003124:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003128:	460b      	mov	r3, r1
 800312a:	18db      	adds	r3, r3, r3
 800312c:	643b      	str	r3, [r7, #64]	; 0x40
 800312e:	4613      	mov	r3, r2
 8003130:	eb42 0303 	adc.w	r3, r2, r3
 8003134:	647b      	str	r3, [r7, #68]	; 0x44
 8003136:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800313a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800313e:	f7fd fd3b 	bl	8000bb8 <__aeabi_uldivmod>
 8003142:	4602      	mov	r2, r0
 8003144:	460b      	mov	r3, r1
 8003146:	4611      	mov	r1, r2
 8003148:	4b3b      	ldr	r3, [pc, #236]	; (8003238 <UART_SetConfig+0x2d4>)
 800314a:	fba3 2301 	umull	r2, r3, r3, r1
 800314e:	095b      	lsrs	r3, r3, #5
 8003150:	2264      	movs	r2, #100	; 0x64
 8003152:	fb02 f303 	mul.w	r3, r2, r3
 8003156:	1acb      	subs	r3, r1, r3
 8003158:	00db      	lsls	r3, r3, #3
 800315a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800315e:	4b36      	ldr	r3, [pc, #216]	; (8003238 <UART_SetConfig+0x2d4>)
 8003160:	fba3 2302 	umull	r2, r3, r3, r2
 8003164:	095b      	lsrs	r3, r3, #5
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800316c:	441c      	add	r4, r3
 800316e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003172:	2200      	movs	r2, #0
 8003174:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003178:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800317c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003180:	4642      	mov	r2, r8
 8003182:	464b      	mov	r3, r9
 8003184:	1891      	adds	r1, r2, r2
 8003186:	63b9      	str	r1, [r7, #56]	; 0x38
 8003188:	415b      	adcs	r3, r3
 800318a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800318c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003190:	4641      	mov	r1, r8
 8003192:	1851      	adds	r1, r2, r1
 8003194:	6339      	str	r1, [r7, #48]	; 0x30
 8003196:	4649      	mov	r1, r9
 8003198:	414b      	adcs	r3, r1
 800319a:	637b      	str	r3, [r7, #52]	; 0x34
 800319c:	f04f 0200 	mov.w	r2, #0
 80031a0:	f04f 0300 	mov.w	r3, #0
 80031a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80031a8:	4659      	mov	r1, fp
 80031aa:	00cb      	lsls	r3, r1, #3
 80031ac:	4651      	mov	r1, sl
 80031ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031b2:	4651      	mov	r1, sl
 80031b4:	00ca      	lsls	r2, r1, #3
 80031b6:	4610      	mov	r0, r2
 80031b8:	4619      	mov	r1, r3
 80031ba:	4603      	mov	r3, r0
 80031bc:	4642      	mov	r2, r8
 80031be:	189b      	adds	r3, r3, r2
 80031c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80031c4:	464b      	mov	r3, r9
 80031c6:	460a      	mov	r2, r1
 80031c8:	eb42 0303 	adc.w	r3, r2, r3
 80031cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80031d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	2200      	movs	r2, #0
 80031d8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80031dc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80031e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80031e4:	460b      	mov	r3, r1
 80031e6:	18db      	adds	r3, r3, r3
 80031e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80031ea:	4613      	mov	r3, r2
 80031ec:	eb42 0303 	adc.w	r3, r2, r3
 80031f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80031f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80031fa:	f7fd fcdd 	bl	8000bb8 <__aeabi_uldivmod>
 80031fe:	4602      	mov	r2, r0
 8003200:	460b      	mov	r3, r1
 8003202:	4b0d      	ldr	r3, [pc, #52]	; (8003238 <UART_SetConfig+0x2d4>)
 8003204:	fba3 1302 	umull	r1, r3, r3, r2
 8003208:	095b      	lsrs	r3, r3, #5
 800320a:	2164      	movs	r1, #100	; 0x64
 800320c:	fb01 f303 	mul.w	r3, r1, r3
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	00db      	lsls	r3, r3, #3
 8003214:	3332      	adds	r3, #50	; 0x32
 8003216:	4a08      	ldr	r2, [pc, #32]	; (8003238 <UART_SetConfig+0x2d4>)
 8003218:	fba2 2303 	umull	r2, r3, r2, r3
 800321c:	095b      	lsrs	r3, r3, #5
 800321e:	f003 0207 	and.w	r2, r3, #7
 8003222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4422      	add	r2, r4
 800322a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800322c:	e106      	b.n	800343c <UART_SetConfig+0x4d8>
 800322e:	bf00      	nop
 8003230:	40011000 	.word	0x40011000
 8003234:	40011400 	.word	0x40011400
 8003238:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800323c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003240:	2200      	movs	r2, #0
 8003242:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003246:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800324a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800324e:	4642      	mov	r2, r8
 8003250:	464b      	mov	r3, r9
 8003252:	1891      	adds	r1, r2, r2
 8003254:	6239      	str	r1, [r7, #32]
 8003256:	415b      	adcs	r3, r3
 8003258:	627b      	str	r3, [r7, #36]	; 0x24
 800325a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800325e:	4641      	mov	r1, r8
 8003260:	1854      	adds	r4, r2, r1
 8003262:	4649      	mov	r1, r9
 8003264:	eb43 0501 	adc.w	r5, r3, r1
 8003268:	f04f 0200 	mov.w	r2, #0
 800326c:	f04f 0300 	mov.w	r3, #0
 8003270:	00eb      	lsls	r3, r5, #3
 8003272:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003276:	00e2      	lsls	r2, r4, #3
 8003278:	4614      	mov	r4, r2
 800327a:	461d      	mov	r5, r3
 800327c:	4643      	mov	r3, r8
 800327e:	18e3      	adds	r3, r4, r3
 8003280:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003284:	464b      	mov	r3, r9
 8003286:	eb45 0303 	adc.w	r3, r5, r3
 800328a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800328e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800329a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800329e:	f04f 0200 	mov.w	r2, #0
 80032a2:	f04f 0300 	mov.w	r3, #0
 80032a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80032aa:	4629      	mov	r1, r5
 80032ac:	008b      	lsls	r3, r1, #2
 80032ae:	4621      	mov	r1, r4
 80032b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032b4:	4621      	mov	r1, r4
 80032b6:	008a      	lsls	r2, r1, #2
 80032b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80032bc:	f7fd fc7c 	bl	8000bb8 <__aeabi_uldivmod>
 80032c0:	4602      	mov	r2, r0
 80032c2:	460b      	mov	r3, r1
 80032c4:	4b60      	ldr	r3, [pc, #384]	; (8003448 <UART_SetConfig+0x4e4>)
 80032c6:	fba3 2302 	umull	r2, r3, r3, r2
 80032ca:	095b      	lsrs	r3, r3, #5
 80032cc:	011c      	lsls	r4, r3, #4
 80032ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80032d2:	2200      	movs	r2, #0
 80032d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80032d8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80032dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80032e0:	4642      	mov	r2, r8
 80032e2:	464b      	mov	r3, r9
 80032e4:	1891      	adds	r1, r2, r2
 80032e6:	61b9      	str	r1, [r7, #24]
 80032e8:	415b      	adcs	r3, r3
 80032ea:	61fb      	str	r3, [r7, #28]
 80032ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032f0:	4641      	mov	r1, r8
 80032f2:	1851      	adds	r1, r2, r1
 80032f4:	6139      	str	r1, [r7, #16]
 80032f6:	4649      	mov	r1, r9
 80032f8:	414b      	adcs	r3, r1
 80032fa:	617b      	str	r3, [r7, #20]
 80032fc:	f04f 0200 	mov.w	r2, #0
 8003300:	f04f 0300 	mov.w	r3, #0
 8003304:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003308:	4659      	mov	r1, fp
 800330a:	00cb      	lsls	r3, r1, #3
 800330c:	4651      	mov	r1, sl
 800330e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003312:	4651      	mov	r1, sl
 8003314:	00ca      	lsls	r2, r1, #3
 8003316:	4610      	mov	r0, r2
 8003318:	4619      	mov	r1, r3
 800331a:	4603      	mov	r3, r0
 800331c:	4642      	mov	r2, r8
 800331e:	189b      	adds	r3, r3, r2
 8003320:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003324:	464b      	mov	r3, r9
 8003326:	460a      	mov	r2, r1
 8003328:	eb42 0303 	adc.w	r3, r2, r3
 800332c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	67bb      	str	r3, [r7, #120]	; 0x78
 800333a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800333c:	f04f 0200 	mov.w	r2, #0
 8003340:	f04f 0300 	mov.w	r3, #0
 8003344:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003348:	4649      	mov	r1, r9
 800334a:	008b      	lsls	r3, r1, #2
 800334c:	4641      	mov	r1, r8
 800334e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003352:	4641      	mov	r1, r8
 8003354:	008a      	lsls	r2, r1, #2
 8003356:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800335a:	f7fd fc2d 	bl	8000bb8 <__aeabi_uldivmod>
 800335e:	4602      	mov	r2, r0
 8003360:	460b      	mov	r3, r1
 8003362:	4611      	mov	r1, r2
 8003364:	4b38      	ldr	r3, [pc, #224]	; (8003448 <UART_SetConfig+0x4e4>)
 8003366:	fba3 2301 	umull	r2, r3, r3, r1
 800336a:	095b      	lsrs	r3, r3, #5
 800336c:	2264      	movs	r2, #100	; 0x64
 800336e:	fb02 f303 	mul.w	r3, r2, r3
 8003372:	1acb      	subs	r3, r1, r3
 8003374:	011b      	lsls	r3, r3, #4
 8003376:	3332      	adds	r3, #50	; 0x32
 8003378:	4a33      	ldr	r2, [pc, #204]	; (8003448 <UART_SetConfig+0x4e4>)
 800337a:	fba2 2303 	umull	r2, r3, r2, r3
 800337e:	095b      	lsrs	r3, r3, #5
 8003380:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003384:	441c      	add	r4, r3
 8003386:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800338a:	2200      	movs	r2, #0
 800338c:	673b      	str	r3, [r7, #112]	; 0x70
 800338e:	677a      	str	r2, [r7, #116]	; 0x74
 8003390:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003394:	4642      	mov	r2, r8
 8003396:	464b      	mov	r3, r9
 8003398:	1891      	adds	r1, r2, r2
 800339a:	60b9      	str	r1, [r7, #8]
 800339c:	415b      	adcs	r3, r3
 800339e:	60fb      	str	r3, [r7, #12]
 80033a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80033a4:	4641      	mov	r1, r8
 80033a6:	1851      	adds	r1, r2, r1
 80033a8:	6039      	str	r1, [r7, #0]
 80033aa:	4649      	mov	r1, r9
 80033ac:	414b      	adcs	r3, r1
 80033ae:	607b      	str	r3, [r7, #4]
 80033b0:	f04f 0200 	mov.w	r2, #0
 80033b4:	f04f 0300 	mov.w	r3, #0
 80033b8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80033bc:	4659      	mov	r1, fp
 80033be:	00cb      	lsls	r3, r1, #3
 80033c0:	4651      	mov	r1, sl
 80033c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033c6:	4651      	mov	r1, sl
 80033c8:	00ca      	lsls	r2, r1, #3
 80033ca:	4610      	mov	r0, r2
 80033cc:	4619      	mov	r1, r3
 80033ce:	4603      	mov	r3, r0
 80033d0:	4642      	mov	r2, r8
 80033d2:	189b      	adds	r3, r3, r2
 80033d4:	66bb      	str	r3, [r7, #104]	; 0x68
 80033d6:	464b      	mov	r3, r9
 80033d8:	460a      	mov	r2, r1
 80033da:	eb42 0303 	adc.w	r3, r2, r3
 80033de:	66fb      	str	r3, [r7, #108]	; 0x6c
 80033e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	663b      	str	r3, [r7, #96]	; 0x60
 80033ea:	667a      	str	r2, [r7, #100]	; 0x64
 80033ec:	f04f 0200 	mov.w	r2, #0
 80033f0:	f04f 0300 	mov.w	r3, #0
 80033f4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80033f8:	4649      	mov	r1, r9
 80033fa:	008b      	lsls	r3, r1, #2
 80033fc:	4641      	mov	r1, r8
 80033fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003402:	4641      	mov	r1, r8
 8003404:	008a      	lsls	r2, r1, #2
 8003406:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800340a:	f7fd fbd5 	bl	8000bb8 <__aeabi_uldivmod>
 800340e:	4602      	mov	r2, r0
 8003410:	460b      	mov	r3, r1
 8003412:	4b0d      	ldr	r3, [pc, #52]	; (8003448 <UART_SetConfig+0x4e4>)
 8003414:	fba3 1302 	umull	r1, r3, r3, r2
 8003418:	095b      	lsrs	r3, r3, #5
 800341a:	2164      	movs	r1, #100	; 0x64
 800341c:	fb01 f303 	mul.w	r3, r1, r3
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	011b      	lsls	r3, r3, #4
 8003424:	3332      	adds	r3, #50	; 0x32
 8003426:	4a08      	ldr	r2, [pc, #32]	; (8003448 <UART_SetConfig+0x4e4>)
 8003428:	fba2 2303 	umull	r2, r3, r2, r3
 800342c:	095b      	lsrs	r3, r3, #5
 800342e:	f003 020f 	and.w	r2, r3, #15
 8003432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4422      	add	r2, r4
 800343a:	609a      	str	r2, [r3, #8]
}
 800343c:	bf00      	nop
 800343e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003442:	46bd      	mov	sp, r7
 8003444:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003448:	51eb851f 	.word	0x51eb851f

0800344c <__cvt>:
 800344c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003450:	ec55 4b10 	vmov	r4, r5, d0
 8003454:	2d00      	cmp	r5, #0
 8003456:	460e      	mov	r6, r1
 8003458:	4619      	mov	r1, r3
 800345a:	462b      	mov	r3, r5
 800345c:	bfbb      	ittet	lt
 800345e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003462:	461d      	movlt	r5, r3
 8003464:	2300      	movge	r3, #0
 8003466:	232d      	movlt	r3, #45	; 0x2d
 8003468:	700b      	strb	r3, [r1, #0]
 800346a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800346c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003470:	4691      	mov	r9, r2
 8003472:	f023 0820 	bic.w	r8, r3, #32
 8003476:	bfbc      	itt	lt
 8003478:	4622      	movlt	r2, r4
 800347a:	4614      	movlt	r4, r2
 800347c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003480:	d005      	beq.n	800348e <__cvt+0x42>
 8003482:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003486:	d100      	bne.n	800348a <__cvt+0x3e>
 8003488:	3601      	adds	r6, #1
 800348a:	2102      	movs	r1, #2
 800348c:	e000      	b.n	8003490 <__cvt+0x44>
 800348e:	2103      	movs	r1, #3
 8003490:	ab03      	add	r3, sp, #12
 8003492:	9301      	str	r3, [sp, #4]
 8003494:	ab02      	add	r3, sp, #8
 8003496:	9300      	str	r3, [sp, #0]
 8003498:	ec45 4b10 	vmov	d0, r4, r5
 800349c:	4653      	mov	r3, sl
 800349e:	4632      	mov	r2, r6
 80034a0:	f000 fdca 	bl	8004038 <_dtoa_r>
 80034a4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80034a8:	4607      	mov	r7, r0
 80034aa:	d102      	bne.n	80034b2 <__cvt+0x66>
 80034ac:	f019 0f01 	tst.w	r9, #1
 80034b0:	d022      	beq.n	80034f8 <__cvt+0xac>
 80034b2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80034b6:	eb07 0906 	add.w	r9, r7, r6
 80034ba:	d110      	bne.n	80034de <__cvt+0x92>
 80034bc:	783b      	ldrb	r3, [r7, #0]
 80034be:	2b30      	cmp	r3, #48	; 0x30
 80034c0:	d10a      	bne.n	80034d8 <__cvt+0x8c>
 80034c2:	2200      	movs	r2, #0
 80034c4:	2300      	movs	r3, #0
 80034c6:	4620      	mov	r0, r4
 80034c8:	4629      	mov	r1, r5
 80034ca:	f7fd fb05 	bl	8000ad8 <__aeabi_dcmpeq>
 80034ce:	b918      	cbnz	r0, 80034d8 <__cvt+0x8c>
 80034d0:	f1c6 0601 	rsb	r6, r6, #1
 80034d4:	f8ca 6000 	str.w	r6, [sl]
 80034d8:	f8da 3000 	ldr.w	r3, [sl]
 80034dc:	4499      	add	r9, r3
 80034de:	2200      	movs	r2, #0
 80034e0:	2300      	movs	r3, #0
 80034e2:	4620      	mov	r0, r4
 80034e4:	4629      	mov	r1, r5
 80034e6:	f7fd faf7 	bl	8000ad8 <__aeabi_dcmpeq>
 80034ea:	b108      	cbz	r0, 80034f0 <__cvt+0xa4>
 80034ec:	f8cd 900c 	str.w	r9, [sp, #12]
 80034f0:	2230      	movs	r2, #48	; 0x30
 80034f2:	9b03      	ldr	r3, [sp, #12]
 80034f4:	454b      	cmp	r3, r9
 80034f6:	d307      	bcc.n	8003508 <__cvt+0xbc>
 80034f8:	9b03      	ldr	r3, [sp, #12]
 80034fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80034fc:	1bdb      	subs	r3, r3, r7
 80034fe:	4638      	mov	r0, r7
 8003500:	6013      	str	r3, [r2, #0]
 8003502:	b004      	add	sp, #16
 8003504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003508:	1c59      	adds	r1, r3, #1
 800350a:	9103      	str	r1, [sp, #12]
 800350c:	701a      	strb	r2, [r3, #0]
 800350e:	e7f0      	b.n	80034f2 <__cvt+0xa6>

08003510 <__exponent>:
 8003510:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003512:	4603      	mov	r3, r0
 8003514:	2900      	cmp	r1, #0
 8003516:	bfb8      	it	lt
 8003518:	4249      	neglt	r1, r1
 800351a:	f803 2b02 	strb.w	r2, [r3], #2
 800351e:	bfb4      	ite	lt
 8003520:	222d      	movlt	r2, #45	; 0x2d
 8003522:	222b      	movge	r2, #43	; 0x2b
 8003524:	2909      	cmp	r1, #9
 8003526:	7042      	strb	r2, [r0, #1]
 8003528:	dd2a      	ble.n	8003580 <__exponent+0x70>
 800352a:	f10d 0207 	add.w	r2, sp, #7
 800352e:	4617      	mov	r7, r2
 8003530:	260a      	movs	r6, #10
 8003532:	4694      	mov	ip, r2
 8003534:	fb91 f5f6 	sdiv	r5, r1, r6
 8003538:	fb06 1415 	mls	r4, r6, r5, r1
 800353c:	3430      	adds	r4, #48	; 0x30
 800353e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8003542:	460c      	mov	r4, r1
 8003544:	2c63      	cmp	r4, #99	; 0x63
 8003546:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800354a:	4629      	mov	r1, r5
 800354c:	dcf1      	bgt.n	8003532 <__exponent+0x22>
 800354e:	3130      	adds	r1, #48	; 0x30
 8003550:	f1ac 0402 	sub.w	r4, ip, #2
 8003554:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003558:	1c41      	adds	r1, r0, #1
 800355a:	4622      	mov	r2, r4
 800355c:	42ba      	cmp	r2, r7
 800355e:	d30a      	bcc.n	8003576 <__exponent+0x66>
 8003560:	f10d 0209 	add.w	r2, sp, #9
 8003564:	eba2 020c 	sub.w	r2, r2, ip
 8003568:	42bc      	cmp	r4, r7
 800356a:	bf88      	it	hi
 800356c:	2200      	movhi	r2, #0
 800356e:	4413      	add	r3, r2
 8003570:	1a18      	subs	r0, r3, r0
 8003572:	b003      	add	sp, #12
 8003574:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003576:	f812 5b01 	ldrb.w	r5, [r2], #1
 800357a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800357e:	e7ed      	b.n	800355c <__exponent+0x4c>
 8003580:	2330      	movs	r3, #48	; 0x30
 8003582:	3130      	adds	r1, #48	; 0x30
 8003584:	7083      	strb	r3, [r0, #2]
 8003586:	70c1      	strb	r1, [r0, #3]
 8003588:	1d03      	adds	r3, r0, #4
 800358a:	e7f1      	b.n	8003570 <__exponent+0x60>

0800358c <_printf_float>:
 800358c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003590:	ed2d 8b02 	vpush	{d8}
 8003594:	b08d      	sub	sp, #52	; 0x34
 8003596:	460c      	mov	r4, r1
 8003598:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800359c:	4616      	mov	r6, r2
 800359e:	461f      	mov	r7, r3
 80035a0:	4605      	mov	r5, r0
 80035a2:	f000 fc91 	bl	8003ec8 <_localeconv_r>
 80035a6:	f8d0 a000 	ldr.w	sl, [r0]
 80035aa:	4650      	mov	r0, sl
 80035ac:	f7fc fe68 	bl	8000280 <strlen>
 80035b0:	2300      	movs	r3, #0
 80035b2:	930a      	str	r3, [sp, #40]	; 0x28
 80035b4:	6823      	ldr	r3, [r4, #0]
 80035b6:	9305      	str	r3, [sp, #20]
 80035b8:	f8d8 3000 	ldr.w	r3, [r8]
 80035bc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80035c0:	3307      	adds	r3, #7
 80035c2:	f023 0307 	bic.w	r3, r3, #7
 80035c6:	f103 0208 	add.w	r2, r3, #8
 80035ca:	f8c8 2000 	str.w	r2, [r8]
 80035ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 80035d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80035d6:	9307      	str	r3, [sp, #28]
 80035d8:	f8cd 8018 	str.w	r8, [sp, #24]
 80035dc:	ee08 0a10 	vmov	s16, r0
 80035e0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80035e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80035e8:	4b9e      	ldr	r3, [pc, #632]	; (8003864 <_printf_float+0x2d8>)
 80035ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80035ee:	f7fd faa5 	bl	8000b3c <__aeabi_dcmpun>
 80035f2:	bb88      	cbnz	r0, 8003658 <_printf_float+0xcc>
 80035f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80035f8:	4b9a      	ldr	r3, [pc, #616]	; (8003864 <_printf_float+0x2d8>)
 80035fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80035fe:	f7fd fa7f 	bl	8000b00 <__aeabi_dcmple>
 8003602:	bb48      	cbnz	r0, 8003658 <_printf_float+0xcc>
 8003604:	2200      	movs	r2, #0
 8003606:	2300      	movs	r3, #0
 8003608:	4640      	mov	r0, r8
 800360a:	4649      	mov	r1, r9
 800360c:	f7fd fa6e 	bl	8000aec <__aeabi_dcmplt>
 8003610:	b110      	cbz	r0, 8003618 <_printf_float+0x8c>
 8003612:	232d      	movs	r3, #45	; 0x2d
 8003614:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003618:	4a93      	ldr	r2, [pc, #588]	; (8003868 <_printf_float+0x2dc>)
 800361a:	4b94      	ldr	r3, [pc, #592]	; (800386c <_printf_float+0x2e0>)
 800361c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003620:	bf94      	ite	ls
 8003622:	4690      	movls	r8, r2
 8003624:	4698      	movhi	r8, r3
 8003626:	2303      	movs	r3, #3
 8003628:	6123      	str	r3, [r4, #16]
 800362a:	9b05      	ldr	r3, [sp, #20]
 800362c:	f023 0304 	bic.w	r3, r3, #4
 8003630:	6023      	str	r3, [r4, #0]
 8003632:	f04f 0900 	mov.w	r9, #0
 8003636:	9700      	str	r7, [sp, #0]
 8003638:	4633      	mov	r3, r6
 800363a:	aa0b      	add	r2, sp, #44	; 0x2c
 800363c:	4621      	mov	r1, r4
 800363e:	4628      	mov	r0, r5
 8003640:	f000 f9da 	bl	80039f8 <_printf_common>
 8003644:	3001      	adds	r0, #1
 8003646:	f040 8090 	bne.w	800376a <_printf_float+0x1de>
 800364a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800364e:	b00d      	add	sp, #52	; 0x34
 8003650:	ecbd 8b02 	vpop	{d8}
 8003654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003658:	4642      	mov	r2, r8
 800365a:	464b      	mov	r3, r9
 800365c:	4640      	mov	r0, r8
 800365e:	4649      	mov	r1, r9
 8003660:	f7fd fa6c 	bl	8000b3c <__aeabi_dcmpun>
 8003664:	b140      	cbz	r0, 8003678 <_printf_float+0xec>
 8003666:	464b      	mov	r3, r9
 8003668:	2b00      	cmp	r3, #0
 800366a:	bfbc      	itt	lt
 800366c:	232d      	movlt	r3, #45	; 0x2d
 800366e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003672:	4a7f      	ldr	r2, [pc, #508]	; (8003870 <_printf_float+0x2e4>)
 8003674:	4b7f      	ldr	r3, [pc, #508]	; (8003874 <_printf_float+0x2e8>)
 8003676:	e7d1      	b.n	800361c <_printf_float+0x90>
 8003678:	6863      	ldr	r3, [r4, #4]
 800367a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800367e:	9206      	str	r2, [sp, #24]
 8003680:	1c5a      	adds	r2, r3, #1
 8003682:	d13f      	bne.n	8003704 <_printf_float+0x178>
 8003684:	2306      	movs	r3, #6
 8003686:	6063      	str	r3, [r4, #4]
 8003688:	9b05      	ldr	r3, [sp, #20]
 800368a:	6861      	ldr	r1, [r4, #4]
 800368c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003690:	2300      	movs	r3, #0
 8003692:	9303      	str	r3, [sp, #12]
 8003694:	ab0a      	add	r3, sp, #40	; 0x28
 8003696:	e9cd b301 	strd	fp, r3, [sp, #4]
 800369a:	ab09      	add	r3, sp, #36	; 0x24
 800369c:	ec49 8b10 	vmov	d0, r8, r9
 80036a0:	9300      	str	r3, [sp, #0]
 80036a2:	6022      	str	r2, [r4, #0]
 80036a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80036a8:	4628      	mov	r0, r5
 80036aa:	f7ff fecf 	bl	800344c <__cvt>
 80036ae:	9b06      	ldr	r3, [sp, #24]
 80036b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80036b2:	2b47      	cmp	r3, #71	; 0x47
 80036b4:	4680      	mov	r8, r0
 80036b6:	d108      	bne.n	80036ca <_printf_float+0x13e>
 80036b8:	1cc8      	adds	r0, r1, #3
 80036ba:	db02      	blt.n	80036c2 <_printf_float+0x136>
 80036bc:	6863      	ldr	r3, [r4, #4]
 80036be:	4299      	cmp	r1, r3
 80036c0:	dd41      	ble.n	8003746 <_printf_float+0x1ba>
 80036c2:	f1ab 0302 	sub.w	r3, fp, #2
 80036c6:	fa5f fb83 	uxtb.w	fp, r3
 80036ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80036ce:	d820      	bhi.n	8003712 <_printf_float+0x186>
 80036d0:	3901      	subs	r1, #1
 80036d2:	465a      	mov	r2, fp
 80036d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80036d8:	9109      	str	r1, [sp, #36]	; 0x24
 80036da:	f7ff ff19 	bl	8003510 <__exponent>
 80036de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80036e0:	1813      	adds	r3, r2, r0
 80036e2:	2a01      	cmp	r2, #1
 80036e4:	4681      	mov	r9, r0
 80036e6:	6123      	str	r3, [r4, #16]
 80036e8:	dc02      	bgt.n	80036f0 <_printf_float+0x164>
 80036ea:	6822      	ldr	r2, [r4, #0]
 80036ec:	07d2      	lsls	r2, r2, #31
 80036ee:	d501      	bpl.n	80036f4 <_printf_float+0x168>
 80036f0:	3301      	adds	r3, #1
 80036f2:	6123      	str	r3, [r4, #16]
 80036f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d09c      	beq.n	8003636 <_printf_float+0xaa>
 80036fc:	232d      	movs	r3, #45	; 0x2d
 80036fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003702:	e798      	b.n	8003636 <_printf_float+0xaa>
 8003704:	9a06      	ldr	r2, [sp, #24]
 8003706:	2a47      	cmp	r2, #71	; 0x47
 8003708:	d1be      	bne.n	8003688 <_printf_float+0xfc>
 800370a:	2b00      	cmp	r3, #0
 800370c:	d1bc      	bne.n	8003688 <_printf_float+0xfc>
 800370e:	2301      	movs	r3, #1
 8003710:	e7b9      	b.n	8003686 <_printf_float+0xfa>
 8003712:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003716:	d118      	bne.n	800374a <_printf_float+0x1be>
 8003718:	2900      	cmp	r1, #0
 800371a:	6863      	ldr	r3, [r4, #4]
 800371c:	dd0b      	ble.n	8003736 <_printf_float+0x1aa>
 800371e:	6121      	str	r1, [r4, #16]
 8003720:	b913      	cbnz	r3, 8003728 <_printf_float+0x19c>
 8003722:	6822      	ldr	r2, [r4, #0]
 8003724:	07d0      	lsls	r0, r2, #31
 8003726:	d502      	bpl.n	800372e <_printf_float+0x1a2>
 8003728:	3301      	adds	r3, #1
 800372a:	440b      	add	r3, r1
 800372c:	6123      	str	r3, [r4, #16]
 800372e:	65a1      	str	r1, [r4, #88]	; 0x58
 8003730:	f04f 0900 	mov.w	r9, #0
 8003734:	e7de      	b.n	80036f4 <_printf_float+0x168>
 8003736:	b913      	cbnz	r3, 800373e <_printf_float+0x1b2>
 8003738:	6822      	ldr	r2, [r4, #0]
 800373a:	07d2      	lsls	r2, r2, #31
 800373c:	d501      	bpl.n	8003742 <_printf_float+0x1b6>
 800373e:	3302      	adds	r3, #2
 8003740:	e7f4      	b.n	800372c <_printf_float+0x1a0>
 8003742:	2301      	movs	r3, #1
 8003744:	e7f2      	b.n	800372c <_printf_float+0x1a0>
 8003746:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800374a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800374c:	4299      	cmp	r1, r3
 800374e:	db05      	blt.n	800375c <_printf_float+0x1d0>
 8003750:	6823      	ldr	r3, [r4, #0]
 8003752:	6121      	str	r1, [r4, #16]
 8003754:	07d8      	lsls	r0, r3, #31
 8003756:	d5ea      	bpl.n	800372e <_printf_float+0x1a2>
 8003758:	1c4b      	adds	r3, r1, #1
 800375a:	e7e7      	b.n	800372c <_printf_float+0x1a0>
 800375c:	2900      	cmp	r1, #0
 800375e:	bfd4      	ite	le
 8003760:	f1c1 0202 	rsble	r2, r1, #2
 8003764:	2201      	movgt	r2, #1
 8003766:	4413      	add	r3, r2
 8003768:	e7e0      	b.n	800372c <_printf_float+0x1a0>
 800376a:	6823      	ldr	r3, [r4, #0]
 800376c:	055a      	lsls	r2, r3, #21
 800376e:	d407      	bmi.n	8003780 <_printf_float+0x1f4>
 8003770:	6923      	ldr	r3, [r4, #16]
 8003772:	4642      	mov	r2, r8
 8003774:	4631      	mov	r1, r6
 8003776:	4628      	mov	r0, r5
 8003778:	47b8      	blx	r7
 800377a:	3001      	adds	r0, #1
 800377c:	d12c      	bne.n	80037d8 <_printf_float+0x24c>
 800377e:	e764      	b.n	800364a <_printf_float+0xbe>
 8003780:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003784:	f240 80e0 	bls.w	8003948 <_printf_float+0x3bc>
 8003788:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800378c:	2200      	movs	r2, #0
 800378e:	2300      	movs	r3, #0
 8003790:	f7fd f9a2 	bl	8000ad8 <__aeabi_dcmpeq>
 8003794:	2800      	cmp	r0, #0
 8003796:	d034      	beq.n	8003802 <_printf_float+0x276>
 8003798:	4a37      	ldr	r2, [pc, #220]	; (8003878 <_printf_float+0x2ec>)
 800379a:	2301      	movs	r3, #1
 800379c:	4631      	mov	r1, r6
 800379e:	4628      	mov	r0, r5
 80037a0:	47b8      	blx	r7
 80037a2:	3001      	adds	r0, #1
 80037a4:	f43f af51 	beq.w	800364a <_printf_float+0xbe>
 80037a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80037ac:	429a      	cmp	r2, r3
 80037ae:	db02      	blt.n	80037b6 <_printf_float+0x22a>
 80037b0:	6823      	ldr	r3, [r4, #0]
 80037b2:	07d8      	lsls	r0, r3, #31
 80037b4:	d510      	bpl.n	80037d8 <_printf_float+0x24c>
 80037b6:	ee18 3a10 	vmov	r3, s16
 80037ba:	4652      	mov	r2, sl
 80037bc:	4631      	mov	r1, r6
 80037be:	4628      	mov	r0, r5
 80037c0:	47b8      	blx	r7
 80037c2:	3001      	adds	r0, #1
 80037c4:	f43f af41 	beq.w	800364a <_printf_float+0xbe>
 80037c8:	f04f 0800 	mov.w	r8, #0
 80037cc:	f104 091a 	add.w	r9, r4, #26
 80037d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80037d2:	3b01      	subs	r3, #1
 80037d4:	4543      	cmp	r3, r8
 80037d6:	dc09      	bgt.n	80037ec <_printf_float+0x260>
 80037d8:	6823      	ldr	r3, [r4, #0]
 80037da:	079b      	lsls	r3, r3, #30
 80037dc:	f100 8107 	bmi.w	80039ee <_printf_float+0x462>
 80037e0:	68e0      	ldr	r0, [r4, #12]
 80037e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80037e4:	4298      	cmp	r0, r3
 80037e6:	bfb8      	it	lt
 80037e8:	4618      	movlt	r0, r3
 80037ea:	e730      	b.n	800364e <_printf_float+0xc2>
 80037ec:	2301      	movs	r3, #1
 80037ee:	464a      	mov	r2, r9
 80037f0:	4631      	mov	r1, r6
 80037f2:	4628      	mov	r0, r5
 80037f4:	47b8      	blx	r7
 80037f6:	3001      	adds	r0, #1
 80037f8:	f43f af27 	beq.w	800364a <_printf_float+0xbe>
 80037fc:	f108 0801 	add.w	r8, r8, #1
 8003800:	e7e6      	b.n	80037d0 <_printf_float+0x244>
 8003802:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003804:	2b00      	cmp	r3, #0
 8003806:	dc39      	bgt.n	800387c <_printf_float+0x2f0>
 8003808:	4a1b      	ldr	r2, [pc, #108]	; (8003878 <_printf_float+0x2ec>)
 800380a:	2301      	movs	r3, #1
 800380c:	4631      	mov	r1, r6
 800380e:	4628      	mov	r0, r5
 8003810:	47b8      	blx	r7
 8003812:	3001      	adds	r0, #1
 8003814:	f43f af19 	beq.w	800364a <_printf_float+0xbe>
 8003818:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800381c:	4313      	orrs	r3, r2
 800381e:	d102      	bne.n	8003826 <_printf_float+0x29a>
 8003820:	6823      	ldr	r3, [r4, #0]
 8003822:	07d9      	lsls	r1, r3, #31
 8003824:	d5d8      	bpl.n	80037d8 <_printf_float+0x24c>
 8003826:	ee18 3a10 	vmov	r3, s16
 800382a:	4652      	mov	r2, sl
 800382c:	4631      	mov	r1, r6
 800382e:	4628      	mov	r0, r5
 8003830:	47b8      	blx	r7
 8003832:	3001      	adds	r0, #1
 8003834:	f43f af09 	beq.w	800364a <_printf_float+0xbe>
 8003838:	f04f 0900 	mov.w	r9, #0
 800383c:	f104 0a1a 	add.w	sl, r4, #26
 8003840:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003842:	425b      	negs	r3, r3
 8003844:	454b      	cmp	r3, r9
 8003846:	dc01      	bgt.n	800384c <_printf_float+0x2c0>
 8003848:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800384a:	e792      	b.n	8003772 <_printf_float+0x1e6>
 800384c:	2301      	movs	r3, #1
 800384e:	4652      	mov	r2, sl
 8003850:	4631      	mov	r1, r6
 8003852:	4628      	mov	r0, r5
 8003854:	47b8      	blx	r7
 8003856:	3001      	adds	r0, #1
 8003858:	f43f aef7 	beq.w	800364a <_printf_float+0xbe>
 800385c:	f109 0901 	add.w	r9, r9, #1
 8003860:	e7ee      	b.n	8003840 <_printf_float+0x2b4>
 8003862:	bf00      	nop
 8003864:	7fefffff 	.word	0x7fefffff
 8003868:	08006170 	.word	0x08006170
 800386c:	08006174 	.word	0x08006174
 8003870:	08006178 	.word	0x08006178
 8003874:	0800617c 	.word	0x0800617c
 8003878:	08006180 	.word	0x08006180
 800387c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800387e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003880:	429a      	cmp	r2, r3
 8003882:	bfa8      	it	ge
 8003884:	461a      	movge	r2, r3
 8003886:	2a00      	cmp	r2, #0
 8003888:	4691      	mov	r9, r2
 800388a:	dc37      	bgt.n	80038fc <_printf_float+0x370>
 800388c:	f04f 0b00 	mov.w	fp, #0
 8003890:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003894:	f104 021a 	add.w	r2, r4, #26
 8003898:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800389a:	9305      	str	r3, [sp, #20]
 800389c:	eba3 0309 	sub.w	r3, r3, r9
 80038a0:	455b      	cmp	r3, fp
 80038a2:	dc33      	bgt.n	800390c <_printf_float+0x380>
 80038a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80038a8:	429a      	cmp	r2, r3
 80038aa:	db3b      	blt.n	8003924 <_printf_float+0x398>
 80038ac:	6823      	ldr	r3, [r4, #0]
 80038ae:	07da      	lsls	r2, r3, #31
 80038b0:	d438      	bmi.n	8003924 <_printf_float+0x398>
 80038b2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80038b6:	eba2 0903 	sub.w	r9, r2, r3
 80038ba:	9b05      	ldr	r3, [sp, #20]
 80038bc:	1ad2      	subs	r2, r2, r3
 80038be:	4591      	cmp	r9, r2
 80038c0:	bfa8      	it	ge
 80038c2:	4691      	movge	r9, r2
 80038c4:	f1b9 0f00 	cmp.w	r9, #0
 80038c8:	dc35      	bgt.n	8003936 <_printf_float+0x3aa>
 80038ca:	f04f 0800 	mov.w	r8, #0
 80038ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80038d2:	f104 0a1a 	add.w	sl, r4, #26
 80038d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80038da:	1a9b      	subs	r3, r3, r2
 80038dc:	eba3 0309 	sub.w	r3, r3, r9
 80038e0:	4543      	cmp	r3, r8
 80038e2:	f77f af79 	ble.w	80037d8 <_printf_float+0x24c>
 80038e6:	2301      	movs	r3, #1
 80038e8:	4652      	mov	r2, sl
 80038ea:	4631      	mov	r1, r6
 80038ec:	4628      	mov	r0, r5
 80038ee:	47b8      	blx	r7
 80038f0:	3001      	adds	r0, #1
 80038f2:	f43f aeaa 	beq.w	800364a <_printf_float+0xbe>
 80038f6:	f108 0801 	add.w	r8, r8, #1
 80038fa:	e7ec      	b.n	80038d6 <_printf_float+0x34a>
 80038fc:	4613      	mov	r3, r2
 80038fe:	4631      	mov	r1, r6
 8003900:	4642      	mov	r2, r8
 8003902:	4628      	mov	r0, r5
 8003904:	47b8      	blx	r7
 8003906:	3001      	adds	r0, #1
 8003908:	d1c0      	bne.n	800388c <_printf_float+0x300>
 800390a:	e69e      	b.n	800364a <_printf_float+0xbe>
 800390c:	2301      	movs	r3, #1
 800390e:	4631      	mov	r1, r6
 8003910:	4628      	mov	r0, r5
 8003912:	9205      	str	r2, [sp, #20]
 8003914:	47b8      	blx	r7
 8003916:	3001      	adds	r0, #1
 8003918:	f43f ae97 	beq.w	800364a <_printf_float+0xbe>
 800391c:	9a05      	ldr	r2, [sp, #20]
 800391e:	f10b 0b01 	add.w	fp, fp, #1
 8003922:	e7b9      	b.n	8003898 <_printf_float+0x30c>
 8003924:	ee18 3a10 	vmov	r3, s16
 8003928:	4652      	mov	r2, sl
 800392a:	4631      	mov	r1, r6
 800392c:	4628      	mov	r0, r5
 800392e:	47b8      	blx	r7
 8003930:	3001      	adds	r0, #1
 8003932:	d1be      	bne.n	80038b2 <_printf_float+0x326>
 8003934:	e689      	b.n	800364a <_printf_float+0xbe>
 8003936:	9a05      	ldr	r2, [sp, #20]
 8003938:	464b      	mov	r3, r9
 800393a:	4442      	add	r2, r8
 800393c:	4631      	mov	r1, r6
 800393e:	4628      	mov	r0, r5
 8003940:	47b8      	blx	r7
 8003942:	3001      	adds	r0, #1
 8003944:	d1c1      	bne.n	80038ca <_printf_float+0x33e>
 8003946:	e680      	b.n	800364a <_printf_float+0xbe>
 8003948:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800394a:	2a01      	cmp	r2, #1
 800394c:	dc01      	bgt.n	8003952 <_printf_float+0x3c6>
 800394e:	07db      	lsls	r3, r3, #31
 8003950:	d53a      	bpl.n	80039c8 <_printf_float+0x43c>
 8003952:	2301      	movs	r3, #1
 8003954:	4642      	mov	r2, r8
 8003956:	4631      	mov	r1, r6
 8003958:	4628      	mov	r0, r5
 800395a:	47b8      	blx	r7
 800395c:	3001      	adds	r0, #1
 800395e:	f43f ae74 	beq.w	800364a <_printf_float+0xbe>
 8003962:	ee18 3a10 	vmov	r3, s16
 8003966:	4652      	mov	r2, sl
 8003968:	4631      	mov	r1, r6
 800396a:	4628      	mov	r0, r5
 800396c:	47b8      	blx	r7
 800396e:	3001      	adds	r0, #1
 8003970:	f43f ae6b 	beq.w	800364a <_printf_float+0xbe>
 8003974:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003978:	2200      	movs	r2, #0
 800397a:	2300      	movs	r3, #0
 800397c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8003980:	f7fd f8aa 	bl	8000ad8 <__aeabi_dcmpeq>
 8003984:	b9d8      	cbnz	r0, 80039be <_printf_float+0x432>
 8003986:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800398a:	f108 0201 	add.w	r2, r8, #1
 800398e:	4631      	mov	r1, r6
 8003990:	4628      	mov	r0, r5
 8003992:	47b8      	blx	r7
 8003994:	3001      	adds	r0, #1
 8003996:	d10e      	bne.n	80039b6 <_printf_float+0x42a>
 8003998:	e657      	b.n	800364a <_printf_float+0xbe>
 800399a:	2301      	movs	r3, #1
 800399c:	4652      	mov	r2, sl
 800399e:	4631      	mov	r1, r6
 80039a0:	4628      	mov	r0, r5
 80039a2:	47b8      	blx	r7
 80039a4:	3001      	adds	r0, #1
 80039a6:	f43f ae50 	beq.w	800364a <_printf_float+0xbe>
 80039aa:	f108 0801 	add.w	r8, r8, #1
 80039ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80039b0:	3b01      	subs	r3, #1
 80039b2:	4543      	cmp	r3, r8
 80039b4:	dcf1      	bgt.n	800399a <_printf_float+0x40e>
 80039b6:	464b      	mov	r3, r9
 80039b8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80039bc:	e6da      	b.n	8003774 <_printf_float+0x1e8>
 80039be:	f04f 0800 	mov.w	r8, #0
 80039c2:	f104 0a1a 	add.w	sl, r4, #26
 80039c6:	e7f2      	b.n	80039ae <_printf_float+0x422>
 80039c8:	2301      	movs	r3, #1
 80039ca:	4642      	mov	r2, r8
 80039cc:	e7df      	b.n	800398e <_printf_float+0x402>
 80039ce:	2301      	movs	r3, #1
 80039d0:	464a      	mov	r2, r9
 80039d2:	4631      	mov	r1, r6
 80039d4:	4628      	mov	r0, r5
 80039d6:	47b8      	blx	r7
 80039d8:	3001      	adds	r0, #1
 80039da:	f43f ae36 	beq.w	800364a <_printf_float+0xbe>
 80039de:	f108 0801 	add.w	r8, r8, #1
 80039e2:	68e3      	ldr	r3, [r4, #12]
 80039e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80039e6:	1a5b      	subs	r3, r3, r1
 80039e8:	4543      	cmp	r3, r8
 80039ea:	dcf0      	bgt.n	80039ce <_printf_float+0x442>
 80039ec:	e6f8      	b.n	80037e0 <_printf_float+0x254>
 80039ee:	f04f 0800 	mov.w	r8, #0
 80039f2:	f104 0919 	add.w	r9, r4, #25
 80039f6:	e7f4      	b.n	80039e2 <_printf_float+0x456>

080039f8 <_printf_common>:
 80039f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039fc:	4616      	mov	r6, r2
 80039fe:	4699      	mov	r9, r3
 8003a00:	688a      	ldr	r2, [r1, #8]
 8003a02:	690b      	ldr	r3, [r1, #16]
 8003a04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	bfb8      	it	lt
 8003a0c:	4613      	movlt	r3, r2
 8003a0e:	6033      	str	r3, [r6, #0]
 8003a10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003a14:	4607      	mov	r7, r0
 8003a16:	460c      	mov	r4, r1
 8003a18:	b10a      	cbz	r2, 8003a1e <_printf_common+0x26>
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	6033      	str	r3, [r6, #0]
 8003a1e:	6823      	ldr	r3, [r4, #0]
 8003a20:	0699      	lsls	r1, r3, #26
 8003a22:	bf42      	ittt	mi
 8003a24:	6833      	ldrmi	r3, [r6, #0]
 8003a26:	3302      	addmi	r3, #2
 8003a28:	6033      	strmi	r3, [r6, #0]
 8003a2a:	6825      	ldr	r5, [r4, #0]
 8003a2c:	f015 0506 	ands.w	r5, r5, #6
 8003a30:	d106      	bne.n	8003a40 <_printf_common+0x48>
 8003a32:	f104 0a19 	add.w	sl, r4, #25
 8003a36:	68e3      	ldr	r3, [r4, #12]
 8003a38:	6832      	ldr	r2, [r6, #0]
 8003a3a:	1a9b      	subs	r3, r3, r2
 8003a3c:	42ab      	cmp	r3, r5
 8003a3e:	dc26      	bgt.n	8003a8e <_printf_common+0x96>
 8003a40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003a44:	1e13      	subs	r3, r2, #0
 8003a46:	6822      	ldr	r2, [r4, #0]
 8003a48:	bf18      	it	ne
 8003a4a:	2301      	movne	r3, #1
 8003a4c:	0692      	lsls	r2, r2, #26
 8003a4e:	d42b      	bmi.n	8003aa8 <_printf_common+0xb0>
 8003a50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003a54:	4649      	mov	r1, r9
 8003a56:	4638      	mov	r0, r7
 8003a58:	47c0      	blx	r8
 8003a5a:	3001      	adds	r0, #1
 8003a5c:	d01e      	beq.n	8003a9c <_printf_common+0xa4>
 8003a5e:	6823      	ldr	r3, [r4, #0]
 8003a60:	6922      	ldr	r2, [r4, #16]
 8003a62:	f003 0306 	and.w	r3, r3, #6
 8003a66:	2b04      	cmp	r3, #4
 8003a68:	bf02      	ittt	eq
 8003a6a:	68e5      	ldreq	r5, [r4, #12]
 8003a6c:	6833      	ldreq	r3, [r6, #0]
 8003a6e:	1aed      	subeq	r5, r5, r3
 8003a70:	68a3      	ldr	r3, [r4, #8]
 8003a72:	bf0c      	ite	eq
 8003a74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003a78:	2500      	movne	r5, #0
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	bfc4      	itt	gt
 8003a7e:	1a9b      	subgt	r3, r3, r2
 8003a80:	18ed      	addgt	r5, r5, r3
 8003a82:	2600      	movs	r6, #0
 8003a84:	341a      	adds	r4, #26
 8003a86:	42b5      	cmp	r5, r6
 8003a88:	d11a      	bne.n	8003ac0 <_printf_common+0xc8>
 8003a8a:	2000      	movs	r0, #0
 8003a8c:	e008      	b.n	8003aa0 <_printf_common+0xa8>
 8003a8e:	2301      	movs	r3, #1
 8003a90:	4652      	mov	r2, sl
 8003a92:	4649      	mov	r1, r9
 8003a94:	4638      	mov	r0, r7
 8003a96:	47c0      	blx	r8
 8003a98:	3001      	adds	r0, #1
 8003a9a:	d103      	bne.n	8003aa4 <_printf_common+0xac>
 8003a9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003aa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003aa4:	3501      	adds	r5, #1
 8003aa6:	e7c6      	b.n	8003a36 <_printf_common+0x3e>
 8003aa8:	18e1      	adds	r1, r4, r3
 8003aaa:	1c5a      	adds	r2, r3, #1
 8003aac:	2030      	movs	r0, #48	; 0x30
 8003aae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003ab2:	4422      	add	r2, r4
 8003ab4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003ab8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003abc:	3302      	adds	r3, #2
 8003abe:	e7c7      	b.n	8003a50 <_printf_common+0x58>
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	4622      	mov	r2, r4
 8003ac4:	4649      	mov	r1, r9
 8003ac6:	4638      	mov	r0, r7
 8003ac8:	47c0      	blx	r8
 8003aca:	3001      	adds	r0, #1
 8003acc:	d0e6      	beq.n	8003a9c <_printf_common+0xa4>
 8003ace:	3601      	adds	r6, #1
 8003ad0:	e7d9      	b.n	8003a86 <_printf_common+0x8e>
	...

08003ad4 <_printf_i>:
 8003ad4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003ad8:	7e0f      	ldrb	r7, [r1, #24]
 8003ada:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003adc:	2f78      	cmp	r7, #120	; 0x78
 8003ade:	4691      	mov	r9, r2
 8003ae0:	4680      	mov	r8, r0
 8003ae2:	460c      	mov	r4, r1
 8003ae4:	469a      	mov	sl, r3
 8003ae6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003aea:	d807      	bhi.n	8003afc <_printf_i+0x28>
 8003aec:	2f62      	cmp	r7, #98	; 0x62
 8003aee:	d80a      	bhi.n	8003b06 <_printf_i+0x32>
 8003af0:	2f00      	cmp	r7, #0
 8003af2:	f000 80d4 	beq.w	8003c9e <_printf_i+0x1ca>
 8003af6:	2f58      	cmp	r7, #88	; 0x58
 8003af8:	f000 80c0 	beq.w	8003c7c <_printf_i+0x1a8>
 8003afc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003b04:	e03a      	b.n	8003b7c <_printf_i+0xa8>
 8003b06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003b0a:	2b15      	cmp	r3, #21
 8003b0c:	d8f6      	bhi.n	8003afc <_printf_i+0x28>
 8003b0e:	a101      	add	r1, pc, #4	; (adr r1, 8003b14 <_printf_i+0x40>)
 8003b10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003b14:	08003b6d 	.word	0x08003b6d
 8003b18:	08003b81 	.word	0x08003b81
 8003b1c:	08003afd 	.word	0x08003afd
 8003b20:	08003afd 	.word	0x08003afd
 8003b24:	08003afd 	.word	0x08003afd
 8003b28:	08003afd 	.word	0x08003afd
 8003b2c:	08003b81 	.word	0x08003b81
 8003b30:	08003afd 	.word	0x08003afd
 8003b34:	08003afd 	.word	0x08003afd
 8003b38:	08003afd 	.word	0x08003afd
 8003b3c:	08003afd 	.word	0x08003afd
 8003b40:	08003c85 	.word	0x08003c85
 8003b44:	08003bad 	.word	0x08003bad
 8003b48:	08003c3f 	.word	0x08003c3f
 8003b4c:	08003afd 	.word	0x08003afd
 8003b50:	08003afd 	.word	0x08003afd
 8003b54:	08003ca7 	.word	0x08003ca7
 8003b58:	08003afd 	.word	0x08003afd
 8003b5c:	08003bad 	.word	0x08003bad
 8003b60:	08003afd 	.word	0x08003afd
 8003b64:	08003afd 	.word	0x08003afd
 8003b68:	08003c47 	.word	0x08003c47
 8003b6c:	682b      	ldr	r3, [r5, #0]
 8003b6e:	1d1a      	adds	r2, r3, #4
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	602a      	str	r2, [r5, #0]
 8003b74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e09f      	b.n	8003cc0 <_printf_i+0x1ec>
 8003b80:	6820      	ldr	r0, [r4, #0]
 8003b82:	682b      	ldr	r3, [r5, #0]
 8003b84:	0607      	lsls	r7, r0, #24
 8003b86:	f103 0104 	add.w	r1, r3, #4
 8003b8a:	6029      	str	r1, [r5, #0]
 8003b8c:	d501      	bpl.n	8003b92 <_printf_i+0xbe>
 8003b8e:	681e      	ldr	r6, [r3, #0]
 8003b90:	e003      	b.n	8003b9a <_printf_i+0xc6>
 8003b92:	0646      	lsls	r6, r0, #25
 8003b94:	d5fb      	bpl.n	8003b8e <_printf_i+0xba>
 8003b96:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003b9a:	2e00      	cmp	r6, #0
 8003b9c:	da03      	bge.n	8003ba6 <_printf_i+0xd2>
 8003b9e:	232d      	movs	r3, #45	; 0x2d
 8003ba0:	4276      	negs	r6, r6
 8003ba2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ba6:	485a      	ldr	r0, [pc, #360]	; (8003d10 <_printf_i+0x23c>)
 8003ba8:	230a      	movs	r3, #10
 8003baa:	e012      	b.n	8003bd2 <_printf_i+0xfe>
 8003bac:	682b      	ldr	r3, [r5, #0]
 8003bae:	6820      	ldr	r0, [r4, #0]
 8003bb0:	1d19      	adds	r1, r3, #4
 8003bb2:	6029      	str	r1, [r5, #0]
 8003bb4:	0605      	lsls	r5, r0, #24
 8003bb6:	d501      	bpl.n	8003bbc <_printf_i+0xe8>
 8003bb8:	681e      	ldr	r6, [r3, #0]
 8003bba:	e002      	b.n	8003bc2 <_printf_i+0xee>
 8003bbc:	0641      	lsls	r1, r0, #25
 8003bbe:	d5fb      	bpl.n	8003bb8 <_printf_i+0xe4>
 8003bc0:	881e      	ldrh	r6, [r3, #0]
 8003bc2:	4853      	ldr	r0, [pc, #332]	; (8003d10 <_printf_i+0x23c>)
 8003bc4:	2f6f      	cmp	r7, #111	; 0x6f
 8003bc6:	bf0c      	ite	eq
 8003bc8:	2308      	moveq	r3, #8
 8003bca:	230a      	movne	r3, #10
 8003bcc:	2100      	movs	r1, #0
 8003bce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003bd2:	6865      	ldr	r5, [r4, #4]
 8003bd4:	60a5      	str	r5, [r4, #8]
 8003bd6:	2d00      	cmp	r5, #0
 8003bd8:	bfa2      	ittt	ge
 8003bda:	6821      	ldrge	r1, [r4, #0]
 8003bdc:	f021 0104 	bicge.w	r1, r1, #4
 8003be0:	6021      	strge	r1, [r4, #0]
 8003be2:	b90e      	cbnz	r6, 8003be8 <_printf_i+0x114>
 8003be4:	2d00      	cmp	r5, #0
 8003be6:	d04b      	beq.n	8003c80 <_printf_i+0x1ac>
 8003be8:	4615      	mov	r5, r2
 8003bea:	fbb6 f1f3 	udiv	r1, r6, r3
 8003bee:	fb03 6711 	mls	r7, r3, r1, r6
 8003bf2:	5dc7      	ldrb	r7, [r0, r7]
 8003bf4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003bf8:	4637      	mov	r7, r6
 8003bfa:	42bb      	cmp	r3, r7
 8003bfc:	460e      	mov	r6, r1
 8003bfe:	d9f4      	bls.n	8003bea <_printf_i+0x116>
 8003c00:	2b08      	cmp	r3, #8
 8003c02:	d10b      	bne.n	8003c1c <_printf_i+0x148>
 8003c04:	6823      	ldr	r3, [r4, #0]
 8003c06:	07de      	lsls	r6, r3, #31
 8003c08:	d508      	bpl.n	8003c1c <_printf_i+0x148>
 8003c0a:	6923      	ldr	r3, [r4, #16]
 8003c0c:	6861      	ldr	r1, [r4, #4]
 8003c0e:	4299      	cmp	r1, r3
 8003c10:	bfde      	ittt	le
 8003c12:	2330      	movle	r3, #48	; 0x30
 8003c14:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003c18:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8003c1c:	1b52      	subs	r2, r2, r5
 8003c1e:	6122      	str	r2, [r4, #16]
 8003c20:	f8cd a000 	str.w	sl, [sp]
 8003c24:	464b      	mov	r3, r9
 8003c26:	aa03      	add	r2, sp, #12
 8003c28:	4621      	mov	r1, r4
 8003c2a:	4640      	mov	r0, r8
 8003c2c:	f7ff fee4 	bl	80039f8 <_printf_common>
 8003c30:	3001      	adds	r0, #1
 8003c32:	d14a      	bne.n	8003cca <_printf_i+0x1f6>
 8003c34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003c38:	b004      	add	sp, #16
 8003c3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c3e:	6823      	ldr	r3, [r4, #0]
 8003c40:	f043 0320 	orr.w	r3, r3, #32
 8003c44:	6023      	str	r3, [r4, #0]
 8003c46:	4833      	ldr	r0, [pc, #204]	; (8003d14 <_printf_i+0x240>)
 8003c48:	2778      	movs	r7, #120	; 0x78
 8003c4a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003c4e:	6823      	ldr	r3, [r4, #0]
 8003c50:	6829      	ldr	r1, [r5, #0]
 8003c52:	061f      	lsls	r7, r3, #24
 8003c54:	f851 6b04 	ldr.w	r6, [r1], #4
 8003c58:	d402      	bmi.n	8003c60 <_printf_i+0x18c>
 8003c5a:	065f      	lsls	r7, r3, #25
 8003c5c:	bf48      	it	mi
 8003c5e:	b2b6      	uxthmi	r6, r6
 8003c60:	07df      	lsls	r7, r3, #31
 8003c62:	bf48      	it	mi
 8003c64:	f043 0320 	orrmi.w	r3, r3, #32
 8003c68:	6029      	str	r1, [r5, #0]
 8003c6a:	bf48      	it	mi
 8003c6c:	6023      	strmi	r3, [r4, #0]
 8003c6e:	b91e      	cbnz	r6, 8003c78 <_printf_i+0x1a4>
 8003c70:	6823      	ldr	r3, [r4, #0]
 8003c72:	f023 0320 	bic.w	r3, r3, #32
 8003c76:	6023      	str	r3, [r4, #0]
 8003c78:	2310      	movs	r3, #16
 8003c7a:	e7a7      	b.n	8003bcc <_printf_i+0xf8>
 8003c7c:	4824      	ldr	r0, [pc, #144]	; (8003d10 <_printf_i+0x23c>)
 8003c7e:	e7e4      	b.n	8003c4a <_printf_i+0x176>
 8003c80:	4615      	mov	r5, r2
 8003c82:	e7bd      	b.n	8003c00 <_printf_i+0x12c>
 8003c84:	682b      	ldr	r3, [r5, #0]
 8003c86:	6826      	ldr	r6, [r4, #0]
 8003c88:	6961      	ldr	r1, [r4, #20]
 8003c8a:	1d18      	adds	r0, r3, #4
 8003c8c:	6028      	str	r0, [r5, #0]
 8003c8e:	0635      	lsls	r5, r6, #24
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	d501      	bpl.n	8003c98 <_printf_i+0x1c4>
 8003c94:	6019      	str	r1, [r3, #0]
 8003c96:	e002      	b.n	8003c9e <_printf_i+0x1ca>
 8003c98:	0670      	lsls	r0, r6, #25
 8003c9a:	d5fb      	bpl.n	8003c94 <_printf_i+0x1c0>
 8003c9c:	8019      	strh	r1, [r3, #0]
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	6123      	str	r3, [r4, #16]
 8003ca2:	4615      	mov	r5, r2
 8003ca4:	e7bc      	b.n	8003c20 <_printf_i+0x14c>
 8003ca6:	682b      	ldr	r3, [r5, #0]
 8003ca8:	1d1a      	adds	r2, r3, #4
 8003caa:	602a      	str	r2, [r5, #0]
 8003cac:	681d      	ldr	r5, [r3, #0]
 8003cae:	6862      	ldr	r2, [r4, #4]
 8003cb0:	2100      	movs	r1, #0
 8003cb2:	4628      	mov	r0, r5
 8003cb4:	f7fc fa94 	bl	80001e0 <memchr>
 8003cb8:	b108      	cbz	r0, 8003cbe <_printf_i+0x1ea>
 8003cba:	1b40      	subs	r0, r0, r5
 8003cbc:	6060      	str	r0, [r4, #4]
 8003cbe:	6863      	ldr	r3, [r4, #4]
 8003cc0:	6123      	str	r3, [r4, #16]
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003cc8:	e7aa      	b.n	8003c20 <_printf_i+0x14c>
 8003cca:	6923      	ldr	r3, [r4, #16]
 8003ccc:	462a      	mov	r2, r5
 8003cce:	4649      	mov	r1, r9
 8003cd0:	4640      	mov	r0, r8
 8003cd2:	47d0      	blx	sl
 8003cd4:	3001      	adds	r0, #1
 8003cd6:	d0ad      	beq.n	8003c34 <_printf_i+0x160>
 8003cd8:	6823      	ldr	r3, [r4, #0]
 8003cda:	079b      	lsls	r3, r3, #30
 8003cdc:	d413      	bmi.n	8003d06 <_printf_i+0x232>
 8003cde:	68e0      	ldr	r0, [r4, #12]
 8003ce0:	9b03      	ldr	r3, [sp, #12]
 8003ce2:	4298      	cmp	r0, r3
 8003ce4:	bfb8      	it	lt
 8003ce6:	4618      	movlt	r0, r3
 8003ce8:	e7a6      	b.n	8003c38 <_printf_i+0x164>
 8003cea:	2301      	movs	r3, #1
 8003cec:	4632      	mov	r2, r6
 8003cee:	4649      	mov	r1, r9
 8003cf0:	4640      	mov	r0, r8
 8003cf2:	47d0      	blx	sl
 8003cf4:	3001      	adds	r0, #1
 8003cf6:	d09d      	beq.n	8003c34 <_printf_i+0x160>
 8003cf8:	3501      	adds	r5, #1
 8003cfa:	68e3      	ldr	r3, [r4, #12]
 8003cfc:	9903      	ldr	r1, [sp, #12]
 8003cfe:	1a5b      	subs	r3, r3, r1
 8003d00:	42ab      	cmp	r3, r5
 8003d02:	dcf2      	bgt.n	8003cea <_printf_i+0x216>
 8003d04:	e7eb      	b.n	8003cde <_printf_i+0x20a>
 8003d06:	2500      	movs	r5, #0
 8003d08:	f104 0619 	add.w	r6, r4, #25
 8003d0c:	e7f5      	b.n	8003cfa <_printf_i+0x226>
 8003d0e:	bf00      	nop
 8003d10:	08006182 	.word	0x08006182
 8003d14:	08006193 	.word	0x08006193

08003d18 <siprintf>:
 8003d18:	b40e      	push	{r1, r2, r3}
 8003d1a:	b500      	push	{lr}
 8003d1c:	b09c      	sub	sp, #112	; 0x70
 8003d1e:	ab1d      	add	r3, sp, #116	; 0x74
 8003d20:	9002      	str	r0, [sp, #8]
 8003d22:	9006      	str	r0, [sp, #24]
 8003d24:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003d28:	4809      	ldr	r0, [pc, #36]	; (8003d50 <siprintf+0x38>)
 8003d2a:	9107      	str	r1, [sp, #28]
 8003d2c:	9104      	str	r1, [sp, #16]
 8003d2e:	4909      	ldr	r1, [pc, #36]	; (8003d54 <siprintf+0x3c>)
 8003d30:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d34:	9105      	str	r1, [sp, #20]
 8003d36:	6800      	ldr	r0, [r0, #0]
 8003d38:	9301      	str	r3, [sp, #4]
 8003d3a:	a902      	add	r1, sp, #8
 8003d3c:	f000 ffc8 	bl	8004cd0 <_svfiprintf_r>
 8003d40:	9b02      	ldr	r3, [sp, #8]
 8003d42:	2200      	movs	r2, #0
 8003d44:	701a      	strb	r2, [r3, #0]
 8003d46:	b01c      	add	sp, #112	; 0x70
 8003d48:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d4c:	b003      	add	sp, #12
 8003d4e:	4770      	bx	lr
 8003d50:	20000064 	.word	0x20000064
 8003d54:	ffff0208 	.word	0xffff0208

08003d58 <std>:
 8003d58:	2300      	movs	r3, #0
 8003d5a:	b510      	push	{r4, lr}
 8003d5c:	4604      	mov	r4, r0
 8003d5e:	e9c0 3300 	strd	r3, r3, [r0]
 8003d62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003d66:	6083      	str	r3, [r0, #8]
 8003d68:	8181      	strh	r1, [r0, #12]
 8003d6a:	6643      	str	r3, [r0, #100]	; 0x64
 8003d6c:	81c2      	strh	r2, [r0, #14]
 8003d6e:	6183      	str	r3, [r0, #24]
 8003d70:	4619      	mov	r1, r3
 8003d72:	2208      	movs	r2, #8
 8003d74:	305c      	adds	r0, #92	; 0x5c
 8003d76:	f000 f89f 	bl	8003eb8 <memset>
 8003d7a:	4b05      	ldr	r3, [pc, #20]	; (8003d90 <std+0x38>)
 8003d7c:	6263      	str	r3, [r4, #36]	; 0x24
 8003d7e:	4b05      	ldr	r3, [pc, #20]	; (8003d94 <std+0x3c>)
 8003d80:	62a3      	str	r3, [r4, #40]	; 0x28
 8003d82:	4b05      	ldr	r3, [pc, #20]	; (8003d98 <std+0x40>)
 8003d84:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003d86:	4b05      	ldr	r3, [pc, #20]	; (8003d9c <std+0x44>)
 8003d88:	6224      	str	r4, [r4, #32]
 8003d8a:	6323      	str	r3, [r4, #48]	; 0x30
 8003d8c:	bd10      	pop	{r4, pc}
 8003d8e:	bf00      	nop
 8003d90:	08005889 	.word	0x08005889
 8003d94:	080058ab 	.word	0x080058ab
 8003d98:	080058e3 	.word	0x080058e3
 8003d9c:	08005907 	.word	0x08005907

08003da0 <stdio_exit_handler>:
 8003da0:	4a02      	ldr	r2, [pc, #8]	; (8003dac <stdio_exit_handler+0xc>)
 8003da2:	4903      	ldr	r1, [pc, #12]	; (8003db0 <stdio_exit_handler+0x10>)
 8003da4:	4803      	ldr	r0, [pc, #12]	; (8003db4 <stdio_exit_handler+0x14>)
 8003da6:	f000 b869 	b.w	8003e7c <_fwalk_sglue>
 8003daa:	bf00      	nop
 8003dac:	2000000c 	.word	0x2000000c
 8003db0:	08005129 	.word	0x08005129
 8003db4:	20000018 	.word	0x20000018

08003db8 <cleanup_stdio>:
 8003db8:	6841      	ldr	r1, [r0, #4]
 8003dba:	4b0c      	ldr	r3, [pc, #48]	; (8003dec <cleanup_stdio+0x34>)
 8003dbc:	4299      	cmp	r1, r3
 8003dbe:	b510      	push	{r4, lr}
 8003dc0:	4604      	mov	r4, r0
 8003dc2:	d001      	beq.n	8003dc8 <cleanup_stdio+0x10>
 8003dc4:	f001 f9b0 	bl	8005128 <_fflush_r>
 8003dc8:	68a1      	ldr	r1, [r4, #8]
 8003dca:	4b09      	ldr	r3, [pc, #36]	; (8003df0 <cleanup_stdio+0x38>)
 8003dcc:	4299      	cmp	r1, r3
 8003dce:	d002      	beq.n	8003dd6 <cleanup_stdio+0x1e>
 8003dd0:	4620      	mov	r0, r4
 8003dd2:	f001 f9a9 	bl	8005128 <_fflush_r>
 8003dd6:	68e1      	ldr	r1, [r4, #12]
 8003dd8:	4b06      	ldr	r3, [pc, #24]	; (8003df4 <cleanup_stdio+0x3c>)
 8003dda:	4299      	cmp	r1, r3
 8003ddc:	d004      	beq.n	8003de8 <cleanup_stdio+0x30>
 8003dde:	4620      	mov	r0, r4
 8003de0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003de4:	f001 b9a0 	b.w	8005128 <_fflush_r>
 8003de8:	bd10      	pop	{r4, pc}
 8003dea:	bf00      	nop
 8003dec:	20000298 	.word	0x20000298
 8003df0:	20000300 	.word	0x20000300
 8003df4:	20000368 	.word	0x20000368

08003df8 <global_stdio_init.part.0>:
 8003df8:	b510      	push	{r4, lr}
 8003dfa:	4b0b      	ldr	r3, [pc, #44]	; (8003e28 <global_stdio_init.part.0+0x30>)
 8003dfc:	4c0b      	ldr	r4, [pc, #44]	; (8003e2c <global_stdio_init.part.0+0x34>)
 8003dfe:	4a0c      	ldr	r2, [pc, #48]	; (8003e30 <global_stdio_init.part.0+0x38>)
 8003e00:	601a      	str	r2, [r3, #0]
 8003e02:	4620      	mov	r0, r4
 8003e04:	2200      	movs	r2, #0
 8003e06:	2104      	movs	r1, #4
 8003e08:	f7ff ffa6 	bl	8003d58 <std>
 8003e0c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003e10:	2201      	movs	r2, #1
 8003e12:	2109      	movs	r1, #9
 8003e14:	f7ff ffa0 	bl	8003d58 <std>
 8003e18:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8003e1c:	2202      	movs	r2, #2
 8003e1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e22:	2112      	movs	r1, #18
 8003e24:	f7ff bf98 	b.w	8003d58 <std>
 8003e28:	200003d0 	.word	0x200003d0
 8003e2c:	20000298 	.word	0x20000298
 8003e30:	08003da1 	.word	0x08003da1

08003e34 <__sfp_lock_acquire>:
 8003e34:	4801      	ldr	r0, [pc, #4]	; (8003e3c <__sfp_lock_acquire+0x8>)
 8003e36:	f000 b875 	b.w	8003f24 <__retarget_lock_acquire_recursive>
 8003e3a:	bf00      	nop
 8003e3c:	200003d5 	.word	0x200003d5

08003e40 <__sfp_lock_release>:
 8003e40:	4801      	ldr	r0, [pc, #4]	; (8003e48 <__sfp_lock_release+0x8>)
 8003e42:	f000 b870 	b.w	8003f26 <__retarget_lock_release_recursive>
 8003e46:	bf00      	nop
 8003e48:	200003d5 	.word	0x200003d5

08003e4c <__sinit>:
 8003e4c:	b510      	push	{r4, lr}
 8003e4e:	4604      	mov	r4, r0
 8003e50:	f7ff fff0 	bl	8003e34 <__sfp_lock_acquire>
 8003e54:	6a23      	ldr	r3, [r4, #32]
 8003e56:	b11b      	cbz	r3, 8003e60 <__sinit+0x14>
 8003e58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e5c:	f7ff bff0 	b.w	8003e40 <__sfp_lock_release>
 8003e60:	4b04      	ldr	r3, [pc, #16]	; (8003e74 <__sinit+0x28>)
 8003e62:	6223      	str	r3, [r4, #32]
 8003e64:	4b04      	ldr	r3, [pc, #16]	; (8003e78 <__sinit+0x2c>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d1f5      	bne.n	8003e58 <__sinit+0xc>
 8003e6c:	f7ff ffc4 	bl	8003df8 <global_stdio_init.part.0>
 8003e70:	e7f2      	b.n	8003e58 <__sinit+0xc>
 8003e72:	bf00      	nop
 8003e74:	08003db9 	.word	0x08003db9
 8003e78:	200003d0 	.word	0x200003d0

08003e7c <_fwalk_sglue>:
 8003e7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e80:	4607      	mov	r7, r0
 8003e82:	4688      	mov	r8, r1
 8003e84:	4614      	mov	r4, r2
 8003e86:	2600      	movs	r6, #0
 8003e88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003e8c:	f1b9 0901 	subs.w	r9, r9, #1
 8003e90:	d505      	bpl.n	8003e9e <_fwalk_sglue+0x22>
 8003e92:	6824      	ldr	r4, [r4, #0]
 8003e94:	2c00      	cmp	r4, #0
 8003e96:	d1f7      	bne.n	8003e88 <_fwalk_sglue+0xc>
 8003e98:	4630      	mov	r0, r6
 8003e9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e9e:	89ab      	ldrh	r3, [r5, #12]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d907      	bls.n	8003eb4 <_fwalk_sglue+0x38>
 8003ea4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	d003      	beq.n	8003eb4 <_fwalk_sglue+0x38>
 8003eac:	4629      	mov	r1, r5
 8003eae:	4638      	mov	r0, r7
 8003eb0:	47c0      	blx	r8
 8003eb2:	4306      	orrs	r6, r0
 8003eb4:	3568      	adds	r5, #104	; 0x68
 8003eb6:	e7e9      	b.n	8003e8c <_fwalk_sglue+0x10>

08003eb8 <memset>:
 8003eb8:	4402      	add	r2, r0
 8003eba:	4603      	mov	r3, r0
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d100      	bne.n	8003ec2 <memset+0xa>
 8003ec0:	4770      	bx	lr
 8003ec2:	f803 1b01 	strb.w	r1, [r3], #1
 8003ec6:	e7f9      	b.n	8003ebc <memset+0x4>

08003ec8 <_localeconv_r>:
 8003ec8:	4800      	ldr	r0, [pc, #0]	; (8003ecc <_localeconv_r+0x4>)
 8003eca:	4770      	bx	lr
 8003ecc:	20000158 	.word	0x20000158

08003ed0 <__errno>:
 8003ed0:	4b01      	ldr	r3, [pc, #4]	; (8003ed8 <__errno+0x8>)
 8003ed2:	6818      	ldr	r0, [r3, #0]
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	20000064 	.word	0x20000064

08003edc <__libc_init_array>:
 8003edc:	b570      	push	{r4, r5, r6, lr}
 8003ede:	4d0d      	ldr	r5, [pc, #52]	; (8003f14 <__libc_init_array+0x38>)
 8003ee0:	4c0d      	ldr	r4, [pc, #52]	; (8003f18 <__libc_init_array+0x3c>)
 8003ee2:	1b64      	subs	r4, r4, r5
 8003ee4:	10a4      	asrs	r4, r4, #2
 8003ee6:	2600      	movs	r6, #0
 8003ee8:	42a6      	cmp	r6, r4
 8003eea:	d109      	bne.n	8003f00 <__libc_init_array+0x24>
 8003eec:	4d0b      	ldr	r5, [pc, #44]	; (8003f1c <__libc_init_array+0x40>)
 8003eee:	4c0c      	ldr	r4, [pc, #48]	; (8003f20 <__libc_init_array+0x44>)
 8003ef0:	f002 f91c 	bl	800612c <_init>
 8003ef4:	1b64      	subs	r4, r4, r5
 8003ef6:	10a4      	asrs	r4, r4, #2
 8003ef8:	2600      	movs	r6, #0
 8003efa:	42a6      	cmp	r6, r4
 8003efc:	d105      	bne.n	8003f0a <__libc_init_array+0x2e>
 8003efe:	bd70      	pop	{r4, r5, r6, pc}
 8003f00:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f04:	4798      	blx	r3
 8003f06:	3601      	adds	r6, #1
 8003f08:	e7ee      	b.n	8003ee8 <__libc_init_array+0xc>
 8003f0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f0e:	4798      	blx	r3
 8003f10:	3601      	adds	r6, #1
 8003f12:	e7f2      	b.n	8003efa <__libc_init_array+0x1e>
 8003f14:	080064ec 	.word	0x080064ec
 8003f18:	080064ec 	.word	0x080064ec
 8003f1c:	080064ec 	.word	0x080064ec
 8003f20:	080064f0 	.word	0x080064f0

08003f24 <__retarget_lock_acquire_recursive>:
 8003f24:	4770      	bx	lr

08003f26 <__retarget_lock_release_recursive>:
 8003f26:	4770      	bx	lr

08003f28 <quorem>:
 8003f28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f2c:	6903      	ldr	r3, [r0, #16]
 8003f2e:	690c      	ldr	r4, [r1, #16]
 8003f30:	42a3      	cmp	r3, r4
 8003f32:	4607      	mov	r7, r0
 8003f34:	db7e      	blt.n	8004034 <quorem+0x10c>
 8003f36:	3c01      	subs	r4, #1
 8003f38:	f101 0814 	add.w	r8, r1, #20
 8003f3c:	f100 0514 	add.w	r5, r0, #20
 8003f40:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003f44:	9301      	str	r3, [sp, #4]
 8003f46:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003f4a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003f4e:	3301      	adds	r3, #1
 8003f50:	429a      	cmp	r2, r3
 8003f52:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003f56:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003f5a:	fbb2 f6f3 	udiv	r6, r2, r3
 8003f5e:	d331      	bcc.n	8003fc4 <quorem+0x9c>
 8003f60:	f04f 0e00 	mov.w	lr, #0
 8003f64:	4640      	mov	r0, r8
 8003f66:	46ac      	mov	ip, r5
 8003f68:	46f2      	mov	sl, lr
 8003f6a:	f850 2b04 	ldr.w	r2, [r0], #4
 8003f6e:	b293      	uxth	r3, r2
 8003f70:	fb06 e303 	mla	r3, r6, r3, lr
 8003f74:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003f78:	0c1a      	lsrs	r2, r3, #16
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	ebaa 0303 	sub.w	r3, sl, r3
 8003f80:	f8dc a000 	ldr.w	sl, [ip]
 8003f84:	fa13 f38a 	uxtah	r3, r3, sl
 8003f88:	fb06 220e 	mla	r2, r6, lr, r2
 8003f8c:	9300      	str	r3, [sp, #0]
 8003f8e:	9b00      	ldr	r3, [sp, #0]
 8003f90:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003f94:	b292      	uxth	r2, r2
 8003f96:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003f9a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003f9e:	f8bd 3000 	ldrh.w	r3, [sp]
 8003fa2:	4581      	cmp	r9, r0
 8003fa4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003fa8:	f84c 3b04 	str.w	r3, [ip], #4
 8003fac:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003fb0:	d2db      	bcs.n	8003f6a <quorem+0x42>
 8003fb2:	f855 300b 	ldr.w	r3, [r5, fp]
 8003fb6:	b92b      	cbnz	r3, 8003fc4 <quorem+0x9c>
 8003fb8:	9b01      	ldr	r3, [sp, #4]
 8003fba:	3b04      	subs	r3, #4
 8003fbc:	429d      	cmp	r5, r3
 8003fbe:	461a      	mov	r2, r3
 8003fc0:	d32c      	bcc.n	800401c <quorem+0xf4>
 8003fc2:	613c      	str	r4, [r7, #16]
 8003fc4:	4638      	mov	r0, r7
 8003fc6:	f001 fb5f 	bl	8005688 <__mcmp>
 8003fca:	2800      	cmp	r0, #0
 8003fcc:	db22      	blt.n	8004014 <quorem+0xec>
 8003fce:	3601      	adds	r6, #1
 8003fd0:	4629      	mov	r1, r5
 8003fd2:	2000      	movs	r0, #0
 8003fd4:	f858 2b04 	ldr.w	r2, [r8], #4
 8003fd8:	f8d1 c000 	ldr.w	ip, [r1]
 8003fdc:	b293      	uxth	r3, r2
 8003fde:	1ac3      	subs	r3, r0, r3
 8003fe0:	0c12      	lsrs	r2, r2, #16
 8003fe2:	fa13 f38c 	uxtah	r3, r3, ip
 8003fe6:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8003fea:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003ff4:	45c1      	cmp	r9, r8
 8003ff6:	f841 3b04 	str.w	r3, [r1], #4
 8003ffa:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003ffe:	d2e9      	bcs.n	8003fd4 <quorem+0xac>
 8004000:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004004:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004008:	b922      	cbnz	r2, 8004014 <quorem+0xec>
 800400a:	3b04      	subs	r3, #4
 800400c:	429d      	cmp	r5, r3
 800400e:	461a      	mov	r2, r3
 8004010:	d30a      	bcc.n	8004028 <quorem+0x100>
 8004012:	613c      	str	r4, [r7, #16]
 8004014:	4630      	mov	r0, r6
 8004016:	b003      	add	sp, #12
 8004018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800401c:	6812      	ldr	r2, [r2, #0]
 800401e:	3b04      	subs	r3, #4
 8004020:	2a00      	cmp	r2, #0
 8004022:	d1ce      	bne.n	8003fc2 <quorem+0x9a>
 8004024:	3c01      	subs	r4, #1
 8004026:	e7c9      	b.n	8003fbc <quorem+0x94>
 8004028:	6812      	ldr	r2, [r2, #0]
 800402a:	3b04      	subs	r3, #4
 800402c:	2a00      	cmp	r2, #0
 800402e:	d1f0      	bne.n	8004012 <quorem+0xea>
 8004030:	3c01      	subs	r4, #1
 8004032:	e7eb      	b.n	800400c <quorem+0xe4>
 8004034:	2000      	movs	r0, #0
 8004036:	e7ee      	b.n	8004016 <quorem+0xee>

08004038 <_dtoa_r>:
 8004038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800403c:	ed2d 8b04 	vpush	{d8-d9}
 8004040:	69c5      	ldr	r5, [r0, #28]
 8004042:	b093      	sub	sp, #76	; 0x4c
 8004044:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004048:	ec57 6b10 	vmov	r6, r7, d0
 800404c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004050:	9107      	str	r1, [sp, #28]
 8004052:	4604      	mov	r4, r0
 8004054:	920a      	str	r2, [sp, #40]	; 0x28
 8004056:	930d      	str	r3, [sp, #52]	; 0x34
 8004058:	b975      	cbnz	r5, 8004078 <_dtoa_r+0x40>
 800405a:	2010      	movs	r0, #16
 800405c:	f000 ff36 	bl	8004ecc <malloc>
 8004060:	4602      	mov	r2, r0
 8004062:	61e0      	str	r0, [r4, #28]
 8004064:	b920      	cbnz	r0, 8004070 <_dtoa_r+0x38>
 8004066:	4bae      	ldr	r3, [pc, #696]	; (8004320 <_dtoa_r+0x2e8>)
 8004068:	21ef      	movs	r1, #239	; 0xef
 800406a:	48ae      	ldr	r0, [pc, #696]	; (8004324 <_dtoa_r+0x2ec>)
 800406c:	f001 fcfc 	bl	8005a68 <__assert_func>
 8004070:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004074:	6005      	str	r5, [r0, #0]
 8004076:	60c5      	str	r5, [r0, #12]
 8004078:	69e3      	ldr	r3, [r4, #28]
 800407a:	6819      	ldr	r1, [r3, #0]
 800407c:	b151      	cbz	r1, 8004094 <_dtoa_r+0x5c>
 800407e:	685a      	ldr	r2, [r3, #4]
 8004080:	604a      	str	r2, [r1, #4]
 8004082:	2301      	movs	r3, #1
 8004084:	4093      	lsls	r3, r2
 8004086:	608b      	str	r3, [r1, #8]
 8004088:	4620      	mov	r0, r4
 800408a:	f001 f8c1 	bl	8005210 <_Bfree>
 800408e:	69e3      	ldr	r3, [r4, #28]
 8004090:	2200      	movs	r2, #0
 8004092:	601a      	str	r2, [r3, #0]
 8004094:	1e3b      	subs	r3, r7, #0
 8004096:	bfbb      	ittet	lt
 8004098:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800409c:	9303      	strlt	r3, [sp, #12]
 800409e:	2300      	movge	r3, #0
 80040a0:	2201      	movlt	r2, #1
 80040a2:	bfac      	ite	ge
 80040a4:	f8c8 3000 	strge.w	r3, [r8]
 80040a8:	f8c8 2000 	strlt.w	r2, [r8]
 80040ac:	4b9e      	ldr	r3, [pc, #632]	; (8004328 <_dtoa_r+0x2f0>)
 80040ae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80040b2:	ea33 0308 	bics.w	r3, r3, r8
 80040b6:	d11b      	bne.n	80040f0 <_dtoa_r+0xb8>
 80040b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80040ba:	f242 730f 	movw	r3, #9999	; 0x270f
 80040be:	6013      	str	r3, [r2, #0]
 80040c0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80040c4:	4333      	orrs	r3, r6
 80040c6:	f000 8593 	beq.w	8004bf0 <_dtoa_r+0xbb8>
 80040ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80040cc:	b963      	cbnz	r3, 80040e8 <_dtoa_r+0xb0>
 80040ce:	4b97      	ldr	r3, [pc, #604]	; (800432c <_dtoa_r+0x2f4>)
 80040d0:	e027      	b.n	8004122 <_dtoa_r+0xea>
 80040d2:	4b97      	ldr	r3, [pc, #604]	; (8004330 <_dtoa_r+0x2f8>)
 80040d4:	9300      	str	r3, [sp, #0]
 80040d6:	3308      	adds	r3, #8
 80040d8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80040da:	6013      	str	r3, [r2, #0]
 80040dc:	9800      	ldr	r0, [sp, #0]
 80040de:	b013      	add	sp, #76	; 0x4c
 80040e0:	ecbd 8b04 	vpop	{d8-d9}
 80040e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040e8:	4b90      	ldr	r3, [pc, #576]	; (800432c <_dtoa_r+0x2f4>)
 80040ea:	9300      	str	r3, [sp, #0]
 80040ec:	3303      	adds	r3, #3
 80040ee:	e7f3      	b.n	80040d8 <_dtoa_r+0xa0>
 80040f0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80040f4:	2200      	movs	r2, #0
 80040f6:	ec51 0b17 	vmov	r0, r1, d7
 80040fa:	eeb0 8a47 	vmov.f32	s16, s14
 80040fe:	eef0 8a67 	vmov.f32	s17, s15
 8004102:	2300      	movs	r3, #0
 8004104:	f7fc fce8 	bl	8000ad8 <__aeabi_dcmpeq>
 8004108:	4681      	mov	r9, r0
 800410a:	b160      	cbz	r0, 8004126 <_dtoa_r+0xee>
 800410c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800410e:	2301      	movs	r3, #1
 8004110:	6013      	str	r3, [r2, #0]
 8004112:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004114:	2b00      	cmp	r3, #0
 8004116:	f000 8568 	beq.w	8004bea <_dtoa_r+0xbb2>
 800411a:	4b86      	ldr	r3, [pc, #536]	; (8004334 <_dtoa_r+0x2fc>)
 800411c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800411e:	6013      	str	r3, [r2, #0]
 8004120:	3b01      	subs	r3, #1
 8004122:	9300      	str	r3, [sp, #0]
 8004124:	e7da      	b.n	80040dc <_dtoa_r+0xa4>
 8004126:	aa10      	add	r2, sp, #64	; 0x40
 8004128:	a911      	add	r1, sp, #68	; 0x44
 800412a:	4620      	mov	r0, r4
 800412c:	eeb0 0a48 	vmov.f32	s0, s16
 8004130:	eef0 0a68 	vmov.f32	s1, s17
 8004134:	f001 fb4e 	bl	80057d4 <__d2b>
 8004138:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800413c:	4682      	mov	sl, r0
 800413e:	2d00      	cmp	r5, #0
 8004140:	d07f      	beq.n	8004242 <_dtoa_r+0x20a>
 8004142:	ee18 3a90 	vmov	r3, s17
 8004146:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800414a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800414e:	ec51 0b18 	vmov	r0, r1, d8
 8004152:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004156:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800415a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800415e:	4619      	mov	r1, r3
 8004160:	2200      	movs	r2, #0
 8004162:	4b75      	ldr	r3, [pc, #468]	; (8004338 <_dtoa_r+0x300>)
 8004164:	f7fc f898 	bl	8000298 <__aeabi_dsub>
 8004168:	a367      	add	r3, pc, #412	; (adr r3, 8004308 <_dtoa_r+0x2d0>)
 800416a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800416e:	f7fc fa4b 	bl	8000608 <__aeabi_dmul>
 8004172:	a367      	add	r3, pc, #412	; (adr r3, 8004310 <_dtoa_r+0x2d8>)
 8004174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004178:	f7fc f890 	bl	800029c <__adddf3>
 800417c:	4606      	mov	r6, r0
 800417e:	4628      	mov	r0, r5
 8004180:	460f      	mov	r7, r1
 8004182:	f7fc f9d7 	bl	8000534 <__aeabi_i2d>
 8004186:	a364      	add	r3, pc, #400	; (adr r3, 8004318 <_dtoa_r+0x2e0>)
 8004188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800418c:	f7fc fa3c 	bl	8000608 <__aeabi_dmul>
 8004190:	4602      	mov	r2, r0
 8004192:	460b      	mov	r3, r1
 8004194:	4630      	mov	r0, r6
 8004196:	4639      	mov	r1, r7
 8004198:	f7fc f880 	bl	800029c <__adddf3>
 800419c:	4606      	mov	r6, r0
 800419e:	460f      	mov	r7, r1
 80041a0:	f7fc fce2 	bl	8000b68 <__aeabi_d2iz>
 80041a4:	2200      	movs	r2, #0
 80041a6:	4683      	mov	fp, r0
 80041a8:	2300      	movs	r3, #0
 80041aa:	4630      	mov	r0, r6
 80041ac:	4639      	mov	r1, r7
 80041ae:	f7fc fc9d 	bl	8000aec <__aeabi_dcmplt>
 80041b2:	b148      	cbz	r0, 80041c8 <_dtoa_r+0x190>
 80041b4:	4658      	mov	r0, fp
 80041b6:	f7fc f9bd 	bl	8000534 <__aeabi_i2d>
 80041ba:	4632      	mov	r2, r6
 80041bc:	463b      	mov	r3, r7
 80041be:	f7fc fc8b 	bl	8000ad8 <__aeabi_dcmpeq>
 80041c2:	b908      	cbnz	r0, 80041c8 <_dtoa_r+0x190>
 80041c4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80041c8:	f1bb 0f16 	cmp.w	fp, #22
 80041cc:	d857      	bhi.n	800427e <_dtoa_r+0x246>
 80041ce:	4b5b      	ldr	r3, [pc, #364]	; (800433c <_dtoa_r+0x304>)
 80041d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80041d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041d8:	ec51 0b18 	vmov	r0, r1, d8
 80041dc:	f7fc fc86 	bl	8000aec <__aeabi_dcmplt>
 80041e0:	2800      	cmp	r0, #0
 80041e2:	d04e      	beq.n	8004282 <_dtoa_r+0x24a>
 80041e4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80041e8:	2300      	movs	r3, #0
 80041ea:	930c      	str	r3, [sp, #48]	; 0x30
 80041ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80041ee:	1b5b      	subs	r3, r3, r5
 80041f0:	1e5a      	subs	r2, r3, #1
 80041f2:	bf45      	ittet	mi
 80041f4:	f1c3 0301 	rsbmi	r3, r3, #1
 80041f8:	9305      	strmi	r3, [sp, #20]
 80041fa:	2300      	movpl	r3, #0
 80041fc:	2300      	movmi	r3, #0
 80041fe:	9206      	str	r2, [sp, #24]
 8004200:	bf54      	ite	pl
 8004202:	9305      	strpl	r3, [sp, #20]
 8004204:	9306      	strmi	r3, [sp, #24]
 8004206:	f1bb 0f00 	cmp.w	fp, #0
 800420a:	db3c      	blt.n	8004286 <_dtoa_r+0x24e>
 800420c:	9b06      	ldr	r3, [sp, #24]
 800420e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8004212:	445b      	add	r3, fp
 8004214:	9306      	str	r3, [sp, #24]
 8004216:	2300      	movs	r3, #0
 8004218:	9308      	str	r3, [sp, #32]
 800421a:	9b07      	ldr	r3, [sp, #28]
 800421c:	2b09      	cmp	r3, #9
 800421e:	d868      	bhi.n	80042f2 <_dtoa_r+0x2ba>
 8004220:	2b05      	cmp	r3, #5
 8004222:	bfc4      	itt	gt
 8004224:	3b04      	subgt	r3, #4
 8004226:	9307      	strgt	r3, [sp, #28]
 8004228:	9b07      	ldr	r3, [sp, #28]
 800422a:	f1a3 0302 	sub.w	r3, r3, #2
 800422e:	bfcc      	ite	gt
 8004230:	2500      	movgt	r5, #0
 8004232:	2501      	movle	r5, #1
 8004234:	2b03      	cmp	r3, #3
 8004236:	f200 8085 	bhi.w	8004344 <_dtoa_r+0x30c>
 800423a:	e8df f003 	tbb	[pc, r3]
 800423e:	3b2e      	.short	0x3b2e
 8004240:	5839      	.short	0x5839
 8004242:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004246:	441d      	add	r5, r3
 8004248:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800424c:	2b20      	cmp	r3, #32
 800424e:	bfc1      	itttt	gt
 8004250:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004254:	fa08 f803 	lslgt.w	r8, r8, r3
 8004258:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800425c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8004260:	bfd6      	itet	le
 8004262:	f1c3 0320 	rsble	r3, r3, #32
 8004266:	ea48 0003 	orrgt.w	r0, r8, r3
 800426a:	fa06 f003 	lslle.w	r0, r6, r3
 800426e:	f7fc f951 	bl	8000514 <__aeabi_ui2d>
 8004272:	2201      	movs	r2, #1
 8004274:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8004278:	3d01      	subs	r5, #1
 800427a:	920e      	str	r2, [sp, #56]	; 0x38
 800427c:	e76f      	b.n	800415e <_dtoa_r+0x126>
 800427e:	2301      	movs	r3, #1
 8004280:	e7b3      	b.n	80041ea <_dtoa_r+0x1b2>
 8004282:	900c      	str	r0, [sp, #48]	; 0x30
 8004284:	e7b2      	b.n	80041ec <_dtoa_r+0x1b4>
 8004286:	9b05      	ldr	r3, [sp, #20]
 8004288:	eba3 030b 	sub.w	r3, r3, fp
 800428c:	9305      	str	r3, [sp, #20]
 800428e:	f1cb 0300 	rsb	r3, fp, #0
 8004292:	9308      	str	r3, [sp, #32]
 8004294:	2300      	movs	r3, #0
 8004296:	930b      	str	r3, [sp, #44]	; 0x2c
 8004298:	e7bf      	b.n	800421a <_dtoa_r+0x1e2>
 800429a:	2300      	movs	r3, #0
 800429c:	9309      	str	r3, [sp, #36]	; 0x24
 800429e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	dc52      	bgt.n	800434a <_dtoa_r+0x312>
 80042a4:	2301      	movs	r3, #1
 80042a6:	9301      	str	r3, [sp, #4]
 80042a8:	9304      	str	r3, [sp, #16]
 80042aa:	461a      	mov	r2, r3
 80042ac:	920a      	str	r2, [sp, #40]	; 0x28
 80042ae:	e00b      	b.n	80042c8 <_dtoa_r+0x290>
 80042b0:	2301      	movs	r3, #1
 80042b2:	e7f3      	b.n	800429c <_dtoa_r+0x264>
 80042b4:	2300      	movs	r3, #0
 80042b6:	9309      	str	r3, [sp, #36]	; 0x24
 80042b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042ba:	445b      	add	r3, fp
 80042bc:	9301      	str	r3, [sp, #4]
 80042be:	3301      	adds	r3, #1
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	9304      	str	r3, [sp, #16]
 80042c4:	bfb8      	it	lt
 80042c6:	2301      	movlt	r3, #1
 80042c8:	69e0      	ldr	r0, [r4, #28]
 80042ca:	2100      	movs	r1, #0
 80042cc:	2204      	movs	r2, #4
 80042ce:	f102 0614 	add.w	r6, r2, #20
 80042d2:	429e      	cmp	r6, r3
 80042d4:	d93d      	bls.n	8004352 <_dtoa_r+0x31a>
 80042d6:	6041      	str	r1, [r0, #4]
 80042d8:	4620      	mov	r0, r4
 80042da:	f000 ff59 	bl	8005190 <_Balloc>
 80042de:	9000      	str	r0, [sp, #0]
 80042e0:	2800      	cmp	r0, #0
 80042e2:	d139      	bne.n	8004358 <_dtoa_r+0x320>
 80042e4:	4b16      	ldr	r3, [pc, #88]	; (8004340 <_dtoa_r+0x308>)
 80042e6:	4602      	mov	r2, r0
 80042e8:	f240 11af 	movw	r1, #431	; 0x1af
 80042ec:	e6bd      	b.n	800406a <_dtoa_r+0x32>
 80042ee:	2301      	movs	r3, #1
 80042f0:	e7e1      	b.n	80042b6 <_dtoa_r+0x27e>
 80042f2:	2501      	movs	r5, #1
 80042f4:	2300      	movs	r3, #0
 80042f6:	9307      	str	r3, [sp, #28]
 80042f8:	9509      	str	r5, [sp, #36]	; 0x24
 80042fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80042fe:	9301      	str	r3, [sp, #4]
 8004300:	9304      	str	r3, [sp, #16]
 8004302:	2200      	movs	r2, #0
 8004304:	2312      	movs	r3, #18
 8004306:	e7d1      	b.n	80042ac <_dtoa_r+0x274>
 8004308:	636f4361 	.word	0x636f4361
 800430c:	3fd287a7 	.word	0x3fd287a7
 8004310:	8b60c8b3 	.word	0x8b60c8b3
 8004314:	3fc68a28 	.word	0x3fc68a28
 8004318:	509f79fb 	.word	0x509f79fb
 800431c:	3fd34413 	.word	0x3fd34413
 8004320:	080061b1 	.word	0x080061b1
 8004324:	080061c8 	.word	0x080061c8
 8004328:	7ff00000 	.word	0x7ff00000
 800432c:	080061ad 	.word	0x080061ad
 8004330:	080061a4 	.word	0x080061a4
 8004334:	08006181 	.word	0x08006181
 8004338:	3ff80000 	.word	0x3ff80000
 800433c:	080062c8 	.word	0x080062c8
 8004340:	08006220 	.word	0x08006220
 8004344:	2301      	movs	r3, #1
 8004346:	9309      	str	r3, [sp, #36]	; 0x24
 8004348:	e7d7      	b.n	80042fa <_dtoa_r+0x2c2>
 800434a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800434c:	9301      	str	r3, [sp, #4]
 800434e:	9304      	str	r3, [sp, #16]
 8004350:	e7ba      	b.n	80042c8 <_dtoa_r+0x290>
 8004352:	3101      	adds	r1, #1
 8004354:	0052      	lsls	r2, r2, #1
 8004356:	e7ba      	b.n	80042ce <_dtoa_r+0x296>
 8004358:	69e3      	ldr	r3, [r4, #28]
 800435a:	9a00      	ldr	r2, [sp, #0]
 800435c:	601a      	str	r2, [r3, #0]
 800435e:	9b04      	ldr	r3, [sp, #16]
 8004360:	2b0e      	cmp	r3, #14
 8004362:	f200 80a8 	bhi.w	80044b6 <_dtoa_r+0x47e>
 8004366:	2d00      	cmp	r5, #0
 8004368:	f000 80a5 	beq.w	80044b6 <_dtoa_r+0x47e>
 800436c:	f1bb 0f00 	cmp.w	fp, #0
 8004370:	dd38      	ble.n	80043e4 <_dtoa_r+0x3ac>
 8004372:	4bc0      	ldr	r3, [pc, #768]	; (8004674 <_dtoa_r+0x63c>)
 8004374:	f00b 020f 	and.w	r2, fp, #15
 8004378:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800437c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8004380:	e9d3 6700 	ldrd	r6, r7, [r3]
 8004384:	ea4f 182b 	mov.w	r8, fp, asr #4
 8004388:	d019      	beq.n	80043be <_dtoa_r+0x386>
 800438a:	4bbb      	ldr	r3, [pc, #748]	; (8004678 <_dtoa_r+0x640>)
 800438c:	ec51 0b18 	vmov	r0, r1, d8
 8004390:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004394:	f7fc fa62 	bl	800085c <__aeabi_ddiv>
 8004398:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800439c:	f008 080f 	and.w	r8, r8, #15
 80043a0:	2503      	movs	r5, #3
 80043a2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8004678 <_dtoa_r+0x640>
 80043a6:	f1b8 0f00 	cmp.w	r8, #0
 80043aa:	d10a      	bne.n	80043c2 <_dtoa_r+0x38a>
 80043ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80043b0:	4632      	mov	r2, r6
 80043b2:	463b      	mov	r3, r7
 80043b4:	f7fc fa52 	bl	800085c <__aeabi_ddiv>
 80043b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80043bc:	e02b      	b.n	8004416 <_dtoa_r+0x3de>
 80043be:	2502      	movs	r5, #2
 80043c0:	e7ef      	b.n	80043a2 <_dtoa_r+0x36a>
 80043c2:	f018 0f01 	tst.w	r8, #1
 80043c6:	d008      	beq.n	80043da <_dtoa_r+0x3a2>
 80043c8:	4630      	mov	r0, r6
 80043ca:	4639      	mov	r1, r7
 80043cc:	e9d9 2300 	ldrd	r2, r3, [r9]
 80043d0:	f7fc f91a 	bl	8000608 <__aeabi_dmul>
 80043d4:	3501      	adds	r5, #1
 80043d6:	4606      	mov	r6, r0
 80043d8:	460f      	mov	r7, r1
 80043da:	ea4f 0868 	mov.w	r8, r8, asr #1
 80043de:	f109 0908 	add.w	r9, r9, #8
 80043e2:	e7e0      	b.n	80043a6 <_dtoa_r+0x36e>
 80043e4:	f000 809f 	beq.w	8004526 <_dtoa_r+0x4ee>
 80043e8:	f1cb 0600 	rsb	r6, fp, #0
 80043ec:	4ba1      	ldr	r3, [pc, #644]	; (8004674 <_dtoa_r+0x63c>)
 80043ee:	4fa2      	ldr	r7, [pc, #648]	; (8004678 <_dtoa_r+0x640>)
 80043f0:	f006 020f 	and.w	r2, r6, #15
 80043f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80043f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043fc:	ec51 0b18 	vmov	r0, r1, d8
 8004400:	f7fc f902 	bl	8000608 <__aeabi_dmul>
 8004404:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004408:	1136      	asrs	r6, r6, #4
 800440a:	2300      	movs	r3, #0
 800440c:	2502      	movs	r5, #2
 800440e:	2e00      	cmp	r6, #0
 8004410:	d17e      	bne.n	8004510 <_dtoa_r+0x4d8>
 8004412:	2b00      	cmp	r3, #0
 8004414:	d1d0      	bne.n	80043b8 <_dtoa_r+0x380>
 8004416:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004418:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800441c:	2b00      	cmp	r3, #0
 800441e:	f000 8084 	beq.w	800452a <_dtoa_r+0x4f2>
 8004422:	4b96      	ldr	r3, [pc, #600]	; (800467c <_dtoa_r+0x644>)
 8004424:	2200      	movs	r2, #0
 8004426:	4640      	mov	r0, r8
 8004428:	4649      	mov	r1, r9
 800442a:	f7fc fb5f 	bl	8000aec <__aeabi_dcmplt>
 800442e:	2800      	cmp	r0, #0
 8004430:	d07b      	beq.n	800452a <_dtoa_r+0x4f2>
 8004432:	9b04      	ldr	r3, [sp, #16]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d078      	beq.n	800452a <_dtoa_r+0x4f2>
 8004438:	9b01      	ldr	r3, [sp, #4]
 800443a:	2b00      	cmp	r3, #0
 800443c:	dd39      	ble.n	80044b2 <_dtoa_r+0x47a>
 800443e:	4b90      	ldr	r3, [pc, #576]	; (8004680 <_dtoa_r+0x648>)
 8004440:	2200      	movs	r2, #0
 8004442:	4640      	mov	r0, r8
 8004444:	4649      	mov	r1, r9
 8004446:	f7fc f8df 	bl	8000608 <__aeabi_dmul>
 800444a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800444e:	9e01      	ldr	r6, [sp, #4]
 8004450:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8004454:	3501      	adds	r5, #1
 8004456:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800445a:	4628      	mov	r0, r5
 800445c:	f7fc f86a 	bl	8000534 <__aeabi_i2d>
 8004460:	4642      	mov	r2, r8
 8004462:	464b      	mov	r3, r9
 8004464:	f7fc f8d0 	bl	8000608 <__aeabi_dmul>
 8004468:	4b86      	ldr	r3, [pc, #536]	; (8004684 <_dtoa_r+0x64c>)
 800446a:	2200      	movs	r2, #0
 800446c:	f7fb ff16 	bl	800029c <__adddf3>
 8004470:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8004474:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004478:	9303      	str	r3, [sp, #12]
 800447a:	2e00      	cmp	r6, #0
 800447c:	d158      	bne.n	8004530 <_dtoa_r+0x4f8>
 800447e:	4b82      	ldr	r3, [pc, #520]	; (8004688 <_dtoa_r+0x650>)
 8004480:	2200      	movs	r2, #0
 8004482:	4640      	mov	r0, r8
 8004484:	4649      	mov	r1, r9
 8004486:	f7fb ff07 	bl	8000298 <__aeabi_dsub>
 800448a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800448e:	4680      	mov	r8, r0
 8004490:	4689      	mov	r9, r1
 8004492:	f7fc fb49 	bl	8000b28 <__aeabi_dcmpgt>
 8004496:	2800      	cmp	r0, #0
 8004498:	f040 8296 	bne.w	80049c8 <_dtoa_r+0x990>
 800449c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80044a0:	4640      	mov	r0, r8
 80044a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80044a6:	4649      	mov	r1, r9
 80044a8:	f7fc fb20 	bl	8000aec <__aeabi_dcmplt>
 80044ac:	2800      	cmp	r0, #0
 80044ae:	f040 8289 	bne.w	80049c4 <_dtoa_r+0x98c>
 80044b2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80044b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	f2c0 814e 	blt.w	800475a <_dtoa_r+0x722>
 80044be:	f1bb 0f0e 	cmp.w	fp, #14
 80044c2:	f300 814a 	bgt.w	800475a <_dtoa_r+0x722>
 80044c6:	4b6b      	ldr	r3, [pc, #428]	; (8004674 <_dtoa_r+0x63c>)
 80044c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80044cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80044d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	f280 80dc 	bge.w	8004690 <_dtoa_r+0x658>
 80044d8:	9b04      	ldr	r3, [sp, #16]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	f300 80d8 	bgt.w	8004690 <_dtoa_r+0x658>
 80044e0:	f040 826f 	bne.w	80049c2 <_dtoa_r+0x98a>
 80044e4:	4b68      	ldr	r3, [pc, #416]	; (8004688 <_dtoa_r+0x650>)
 80044e6:	2200      	movs	r2, #0
 80044e8:	4640      	mov	r0, r8
 80044ea:	4649      	mov	r1, r9
 80044ec:	f7fc f88c 	bl	8000608 <__aeabi_dmul>
 80044f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80044f4:	f7fc fb0e 	bl	8000b14 <__aeabi_dcmpge>
 80044f8:	9e04      	ldr	r6, [sp, #16]
 80044fa:	4637      	mov	r7, r6
 80044fc:	2800      	cmp	r0, #0
 80044fe:	f040 8245 	bne.w	800498c <_dtoa_r+0x954>
 8004502:	9d00      	ldr	r5, [sp, #0]
 8004504:	2331      	movs	r3, #49	; 0x31
 8004506:	f805 3b01 	strb.w	r3, [r5], #1
 800450a:	f10b 0b01 	add.w	fp, fp, #1
 800450e:	e241      	b.n	8004994 <_dtoa_r+0x95c>
 8004510:	07f2      	lsls	r2, r6, #31
 8004512:	d505      	bpl.n	8004520 <_dtoa_r+0x4e8>
 8004514:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004518:	f7fc f876 	bl	8000608 <__aeabi_dmul>
 800451c:	3501      	adds	r5, #1
 800451e:	2301      	movs	r3, #1
 8004520:	1076      	asrs	r6, r6, #1
 8004522:	3708      	adds	r7, #8
 8004524:	e773      	b.n	800440e <_dtoa_r+0x3d6>
 8004526:	2502      	movs	r5, #2
 8004528:	e775      	b.n	8004416 <_dtoa_r+0x3de>
 800452a:	9e04      	ldr	r6, [sp, #16]
 800452c:	465f      	mov	r7, fp
 800452e:	e792      	b.n	8004456 <_dtoa_r+0x41e>
 8004530:	9900      	ldr	r1, [sp, #0]
 8004532:	4b50      	ldr	r3, [pc, #320]	; (8004674 <_dtoa_r+0x63c>)
 8004534:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004538:	4431      	add	r1, r6
 800453a:	9102      	str	r1, [sp, #8]
 800453c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800453e:	eeb0 9a47 	vmov.f32	s18, s14
 8004542:	eef0 9a67 	vmov.f32	s19, s15
 8004546:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800454a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800454e:	2900      	cmp	r1, #0
 8004550:	d044      	beq.n	80045dc <_dtoa_r+0x5a4>
 8004552:	494e      	ldr	r1, [pc, #312]	; (800468c <_dtoa_r+0x654>)
 8004554:	2000      	movs	r0, #0
 8004556:	f7fc f981 	bl	800085c <__aeabi_ddiv>
 800455a:	ec53 2b19 	vmov	r2, r3, d9
 800455e:	f7fb fe9b 	bl	8000298 <__aeabi_dsub>
 8004562:	9d00      	ldr	r5, [sp, #0]
 8004564:	ec41 0b19 	vmov	d9, r0, r1
 8004568:	4649      	mov	r1, r9
 800456a:	4640      	mov	r0, r8
 800456c:	f7fc fafc 	bl	8000b68 <__aeabi_d2iz>
 8004570:	4606      	mov	r6, r0
 8004572:	f7fb ffdf 	bl	8000534 <__aeabi_i2d>
 8004576:	4602      	mov	r2, r0
 8004578:	460b      	mov	r3, r1
 800457a:	4640      	mov	r0, r8
 800457c:	4649      	mov	r1, r9
 800457e:	f7fb fe8b 	bl	8000298 <__aeabi_dsub>
 8004582:	3630      	adds	r6, #48	; 0x30
 8004584:	f805 6b01 	strb.w	r6, [r5], #1
 8004588:	ec53 2b19 	vmov	r2, r3, d9
 800458c:	4680      	mov	r8, r0
 800458e:	4689      	mov	r9, r1
 8004590:	f7fc faac 	bl	8000aec <__aeabi_dcmplt>
 8004594:	2800      	cmp	r0, #0
 8004596:	d164      	bne.n	8004662 <_dtoa_r+0x62a>
 8004598:	4642      	mov	r2, r8
 800459a:	464b      	mov	r3, r9
 800459c:	4937      	ldr	r1, [pc, #220]	; (800467c <_dtoa_r+0x644>)
 800459e:	2000      	movs	r0, #0
 80045a0:	f7fb fe7a 	bl	8000298 <__aeabi_dsub>
 80045a4:	ec53 2b19 	vmov	r2, r3, d9
 80045a8:	f7fc faa0 	bl	8000aec <__aeabi_dcmplt>
 80045ac:	2800      	cmp	r0, #0
 80045ae:	f040 80b6 	bne.w	800471e <_dtoa_r+0x6e6>
 80045b2:	9b02      	ldr	r3, [sp, #8]
 80045b4:	429d      	cmp	r5, r3
 80045b6:	f43f af7c 	beq.w	80044b2 <_dtoa_r+0x47a>
 80045ba:	4b31      	ldr	r3, [pc, #196]	; (8004680 <_dtoa_r+0x648>)
 80045bc:	ec51 0b19 	vmov	r0, r1, d9
 80045c0:	2200      	movs	r2, #0
 80045c2:	f7fc f821 	bl	8000608 <__aeabi_dmul>
 80045c6:	4b2e      	ldr	r3, [pc, #184]	; (8004680 <_dtoa_r+0x648>)
 80045c8:	ec41 0b19 	vmov	d9, r0, r1
 80045cc:	2200      	movs	r2, #0
 80045ce:	4640      	mov	r0, r8
 80045d0:	4649      	mov	r1, r9
 80045d2:	f7fc f819 	bl	8000608 <__aeabi_dmul>
 80045d6:	4680      	mov	r8, r0
 80045d8:	4689      	mov	r9, r1
 80045da:	e7c5      	b.n	8004568 <_dtoa_r+0x530>
 80045dc:	ec51 0b17 	vmov	r0, r1, d7
 80045e0:	f7fc f812 	bl	8000608 <__aeabi_dmul>
 80045e4:	9b02      	ldr	r3, [sp, #8]
 80045e6:	9d00      	ldr	r5, [sp, #0]
 80045e8:	930f      	str	r3, [sp, #60]	; 0x3c
 80045ea:	ec41 0b19 	vmov	d9, r0, r1
 80045ee:	4649      	mov	r1, r9
 80045f0:	4640      	mov	r0, r8
 80045f2:	f7fc fab9 	bl	8000b68 <__aeabi_d2iz>
 80045f6:	4606      	mov	r6, r0
 80045f8:	f7fb ff9c 	bl	8000534 <__aeabi_i2d>
 80045fc:	3630      	adds	r6, #48	; 0x30
 80045fe:	4602      	mov	r2, r0
 8004600:	460b      	mov	r3, r1
 8004602:	4640      	mov	r0, r8
 8004604:	4649      	mov	r1, r9
 8004606:	f7fb fe47 	bl	8000298 <__aeabi_dsub>
 800460a:	f805 6b01 	strb.w	r6, [r5], #1
 800460e:	9b02      	ldr	r3, [sp, #8]
 8004610:	429d      	cmp	r5, r3
 8004612:	4680      	mov	r8, r0
 8004614:	4689      	mov	r9, r1
 8004616:	f04f 0200 	mov.w	r2, #0
 800461a:	d124      	bne.n	8004666 <_dtoa_r+0x62e>
 800461c:	4b1b      	ldr	r3, [pc, #108]	; (800468c <_dtoa_r+0x654>)
 800461e:	ec51 0b19 	vmov	r0, r1, d9
 8004622:	f7fb fe3b 	bl	800029c <__adddf3>
 8004626:	4602      	mov	r2, r0
 8004628:	460b      	mov	r3, r1
 800462a:	4640      	mov	r0, r8
 800462c:	4649      	mov	r1, r9
 800462e:	f7fc fa7b 	bl	8000b28 <__aeabi_dcmpgt>
 8004632:	2800      	cmp	r0, #0
 8004634:	d173      	bne.n	800471e <_dtoa_r+0x6e6>
 8004636:	ec53 2b19 	vmov	r2, r3, d9
 800463a:	4914      	ldr	r1, [pc, #80]	; (800468c <_dtoa_r+0x654>)
 800463c:	2000      	movs	r0, #0
 800463e:	f7fb fe2b 	bl	8000298 <__aeabi_dsub>
 8004642:	4602      	mov	r2, r0
 8004644:	460b      	mov	r3, r1
 8004646:	4640      	mov	r0, r8
 8004648:	4649      	mov	r1, r9
 800464a:	f7fc fa4f 	bl	8000aec <__aeabi_dcmplt>
 800464e:	2800      	cmp	r0, #0
 8004650:	f43f af2f 	beq.w	80044b2 <_dtoa_r+0x47a>
 8004654:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004656:	1e6b      	subs	r3, r5, #1
 8004658:	930f      	str	r3, [sp, #60]	; 0x3c
 800465a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800465e:	2b30      	cmp	r3, #48	; 0x30
 8004660:	d0f8      	beq.n	8004654 <_dtoa_r+0x61c>
 8004662:	46bb      	mov	fp, r7
 8004664:	e04a      	b.n	80046fc <_dtoa_r+0x6c4>
 8004666:	4b06      	ldr	r3, [pc, #24]	; (8004680 <_dtoa_r+0x648>)
 8004668:	f7fb ffce 	bl	8000608 <__aeabi_dmul>
 800466c:	4680      	mov	r8, r0
 800466e:	4689      	mov	r9, r1
 8004670:	e7bd      	b.n	80045ee <_dtoa_r+0x5b6>
 8004672:	bf00      	nop
 8004674:	080062c8 	.word	0x080062c8
 8004678:	080062a0 	.word	0x080062a0
 800467c:	3ff00000 	.word	0x3ff00000
 8004680:	40240000 	.word	0x40240000
 8004684:	401c0000 	.word	0x401c0000
 8004688:	40140000 	.word	0x40140000
 800468c:	3fe00000 	.word	0x3fe00000
 8004690:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004694:	9d00      	ldr	r5, [sp, #0]
 8004696:	4642      	mov	r2, r8
 8004698:	464b      	mov	r3, r9
 800469a:	4630      	mov	r0, r6
 800469c:	4639      	mov	r1, r7
 800469e:	f7fc f8dd 	bl	800085c <__aeabi_ddiv>
 80046a2:	f7fc fa61 	bl	8000b68 <__aeabi_d2iz>
 80046a6:	9001      	str	r0, [sp, #4]
 80046a8:	f7fb ff44 	bl	8000534 <__aeabi_i2d>
 80046ac:	4642      	mov	r2, r8
 80046ae:	464b      	mov	r3, r9
 80046b0:	f7fb ffaa 	bl	8000608 <__aeabi_dmul>
 80046b4:	4602      	mov	r2, r0
 80046b6:	460b      	mov	r3, r1
 80046b8:	4630      	mov	r0, r6
 80046ba:	4639      	mov	r1, r7
 80046bc:	f7fb fdec 	bl	8000298 <__aeabi_dsub>
 80046c0:	9e01      	ldr	r6, [sp, #4]
 80046c2:	9f04      	ldr	r7, [sp, #16]
 80046c4:	3630      	adds	r6, #48	; 0x30
 80046c6:	f805 6b01 	strb.w	r6, [r5], #1
 80046ca:	9e00      	ldr	r6, [sp, #0]
 80046cc:	1bae      	subs	r6, r5, r6
 80046ce:	42b7      	cmp	r7, r6
 80046d0:	4602      	mov	r2, r0
 80046d2:	460b      	mov	r3, r1
 80046d4:	d134      	bne.n	8004740 <_dtoa_r+0x708>
 80046d6:	f7fb fde1 	bl	800029c <__adddf3>
 80046da:	4642      	mov	r2, r8
 80046dc:	464b      	mov	r3, r9
 80046de:	4606      	mov	r6, r0
 80046e0:	460f      	mov	r7, r1
 80046e2:	f7fc fa21 	bl	8000b28 <__aeabi_dcmpgt>
 80046e6:	b9c8      	cbnz	r0, 800471c <_dtoa_r+0x6e4>
 80046e8:	4642      	mov	r2, r8
 80046ea:	464b      	mov	r3, r9
 80046ec:	4630      	mov	r0, r6
 80046ee:	4639      	mov	r1, r7
 80046f0:	f7fc f9f2 	bl	8000ad8 <__aeabi_dcmpeq>
 80046f4:	b110      	cbz	r0, 80046fc <_dtoa_r+0x6c4>
 80046f6:	9b01      	ldr	r3, [sp, #4]
 80046f8:	07db      	lsls	r3, r3, #31
 80046fa:	d40f      	bmi.n	800471c <_dtoa_r+0x6e4>
 80046fc:	4651      	mov	r1, sl
 80046fe:	4620      	mov	r0, r4
 8004700:	f000 fd86 	bl	8005210 <_Bfree>
 8004704:	2300      	movs	r3, #0
 8004706:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004708:	702b      	strb	r3, [r5, #0]
 800470a:	f10b 0301 	add.w	r3, fp, #1
 800470e:	6013      	str	r3, [r2, #0]
 8004710:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004712:	2b00      	cmp	r3, #0
 8004714:	f43f ace2 	beq.w	80040dc <_dtoa_r+0xa4>
 8004718:	601d      	str	r5, [r3, #0]
 800471a:	e4df      	b.n	80040dc <_dtoa_r+0xa4>
 800471c:	465f      	mov	r7, fp
 800471e:	462b      	mov	r3, r5
 8004720:	461d      	mov	r5, r3
 8004722:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004726:	2a39      	cmp	r2, #57	; 0x39
 8004728:	d106      	bne.n	8004738 <_dtoa_r+0x700>
 800472a:	9a00      	ldr	r2, [sp, #0]
 800472c:	429a      	cmp	r2, r3
 800472e:	d1f7      	bne.n	8004720 <_dtoa_r+0x6e8>
 8004730:	9900      	ldr	r1, [sp, #0]
 8004732:	2230      	movs	r2, #48	; 0x30
 8004734:	3701      	adds	r7, #1
 8004736:	700a      	strb	r2, [r1, #0]
 8004738:	781a      	ldrb	r2, [r3, #0]
 800473a:	3201      	adds	r2, #1
 800473c:	701a      	strb	r2, [r3, #0]
 800473e:	e790      	b.n	8004662 <_dtoa_r+0x62a>
 8004740:	4ba3      	ldr	r3, [pc, #652]	; (80049d0 <_dtoa_r+0x998>)
 8004742:	2200      	movs	r2, #0
 8004744:	f7fb ff60 	bl	8000608 <__aeabi_dmul>
 8004748:	2200      	movs	r2, #0
 800474a:	2300      	movs	r3, #0
 800474c:	4606      	mov	r6, r0
 800474e:	460f      	mov	r7, r1
 8004750:	f7fc f9c2 	bl	8000ad8 <__aeabi_dcmpeq>
 8004754:	2800      	cmp	r0, #0
 8004756:	d09e      	beq.n	8004696 <_dtoa_r+0x65e>
 8004758:	e7d0      	b.n	80046fc <_dtoa_r+0x6c4>
 800475a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800475c:	2a00      	cmp	r2, #0
 800475e:	f000 80ca 	beq.w	80048f6 <_dtoa_r+0x8be>
 8004762:	9a07      	ldr	r2, [sp, #28]
 8004764:	2a01      	cmp	r2, #1
 8004766:	f300 80ad 	bgt.w	80048c4 <_dtoa_r+0x88c>
 800476a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800476c:	2a00      	cmp	r2, #0
 800476e:	f000 80a5 	beq.w	80048bc <_dtoa_r+0x884>
 8004772:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004776:	9e08      	ldr	r6, [sp, #32]
 8004778:	9d05      	ldr	r5, [sp, #20]
 800477a:	9a05      	ldr	r2, [sp, #20]
 800477c:	441a      	add	r2, r3
 800477e:	9205      	str	r2, [sp, #20]
 8004780:	9a06      	ldr	r2, [sp, #24]
 8004782:	2101      	movs	r1, #1
 8004784:	441a      	add	r2, r3
 8004786:	4620      	mov	r0, r4
 8004788:	9206      	str	r2, [sp, #24]
 800478a:	f000 fdf7 	bl	800537c <__i2b>
 800478e:	4607      	mov	r7, r0
 8004790:	b165      	cbz	r5, 80047ac <_dtoa_r+0x774>
 8004792:	9b06      	ldr	r3, [sp, #24]
 8004794:	2b00      	cmp	r3, #0
 8004796:	dd09      	ble.n	80047ac <_dtoa_r+0x774>
 8004798:	42ab      	cmp	r3, r5
 800479a:	9a05      	ldr	r2, [sp, #20]
 800479c:	bfa8      	it	ge
 800479e:	462b      	movge	r3, r5
 80047a0:	1ad2      	subs	r2, r2, r3
 80047a2:	9205      	str	r2, [sp, #20]
 80047a4:	9a06      	ldr	r2, [sp, #24]
 80047a6:	1aed      	subs	r5, r5, r3
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	9306      	str	r3, [sp, #24]
 80047ac:	9b08      	ldr	r3, [sp, #32]
 80047ae:	b1f3      	cbz	r3, 80047ee <_dtoa_r+0x7b6>
 80047b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	f000 80a3 	beq.w	80048fe <_dtoa_r+0x8c6>
 80047b8:	2e00      	cmp	r6, #0
 80047ba:	dd10      	ble.n	80047de <_dtoa_r+0x7a6>
 80047bc:	4639      	mov	r1, r7
 80047be:	4632      	mov	r2, r6
 80047c0:	4620      	mov	r0, r4
 80047c2:	f000 fe9b 	bl	80054fc <__pow5mult>
 80047c6:	4652      	mov	r2, sl
 80047c8:	4601      	mov	r1, r0
 80047ca:	4607      	mov	r7, r0
 80047cc:	4620      	mov	r0, r4
 80047ce:	f000 fdeb 	bl	80053a8 <__multiply>
 80047d2:	4651      	mov	r1, sl
 80047d4:	4680      	mov	r8, r0
 80047d6:	4620      	mov	r0, r4
 80047d8:	f000 fd1a 	bl	8005210 <_Bfree>
 80047dc:	46c2      	mov	sl, r8
 80047de:	9b08      	ldr	r3, [sp, #32]
 80047e0:	1b9a      	subs	r2, r3, r6
 80047e2:	d004      	beq.n	80047ee <_dtoa_r+0x7b6>
 80047e4:	4651      	mov	r1, sl
 80047e6:	4620      	mov	r0, r4
 80047e8:	f000 fe88 	bl	80054fc <__pow5mult>
 80047ec:	4682      	mov	sl, r0
 80047ee:	2101      	movs	r1, #1
 80047f0:	4620      	mov	r0, r4
 80047f2:	f000 fdc3 	bl	800537c <__i2b>
 80047f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	4606      	mov	r6, r0
 80047fc:	f340 8081 	ble.w	8004902 <_dtoa_r+0x8ca>
 8004800:	461a      	mov	r2, r3
 8004802:	4601      	mov	r1, r0
 8004804:	4620      	mov	r0, r4
 8004806:	f000 fe79 	bl	80054fc <__pow5mult>
 800480a:	9b07      	ldr	r3, [sp, #28]
 800480c:	2b01      	cmp	r3, #1
 800480e:	4606      	mov	r6, r0
 8004810:	dd7a      	ble.n	8004908 <_dtoa_r+0x8d0>
 8004812:	f04f 0800 	mov.w	r8, #0
 8004816:	6933      	ldr	r3, [r6, #16]
 8004818:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800481c:	6918      	ldr	r0, [r3, #16]
 800481e:	f000 fd5f 	bl	80052e0 <__hi0bits>
 8004822:	f1c0 0020 	rsb	r0, r0, #32
 8004826:	9b06      	ldr	r3, [sp, #24]
 8004828:	4418      	add	r0, r3
 800482a:	f010 001f 	ands.w	r0, r0, #31
 800482e:	f000 8094 	beq.w	800495a <_dtoa_r+0x922>
 8004832:	f1c0 0320 	rsb	r3, r0, #32
 8004836:	2b04      	cmp	r3, #4
 8004838:	f340 8085 	ble.w	8004946 <_dtoa_r+0x90e>
 800483c:	9b05      	ldr	r3, [sp, #20]
 800483e:	f1c0 001c 	rsb	r0, r0, #28
 8004842:	4403      	add	r3, r0
 8004844:	9305      	str	r3, [sp, #20]
 8004846:	9b06      	ldr	r3, [sp, #24]
 8004848:	4403      	add	r3, r0
 800484a:	4405      	add	r5, r0
 800484c:	9306      	str	r3, [sp, #24]
 800484e:	9b05      	ldr	r3, [sp, #20]
 8004850:	2b00      	cmp	r3, #0
 8004852:	dd05      	ble.n	8004860 <_dtoa_r+0x828>
 8004854:	4651      	mov	r1, sl
 8004856:	461a      	mov	r2, r3
 8004858:	4620      	mov	r0, r4
 800485a:	f000 fea9 	bl	80055b0 <__lshift>
 800485e:	4682      	mov	sl, r0
 8004860:	9b06      	ldr	r3, [sp, #24]
 8004862:	2b00      	cmp	r3, #0
 8004864:	dd05      	ble.n	8004872 <_dtoa_r+0x83a>
 8004866:	4631      	mov	r1, r6
 8004868:	461a      	mov	r2, r3
 800486a:	4620      	mov	r0, r4
 800486c:	f000 fea0 	bl	80055b0 <__lshift>
 8004870:	4606      	mov	r6, r0
 8004872:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004874:	2b00      	cmp	r3, #0
 8004876:	d072      	beq.n	800495e <_dtoa_r+0x926>
 8004878:	4631      	mov	r1, r6
 800487a:	4650      	mov	r0, sl
 800487c:	f000 ff04 	bl	8005688 <__mcmp>
 8004880:	2800      	cmp	r0, #0
 8004882:	da6c      	bge.n	800495e <_dtoa_r+0x926>
 8004884:	2300      	movs	r3, #0
 8004886:	4651      	mov	r1, sl
 8004888:	220a      	movs	r2, #10
 800488a:	4620      	mov	r0, r4
 800488c:	f000 fce2 	bl	8005254 <__multadd>
 8004890:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004892:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8004896:	4682      	mov	sl, r0
 8004898:	2b00      	cmp	r3, #0
 800489a:	f000 81b0 	beq.w	8004bfe <_dtoa_r+0xbc6>
 800489e:	2300      	movs	r3, #0
 80048a0:	4639      	mov	r1, r7
 80048a2:	220a      	movs	r2, #10
 80048a4:	4620      	mov	r0, r4
 80048a6:	f000 fcd5 	bl	8005254 <__multadd>
 80048aa:	9b01      	ldr	r3, [sp, #4]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	4607      	mov	r7, r0
 80048b0:	f300 8096 	bgt.w	80049e0 <_dtoa_r+0x9a8>
 80048b4:	9b07      	ldr	r3, [sp, #28]
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	dc59      	bgt.n	800496e <_dtoa_r+0x936>
 80048ba:	e091      	b.n	80049e0 <_dtoa_r+0x9a8>
 80048bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80048be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80048c2:	e758      	b.n	8004776 <_dtoa_r+0x73e>
 80048c4:	9b04      	ldr	r3, [sp, #16]
 80048c6:	1e5e      	subs	r6, r3, #1
 80048c8:	9b08      	ldr	r3, [sp, #32]
 80048ca:	42b3      	cmp	r3, r6
 80048cc:	bfbf      	itttt	lt
 80048ce:	9b08      	ldrlt	r3, [sp, #32]
 80048d0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80048d2:	9608      	strlt	r6, [sp, #32]
 80048d4:	1af3      	sublt	r3, r6, r3
 80048d6:	bfb4      	ite	lt
 80048d8:	18d2      	addlt	r2, r2, r3
 80048da:	1b9e      	subge	r6, r3, r6
 80048dc:	9b04      	ldr	r3, [sp, #16]
 80048de:	bfbc      	itt	lt
 80048e0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80048e2:	2600      	movlt	r6, #0
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	bfb7      	itett	lt
 80048e8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80048ec:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80048f0:	1a9d      	sublt	r5, r3, r2
 80048f2:	2300      	movlt	r3, #0
 80048f4:	e741      	b.n	800477a <_dtoa_r+0x742>
 80048f6:	9e08      	ldr	r6, [sp, #32]
 80048f8:	9d05      	ldr	r5, [sp, #20]
 80048fa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80048fc:	e748      	b.n	8004790 <_dtoa_r+0x758>
 80048fe:	9a08      	ldr	r2, [sp, #32]
 8004900:	e770      	b.n	80047e4 <_dtoa_r+0x7ac>
 8004902:	9b07      	ldr	r3, [sp, #28]
 8004904:	2b01      	cmp	r3, #1
 8004906:	dc19      	bgt.n	800493c <_dtoa_r+0x904>
 8004908:	9b02      	ldr	r3, [sp, #8]
 800490a:	b9bb      	cbnz	r3, 800493c <_dtoa_r+0x904>
 800490c:	9b03      	ldr	r3, [sp, #12]
 800490e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004912:	b99b      	cbnz	r3, 800493c <_dtoa_r+0x904>
 8004914:	9b03      	ldr	r3, [sp, #12]
 8004916:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800491a:	0d1b      	lsrs	r3, r3, #20
 800491c:	051b      	lsls	r3, r3, #20
 800491e:	b183      	cbz	r3, 8004942 <_dtoa_r+0x90a>
 8004920:	9b05      	ldr	r3, [sp, #20]
 8004922:	3301      	adds	r3, #1
 8004924:	9305      	str	r3, [sp, #20]
 8004926:	9b06      	ldr	r3, [sp, #24]
 8004928:	3301      	adds	r3, #1
 800492a:	9306      	str	r3, [sp, #24]
 800492c:	f04f 0801 	mov.w	r8, #1
 8004930:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004932:	2b00      	cmp	r3, #0
 8004934:	f47f af6f 	bne.w	8004816 <_dtoa_r+0x7de>
 8004938:	2001      	movs	r0, #1
 800493a:	e774      	b.n	8004826 <_dtoa_r+0x7ee>
 800493c:	f04f 0800 	mov.w	r8, #0
 8004940:	e7f6      	b.n	8004930 <_dtoa_r+0x8f8>
 8004942:	4698      	mov	r8, r3
 8004944:	e7f4      	b.n	8004930 <_dtoa_r+0x8f8>
 8004946:	d082      	beq.n	800484e <_dtoa_r+0x816>
 8004948:	9a05      	ldr	r2, [sp, #20]
 800494a:	331c      	adds	r3, #28
 800494c:	441a      	add	r2, r3
 800494e:	9205      	str	r2, [sp, #20]
 8004950:	9a06      	ldr	r2, [sp, #24]
 8004952:	441a      	add	r2, r3
 8004954:	441d      	add	r5, r3
 8004956:	9206      	str	r2, [sp, #24]
 8004958:	e779      	b.n	800484e <_dtoa_r+0x816>
 800495a:	4603      	mov	r3, r0
 800495c:	e7f4      	b.n	8004948 <_dtoa_r+0x910>
 800495e:	9b04      	ldr	r3, [sp, #16]
 8004960:	2b00      	cmp	r3, #0
 8004962:	dc37      	bgt.n	80049d4 <_dtoa_r+0x99c>
 8004964:	9b07      	ldr	r3, [sp, #28]
 8004966:	2b02      	cmp	r3, #2
 8004968:	dd34      	ble.n	80049d4 <_dtoa_r+0x99c>
 800496a:	9b04      	ldr	r3, [sp, #16]
 800496c:	9301      	str	r3, [sp, #4]
 800496e:	9b01      	ldr	r3, [sp, #4]
 8004970:	b963      	cbnz	r3, 800498c <_dtoa_r+0x954>
 8004972:	4631      	mov	r1, r6
 8004974:	2205      	movs	r2, #5
 8004976:	4620      	mov	r0, r4
 8004978:	f000 fc6c 	bl	8005254 <__multadd>
 800497c:	4601      	mov	r1, r0
 800497e:	4606      	mov	r6, r0
 8004980:	4650      	mov	r0, sl
 8004982:	f000 fe81 	bl	8005688 <__mcmp>
 8004986:	2800      	cmp	r0, #0
 8004988:	f73f adbb 	bgt.w	8004502 <_dtoa_r+0x4ca>
 800498c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800498e:	9d00      	ldr	r5, [sp, #0]
 8004990:	ea6f 0b03 	mvn.w	fp, r3
 8004994:	f04f 0800 	mov.w	r8, #0
 8004998:	4631      	mov	r1, r6
 800499a:	4620      	mov	r0, r4
 800499c:	f000 fc38 	bl	8005210 <_Bfree>
 80049a0:	2f00      	cmp	r7, #0
 80049a2:	f43f aeab 	beq.w	80046fc <_dtoa_r+0x6c4>
 80049a6:	f1b8 0f00 	cmp.w	r8, #0
 80049aa:	d005      	beq.n	80049b8 <_dtoa_r+0x980>
 80049ac:	45b8      	cmp	r8, r7
 80049ae:	d003      	beq.n	80049b8 <_dtoa_r+0x980>
 80049b0:	4641      	mov	r1, r8
 80049b2:	4620      	mov	r0, r4
 80049b4:	f000 fc2c 	bl	8005210 <_Bfree>
 80049b8:	4639      	mov	r1, r7
 80049ba:	4620      	mov	r0, r4
 80049bc:	f000 fc28 	bl	8005210 <_Bfree>
 80049c0:	e69c      	b.n	80046fc <_dtoa_r+0x6c4>
 80049c2:	2600      	movs	r6, #0
 80049c4:	4637      	mov	r7, r6
 80049c6:	e7e1      	b.n	800498c <_dtoa_r+0x954>
 80049c8:	46bb      	mov	fp, r7
 80049ca:	4637      	mov	r7, r6
 80049cc:	e599      	b.n	8004502 <_dtoa_r+0x4ca>
 80049ce:	bf00      	nop
 80049d0:	40240000 	.word	0x40240000
 80049d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	f000 80c8 	beq.w	8004b6c <_dtoa_r+0xb34>
 80049dc:	9b04      	ldr	r3, [sp, #16]
 80049de:	9301      	str	r3, [sp, #4]
 80049e0:	2d00      	cmp	r5, #0
 80049e2:	dd05      	ble.n	80049f0 <_dtoa_r+0x9b8>
 80049e4:	4639      	mov	r1, r7
 80049e6:	462a      	mov	r2, r5
 80049e8:	4620      	mov	r0, r4
 80049ea:	f000 fde1 	bl	80055b0 <__lshift>
 80049ee:	4607      	mov	r7, r0
 80049f0:	f1b8 0f00 	cmp.w	r8, #0
 80049f4:	d05b      	beq.n	8004aae <_dtoa_r+0xa76>
 80049f6:	6879      	ldr	r1, [r7, #4]
 80049f8:	4620      	mov	r0, r4
 80049fa:	f000 fbc9 	bl	8005190 <_Balloc>
 80049fe:	4605      	mov	r5, r0
 8004a00:	b928      	cbnz	r0, 8004a0e <_dtoa_r+0x9d6>
 8004a02:	4b83      	ldr	r3, [pc, #524]	; (8004c10 <_dtoa_r+0xbd8>)
 8004a04:	4602      	mov	r2, r0
 8004a06:	f240 21ef 	movw	r1, #751	; 0x2ef
 8004a0a:	f7ff bb2e 	b.w	800406a <_dtoa_r+0x32>
 8004a0e:	693a      	ldr	r2, [r7, #16]
 8004a10:	3202      	adds	r2, #2
 8004a12:	0092      	lsls	r2, r2, #2
 8004a14:	f107 010c 	add.w	r1, r7, #12
 8004a18:	300c      	adds	r0, #12
 8004a1a:	f001 f817 	bl	8005a4c <memcpy>
 8004a1e:	2201      	movs	r2, #1
 8004a20:	4629      	mov	r1, r5
 8004a22:	4620      	mov	r0, r4
 8004a24:	f000 fdc4 	bl	80055b0 <__lshift>
 8004a28:	9b00      	ldr	r3, [sp, #0]
 8004a2a:	3301      	adds	r3, #1
 8004a2c:	9304      	str	r3, [sp, #16]
 8004a2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004a32:	4413      	add	r3, r2
 8004a34:	9308      	str	r3, [sp, #32]
 8004a36:	9b02      	ldr	r3, [sp, #8]
 8004a38:	f003 0301 	and.w	r3, r3, #1
 8004a3c:	46b8      	mov	r8, r7
 8004a3e:	9306      	str	r3, [sp, #24]
 8004a40:	4607      	mov	r7, r0
 8004a42:	9b04      	ldr	r3, [sp, #16]
 8004a44:	4631      	mov	r1, r6
 8004a46:	3b01      	subs	r3, #1
 8004a48:	4650      	mov	r0, sl
 8004a4a:	9301      	str	r3, [sp, #4]
 8004a4c:	f7ff fa6c 	bl	8003f28 <quorem>
 8004a50:	4641      	mov	r1, r8
 8004a52:	9002      	str	r0, [sp, #8]
 8004a54:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004a58:	4650      	mov	r0, sl
 8004a5a:	f000 fe15 	bl	8005688 <__mcmp>
 8004a5e:	463a      	mov	r2, r7
 8004a60:	9005      	str	r0, [sp, #20]
 8004a62:	4631      	mov	r1, r6
 8004a64:	4620      	mov	r0, r4
 8004a66:	f000 fe2b 	bl	80056c0 <__mdiff>
 8004a6a:	68c2      	ldr	r2, [r0, #12]
 8004a6c:	4605      	mov	r5, r0
 8004a6e:	bb02      	cbnz	r2, 8004ab2 <_dtoa_r+0xa7a>
 8004a70:	4601      	mov	r1, r0
 8004a72:	4650      	mov	r0, sl
 8004a74:	f000 fe08 	bl	8005688 <__mcmp>
 8004a78:	4602      	mov	r2, r0
 8004a7a:	4629      	mov	r1, r5
 8004a7c:	4620      	mov	r0, r4
 8004a7e:	9209      	str	r2, [sp, #36]	; 0x24
 8004a80:	f000 fbc6 	bl	8005210 <_Bfree>
 8004a84:	9b07      	ldr	r3, [sp, #28]
 8004a86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004a88:	9d04      	ldr	r5, [sp, #16]
 8004a8a:	ea43 0102 	orr.w	r1, r3, r2
 8004a8e:	9b06      	ldr	r3, [sp, #24]
 8004a90:	4319      	orrs	r1, r3
 8004a92:	d110      	bne.n	8004ab6 <_dtoa_r+0xa7e>
 8004a94:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004a98:	d029      	beq.n	8004aee <_dtoa_r+0xab6>
 8004a9a:	9b05      	ldr	r3, [sp, #20]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	dd02      	ble.n	8004aa6 <_dtoa_r+0xa6e>
 8004aa0:	9b02      	ldr	r3, [sp, #8]
 8004aa2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8004aa6:	9b01      	ldr	r3, [sp, #4]
 8004aa8:	f883 9000 	strb.w	r9, [r3]
 8004aac:	e774      	b.n	8004998 <_dtoa_r+0x960>
 8004aae:	4638      	mov	r0, r7
 8004ab0:	e7ba      	b.n	8004a28 <_dtoa_r+0x9f0>
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	e7e1      	b.n	8004a7a <_dtoa_r+0xa42>
 8004ab6:	9b05      	ldr	r3, [sp, #20]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	db04      	blt.n	8004ac6 <_dtoa_r+0xa8e>
 8004abc:	9907      	ldr	r1, [sp, #28]
 8004abe:	430b      	orrs	r3, r1
 8004ac0:	9906      	ldr	r1, [sp, #24]
 8004ac2:	430b      	orrs	r3, r1
 8004ac4:	d120      	bne.n	8004b08 <_dtoa_r+0xad0>
 8004ac6:	2a00      	cmp	r2, #0
 8004ac8:	dded      	ble.n	8004aa6 <_dtoa_r+0xa6e>
 8004aca:	4651      	mov	r1, sl
 8004acc:	2201      	movs	r2, #1
 8004ace:	4620      	mov	r0, r4
 8004ad0:	f000 fd6e 	bl	80055b0 <__lshift>
 8004ad4:	4631      	mov	r1, r6
 8004ad6:	4682      	mov	sl, r0
 8004ad8:	f000 fdd6 	bl	8005688 <__mcmp>
 8004adc:	2800      	cmp	r0, #0
 8004ade:	dc03      	bgt.n	8004ae8 <_dtoa_r+0xab0>
 8004ae0:	d1e1      	bne.n	8004aa6 <_dtoa_r+0xa6e>
 8004ae2:	f019 0f01 	tst.w	r9, #1
 8004ae6:	d0de      	beq.n	8004aa6 <_dtoa_r+0xa6e>
 8004ae8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004aec:	d1d8      	bne.n	8004aa0 <_dtoa_r+0xa68>
 8004aee:	9a01      	ldr	r2, [sp, #4]
 8004af0:	2339      	movs	r3, #57	; 0x39
 8004af2:	7013      	strb	r3, [r2, #0]
 8004af4:	462b      	mov	r3, r5
 8004af6:	461d      	mov	r5, r3
 8004af8:	3b01      	subs	r3, #1
 8004afa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004afe:	2a39      	cmp	r2, #57	; 0x39
 8004b00:	d06c      	beq.n	8004bdc <_dtoa_r+0xba4>
 8004b02:	3201      	adds	r2, #1
 8004b04:	701a      	strb	r2, [r3, #0]
 8004b06:	e747      	b.n	8004998 <_dtoa_r+0x960>
 8004b08:	2a00      	cmp	r2, #0
 8004b0a:	dd07      	ble.n	8004b1c <_dtoa_r+0xae4>
 8004b0c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004b10:	d0ed      	beq.n	8004aee <_dtoa_r+0xab6>
 8004b12:	9a01      	ldr	r2, [sp, #4]
 8004b14:	f109 0301 	add.w	r3, r9, #1
 8004b18:	7013      	strb	r3, [r2, #0]
 8004b1a:	e73d      	b.n	8004998 <_dtoa_r+0x960>
 8004b1c:	9b04      	ldr	r3, [sp, #16]
 8004b1e:	9a08      	ldr	r2, [sp, #32]
 8004b20:	f803 9c01 	strb.w	r9, [r3, #-1]
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d043      	beq.n	8004bb0 <_dtoa_r+0xb78>
 8004b28:	4651      	mov	r1, sl
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	220a      	movs	r2, #10
 8004b2e:	4620      	mov	r0, r4
 8004b30:	f000 fb90 	bl	8005254 <__multadd>
 8004b34:	45b8      	cmp	r8, r7
 8004b36:	4682      	mov	sl, r0
 8004b38:	f04f 0300 	mov.w	r3, #0
 8004b3c:	f04f 020a 	mov.w	r2, #10
 8004b40:	4641      	mov	r1, r8
 8004b42:	4620      	mov	r0, r4
 8004b44:	d107      	bne.n	8004b56 <_dtoa_r+0xb1e>
 8004b46:	f000 fb85 	bl	8005254 <__multadd>
 8004b4a:	4680      	mov	r8, r0
 8004b4c:	4607      	mov	r7, r0
 8004b4e:	9b04      	ldr	r3, [sp, #16]
 8004b50:	3301      	adds	r3, #1
 8004b52:	9304      	str	r3, [sp, #16]
 8004b54:	e775      	b.n	8004a42 <_dtoa_r+0xa0a>
 8004b56:	f000 fb7d 	bl	8005254 <__multadd>
 8004b5a:	4639      	mov	r1, r7
 8004b5c:	4680      	mov	r8, r0
 8004b5e:	2300      	movs	r3, #0
 8004b60:	220a      	movs	r2, #10
 8004b62:	4620      	mov	r0, r4
 8004b64:	f000 fb76 	bl	8005254 <__multadd>
 8004b68:	4607      	mov	r7, r0
 8004b6a:	e7f0      	b.n	8004b4e <_dtoa_r+0xb16>
 8004b6c:	9b04      	ldr	r3, [sp, #16]
 8004b6e:	9301      	str	r3, [sp, #4]
 8004b70:	9d00      	ldr	r5, [sp, #0]
 8004b72:	4631      	mov	r1, r6
 8004b74:	4650      	mov	r0, sl
 8004b76:	f7ff f9d7 	bl	8003f28 <quorem>
 8004b7a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004b7e:	9b00      	ldr	r3, [sp, #0]
 8004b80:	f805 9b01 	strb.w	r9, [r5], #1
 8004b84:	1aea      	subs	r2, r5, r3
 8004b86:	9b01      	ldr	r3, [sp, #4]
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	dd07      	ble.n	8004b9c <_dtoa_r+0xb64>
 8004b8c:	4651      	mov	r1, sl
 8004b8e:	2300      	movs	r3, #0
 8004b90:	220a      	movs	r2, #10
 8004b92:	4620      	mov	r0, r4
 8004b94:	f000 fb5e 	bl	8005254 <__multadd>
 8004b98:	4682      	mov	sl, r0
 8004b9a:	e7ea      	b.n	8004b72 <_dtoa_r+0xb3a>
 8004b9c:	9b01      	ldr	r3, [sp, #4]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	bfc8      	it	gt
 8004ba2:	461d      	movgt	r5, r3
 8004ba4:	9b00      	ldr	r3, [sp, #0]
 8004ba6:	bfd8      	it	le
 8004ba8:	2501      	movle	r5, #1
 8004baa:	441d      	add	r5, r3
 8004bac:	f04f 0800 	mov.w	r8, #0
 8004bb0:	4651      	mov	r1, sl
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	4620      	mov	r0, r4
 8004bb6:	f000 fcfb 	bl	80055b0 <__lshift>
 8004bba:	4631      	mov	r1, r6
 8004bbc:	4682      	mov	sl, r0
 8004bbe:	f000 fd63 	bl	8005688 <__mcmp>
 8004bc2:	2800      	cmp	r0, #0
 8004bc4:	dc96      	bgt.n	8004af4 <_dtoa_r+0xabc>
 8004bc6:	d102      	bne.n	8004bce <_dtoa_r+0xb96>
 8004bc8:	f019 0f01 	tst.w	r9, #1
 8004bcc:	d192      	bne.n	8004af4 <_dtoa_r+0xabc>
 8004bce:	462b      	mov	r3, r5
 8004bd0:	461d      	mov	r5, r3
 8004bd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004bd6:	2a30      	cmp	r2, #48	; 0x30
 8004bd8:	d0fa      	beq.n	8004bd0 <_dtoa_r+0xb98>
 8004bda:	e6dd      	b.n	8004998 <_dtoa_r+0x960>
 8004bdc:	9a00      	ldr	r2, [sp, #0]
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d189      	bne.n	8004af6 <_dtoa_r+0xabe>
 8004be2:	f10b 0b01 	add.w	fp, fp, #1
 8004be6:	2331      	movs	r3, #49	; 0x31
 8004be8:	e796      	b.n	8004b18 <_dtoa_r+0xae0>
 8004bea:	4b0a      	ldr	r3, [pc, #40]	; (8004c14 <_dtoa_r+0xbdc>)
 8004bec:	f7ff ba99 	b.w	8004122 <_dtoa_r+0xea>
 8004bf0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	f47f aa6d 	bne.w	80040d2 <_dtoa_r+0x9a>
 8004bf8:	4b07      	ldr	r3, [pc, #28]	; (8004c18 <_dtoa_r+0xbe0>)
 8004bfa:	f7ff ba92 	b.w	8004122 <_dtoa_r+0xea>
 8004bfe:	9b01      	ldr	r3, [sp, #4]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	dcb5      	bgt.n	8004b70 <_dtoa_r+0xb38>
 8004c04:	9b07      	ldr	r3, [sp, #28]
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	f73f aeb1 	bgt.w	800496e <_dtoa_r+0x936>
 8004c0c:	e7b0      	b.n	8004b70 <_dtoa_r+0xb38>
 8004c0e:	bf00      	nop
 8004c10:	08006220 	.word	0x08006220
 8004c14:	08006180 	.word	0x08006180
 8004c18:	080061a4 	.word	0x080061a4

08004c1c <__ssputs_r>:
 8004c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c20:	688e      	ldr	r6, [r1, #8]
 8004c22:	461f      	mov	r7, r3
 8004c24:	42be      	cmp	r6, r7
 8004c26:	680b      	ldr	r3, [r1, #0]
 8004c28:	4682      	mov	sl, r0
 8004c2a:	460c      	mov	r4, r1
 8004c2c:	4690      	mov	r8, r2
 8004c2e:	d82c      	bhi.n	8004c8a <__ssputs_r+0x6e>
 8004c30:	898a      	ldrh	r2, [r1, #12]
 8004c32:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004c36:	d026      	beq.n	8004c86 <__ssputs_r+0x6a>
 8004c38:	6965      	ldr	r5, [r4, #20]
 8004c3a:	6909      	ldr	r1, [r1, #16]
 8004c3c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004c40:	eba3 0901 	sub.w	r9, r3, r1
 8004c44:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004c48:	1c7b      	adds	r3, r7, #1
 8004c4a:	444b      	add	r3, r9
 8004c4c:	106d      	asrs	r5, r5, #1
 8004c4e:	429d      	cmp	r5, r3
 8004c50:	bf38      	it	cc
 8004c52:	461d      	movcc	r5, r3
 8004c54:	0553      	lsls	r3, r2, #21
 8004c56:	d527      	bpl.n	8004ca8 <__ssputs_r+0x8c>
 8004c58:	4629      	mov	r1, r5
 8004c5a:	f000 f95f 	bl	8004f1c <_malloc_r>
 8004c5e:	4606      	mov	r6, r0
 8004c60:	b360      	cbz	r0, 8004cbc <__ssputs_r+0xa0>
 8004c62:	6921      	ldr	r1, [r4, #16]
 8004c64:	464a      	mov	r2, r9
 8004c66:	f000 fef1 	bl	8005a4c <memcpy>
 8004c6a:	89a3      	ldrh	r3, [r4, #12]
 8004c6c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004c70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c74:	81a3      	strh	r3, [r4, #12]
 8004c76:	6126      	str	r6, [r4, #16]
 8004c78:	6165      	str	r5, [r4, #20]
 8004c7a:	444e      	add	r6, r9
 8004c7c:	eba5 0509 	sub.w	r5, r5, r9
 8004c80:	6026      	str	r6, [r4, #0]
 8004c82:	60a5      	str	r5, [r4, #8]
 8004c84:	463e      	mov	r6, r7
 8004c86:	42be      	cmp	r6, r7
 8004c88:	d900      	bls.n	8004c8c <__ssputs_r+0x70>
 8004c8a:	463e      	mov	r6, r7
 8004c8c:	6820      	ldr	r0, [r4, #0]
 8004c8e:	4632      	mov	r2, r6
 8004c90:	4641      	mov	r1, r8
 8004c92:	f000 fe6b 	bl	800596c <memmove>
 8004c96:	68a3      	ldr	r3, [r4, #8]
 8004c98:	1b9b      	subs	r3, r3, r6
 8004c9a:	60a3      	str	r3, [r4, #8]
 8004c9c:	6823      	ldr	r3, [r4, #0]
 8004c9e:	4433      	add	r3, r6
 8004ca0:	6023      	str	r3, [r4, #0]
 8004ca2:	2000      	movs	r0, #0
 8004ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ca8:	462a      	mov	r2, r5
 8004caa:	f000 fe30 	bl	800590e <_realloc_r>
 8004cae:	4606      	mov	r6, r0
 8004cb0:	2800      	cmp	r0, #0
 8004cb2:	d1e0      	bne.n	8004c76 <__ssputs_r+0x5a>
 8004cb4:	6921      	ldr	r1, [r4, #16]
 8004cb6:	4650      	mov	r0, sl
 8004cb8:	f000 ff0a 	bl	8005ad0 <_free_r>
 8004cbc:	230c      	movs	r3, #12
 8004cbe:	f8ca 3000 	str.w	r3, [sl]
 8004cc2:	89a3      	ldrh	r3, [r4, #12]
 8004cc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004cc8:	81a3      	strh	r3, [r4, #12]
 8004cca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004cce:	e7e9      	b.n	8004ca4 <__ssputs_r+0x88>

08004cd0 <_svfiprintf_r>:
 8004cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cd4:	4698      	mov	r8, r3
 8004cd6:	898b      	ldrh	r3, [r1, #12]
 8004cd8:	061b      	lsls	r3, r3, #24
 8004cda:	b09d      	sub	sp, #116	; 0x74
 8004cdc:	4607      	mov	r7, r0
 8004cde:	460d      	mov	r5, r1
 8004ce0:	4614      	mov	r4, r2
 8004ce2:	d50e      	bpl.n	8004d02 <_svfiprintf_r+0x32>
 8004ce4:	690b      	ldr	r3, [r1, #16]
 8004ce6:	b963      	cbnz	r3, 8004d02 <_svfiprintf_r+0x32>
 8004ce8:	2140      	movs	r1, #64	; 0x40
 8004cea:	f000 f917 	bl	8004f1c <_malloc_r>
 8004cee:	6028      	str	r0, [r5, #0]
 8004cf0:	6128      	str	r0, [r5, #16]
 8004cf2:	b920      	cbnz	r0, 8004cfe <_svfiprintf_r+0x2e>
 8004cf4:	230c      	movs	r3, #12
 8004cf6:	603b      	str	r3, [r7, #0]
 8004cf8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004cfc:	e0d0      	b.n	8004ea0 <_svfiprintf_r+0x1d0>
 8004cfe:	2340      	movs	r3, #64	; 0x40
 8004d00:	616b      	str	r3, [r5, #20]
 8004d02:	2300      	movs	r3, #0
 8004d04:	9309      	str	r3, [sp, #36]	; 0x24
 8004d06:	2320      	movs	r3, #32
 8004d08:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004d0c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d10:	2330      	movs	r3, #48	; 0x30
 8004d12:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004eb8 <_svfiprintf_r+0x1e8>
 8004d16:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004d1a:	f04f 0901 	mov.w	r9, #1
 8004d1e:	4623      	mov	r3, r4
 8004d20:	469a      	mov	sl, r3
 8004d22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d26:	b10a      	cbz	r2, 8004d2c <_svfiprintf_r+0x5c>
 8004d28:	2a25      	cmp	r2, #37	; 0x25
 8004d2a:	d1f9      	bne.n	8004d20 <_svfiprintf_r+0x50>
 8004d2c:	ebba 0b04 	subs.w	fp, sl, r4
 8004d30:	d00b      	beq.n	8004d4a <_svfiprintf_r+0x7a>
 8004d32:	465b      	mov	r3, fp
 8004d34:	4622      	mov	r2, r4
 8004d36:	4629      	mov	r1, r5
 8004d38:	4638      	mov	r0, r7
 8004d3a:	f7ff ff6f 	bl	8004c1c <__ssputs_r>
 8004d3e:	3001      	adds	r0, #1
 8004d40:	f000 80a9 	beq.w	8004e96 <_svfiprintf_r+0x1c6>
 8004d44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004d46:	445a      	add	r2, fp
 8004d48:	9209      	str	r2, [sp, #36]	; 0x24
 8004d4a:	f89a 3000 	ldrb.w	r3, [sl]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	f000 80a1 	beq.w	8004e96 <_svfiprintf_r+0x1c6>
 8004d54:	2300      	movs	r3, #0
 8004d56:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004d5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d5e:	f10a 0a01 	add.w	sl, sl, #1
 8004d62:	9304      	str	r3, [sp, #16]
 8004d64:	9307      	str	r3, [sp, #28]
 8004d66:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004d6a:	931a      	str	r3, [sp, #104]	; 0x68
 8004d6c:	4654      	mov	r4, sl
 8004d6e:	2205      	movs	r2, #5
 8004d70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d74:	4850      	ldr	r0, [pc, #320]	; (8004eb8 <_svfiprintf_r+0x1e8>)
 8004d76:	f7fb fa33 	bl	80001e0 <memchr>
 8004d7a:	9a04      	ldr	r2, [sp, #16]
 8004d7c:	b9d8      	cbnz	r0, 8004db6 <_svfiprintf_r+0xe6>
 8004d7e:	06d0      	lsls	r0, r2, #27
 8004d80:	bf44      	itt	mi
 8004d82:	2320      	movmi	r3, #32
 8004d84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004d88:	0711      	lsls	r1, r2, #28
 8004d8a:	bf44      	itt	mi
 8004d8c:	232b      	movmi	r3, #43	; 0x2b
 8004d8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004d92:	f89a 3000 	ldrb.w	r3, [sl]
 8004d96:	2b2a      	cmp	r3, #42	; 0x2a
 8004d98:	d015      	beq.n	8004dc6 <_svfiprintf_r+0xf6>
 8004d9a:	9a07      	ldr	r2, [sp, #28]
 8004d9c:	4654      	mov	r4, sl
 8004d9e:	2000      	movs	r0, #0
 8004da0:	f04f 0c0a 	mov.w	ip, #10
 8004da4:	4621      	mov	r1, r4
 8004da6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004daa:	3b30      	subs	r3, #48	; 0x30
 8004dac:	2b09      	cmp	r3, #9
 8004dae:	d94d      	bls.n	8004e4c <_svfiprintf_r+0x17c>
 8004db0:	b1b0      	cbz	r0, 8004de0 <_svfiprintf_r+0x110>
 8004db2:	9207      	str	r2, [sp, #28]
 8004db4:	e014      	b.n	8004de0 <_svfiprintf_r+0x110>
 8004db6:	eba0 0308 	sub.w	r3, r0, r8
 8004dba:	fa09 f303 	lsl.w	r3, r9, r3
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	9304      	str	r3, [sp, #16]
 8004dc2:	46a2      	mov	sl, r4
 8004dc4:	e7d2      	b.n	8004d6c <_svfiprintf_r+0x9c>
 8004dc6:	9b03      	ldr	r3, [sp, #12]
 8004dc8:	1d19      	adds	r1, r3, #4
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	9103      	str	r1, [sp, #12]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	bfbb      	ittet	lt
 8004dd2:	425b      	neglt	r3, r3
 8004dd4:	f042 0202 	orrlt.w	r2, r2, #2
 8004dd8:	9307      	strge	r3, [sp, #28]
 8004dda:	9307      	strlt	r3, [sp, #28]
 8004ddc:	bfb8      	it	lt
 8004dde:	9204      	strlt	r2, [sp, #16]
 8004de0:	7823      	ldrb	r3, [r4, #0]
 8004de2:	2b2e      	cmp	r3, #46	; 0x2e
 8004de4:	d10c      	bne.n	8004e00 <_svfiprintf_r+0x130>
 8004de6:	7863      	ldrb	r3, [r4, #1]
 8004de8:	2b2a      	cmp	r3, #42	; 0x2a
 8004dea:	d134      	bne.n	8004e56 <_svfiprintf_r+0x186>
 8004dec:	9b03      	ldr	r3, [sp, #12]
 8004dee:	1d1a      	adds	r2, r3, #4
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	9203      	str	r2, [sp, #12]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	bfb8      	it	lt
 8004df8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004dfc:	3402      	adds	r4, #2
 8004dfe:	9305      	str	r3, [sp, #20]
 8004e00:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8004ec8 <_svfiprintf_r+0x1f8>
 8004e04:	7821      	ldrb	r1, [r4, #0]
 8004e06:	2203      	movs	r2, #3
 8004e08:	4650      	mov	r0, sl
 8004e0a:	f7fb f9e9 	bl	80001e0 <memchr>
 8004e0e:	b138      	cbz	r0, 8004e20 <_svfiprintf_r+0x150>
 8004e10:	9b04      	ldr	r3, [sp, #16]
 8004e12:	eba0 000a 	sub.w	r0, r0, sl
 8004e16:	2240      	movs	r2, #64	; 0x40
 8004e18:	4082      	lsls	r2, r0
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	3401      	adds	r4, #1
 8004e1e:	9304      	str	r3, [sp, #16]
 8004e20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e24:	4825      	ldr	r0, [pc, #148]	; (8004ebc <_svfiprintf_r+0x1ec>)
 8004e26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004e2a:	2206      	movs	r2, #6
 8004e2c:	f7fb f9d8 	bl	80001e0 <memchr>
 8004e30:	2800      	cmp	r0, #0
 8004e32:	d038      	beq.n	8004ea6 <_svfiprintf_r+0x1d6>
 8004e34:	4b22      	ldr	r3, [pc, #136]	; (8004ec0 <_svfiprintf_r+0x1f0>)
 8004e36:	bb1b      	cbnz	r3, 8004e80 <_svfiprintf_r+0x1b0>
 8004e38:	9b03      	ldr	r3, [sp, #12]
 8004e3a:	3307      	adds	r3, #7
 8004e3c:	f023 0307 	bic.w	r3, r3, #7
 8004e40:	3308      	adds	r3, #8
 8004e42:	9303      	str	r3, [sp, #12]
 8004e44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e46:	4433      	add	r3, r6
 8004e48:	9309      	str	r3, [sp, #36]	; 0x24
 8004e4a:	e768      	b.n	8004d1e <_svfiprintf_r+0x4e>
 8004e4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e50:	460c      	mov	r4, r1
 8004e52:	2001      	movs	r0, #1
 8004e54:	e7a6      	b.n	8004da4 <_svfiprintf_r+0xd4>
 8004e56:	2300      	movs	r3, #0
 8004e58:	3401      	adds	r4, #1
 8004e5a:	9305      	str	r3, [sp, #20]
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	f04f 0c0a 	mov.w	ip, #10
 8004e62:	4620      	mov	r0, r4
 8004e64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e68:	3a30      	subs	r2, #48	; 0x30
 8004e6a:	2a09      	cmp	r2, #9
 8004e6c:	d903      	bls.n	8004e76 <_svfiprintf_r+0x1a6>
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d0c6      	beq.n	8004e00 <_svfiprintf_r+0x130>
 8004e72:	9105      	str	r1, [sp, #20]
 8004e74:	e7c4      	b.n	8004e00 <_svfiprintf_r+0x130>
 8004e76:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e7a:	4604      	mov	r4, r0
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e7f0      	b.n	8004e62 <_svfiprintf_r+0x192>
 8004e80:	ab03      	add	r3, sp, #12
 8004e82:	9300      	str	r3, [sp, #0]
 8004e84:	462a      	mov	r2, r5
 8004e86:	4b0f      	ldr	r3, [pc, #60]	; (8004ec4 <_svfiprintf_r+0x1f4>)
 8004e88:	a904      	add	r1, sp, #16
 8004e8a:	4638      	mov	r0, r7
 8004e8c:	f7fe fb7e 	bl	800358c <_printf_float>
 8004e90:	1c42      	adds	r2, r0, #1
 8004e92:	4606      	mov	r6, r0
 8004e94:	d1d6      	bne.n	8004e44 <_svfiprintf_r+0x174>
 8004e96:	89ab      	ldrh	r3, [r5, #12]
 8004e98:	065b      	lsls	r3, r3, #25
 8004e9a:	f53f af2d 	bmi.w	8004cf8 <_svfiprintf_r+0x28>
 8004e9e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ea0:	b01d      	add	sp, #116	; 0x74
 8004ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ea6:	ab03      	add	r3, sp, #12
 8004ea8:	9300      	str	r3, [sp, #0]
 8004eaa:	462a      	mov	r2, r5
 8004eac:	4b05      	ldr	r3, [pc, #20]	; (8004ec4 <_svfiprintf_r+0x1f4>)
 8004eae:	a904      	add	r1, sp, #16
 8004eb0:	4638      	mov	r0, r7
 8004eb2:	f7fe fe0f 	bl	8003ad4 <_printf_i>
 8004eb6:	e7eb      	b.n	8004e90 <_svfiprintf_r+0x1c0>
 8004eb8:	08006231 	.word	0x08006231
 8004ebc:	0800623b 	.word	0x0800623b
 8004ec0:	0800358d 	.word	0x0800358d
 8004ec4:	08004c1d 	.word	0x08004c1d
 8004ec8:	08006237 	.word	0x08006237

08004ecc <malloc>:
 8004ecc:	4b02      	ldr	r3, [pc, #8]	; (8004ed8 <malloc+0xc>)
 8004ece:	4601      	mov	r1, r0
 8004ed0:	6818      	ldr	r0, [r3, #0]
 8004ed2:	f000 b823 	b.w	8004f1c <_malloc_r>
 8004ed6:	bf00      	nop
 8004ed8:	20000064 	.word	0x20000064

08004edc <sbrk_aligned>:
 8004edc:	b570      	push	{r4, r5, r6, lr}
 8004ede:	4e0e      	ldr	r6, [pc, #56]	; (8004f18 <sbrk_aligned+0x3c>)
 8004ee0:	460c      	mov	r4, r1
 8004ee2:	6831      	ldr	r1, [r6, #0]
 8004ee4:	4605      	mov	r5, r0
 8004ee6:	b911      	cbnz	r1, 8004eee <sbrk_aligned+0x12>
 8004ee8:	f000 fd8e 	bl	8005a08 <_sbrk_r>
 8004eec:	6030      	str	r0, [r6, #0]
 8004eee:	4621      	mov	r1, r4
 8004ef0:	4628      	mov	r0, r5
 8004ef2:	f000 fd89 	bl	8005a08 <_sbrk_r>
 8004ef6:	1c43      	adds	r3, r0, #1
 8004ef8:	d00a      	beq.n	8004f10 <sbrk_aligned+0x34>
 8004efa:	1cc4      	adds	r4, r0, #3
 8004efc:	f024 0403 	bic.w	r4, r4, #3
 8004f00:	42a0      	cmp	r0, r4
 8004f02:	d007      	beq.n	8004f14 <sbrk_aligned+0x38>
 8004f04:	1a21      	subs	r1, r4, r0
 8004f06:	4628      	mov	r0, r5
 8004f08:	f000 fd7e 	bl	8005a08 <_sbrk_r>
 8004f0c:	3001      	adds	r0, #1
 8004f0e:	d101      	bne.n	8004f14 <sbrk_aligned+0x38>
 8004f10:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004f14:	4620      	mov	r0, r4
 8004f16:	bd70      	pop	{r4, r5, r6, pc}
 8004f18:	200003dc 	.word	0x200003dc

08004f1c <_malloc_r>:
 8004f1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f20:	1ccd      	adds	r5, r1, #3
 8004f22:	f025 0503 	bic.w	r5, r5, #3
 8004f26:	3508      	adds	r5, #8
 8004f28:	2d0c      	cmp	r5, #12
 8004f2a:	bf38      	it	cc
 8004f2c:	250c      	movcc	r5, #12
 8004f2e:	2d00      	cmp	r5, #0
 8004f30:	4607      	mov	r7, r0
 8004f32:	db01      	blt.n	8004f38 <_malloc_r+0x1c>
 8004f34:	42a9      	cmp	r1, r5
 8004f36:	d905      	bls.n	8004f44 <_malloc_r+0x28>
 8004f38:	230c      	movs	r3, #12
 8004f3a:	603b      	str	r3, [r7, #0]
 8004f3c:	2600      	movs	r6, #0
 8004f3e:	4630      	mov	r0, r6
 8004f40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f44:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005018 <_malloc_r+0xfc>
 8004f48:	f000 f916 	bl	8005178 <__malloc_lock>
 8004f4c:	f8d8 3000 	ldr.w	r3, [r8]
 8004f50:	461c      	mov	r4, r3
 8004f52:	bb5c      	cbnz	r4, 8004fac <_malloc_r+0x90>
 8004f54:	4629      	mov	r1, r5
 8004f56:	4638      	mov	r0, r7
 8004f58:	f7ff ffc0 	bl	8004edc <sbrk_aligned>
 8004f5c:	1c43      	adds	r3, r0, #1
 8004f5e:	4604      	mov	r4, r0
 8004f60:	d155      	bne.n	800500e <_malloc_r+0xf2>
 8004f62:	f8d8 4000 	ldr.w	r4, [r8]
 8004f66:	4626      	mov	r6, r4
 8004f68:	2e00      	cmp	r6, #0
 8004f6a:	d145      	bne.n	8004ff8 <_malloc_r+0xdc>
 8004f6c:	2c00      	cmp	r4, #0
 8004f6e:	d048      	beq.n	8005002 <_malloc_r+0xe6>
 8004f70:	6823      	ldr	r3, [r4, #0]
 8004f72:	4631      	mov	r1, r6
 8004f74:	4638      	mov	r0, r7
 8004f76:	eb04 0903 	add.w	r9, r4, r3
 8004f7a:	f000 fd45 	bl	8005a08 <_sbrk_r>
 8004f7e:	4581      	cmp	r9, r0
 8004f80:	d13f      	bne.n	8005002 <_malloc_r+0xe6>
 8004f82:	6821      	ldr	r1, [r4, #0]
 8004f84:	1a6d      	subs	r5, r5, r1
 8004f86:	4629      	mov	r1, r5
 8004f88:	4638      	mov	r0, r7
 8004f8a:	f7ff ffa7 	bl	8004edc <sbrk_aligned>
 8004f8e:	3001      	adds	r0, #1
 8004f90:	d037      	beq.n	8005002 <_malloc_r+0xe6>
 8004f92:	6823      	ldr	r3, [r4, #0]
 8004f94:	442b      	add	r3, r5
 8004f96:	6023      	str	r3, [r4, #0]
 8004f98:	f8d8 3000 	ldr.w	r3, [r8]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d038      	beq.n	8005012 <_malloc_r+0xf6>
 8004fa0:	685a      	ldr	r2, [r3, #4]
 8004fa2:	42a2      	cmp	r2, r4
 8004fa4:	d12b      	bne.n	8004ffe <_malloc_r+0xe2>
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	605a      	str	r2, [r3, #4]
 8004faa:	e00f      	b.n	8004fcc <_malloc_r+0xb0>
 8004fac:	6822      	ldr	r2, [r4, #0]
 8004fae:	1b52      	subs	r2, r2, r5
 8004fb0:	d41f      	bmi.n	8004ff2 <_malloc_r+0xd6>
 8004fb2:	2a0b      	cmp	r2, #11
 8004fb4:	d917      	bls.n	8004fe6 <_malloc_r+0xca>
 8004fb6:	1961      	adds	r1, r4, r5
 8004fb8:	42a3      	cmp	r3, r4
 8004fba:	6025      	str	r5, [r4, #0]
 8004fbc:	bf18      	it	ne
 8004fbe:	6059      	strne	r1, [r3, #4]
 8004fc0:	6863      	ldr	r3, [r4, #4]
 8004fc2:	bf08      	it	eq
 8004fc4:	f8c8 1000 	streq.w	r1, [r8]
 8004fc8:	5162      	str	r2, [r4, r5]
 8004fca:	604b      	str	r3, [r1, #4]
 8004fcc:	4638      	mov	r0, r7
 8004fce:	f104 060b 	add.w	r6, r4, #11
 8004fd2:	f000 f8d7 	bl	8005184 <__malloc_unlock>
 8004fd6:	f026 0607 	bic.w	r6, r6, #7
 8004fda:	1d23      	adds	r3, r4, #4
 8004fdc:	1af2      	subs	r2, r6, r3
 8004fde:	d0ae      	beq.n	8004f3e <_malloc_r+0x22>
 8004fe0:	1b9b      	subs	r3, r3, r6
 8004fe2:	50a3      	str	r3, [r4, r2]
 8004fe4:	e7ab      	b.n	8004f3e <_malloc_r+0x22>
 8004fe6:	42a3      	cmp	r3, r4
 8004fe8:	6862      	ldr	r2, [r4, #4]
 8004fea:	d1dd      	bne.n	8004fa8 <_malloc_r+0x8c>
 8004fec:	f8c8 2000 	str.w	r2, [r8]
 8004ff0:	e7ec      	b.n	8004fcc <_malloc_r+0xb0>
 8004ff2:	4623      	mov	r3, r4
 8004ff4:	6864      	ldr	r4, [r4, #4]
 8004ff6:	e7ac      	b.n	8004f52 <_malloc_r+0x36>
 8004ff8:	4634      	mov	r4, r6
 8004ffa:	6876      	ldr	r6, [r6, #4]
 8004ffc:	e7b4      	b.n	8004f68 <_malloc_r+0x4c>
 8004ffe:	4613      	mov	r3, r2
 8005000:	e7cc      	b.n	8004f9c <_malloc_r+0x80>
 8005002:	230c      	movs	r3, #12
 8005004:	603b      	str	r3, [r7, #0]
 8005006:	4638      	mov	r0, r7
 8005008:	f000 f8bc 	bl	8005184 <__malloc_unlock>
 800500c:	e797      	b.n	8004f3e <_malloc_r+0x22>
 800500e:	6025      	str	r5, [r4, #0]
 8005010:	e7dc      	b.n	8004fcc <_malloc_r+0xb0>
 8005012:	605b      	str	r3, [r3, #4]
 8005014:	deff      	udf	#255	; 0xff
 8005016:	bf00      	nop
 8005018:	200003d8 	.word	0x200003d8

0800501c <__sflush_r>:
 800501c:	898a      	ldrh	r2, [r1, #12]
 800501e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005022:	4605      	mov	r5, r0
 8005024:	0710      	lsls	r0, r2, #28
 8005026:	460c      	mov	r4, r1
 8005028:	d458      	bmi.n	80050dc <__sflush_r+0xc0>
 800502a:	684b      	ldr	r3, [r1, #4]
 800502c:	2b00      	cmp	r3, #0
 800502e:	dc05      	bgt.n	800503c <__sflush_r+0x20>
 8005030:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005032:	2b00      	cmp	r3, #0
 8005034:	dc02      	bgt.n	800503c <__sflush_r+0x20>
 8005036:	2000      	movs	r0, #0
 8005038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800503c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800503e:	2e00      	cmp	r6, #0
 8005040:	d0f9      	beq.n	8005036 <__sflush_r+0x1a>
 8005042:	2300      	movs	r3, #0
 8005044:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005048:	682f      	ldr	r7, [r5, #0]
 800504a:	6a21      	ldr	r1, [r4, #32]
 800504c:	602b      	str	r3, [r5, #0]
 800504e:	d032      	beq.n	80050b6 <__sflush_r+0x9a>
 8005050:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005052:	89a3      	ldrh	r3, [r4, #12]
 8005054:	075a      	lsls	r2, r3, #29
 8005056:	d505      	bpl.n	8005064 <__sflush_r+0x48>
 8005058:	6863      	ldr	r3, [r4, #4]
 800505a:	1ac0      	subs	r0, r0, r3
 800505c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800505e:	b10b      	cbz	r3, 8005064 <__sflush_r+0x48>
 8005060:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005062:	1ac0      	subs	r0, r0, r3
 8005064:	2300      	movs	r3, #0
 8005066:	4602      	mov	r2, r0
 8005068:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800506a:	6a21      	ldr	r1, [r4, #32]
 800506c:	4628      	mov	r0, r5
 800506e:	47b0      	blx	r6
 8005070:	1c43      	adds	r3, r0, #1
 8005072:	89a3      	ldrh	r3, [r4, #12]
 8005074:	d106      	bne.n	8005084 <__sflush_r+0x68>
 8005076:	6829      	ldr	r1, [r5, #0]
 8005078:	291d      	cmp	r1, #29
 800507a:	d82b      	bhi.n	80050d4 <__sflush_r+0xb8>
 800507c:	4a29      	ldr	r2, [pc, #164]	; (8005124 <__sflush_r+0x108>)
 800507e:	410a      	asrs	r2, r1
 8005080:	07d6      	lsls	r6, r2, #31
 8005082:	d427      	bmi.n	80050d4 <__sflush_r+0xb8>
 8005084:	2200      	movs	r2, #0
 8005086:	6062      	str	r2, [r4, #4]
 8005088:	04d9      	lsls	r1, r3, #19
 800508a:	6922      	ldr	r2, [r4, #16]
 800508c:	6022      	str	r2, [r4, #0]
 800508e:	d504      	bpl.n	800509a <__sflush_r+0x7e>
 8005090:	1c42      	adds	r2, r0, #1
 8005092:	d101      	bne.n	8005098 <__sflush_r+0x7c>
 8005094:	682b      	ldr	r3, [r5, #0]
 8005096:	b903      	cbnz	r3, 800509a <__sflush_r+0x7e>
 8005098:	6560      	str	r0, [r4, #84]	; 0x54
 800509a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800509c:	602f      	str	r7, [r5, #0]
 800509e:	2900      	cmp	r1, #0
 80050a0:	d0c9      	beq.n	8005036 <__sflush_r+0x1a>
 80050a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80050a6:	4299      	cmp	r1, r3
 80050a8:	d002      	beq.n	80050b0 <__sflush_r+0x94>
 80050aa:	4628      	mov	r0, r5
 80050ac:	f000 fd10 	bl	8005ad0 <_free_r>
 80050b0:	2000      	movs	r0, #0
 80050b2:	6360      	str	r0, [r4, #52]	; 0x34
 80050b4:	e7c0      	b.n	8005038 <__sflush_r+0x1c>
 80050b6:	2301      	movs	r3, #1
 80050b8:	4628      	mov	r0, r5
 80050ba:	47b0      	blx	r6
 80050bc:	1c41      	adds	r1, r0, #1
 80050be:	d1c8      	bne.n	8005052 <__sflush_r+0x36>
 80050c0:	682b      	ldr	r3, [r5, #0]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d0c5      	beq.n	8005052 <__sflush_r+0x36>
 80050c6:	2b1d      	cmp	r3, #29
 80050c8:	d001      	beq.n	80050ce <__sflush_r+0xb2>
 80050ca:	2b16      	cmp	r3, #22
 80050cc:	d101      	bne.n	80050d2 <__sflush_r+0xb6>
 80050ce:	602f      	str	r7, [r5, #0]
 80050d0:	e7b1      	b.n	8005036 <__sflush_r+0x1a>
 80050d2:	89a3      	ldrh	r3, [r4, #12]
 80050d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80050d8:	81a3      	strh	r3, [r4, #12]
 80050da:	e7ad      	b.n	8005038 <__sflush_r+0x1c>
 80050dc:	690f      	ldr	r7, [r1, #16]
 80050de:	2f00      	cmp	r7, #0
 80050e0:	d0a9      	beq.n	8005036 <__sflush_r+0x1a>
 80050e2:	0793      	lsls	r3, r2, #30
 80050e4:	680e      	ldr	r6, [r1, #0]
 80050e6:	bf08      	it	eq
 80050e8:	694b      	ldreq	r3, [r1, #20]
 80050ea:	600f      	str	r7, [r1, #0]
 80050ec:	bf18      	it	ne
 80050ee:	2300      	movne	r3, #0
 80050f0:	eba6 0807 	sub.w	r8, r6, r7
 80050f4:	608b      	str	r3, [r1, #8]
 80050f6:	f1b8 0f00 	cmp.w	r8, #0
 80050fa:	dd9c      	ble.n	8005036 <__sflush_r+0x1a>
 80050fc:	6a21      	ldr	r1, [r4, #32]
 80050fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005100:	4643      	mov	r3, r8
 8005102:	463a      	mov	r2, r7
 8005104:	4628      	mov	r0, r5
 8005106:	47b0      	blx	r6
 8005108:	2800      	cmp	r0, #0
 800510a:	dc06      	bgt.n	800511a <__sflush_r+0xfe>
 800510c:	89a3      	ldrh	r3, [r4, #12]
 800510e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005112:	81a3      	strh	r3, [r4, #12]
 8005114:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005118:	e78e      	b.n	8005038 <__sflush_r+0x1c>
 800511a:	4407      	add	r7, r0
 800511c:	eba8 0800 	sub.w	r8, r8, r0
 8005120:	e7e9      	b.n	80050f6 <__sflush_r+0xda>
 8005122:	bf00      	nop
 8005124:	dfbffffe 	.word	0xdfbffffe

08005128 <_fflush_r>:
 8005128:	b538      	push	{r3, r4, r5, lr}
 800512a:	690b      	ldr	r3, [r1, #16]
 800512c:	4605      	mov	r5, r0
 800512e:	460c      	mov	r4, r1
 8005130:	b913      	cbnz	r3, 8005138 <_fflush_r+0x10>
 8005132:	2500      	movs	r5, #0
 8005134:	4628      	mov	r0, r5
 8005136:	bd38      	pop	{r3, r4, r5, pc}
 8005138:	b118      	cbz	r0, 8005142 <_fflush_r+0x1a>
 800513a:	6a03      	ldr	r3, [r0, #32]
 800513c:	b90b      	cbnz	r3, 8005142 <_fflush_r+0x1a>
 800513e:	f7fe fe85 	bl	8003e4c <__sinit>
 8005142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d0f3      	beq.n	8005132 <_fflush_r+0xa>
 800514a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800514c:	07d0      	lsls	r0, r2, #31
 800514e:	d404      	bmi.n	800515a <_fflush_r+0x32>
 8005150:	0599      	lsls	r1, r3, #22
 8005152:	d402      	bmi.n	800515a <_fflush_r+0x32>
 8005154:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005156:	f7fe fee5 	bl	8003f24 <__retarget_lock_acquire_recursive>
 800515a:	4628      	mov	r0, r5
 800515c:	4621      	mov	r1, r4
 800515e:	f7ff ff5d 	bl	800501c <__sflush_r>
 8005162:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005164:	07da      	lsls	r2, r3, #31
 8005166:	4605      	mov	r5, r0
 8005168:	d4e4      	bmi.n	8005134 <_fflush_r+0xc>
 800516a:	89a3      	ldrh	r3, [r4, #12]
 800516c:	059b      	lsls	r3, r3, #22
 800516e:	d4e1      	bmi.n	8005134 <_fflush_r+0xc>
 8005170:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005172:	f7fe fed8 	bl	8003f26 <__retarget_lock_release_recursive>
 8005176:	e7dd      	b.n	8005134 <_fflush_r+0xc>

08005178 <__malloc_lock>:
 8005178:	4801      	ldr	r0, [pc, #4]	; (8005180 <__malloc_lock+0x8>)
 800517a:	f7fe bed3 	b.w	8003f24 <__retarget_lock_acquire_recursive>
 800517e:	bf00      	nop
 8005180:	200003d4 	.word	0x200003d4

08005184 <__malloc_unlock>:
 8005184:	4801      	ldr	r0, [pc, #4]	; (800518c <__malloc_unlock+0x8>)
 8005186:	f7fe bece 	b.w	8003f26 <__retarget_lock_release_recursive>
 800518a:	bf00      	nop
 800518c:	200003d4 	.word	0x200003d4

08005190 <_Balloc>:
 8005190:	b570      	push	{r4, r5, r6, lr}
 8005192:	69c6      	ldr	r6, [r0, #28]
 8005194:	4604      	mov	r4, r0
 8005196:	460d      	mov	r5, r1
 8005198:	b976      	cbnz	r6, 80051b8 <_Balloc+0x28>
 800519a:	2010      	movs	r0, #16
 800519c:	f7ff fe96 	bl	8004ecc <malloc>
 80051a0:	4602      	mov	r2, r0
 80051a2:	61e0      	str	r0, [r4, #28]
 80051a4:	b920      	cbnz	r0, 80051b0 <_Balloc+0x20>
 80051a6:	4b18      	ldr	r3, [pc, #96]	; (8005208 <_Balloc+0x78>)
 80051a8:	4818      	ldr	r0, [pc, #96]	; (800520c <_Balloc+0x7c>)
 80051aa:	216b      	movs	r1, #107	; 0x6b
 80051ac:	f000 fc5c 	bl	8005a68 <__assert_func>
 80051b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80051b4:	6006      	str	r6, [r0, #0]
 80051b6:	60c6      	str	r6, [r0, #12]
 80051b8:	69e6      	ldr	r6, [r4, #28]
 80051ba:	68f3      	ldr	r3, [r6, #12]
 80051bc:	b183      	cbz	r3, 80051e0 <_Balloc+0x50>
 80051be:	69e3      	ldr	r3, [r4, #28]
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80051c6:	b9b8      	cbnz	r0, 80051f8 <_Balloc+0x68>
 80051c8:	2101      	movs	r1, #1
 80051ca:	fa01 f605 	lsl.w	r6, r1, r5
 80051ce:	1d72      	adds	r2, r6, #5
 80051d0:	0092      	lsls	r2, r2, #2
 80051d2:	4620      	mov	r0, r4
 80051d4:	f000 fc66 	bl	8005aa4 <_calloc_r>
 80051d8:	b160      	cbz	r0, 80051f4 <_Balloc+0x64>
 80051da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80051de:	e00e      	b.n	80051fe <_Balloc+0x6e>
 80051e0:	2221      	movs	r2, #33	; 0x21
 80051e2:	2104      	movs	r1, #4
 80051e4:	4620      	mov	r0, r4
 80051e6:	f000 fc5d 	bl	8005aa4 <_calloc_r>
 80051ea:	69e3      	ldr	r3, [r4, #28]
 80051ec:	60f0      	str	r0, [r6, #12]
 80051ee:	68db      	ldr	r3, [r3, #12]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d1e4      	bne.n	80051be <_Balloc+0x2e>
 80051f4:	2000      	movs	r0, #0
 80051f6:	bd70      	pop	{r4, r5, r6, pc}
 80051f8:	6802      	ldr	r2, [r0, #0]
 80051fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80051fe:	2300      	movs	r3, #0
 8005200:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005204:	e7f7      	b.n	80051f6 <_Balloc+0x66>
 8005206:	bf00      	nop
 8005208:	080061b1 	.word	0x080061b1
 800520c:	08006242 	.word	0x08006242

08005210 <_Bfree>:
 8005210:	b570      	push	{r4, r5, r6, lr}
 8005212:	69c6      	ldr	r6, [r0, #28]
 8005214:	4605      	mov	r5, r0
 8005216:	460c      	mov	r4, r1
 8005218:	b976      	cbnz	r6, 8005238 <_Bfree+0x28>
 800521a:	2010      	movs	r0, #16
 800521c:	f7ff fe56 	bl	8004ecc <malloc>
 8005220:	4602      	mov	r2, r0
 8005222:	61e8      	str	r0, [r5, #28]
 8005224:	b920      	cbnz	r0, 8005230 <_Bfree+0x20>
 8005226:	4b09      	ldr	r3, [pc, #36]	; (800524c <_Bfree+0x3c>)
 8005228:	4809      	ldr	r0, [pc, #36]	; (8005250 <_Bfree+0x40>)
 800522a:	218f      	movs	r1, #143	; 0x8f
 800522c:	f000 fc1c 	bl	8005a68 <__assert_func>
 8005230:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005234:	6006      	str	r6, [r0, #0]
 8005236:	60c6      	str	r6, [r0, #12]
 8005238:	b13c      	cbz	r4, 800524a <_Bfree+0x3a>
 800523a:	69eb      	ldr	r3, [r5, #28]
 800523c:	6862      	ldr	r2, [r4, #4]
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005244:	6021      	str	r1, [r4, #0]
 8005246:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800524a:	bd70      	pop	{r4, r5, r6, pc}
 800524c:	080061b1 	.word	0x080061b1
 8005250:	08006242 	.word	0x08006242

08005254 <__multadd>:
 8005254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005258:	690d      	ldr	r5, [r1, #16]
 800525a:	4607      	mov	r7, r0
 800525c:	460c      	mov	r4, r1
 800525e:	461e      	mov	r6, r3
 8005260:	f101 0c14 	add.w	ip, r1, #20
 8005264:	2000      	movs	r0, #0
 8005266:	f8dc 3000 	ldr.w	r3, [ip]
 800526a:	b299      	uxth	r1, r3
 800526c:	fb02 6101 	mla	r1, r2, r1, r6
 8005270:	0c1e      	lsrs	r6, r3, #16
 8005272:	0c0b      	lsrs	r3, r1, #16
 8005274:	fb02 3306 	mla	r3, r2, r6, r3
 8005278:	b289      	uxth	r1, r1
 800527a:	3001      	adds	r0, #1
 800527c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005280:	4285      	cmp	r5, r0
 8005282:	f84c 1b04 	str.w	r1, [ip], #4
 8005286:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800528a:	dcec      	bgt.n	8005266 <__multadd+0x12>
 800528c:	b30e      	cbz	r6, 80052d2 <__multadd+0x7e>
 800528e:	68a3      	ldr	r3, [r4, #8]
 8005290:	42ab      	cmp	r3, r5
 8005292:	dc19      	bgt.n	80052c8 <__multadd+0x74>
 8005294:	6861      	ldr	r1, [r4, #4]
 8005296:	4638      	mov	r0, r7
 8005298:	3101      	adds	r1, #1
 800529a:	f7ff ff79 	bl	8005190 <_Balloc>
 800529e:	4680      	mov	r8, r0
 80052a0:	b928      	cbnz	r0, 80052ae <__multadd+0x5a>
 80052a2:	4602      	mov	r2, r0
 80052a4:	4b0c      	ldr	r3, [pc, #48]	; (80052d8 <__multadd+0x84>)
 80052a6:	480d      	ldr	r0, [pc, #52]	; (80052dc <__multadd+0x88>)
 80052a8:	21ba      	movs	r1, #186	; 0xba
 80052aa:	f000 fbdd 	bl	8005a68 <__assert_func>
 80052ae:	6922      	ldr	r2, [r4, #16]
 80052b0:	3202      	adds	r2, #2
 80052b2:	f104 010c 	add.w	r1, r4, #12
 80052b6:	0092      	lsls	r2, r2, #2
 80052b8:	300c      	adds	r0, #12
 80052ba:	f000 fbc7 	bl	8005a4c <memcpy>
 80052be:	4621      	mov	r1, r4
 80052c0:	4638      	mov	r0, r7
 80052c2:	f7ff ffa5 	bl	8005210 <_Bfree>
 80052c6:	4644      	mov	r4, r8
 80052c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80052cc:	3501      	adds	r5, #1
 80052ce:	615e      	str	r6, [r3, #20]
 80052d0:	6125      	str	r5, [r4, #16]
 80052d2:	4620      	mov	r0, r4
 80052d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80052d8:	08006220 	.word	0x08006220
 80052dc:	08006242 	.word	0x08006242

080052e0 <__hi0bits>:
 80052e0:	0c03      	lsrs	r3, r0, #16
 80052e2:	041b      	lsls	r3, r3, #16
 80052e4:	b9d3      	cbnz	r3, 800531c <__hi0bits+0x3c>
 80052e6:	0400      	lsls	r0, r0, #16
 80052e8:	2310      	movs	r3, #16
 80052ea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80052ee:	bf04      	itt	eq
 80052f0:	0200      	lsleq	r0, r0, #8
 80052f2:	3308      	addeq	r3, #8
 80052f4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80052f8:	bf04      	itt	eq
 80052fa:	0100      	lsleq	r0, r0, #4
 80052fc:	3304      	addeq	r3, #4
 80052fe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005302:	bf04      	itt	eq
 8005304:	0080      	lsleq	r0, r0, #2
 8005306:	3302      	addeq	r3, #2
 8005308:	2800      	cmp	r0, #0
 800530a:	db05      	blt.n	8005318 <__hi0bits+0x38>
 800530c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005310:	f103 0301 	add.w	r3, r3, #1
 8005314:	bf08      	it	eq
 8005316:	2320      	moveq	r3, #32
 8005318:	4618      	mov	r0, r3
 800531a:	4770      	bx	lr
 800531c:	2300      	movs	r3, #0
 800531e:	e7e4      	b.n	80052ea <__hi0bits+0xa>

08005320 <__lo0bits>:
 8005320:	6803      	ldr	r3, [r0, #0]
 8005322:	f013 0207 	ands.w	r2, r3, #7
 8005326:	d00c      	beq.n	8005342 <__lo0bits+0x22>
 8005328:	07d9      	lsls	r1, r3, #31
 800532a:	d422      	bmi.n	8005372 <__lo0bits+0x52>
 800532c:	079a      	lsls	r2, r3, #30
 800532e:	bf49      	itett	mi
 8005330:	085b      	lsrmi	r3, r3, #1
 8005332:	089b      	lsrpl	r3, r3, #2
 8005334:	6003      	strmi	r3, [r0, #0]
 8005336:	2201      	movmi	r2, #1
 8005338:	bf5c      	itt	pl
 800533a:	6003      	strpl	r3, [r0, #0]
 800533c:	2202      	movpl	r2, #2
 800533e:	4610      	mov	r0, r2
 8005340:	4770      	bx	lr
 8005342:	b299      	uxth	r1, r3
 8005344:	b909      	cbnz	r1, 800534a <__lo0bits+0x2a>
 8005346:	0c1b      	lsrs	r3, r3, #16
 8005348:	2210      	movs	r2, #16
 800534a:	b2d9      	uxtb	r1, r3
 800534c:	b909      	cbnz	r1, 8005352 <__lo0bits+0x32>
 800534e:	3208      	adds	r2, #8
 8005350:	0a1b      	lsrs	r3, r3, #8
 8005352:	0719      	lsls	r1, r3, #28
 8005354:	bf04      	itt	eq
 8005356:	091b      	lsreq	r3, r3, #4
 8005358:	3204      	addeq	r2, #4
 800535a:	0799      	lsls	r1, r3, #30
 800535c:	bf04      	itt	eq
 800535e:	089b      	lsreq	r3, r3, #2
 8005360:	3202      	addeq	r2, #2
 8005362:	07d9      	lsls	r1, r3, #31
 8005364:	d403      	bmi.n	800536e <__lo0bits+0x4e>
 8005366:	085b      	lsrs	r3, r3, #1
 8005368:	f102 0201 	add.w	r2, r2, #1
 800536c:	d003      	beq.n	8005376 <__lo0bits+0x56>
 800536e:	6003      	str	r3, [r0, #0]
 8005370:	e7e5      	b.n	800533e <__lo0bits+0x1e>
 8005372:	2200      	movs	r2, #0
 8005374:	e7e3      	b.n	800533e <__lo0bits+0x1e>
 8005376:	2220      	movs	r2, #32
 8005378:	e7e1      	b.n	800533e <__lo0bits+0x1e>
	...

0800537c <__i2b>:
 800537c:	b510      	push	{r4, lr}
 800537e:	460c      	mov	r4, r1
 8005380:	2101      	movs	r1, #1
 8005382:	f7ff ff05 	bl	8005190 <_Balloc>
 8005386:	4602      	mov	r2, r0
 8005388:	b928      	cbnz	r0, 8005396 <__i2b+0x1a>
 800538a:	4b05      	ldr	r3, [pc, #20]	; (80053a0 <__i2b+0x24>)
 800538c:	4805      	ldr	r0, [pc, #20]	; (80053a4 <__i2b+0x28>)
 800538e:	f240 1145 	movw	r1, #325	; 0x145
 8005392:	f000 fb69 	bl	8005a68 <__assert_func>
 8005396:	2301      	movs	r3, #1
 8005398:	6144      	str	r4, [r0, #20]
 800539a:	6103      	str	r3, [r0, #16]
 800539c:	bd10      	pop	{r4, pc}
 800539e:	bf00      	nop
 80053a0:	08006220 	.word	0x08006220
 80053a4:	08006242 	.word	0x08006242

080053a8 <__multiply>:
 80053a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053ac:	4691      	mov	r9, r2
 80053ae:	690a      	ldr	r2, [r1, #16]
 80053b0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	bfb8      	it	lt
 80053b8:	460b      	movlt	r3, r1
 80053ba:	460c      	mov	r4, r1
 80053bc:	bfbc      	itt	lt
 80053be:	464c      	movlt	r4, r9
 80053c0:	4699      	movlt	r9, r3
 80053c2:	6927      	ldr	r7, [r4, #16]
 80053c4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80053c8:	68a3      	ldr	r3, [r4, #8]
 80053ca:	6861      	ldr	r1, [r4, #4]
 80053cc:	eb07 060a 	add.w	r6, r7, sl
 80053d0:	42b3      	cmp	r3, r6
 80053d2:	b085      	sub	sp, #20
 80053d4:	bfb8      	it	lt
 80053d6:	3101      	addlt	r1, #1
 80053d8:	f7ff feda 	bl	8005190 <_Balloc>
 80053dc:	b930      	cbnz	r0, 80053ec <__multiply+0x44>
 80053de:	4602      	mov	r2, r0
 80053e0:	4b44      	ldr	r3, [pc, #272]	; (80054f4 <__multiply+0x14c>)
 80053e2:	4845      	ldr	r0, [pc, #276]	; (80054f8 <__multiply+0x150>)
 80053e4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80053e8:	f000 fb3e 	bl	8005a68 <__assert_func>
 80053ec:	f100 0514 	add.w	r5, r0, #20
 80053f0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80053f4:	462b      	mov	r3, r5
 80053f6:	2200      	movs	r2, #0
 80053f8:	4543      	cmp	r3, r8
 80053fa:	d321      	bcc.n	8005440 <__multiply+0x98>
 80053fc:	f104 0314 	add.w	r3, r4, #20
 8005400:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005404:	f109 0314 	add.w	r3, r9, #20
 8005408:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800540c:	9202      	str	r2, [sp, #8]
 800540e:	1b3a      	subs	r2, r7, r4
 8005410:	3a15      	subs	r2, #21
 8005412:	f022 0203 	bic.w	r2, r2, #3
 8005416:	3204      	adds	r2, #4
 8005418:	f104 0115 	add.w	r1, r4, #21
 800541c:	428f      	cmp	r7, r1
 800541e:	bf38      	it	cc
 8005420:	2204      	movcc	r2, #4
 8005422:	9201      	str	r2, [sp, #4]
 8005424:	9a02      	ldr	r2, [sp, #8]
 8005426:	9303      	str	r3, [sp, #12]
 8005428:	429a      	cmp	r2, r3
 800542a:	d80c      	bhi.n	8005446 <__multiply+0x9e>
 800542c:	2e00      	cmp	r6, #0
 800542e:	dd03      	ble.n	8005438 <__multiply+0x90>
 8005430:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005434:	2b00      	cmp	r3, #0
 8005436:	d05b      	beq.n	80054f0 <__multiply+0x148>
 8005438:	6106      	str	r6, [r0, #16]
 800543a:	b005      	add	sp, #20
 800543c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005440:	f843 2b04 	str.w	r2, [r3], #4
 8005444:	e7d8      	b.n	80053f8 <__multiply+0x50>
 8005446:	f8b3 a000 	ldrh.w	sl, [r3]
 800544a:	f1ba 0f00 	cmp.w	sl, #0
 800544e:	d024      	beq.n	800549a <__multiply+0xf2>
 8005450:	f104 0e14 	add.w	lr, r4, #20
 8005454:	46a9      	mov	r9, r5
 8005456:	f04f 0c00 	mov.w	ip, #0
 800545a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800545e:	f8d9 1000 	ldr.w	r1, [r9]
 8005462:	fa1f fb82 	uxth.w	fp, r2
 8005466:	b289      	uxth	r1, r1
 8005468:	fb0a 110b 	mla	r1, sl, fp, r1
 800546c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005470:	f8d9 2000 	ldr.w	r2, [r9]
 8005474:	4461      	add	r1, ip
 8005476:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800547a:	fb0a c20b 	mla	r2, sl, fp, ip
 800547e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005482:	b289      	uxth	r1, r1
 8005484:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005488:	4577      	cmp	r7, lr
 800548a:	f849 1b04 	str.w	r1, [r9], #4
 800548e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005492:	d8e2      	bhi.n	800545a <__multiply+0xb2>
 8005494:	9a01      	ldr	r2, [sp, #4]
 8005496:	f845 c002 	str.w	ip, [r5, r2]
 800549a:	9a03      	ldr	r2, [sp, #12]
 800549c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80054a0:	3304      	adds	r3, #4
 80054a2:	f1b9 0f00 	cmp.w	r9, #0
 80054a6:	d021      	beq.n	80054ec <__multiply+0x144>
 80054a8:	6829      	ldr	r1, [r5, #0]
 80054aa:	f104 0c14 	add.w	ip, r4, #20
 80054ae:	46ae      	mov	lr, r5
 80054b0:	f04f 0a00 	mov.w	sl, #0
 80054b4:	f8bc b000 	ldrh.w	fp, [ip]
 80054b8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80054bc:	fb09 220b 	mla	r2, r9, fp, r2
 80054c0:	4452      	add	r2, sl
 80054c2:	b289      	uxth	r1, r1
 80054c4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80054c8:	f84e 1b04 	str.w	r1, [lr], #4
 80054cc:	f85c 1b04 	ldr.w	r1, [ip], #4
 80054d0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80054d4:	f8be 1000 	ldrh.w	r1, [lr]
 80054d8:	fb09 110a 	mla	r1, r9, sl, r1
 80054dc:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80054e0:	4567      	cmp	r7, ip
 80054e2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80054e6:	d8e5      	bhi.n	80054b4 <__multiply+0x10c>
 80054e8:	9a01      	ldr	r2, [sp, #4]
 80054ea:	50a9      	str	r1, [r5, r2]
 80054ec:	3504      	adds	r5, #4
 80054ee:	e799      	b.n	8005424 <__multiply+0x7c>
 80054f0:	3e01      	subs	r6, #1
 80054f2:	e79b      	b.n	800542c <__multiply+0x84>
 80054f4:	08006220 	.word	0x08006220
 80054f8:	08006242 	.word	0x08006242

080054fc <__pow5mult>:
 80054fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005500:	4615      	mov	r5, r2
 8005502:	f012 0203 	ands.w	r2, r2, #3
 8005506:	4606      	mov	r6, r0
 8005508:	460f      	mov	r7, r1
 800550a:	d007      	beq.n	800551c <__pow5mult+0x20>
 800550c:	4c25      	ldr	r4, [pc, #148]	; (80055a4 <__pow5mult+0xa8>)
 800550e:	3a01      	subs	r2, #1
 8005510:	2300      	movs	r3, #0
 8005512:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005516:	f7ff fe9d 	bl	8005254 <__multadd>
 800551a:	4607      	mov	r7, r0
 800551c:	10ad      	asrs	r5, r5, #2
 800551e:	d03d      	beq.n	800559c <__pow5mult+0xa0>
 8005520:	69f4      	ldr	r4, [r6, #28]
 8005522:	b97c      	cbnz	r4, 8005544 <__pow5mult+0x48>
 8005524:	2010      	movs	r0, #16
 8005526:	f7ff fcd1 	bl	8004ecc <malloc>
 800552a:	4602      	mov	r2, r0
 800552c:	61f0      	str	r0, [r6, #28]
 800552e:	b928      	cbnz	r0, 800553c <__pow5mult+0x40>
 8005530:	4b1d      	ldr	r3, [pc, #116]	; (80055a8 <__pow5mult+0xac>)
 8005532:	481e      	ldr	r0, [pc, #120]	; (80055ac <__pow5mult+0xb0>)
 8005534:	f240 11b3 	movw	r1, #435	; 0x1b3
 8005538:	f000 fa96 	bl	8005a68 <__assert_func>
 800553c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005540:	6004      	str	r4, [r0, #0]
 8005542:	60c4      	str	r4, [r0, #12]
 8005544:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8005548:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800554c:	b94c      	cbnz	r4, 8005562 <__pow5mult+0x66>
 800554e:	f240 2171 	movw	r1, #625	; 0x271
 8005552:	4630      	mov	r0, r6
 8005554:	f7ff ff12 	bl	800537c <__i2b>
 8005558:	2300      	movs	r3, #0
 800555a:	f8c8 0008 	str.w	r0, [r8, #8]
 800555e:	4604      	mov	r4, r0
 8005560:	6003      	str	r3, [r0, #0]
 8005562:	f04f 0900 	mov.w	r9, #0
 8005566:	07eb      	lsls	r3, r5, #31
 8005568:	d50a      	bpl.n	8005580 <__pow5mult+0x84>
 800556a:	4639      	mov	r1, r7
 800556c:	4622      	mov	r2, r4
 800556e:	4630      	mov	r0, r6
 8005570:	f7ff ff1a 	bl	80053a8 <__multiply>
 8005574:	4639      	mov	r1, r7
 8005576:	4680      	mov	r8, r0
 8005578:	4630      	mov	r0, r6
 800557a:	f7ff fe49 	bl	8005210 <_Bfree>
 800557e:	4647      	mov	r7, r8
 8005580:	106d      	asrs	r5, r5, #1
 8005582:	d00b      	beq.n	800559c <__pow5mult+0xa0>
 8005584:	6820      	ldr	r0, [r4, #0]
 8005586:	b938      	cbnz	r0, 8005598 <__pow5mult+0x9c>
 8005588:	4622      	mov	r2, r4
 800558a:	4621      	mov	r1, r4
 800558c:	4630      	mov	r0, r6
 800558e:	f7ff ff0b 	bl	80053a8 <__multiply>
 8005592:	6020      	str	r0, [r4, #0]
 8005594:	f8c0 9000 	str.w	r9, [r0]
 8005598:	4604      	mov	r4, r0
 800559a:	e7e4      	b.n	8005566 <__pow5mult+0x6a>
 800559c:	4638      	mov	r0, r7
 800559e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055a2:	bf00      	nop
 80055a4:	08006390 	.word	0x08006390
 80055a8:	080061b1 	.word	0x080061b1
 80055ac:	08006242 	.word	0x08006242

080055b0 <__lshift>:
 80055b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055b4:	460c      	mov	r4, r1
 80055b6:	6849      	ldr	r1, [r1, #4]
 80055b8:	6923      	ldr	r3, [r4, #16]
 80055ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80055be:	68a3      	ldr	r3, [r4, #8]
 80055c0:	4607      	mov	r7, r0
 80055c2:	4691      	mov	r9, r2
 80055c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80055c8:	f108 0601 	add.w	r6, r8, #1
 80055cc:	42b3      	cmp	r3, r6
 80055ce:	db0b      	blt.n	80055e8 <__lshift+0x38>
 80055d0:	4638      	mov	r0, r7
 80055d2:	f7ff fddd 	bl	8005190 <_Balloc>
 80055d6:	4605      	mov	r5, r0
 80055d8:	b948      	cbnz	r0, 80055ee <__lshift+0x3e>
 80055da:	4602      	mov	r2, r0
 80055dc:	4b28      	ldr	r3, [pc, #160]	; (8005680 <__lshift+0xd0>)
 80055de:	4829      	ldr	r0, [pc, #164]	; (8005684 <__lshift+0xd4>)
 80055e0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80055e4:	f000 fa40 	bl	8005a68 <__assert_func>
 80055e8:	3101      	adds	r1, #1
 80055ea:	005b      	lsls	r3, r3, #1
 80055ec:	e7ee      	b.n	80055cc <__lshift+0x1c>
 80055ee:	2300      	movs	r3, #0
 80055f0:	f100 0114 	add.w	r1, r0, #20
 80055f4:	f100 0210 	add.w	r2, r0, #16
 80055f8:	4618      	mov	r0, r3
 80055fa:	4553      	cmp	r3, sl
 80055fc:	db33      	blt.n	8005666 <__lshift+0xb6>
 80055fe:	6920      	ldr	r0, [r4, #16]
 8005600:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005604:	f104 0314 	add.w	r3, r4, #20
 8005608:	f019 091f 	ands.w	r9, r9, #31
 800560c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005610:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005614:	d02b      	beq.n	800566e <__lshift+0xbe>
 8005616:	f1c9 0e20 	rsb	lr, r9, #32
 800561a:	468a      	mov	sl, r1
 800561c:	2200      	movs	r2, #0
 800561e:	6818      	ldr	r0, [r3, #0]
 8005620:	fa00 f009 	lsl.w	r0, r0, r9
 8005624:	4310      	orrs	r0, r2
 8005626:	f84a 0b04 	str.w	r0, [sl], #4
 800562a:	f853 2b04 	ldr.w	r2, [r3], #4
 800562e:	459c      	cmp	ip, r3
 8005630:	fa22 f20e 	lsr.w	r2, r2, lr
 8005634:	d8f3      	bhi.n	800561e <__lshift+0x6e>
 8005636:	ebac 0304 	sub.w	r3, ip, r4
 800563a:	3b15      	subs	r3, #21
 800563c:	f023 0303 	bic.w	r3, r3, #3
 8005640:	3304      	adds	r3, #4
 8005642:	f104 0015 	add.w	r0, r4, #21
 8005646:	4584      	cmp	ip, r0
 8005648:	bf38      	it	cc
 800564a:	2304      	movcc	r3, #4
 800564c:	50ca      	str	r2, [r1, r3]
 800564e:	b10a      	cbz	r2, 8005654 <__lshift+0xa4>
 8005650:	f108 0602 	add.w	r6, r8, #2
 8005654:	3e01      	subs	r6, #1
 8005656:	4638      	mov	r0, r7
 8005658:	612e      	str	r6, [r5, #16]
 800565a:	4621      	mov	r1, r4
 800565c:	f7ff fdd8 	bl	8005210 <_Bfree>
 8005660:	4628      	mov	r0, r5
 8005662:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005666:	f842 0f04 	str.w	r0, [r2, #4]!
 800566a:	3301      	adds	r3, #1
 800566c:	e7c5      	b.n	80055fa <__lshift+0x4a>
 800566e:	3904      	subs	r1, #4
 8005670:	f853 2b04 	ldr.w	r2, [r3], #4
 8005674:	f841 2f04 	str.w	r2, [r1, #4]!
 8005678:	459c      	cmp	ip, r3
 800567a:	d8f9      	bhi.n	8005670 <__lshift+0xc0>
 800567c:	e7ea      	b.n	8005654 <__lshift+0xa4>
 800567e:	bf00      	nop
 8005680:	08006220 	.word	0x08006220
 8005684:	08006242 	.word	0x08006242

08005688 <__mcmp>:
 8005688:	b530      	push	{r4, r5, lr}
 800568a:	6902      	ldr	r2, [r0, #16]
 800568c:	690c      	ldr	r4, [r1, #16]
 800568e:	1b12      	subs	r2, r2, r4
 8005690:	d10e      	bne.n	80056b0 <__mcmp+0x28>
 8005692:	f100 0314 	add.w	r3, r0, #20
 8005696:	3114      	adds	r1, #20
 8005698:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800569c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80056a0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80056a4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80056a8:	42a5      	cmp	r5, r4
 80056aa:	d003      	beq.n	80056b4 <__mcmp+0x2c>
 80056ac:	d305      	bcc.n	80056ba <__mcmp+0x32>
 80056ae:	2201      	movs	r2, #1
 80056b0:	4610      	mov	r0, r2
 80056b2:	bd30      	pop	{r4, r5, pc}
 80056b4:	4283      	cmp	r3, r0
 80056b6:	d3f3      	bcc.n	80056a0 <__mcmp+0x18>
 80056b8:	e7fa      	b.n	80056b0 <__mcmp+0x28>
 80056ba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80056be:	e7f7      	b.n	80056b0 <__mcmp+0x28>

080056c0 <__mdiff>:
 80056c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056c4:	460c      	mov	r4, r1
 80056c6:	4606      	mov	r6, r0
 80056c8:	4611      	mov	r1, r2
 80056ca:	4620      	mov	r0, r4
 80056cc:	4690      	mov	r8, r2
 80056ce:	f7ff ffdb 	bl	8005688 <__mcmp>
 80056d2:	1e05      	subs	r5, r0, #0
 80056d4:	d110      	bne.n	80056f8 <__mdiff+0x38>
 80056d6:	4629      	mov	r1, r5
 80056d8:	4630      	mov	r0, r6
 80056da:	f7ff fd59 	bl	8005190 <_Balloc>
 80056de:	b930      	cbnz	r0, 80056ee <__mdiff+0x2e>
 80056e0:	4b3a      	ldr	r3, [pc, #232]	; (80057cc <__mdiff+0x10c>)
 80056e2:	4602      	mov	r2, r0
 80056e4:	f240 2137 	movw	r1, #567	; 0x237
 80056e8:	4839      	ldr	r0, [pc, #228]	; (80057d0 <__mdiff+0x110>)
 80056ea:	f000 f9bd 	bl	8005a68 <__assert_func>
 80056ee:	2301      	movs	r3, #1
 80056f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80056f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056f8:	bfa4      	itt	ge
 80056fa:	4643      	movge	r3, r8
 80056fc:	46a0      	movge	r8, r4
 80056fe:	4630      	mov	r0, r6
 8005700:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005704:	bfa6      	itte	ge
 8005706:	461c      	movge	r4, r3
 8005708:	2500      	movge	r5, #0
 800570a:	2501      	movlt	r5, #1
 800570c:	f7ff fd40 	bl	8005190 <_Balloc>
 8005710:	b920      	cbnz	r0, 800571c <__mdiff+0x5c>
 8005712:	4b2e      	ldr	r3, [pc, #184]	; (80057cc <__mdiff+0x10c>)
 8005714:	4602      	mov	r2, r0
 8005716:	f240 2145 	movw	r1, #581	; 0x245
 800571a:	e7e5      	b.n	80056e8 <__mdiff+0x28>
 800571c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005720:	6926      	ldr	r6, [r4, #16]
 8005722:	60c5      	str	r5, [r0, #12]
 8005724:	f104 0914 	add.w	r9, r4, #20
 8005728:	f108 0514 	add.w	r5, r8, #20
 800572c:	f100 0e14 	add.w	lr, r0, #20
 8005730:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005734:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005738:	f108 0210 	add.w	r2, r8, #16
 800573c:	46f2      	mov	sl, lr
 800573e:	2100      	movs	r1, #0
 8005740:	f859 3b04 	ldr.w	r3, [r9], #4
 8005744:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005748:	fa11 f88b 	uxtah	r8, r1, fp
 800574c:	b299      	uxth	r1, r3
 800574e:	0c1b      	lsrs	r3, r3, #16
 8005750:	eba8 0801 	sub.w	r8, r8, r1
 8005754:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005758:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800575c:	fa1f f888 	uxth.w	r8, r8
 8005760:	1419      	asrs	r1, r3, #16
 8005762:	454e      	cmp	r6, r9
 8005764:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005768:	f84a 3b04 	str.w	r3, [sl], #4
 800576c:	d8e8      	bhi.n	8005740 <__mdiff+0x80>
 800576e:	1b33      	subs	r3, r6, r4
 8005770:	3b15      	subs	r3, #21
 8005772:	f023 0303 	bic.w	r3, r3, #3
 8005776:	3304      	adds	r3, #4
 8005778:	3415      	adds	r4, #21
 800577a:	42a6      	cmp	r6, r4
 800577c:	bf38      	it	cc
 800577e:	2304      	movcc	r3, #4
 8005780:	441d      	add	r5, r3
 8005782:	4473      	add	r3, lr
 8005784:	469e      	mov	lr, r3
 8005786:	462e      	mov	r6, r5
 8005788:	4566      	cmp	r6, ip
 800578a:	d30e      	bcc.n	80057aa <__mdiff+0xea>
 800578c:	f10c 0203 	add.w	r2, ip, #3
 8005790:	1b52      	subs	r2, r2, r5
 8005792:	f022 0203 	bic.w	r2, r2, #3
 8005796:	3d03      	subs	r5, #3
 8005798:	45ac      	cmp	ip, r5
 800579a:	bf38      	it	cc
 800579c:	2200      	movcc	r2, #0
 800579e:	4413      	add	r3, r2
 80057a0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80057a4:	b17a      	cbz	r2, 80057c6 <__mdiff+0x106>
 80057a6:	6107      	str	r7, [r0, #16]
 80057a8:	e7a4      	b.n	80056f4 <__mdiff+0x34>
 80057aa:	f856 8b04 	ldr.w	r8, [r6], #4
 80057ae:	fa11 f288 	uxtah	r2, r1, r8
 80057b2:	1414      	asrs	r4, r2, #16
 80057b4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80057b8:	b292      	uxth	r2, r2
 80057ba:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80057be:	f84e 2b04 	str.w	r2, [lr], #4
 80057c2:	1421      	asrs	r1, r4, #16
 80057c4:	e7e0      	b.n	8005788 <__mdiff+0xc8>
 80057c6:	3f01      	subs	r7, #1
 80057c8:	e7ea      	b.n	80057a0 <__mdiff+0xe0>
 80057ca:	bf00      	nop
 80057cc:	08006220 	.word	0x08006220
 80057d0:	08006242 	.word	0x08006242

080057d4 <__d2b>:
 80057d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80057d8:	460f      	mov	r7, r1
 80057da:	2101      	movs	r1, #1
 80057dc:	ec59 8b10 	vmov	r8, r9, d0
 80057e0:	4616      	mov	r6, r2
 80057e2:	f7ff fcd5 	bl	8005190 <_Balloc>
 80057e6:	4604      	mov	r4, r0
 80057e8:	b930      	cbnz	r0, 80057f8 <__d2b+0x24>
 80057ea:	4602      	mov	r2, r0
 80057ec:	4b24      	ldr	r3, [pc, #144]	; (8005880 <__d2b+0xac>)
 80057ee:	4825      	ldr	r0, [pc, #148]	; (8005884 <__d2b+0xb0>)
 80057f0:	f240 310f 	movw	r1, #783	; 0x30f
 80057f4:	f000 f938 	bl	8005a68 <__assert_func>
 80057f8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80057fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005800:	bb2d      	cbnz	r5, 800584e <__d2b+0x7a>
 8005802:	9301      	str	r3, [sp, #4]
 8005804:	f1b8 0300 	subs.w	r3, r8, #0
 8005808:	d026      	beq.n	8005858 <__d2b+0x84>
 800580a:	4668      	mov	r0, sp
 800580c:	9300      	str	r3, [sp, #0]
 800580e:	f7ff fd87 	bl	8005320 <__lo0bits>
 8005812:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005816:	b1e8      	cbz	r0, 8005854 <__d2b+0x80>
 8005818:	f1c0 0320 	rsb	r3, r0, #32
 800581c:	fa02 f303 	lsl.w	r3, r2, r3
 8005820:	430b      	orrs	r3, r1
 8005822:	40c2      	lsrs	r2, r0
 8005824:	6163      	str	r3, [r4, #20]
 8005826:	9201      	str	r2, [sp, #4]
 8005828:	9b01      	ldr	r3, [sp, #4]
 800582a:	61a3      	str	r3, [r4, #24]
 800582c:	2b00      	cmp	r3, #0
 800582e:	bf14      	ite	ne
 8005830:	2202      	movne	r2, #2
 8005832:	2201      	moveq	r2, #1
 8005834:	6122      	str	r2, [r4, #16]
 8005836:	b1bd      	cbz	r5, 8005868 <__d2b+0x94>
 8005838:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800583c:	4405      	add	r5, r0
 800583e:	603d      	str	r5, [r7, #0]
 8005840:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005844:	6030      	str	r0, [r6, #0]
 8005846:	4620      	mov	r0, r4
 8005848:	b003      	add	sp, #12
 800584a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800584e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005852:	e7d6      	b.n	8005802 <__d2b+0x2e>
 8005854:	6161      	str	r1, [r4, #20]
 8005856:	e7e7      	b.n	8005828 <__d2b+0x54>
 8005858:	a801      	add	r0, sp, #4
 800585a:	f7ff fd61 	bl	8005320 <__lo0bits>
 800585e:	9b01      	ldr	r3, [sp, #4]
 8005860:	6163      	str	r3, [r4, #20]
 8005862:	3020      	adds	r0, #32
 8005864:	2201      	movs	r2, #1
 8005866:	e7e5      	b.n	8005834 <__d2b+0x60>
 8005868:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800586c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005870:	6038      	str	r0, [r7, #0]
 8005872:	6918      	ldr	r0, [r3, #16]
 8005874:	f7ff fd34 	bl	80052e0 <__hi0bits>
 8005878:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800587c:	e7e2      	b.n	8005844 <__d2b+0x70>
 800587e:	bf00      	nop
 8005880:	08006220 	.word	0x08006220
 8005884:	08006242 	.word	0x08006242

08005888 <__sread>:
 8005888:	b510      	push	{r4, lr}
 800588a:	460c      	mov	r4, r1
 800588c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005890:	f000 f8a8 	bl	80059e4 <_read_r>
 8005894:	2800      	cmp	r0, #0
 8005896:	bfab      	itete	ge
 8005898:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800589a:	89a3      	ldrhlt	r3, [r4, #12]
 800589c:	181b      	addge	r3, r3, r0
 800589e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80058a2:	bfac      	ite	ge
 80058a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80058a6:	81a3      	strhlt	r3, [r4, #12]
 80058a8:	bd10      	pop	{r4, pc}

080058aa <__swrite>:
 80058aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058ae:	461f      	mov	r7, r3
 80058b0:	898b      	ldrh	r3, [r1, #12]
 80058b2:	05db      	lsls	r3, r3, #23
 80058b4:	4605      	mov	r5, r0
 80058b6:	460c      	mov	r4, r1
 80058b8:	4616      	mov	r6, r2
 80058ba:	d505      	bpl.n	80058c8 <__swrite+0x1e>
 80058bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058c0:	2302      	movs	r3, #2
 80058c2:	2200      	movs	r2, #0
 80058c4:	f000 f87c 	bl	80059c0 <_lseek_r>
 80058c8:	89a3      	ldrh	r3, [r4, #12]
 80058ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80058d2:	81a3      	strh	r3, [r4, #12]
 80058d4:	4632      	mov	r2, r6
 80058d6:	463b      	mov	r3, r7
 80058d8:	4628      	mov	r0, r5
 80058da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058de:	f000 b8a3 	b.w	8005a28 <_write_r>

080058e2 <__sseek>:
 80058e2:	b510      	push	{r4, lr}
 80058e4:	460c      	mov	r4, r1
 80058e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058ea:	f000 f869 	bl	80059c0 <_lseek_r>
 80058ee:	1c43      	adds	r3, r0, #1
 80058f0:	89a3      	ldrh	r3, [r4, #12]
 80058f2:	bf15      	itete	ne
 80058f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80058f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80058fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80058fe:	81a3      	strheq	r3, [r4, #12]
 8005900:	bf18      	it	ne
 8005902:	81a3      	strhne	r3, [r4, #12]
 8005904:	bd10      	pop	{r4, pc}

08005906 <__sclose>:
 8005906:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800590a:	f000 b849 	b.w	80059a0 <_close_r>

0800590e <_realloc_r>:
 800590e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005912:	4680      	mov	r8, r0
 8005914:	4614      	mov	r4, r2
 8005916:	460e      	mov	r6, r1
 8005918:	b921      	cbnz	r1, 8005924 <_realloc_r+0x16>
 800591a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800591e:	4611      	mov	r1, r2
 8005920:	f7ff bafc 	b.w	8004f1c <_malloc_r>
 8005924:	b92a      	cbnz	r2, 8005932 <_realloc_r+0x24>
 8005926:	f000 f8d3 	bl	8005ad0 <_free_r>
 800592a:	4625      	mov	r5, r4
 800592c:	4628      	mov	r0, r5
 800592e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005932:	f000 f92b 	bl	8005b8c <_malloc_usable_size_r>
 8005936:	4284      	cmp	r4, r0
 8005938:	4607      	mov	r7, r0
 800593a:	d802      	bhi.n	8005942 <_realloc_r+0x34>
 800593c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005940:	d812      	bhi.n	8005968 <_realloc_r+0x5a>
 8005942:	4621      	mov	r1, r4
 8005944:	4640      	mov	r0, r8
 8005946:	f7ff fae9 	bl	8004f1c <_malloc_r>
 800594a:	4605      	mov	r5, r0
 800594c:	2800      	cmp	r0, #0
 800594e:	d0ed      	beq.n	800592c <_realloc_r+0x1e>
 8005950:	42bc      	cmp	r4, r7
 8005952:	4622      	mov	r2, r4
 8005954:	4631      	mov	r1, r6
 8005956:	bf28      	it	cs
 8005958:	463a      	movcs	r2, r7
 800595a:	f000 f877 	bl	8005a4c <memcpy>
 800595e:	4631      	mov	r1, r6
 8005960:	4640      	mov	r0, r8
 8005962:	f000 f8b5 	bl	8005ad0 <_free_r>
 8005966:	e7e1      	b.n	800592c <_realloc_r+0x1e>
 8005968:	4635      	mov	r5, r6
 800596a:	e7df      	b.n	800592c <_realloc_r+0x1e>

0800596c <memmove>:
 800596c:	4288      	cmp	r0, r1
 800596e:	b510      	push	{r4, lr}
 8005970:	eb01 0402 	add.w	r4, r1, r2
 8005974:	d902      	bls.n	800597c <memmove+0x10>
 8005976:	4284      	cmp	r4, r0
 8005978:	4623      	mov	r3, r4
 800597a:	d807      	bhi.n	800598c <memmove+0x20>
 800597c:	1e43      	subs	r3, r0, #1
 800597e:	42a1      	cmp	r1, r4
 8005980:	d008      	beq.n	8005994 <memmove+0x28>
 8005982:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005986:	f803 2f01 	strb.w	r2, [r3, #1]!
 800598a:	e7f8      	b.n	800597e <memmove+0x12>
 800598c:	4402      	add	r2, r0
 800598e:	4601      	mov	r1, r0
 8005990:	428a      	cmp	r2, r1
 8005992:	d100      	bne.n	8005996 <memmove+0x2a>
 8005994:	bd10      	pop	{r4, pc}
 8005996:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800599a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800599e:	e7f7      	b.n	8005990 <memmove+0x24>

080059a0 <_close_r>:
 80059a0:	b538      	push	{r3, r4, r5, lr}
 80059a2:	4d06      	ldr	r5, [pc, #24]	; (80059bc <_close_r+0x1c>)
 80059a4:	2300      	movs	r3, #0
 80059a6:	4604      	mov	r4, r0
 80059a8:	4608      	mov	r0, r1
 80059aa:	602b      	str	r3, [r5, #0]
 80059ac:	f7fb fd0b 	bl	80013c6 <_close>
 80059b0:	1c43      	adds	r3, r0, #1
 80059b2:	d102      	bne.n	80059ba <_close_r+0x1a>
 80059b4:	682b      	ldr	r3, [r5, #0]
 80059b6:	b103      	cbz	r3, 80059ba <_close_r+0x1a>
 80059b8:	6023      	str	r3, [r4, #0]
 80059ba:	bd38      	pop	{r3, r4, r5, pc}
 80059bc:	200003e0 	.word	0x200003e0

080059c0 <_lseek_r>:
 80059c0:	b538      	push	{r3, r4, r5, lr}
 80059c2:	4d07      	ldr	r5, [pc, #28]	; (80059e0 <_lseek_r+0x20>)
 80059c4:	4604      	mov	r4, r0
 80059c6:	4608      	mov	r0, r1
 80059c8:	4611      	mov	r1, r2
 80059ca:	2200      	movs	r2, #0
 80059cc:	602a      	str	r2, [r5, #0]
 80059ce:	461a      	mov	r2, r3
 80059d0:	f7fb fd20 	bl	8001414 <_lseek>
 80059d4:	1c43      	adds	r3, r0, #1
 80059d6:	d102      	bne.n	80059de <_lseek_r+0x1e>
 80059d8:	682b      	ldr	r3, [r5, #0]
 80059da:	b103      	cbz	r3, 80059de <_lseek_r+0x1e>
 80059dc:	6023      	str	r3, [r4, #0]
 80059de:	bd38      	pop	{r3, r4, r5, pc}
 80059e0:	200003e0 	.word	0x200003e0

080059e4 <_read_r>:
 80059e4:	b538      	push	{r3, r4, r5, lr}
 80059e6:	4d07      	ldr	r5, [pc, #28]	; (8005a04 <_read_r+0x20>)
 80059e8:	4604      	mov	r4, r0
 80059ea:	4608      	mov	r0, r1
 80059ec:	4611      	mov	r1, r2
 80059ee:	2200      	movs	r2, #0
 80059f0:	602a      	str	r2, [r5, #0]
 80059f2:	461a      	mov	r2, r3
 80059f4:	f7fb fcae 	bl	8001354 <_read>
 80059f8:	1c43      	adds	r3, r0, #1
 80059fa:	d102      	bne.n	8005a02 <_read_r+0x1e>
 80059fc:	682b      	ldr	r3, [r5, #0]
 80059fe:	b103      	cbz	r3, 8005a02 <_read_r+0x1e>
 8005a00:	6023      	str	r3, [r4, #0]
 8005a02:	bd38      	pop	{r3, r4, r5, pc}
 8005a04:	200003e0 	.word	0x200003e0

08005a08 <_sbrk_r>:
 8005a08:	b538      	push	{r3, r4, r5, lr}
 8005a0a:	4d06      	ldr	r5, [pc, #24]	; (8005a24 <_sbrk_r+0x1c>)
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	4604      	mov	r4, r0
 8005a10:	4608      	mov	r0, r1
 8005a12:	602b      	str	r3, [r5, #0]
 8005a14:	f7fb fd0c 	bl	8001430 <_sbrk>
 8005a18:	1c43      	adds	r3, r0, #1
 8005a1a:	d102      	bne.n	8005a22 <_sbrk_r+0x1a>
 8005a1c:	682b      	ldr	r3, [r5, #0]
 8005a1e:	b103      	cbz	r3, 8005a22 <_sbrk_r+0x1a>
 8005a20:	6023      	str	r3, [r4, #0]
 8005a22:	bd38      	pop	{r3, r4, r5, pc}
 8005a24:	200003e0 	.word	0x200003e0

08005a28 <_write_r>:
 8005a28:	b538      	push	{r3, r4, r5, lr}
 8005a2a:	4d07      	ldr	r5, [pc, #28]	; (8005a48 <_write_r+0x20>)
 8005a2c:	4604      	mov	r4, r0
 8005a2e:	4608      	mov	r0, r1
 8005a30:	4611      	mov	r1, r2
 8005a32:	2200      	movs	r2, #0
 8005a34:	602a      	str	r2, [r5, #0]
 8005a36:	461a      	mov	r2, r3
 8005a38:	f7fb fca9 	bl	800138e <_write>
 8005a3c:	1c43      	adds	r3, r0, #1
 8005a3e:	d102      	bne.n	8005a46 <_write_r+0x1e>
 8005a40:	682b      	ldr	r3, [r5, #0]
 8005a42:	b103      	cbz	r3, 8005a46 <_write_r+0x1e>
 8005a44:	6023      	str	r3, [r4, #0]
 8005a46:	bd38      	pop	{r3, r4, r5, pc}
 8005a48:	200003e0 	.word	0x200003e0

08005a4c <memcpy>:
 8005a4c:	440a      	add	r2, r1
 8005a4e:	4291      	cmp	r1, r2
 8005a50:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005a54:	d100      	bne.n	8005a58 <memcpy+0xc>
 8005a56:	4770      	bx	lr
 8005a58:	b510      	push	{r4, lr}
 8005a5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a62:	4291      	cmp	r1, r2
 8005a64:	d1f9      	bne.n	8005a5a <memcpy+0xe>
 8005a66:	bd10      	pop	{r4, pc}

08005a68 <__assert_func>:
 8005a68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005a6a:	4614      	mov	r4, r2
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	4b09      	ldr	r3, [pc, #36]	; (8005a94 <__assert_func+0x2c>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4605      	mov	r5, r0
 8005a74:	68d8      	ldr	r0, [r3, #12]
 8005a76:	b14c      	cbz	r4, 8005a8c <__assert_func+0x24>
 8005a78:	4b07      	ldr	r3, [pc, #28]	; (8005a98 <__assert_func+0x30>)
 8005a7a:	9100      	str	r1, [sp, #0]
 8005a7c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005a80:	4906      	ldr	r1, [pc, #24]	; (8005a9c <__assert_func+0x34>)
 8005a82:	462b      	mov	r3, r5
 8005a84:	f000 f88a 	bl	8005b9c <fiprintf>
 8005a88:	f000 f8a7 	bl	8005bda <abort>
 8005a8c:	4b04      	ldr	r3, [pc, #16]	; (8005aa0 <__assert_func+0x38>)
 8005a8e:	461c      	mov	r4, r3
 8005a90:	e7f3      	b.n	8005a7a <__assert_func+0x12>
 8005a92:	bf00      	nop
 8005a94:	20000064 	.word	0x20000064
 8005a98:	080064a7 	.word	0x080064a7
 8005a9c:	080064b4 	.word	0x080064b4
 8005aa0:	080064e2 	.word	0x080064e2

08005aa4 <_calloc_r>:
 8005aa4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005aa6:	fba1 2402 	umull	r2, r4, r1, r2
 8005aaa:	b94c      	cbnz	r4, 8005ac0 <_calloc_r+0x1c>
 8005aac:	4611      	mov	r1, r2
 8005aae:	9201      	str	r2, [sp, #4]
 8005ab0:	f7ff fa34 	bl	8004f1c <_malloc_r>
 8005ab4:	9a01      	ldr	r2, [sp, #4]
 8005ab6:	4605      	mov	r5, r0
 8005ab8:	b930      	cbnz	r0, 8005ac8 <_calloc_r+0x24>
 8005aba:	4628      	mov	r0, r5
 8005abc:	b003      	add	sp, #12
 8005abe:	bd30      	pop	{r4, r5, pc}
 8005ac0:	220c      	movs	r2, #12
 8005ac2:	6002      	str	r2, [r0, #0]
 8005ac4:	2500      	movs	r5, #0
 8005ac6:	e7f8      	b.n	8005aba <_calloc_r+0x16>
 8005ac8:	4621      	mov	r1, r4
 8005aca:	f7fe f9f5 	bl	8003eb8 <memset>
 8005ace:	e7f4      	b.n	8005aba <_calloc_r+0x16>

08005ad0 <_free_r>:
 8005ad0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005ad2:	2900      	cmp	r1, #0
 8005ad4:	d044      	beq.n	8005b60 <_free_r+0x90>
 8005ad6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ada:	9001      	str	r0, [sp, #4]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	f1a1 0404 	sub.w	r4, r1, #4
 8005ae2:	bfb8      	it	lt
 8005ae4:	18e4      	addlt	r4, r4, r3
 8005ae6:	f7ff fb47 	bl	8005178 <__malloc_lock>
 8005aea:	4a1e      	ldr	r2, [pc, #120]	; (8005b64 <_free_r+0x94>)
 8005aec:	9801      	ldr	r0, [sp, #4]
 8005aee:	6813      	ldr	r3, [r2, #0]
 8005af0:	b933      	cbnz	r3, 8005b00 <_free_r+0x30>
 8005af2:	6063      	str	r3, [r4, #4]
 8005af4:	6014      	str	r4, [r2, #0]
 8005af6:	b003      	add	sp, #12
 8005af8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005afc:	f7ff bb42 	b.w	8005184 <__malloc_unlock>
 8005b00:	42a3      	cmp	r3, r4
 8005b02:	d908      	bls.n	8005b16 <_free_r+0x46>
 8005b04:	6825      	ldr	r5, [r4, #0]
 8005b06:	1961      	adds	r1, r4, r5
 8005b08:	428b      	cmp	r3, r1
 8005b0a:	bf01      	itttt	eq
 8005b0c:	6819      	ldreq	r1, [r3, #0]
 8005b0e:	685b      	ldreq	r3, [r3, #4]
 8005b10:	1949      	addeq	r1, r1, r5
 8005b12:	6021      	streq	r1, [r4, #0]
 8005b14:	e7ed      	b.n	8005af2 <_free_r+0x22>
 8005b16:	461a      	mov	r2, r3
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	b10b      	cbz	r3, 8005b20 <_free_r+0x50>
 8005b1c:	42a3      	cmp	r3, r4
 8005b1e:	d9fa      	bls.n	8005b16 <_free_r+0x46>
 8005b20:	6811      	ldr	r1, [r2, #0]
 8005b22:	1855      	adds	r5, r2, r1
 8005b24:	42a5      	cmp	r5, r4
 8005b26:	d10b      	bne.n	8005b40 <_free_r+0x70>
 8005b28:	6824      	ldr	r4, [r4, #0]
 8005b2a:	4421      	add	r1, r4
 8005b2c:	1854      	adds	r4, r2, r1
 8005b2e:	42a3      	cmp	r3, r4
 8005b30:	6011      	str	r1, [r2, #0]
 8005b32:	d1e0      	bne.n	8005af6 <_free_r+0x26>
 8005b34:	681c      	ldr	r4, [r3, #0]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	6053      	str	r3, [r2, #4]
 8005b3a:	440c      	add	r4, r1
 8005b3c:	6014      	str	r4, [r2, #0]
 8005b3e:	e7da      	b.n	8005af6 <_free_r+0x26>
 8005b40:	d902      	bls.n	8005b48 <_free_r+0x78>
 8005b42:	230c      	movs	r3, #12
 8005b44:	6003      	str	r3, [r0, #0]
 8005b46:	e7d6      	b.n	8005af6 <_free_r+0x26>
 8005b48:	6825      	ldr	r5, [r4, #0]
 8005b4a:	1961      	adds	r1, r4, r5
 8005b4c:	428b      	cmp	r3, r1
 8005b4e:	bf04      	itt	eq
 8005b50:	6819      	ldreq	r1, [r3, #0]
 8005b52:	685b      	ldreq	r3, [r3, #4]
 8005b54:	6063      	str	r3, [r4, #4]
 8005b56:	bf04      	itt	eq
 8005b58:	1949      	addeq	r1, r1, r5
 8005b5a:	6021      	streq	r1, [r4, #0]
 8005b5c:	6054      	str	r4, [r2, #4]
 8005b5e:	e7ca      	b.n	8005af6 <_free_r+0x26>
 8005b60:	b003      	add	sp, #12
 8005b62:	bd30      	pop	{r4, r5, pc}
 8005b64:	200003d8 	.word	0x200003d8

08005b68 <__ascii_mbtowc>:
 8005b68:	b082      	sub	sp, #8
 8005b6a:	b901      	cbnz	r1, 8005b6e <__ascii_mbtowc+0x6>
 8005b6c:	a901      	add	r1, sp, #4
 8005b6e:	b142      	cbz	r2, 8005b82 <__ascii_mbtowc+0x1a>
 8005b70:	b14b      	cbz	r3, 8005b86 <__ascii_mbtowc+0x1e>
 8005b72:	7813      	ldrb	r3, [r2, #0]
 8005b74:	600b      	str	r3, [r1, #0]
 8005b76:	7812      	ldrb	r2, [r2, #0]
 8005b78:	1e10      	subs	r0, r2, #0
 8005b7a:	bf18      	it	ne
 8005b7c:	2001      	movne	r0, #1
 8005b7e:	b002      	add	sp, #8
 8005b80:	4770      	bx	lr
 8005b82:	4610      	mov	r0, r2
 8005b84:	e7fb      	b.n	8005b7e <__ascii_mbtowc+0x16>
 8005b86:	f06f 0001 	mvn.w	r0, #1
 8005b8a:	e7f8      	b.n	8005b7e <__ascii_mbtowc+0x16>

08005b8c <_malloc_usable_size_r>:
 8005b8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005b90:	1f18      	subs	r0, r3, #4
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	bfbc      	itt	lt
 8005b96:	580b      	ldrlt	r3, [r1, r0]
 8005b98:	18c0      	addlt	r0, r0, r3
 8005b9a:	4770      	bx	lr

08005b9c <fiprintf>:
 8005b9c:	b40e      	push	{r1, r2, r3}
 8005b9e:	b503      	push	{r0, r1, lr}
 8005ba0:	4601      	mov	r1, r0
 8005ba2:	ab03      	add	r3, sp, #12
 8005ba4:	4805      	ldr	r0, [pc, #20]	; (8005bbc <fiprintf+0x20>)
 8005ba6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005baa:	6800      	ldr	r0, [r0, #0]
 8005bac:	9301      	str	r3, [sp, #4]
 8005bae:	f000 f845 	bl	8005c3c <_vfiprintf_r>
 8005bb2:	b002      	add	sp, #8
 8005bb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005bb8:	b003      	add	sp, #12
 8005bba:	4770      	bx	lr
 8005bbc:	20000064 	.word	0x20000064

08005bc0 <__ascii_wctomb>:
 8005bc0:	b149      	cbz	r1, 8005bd6 <__ascii_wctomb+0x16>
 8005bc2:	2aff      	cmp	r2, #255	; 0xff
 8005bc4:	bf85      	ittet	hi
 8005bc6:	238a      	movhi	r3, #138	; 0x8a
 8005bc8:	6003      	strhi	r3, [r0, #0]
 8005bca:	700a      	strbls	r2, [r1, #0]
 8005bcc:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8005bd0:	bf98      	it	ls
 8005bd2:	2001      	movls	r0, #1
 8005bd4:	4770      	bx	lr
 8005bd6:	4608      	mov	r0, r1
 8005bd8:	4770      	bx	lr

08005bda <abort>:
 8005bda:	b508      	push	{r3, lr}
 8005bdc:	2006      	movs	r0, #6
 8005bde:	f000 fa89 	bl	80060f4 <raise>
 8005be2:	2001      	movs	r0, #1
 8005be4:	f7fb fbac 	bl	8001340 <_exit>

08005be8 <__sfputc_r>:
 8005be8:	6893      	ldr	r3, [r2, #8]
 8005bea:	3b01      	subs	r3, #1
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	b410      	push	{r4}
 8005bf0:	6093      	str	r3, [r2, #8]
 8005bf2:	da08      	bge.n	8005c06 <__sfputc_r+0x1e>
 8005bf4:	6994      	ldr	r4, [r2, #24]
 8005bf6:	42a3      	cmp	r3, r4
 8005bf8:	db01      	blt.n	8005bfe <__sfputc_r+0x16>
 8005bfa:	290a      	cmp	r1, #10
 8005bfc:	d103      	bne.n	8005c06 <__sfputc_r+0x1e>
 8005bfe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c02:	f000 b935 	b.w	8005e70 <__swbuf_r>
 8005c06:	6813      	ldr	r3, [r2, #0]
 8005c08:	1c58      	adds	r0, r3, #1
 8005c0a:	6010      	str	r0, [r2, #0]
 8005c0c:	7019      	strb	r1, [r3, #0]
 8005c0e:	4608      	mov	r0, r1
 8005c10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c14:	4770      	bx	lr

08005c16 <__sfputs_r>:
 8005c16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c18:	4606      	mov	r6, r0
 8005c1a:	460f      	mov	r7, r1
 8005c1c:	4614      	mov	r4, r2
 8005c1e:	18d5      	adds	r5, r2, r3
 8005c20:	42ac      	cmp	r4, r5
 8005c22:	d101      	bne.n	8005c28 <__sfputs_r+0x12>
 8005c24:	2000      	movs	r0, #0
 8005c26:	e007      	b.n	8005c38 <__sfputs_r+0x22>
 8005c28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c2c:	463a      	mov	r2, r7
 8005c2e:	4630      	mov	r0, r6
 8005c30:	f7ff ffda 	bl	8005be8 <__sfputc_r>
 8005c34:	1c43      	adds	r3, r0, #1
 8005c36:	d1f3      	bne.n	8005c20 <__sfputs_r+0xa>
 8005c38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005c3c <_vfiprintf_r>:
 8005c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c40:	460d      	mov	r5, r1
 8005c42:	b09d      	sub	sp, #116	; 0x74
 8005c44:	4614      	mov	r4, r2
 8005c46:	4698      	mov	r8, r3
 8005c48:	4606      	mov	r6, r0
 8005c4a:	b118      	cbz	r0, 8005c54 <_vfiprintf_r+0x18>
 8005c4c:	6a03      	ldr	r3, [r0, #32]
 8005c4e:	b90b      	cbnz	r3, 8005c54 <_vfiprintf_r+0x18>
 8005c50:	f7fe f8fc 	bl	8003e4c <__sinit>
 8005c54:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005c56:	07d9      	lsls	r1, r3, #31
 8005c58:	d405      	bmi.n	8005c66 <_vfiprintf_r+0x2a>
 8005c5a:	89ab      	ldrh	r3, [r5, #12]
 8005c5c:	059a      	lsls	r2, r3, #22
 8005c5e:	d402      	bmi.n	8005c66 <_vfiprintf_r+0x2a>
 8005c60:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005c62:	f7fe f95f 	bl	8003f24 <__retarget_lock_acquire_recursive>
 8005c66:	89ab      	ldrh	r3, [r5, #12]
 8005c68:	071b      	lsls	r3, r3, #28
 8005c6a:	d501      	bpl.n	8005c70 <_vfiprintf_r+0x34>
 8005c6c:	692b      	ldr	r3, [r5, #16]
 8005c6e:	b99b      	cbnz	r3, 8005c98 <_vfiprintf_r+0x5c>
 8005c70:	4629      	mov	r1, r5
 8005c72:	4630      	mov	r0, r6
 8005c74:	f000 f93a 	bl	8005eec <__swsetup_r>
 8005c78:	b170      	cbz	r0, 8005c98 <_vfiprintf_r+0x5c>
 8005c7a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005c7c:	07dc      	lsls	r4, r3, #31
 8005c7e:	d504      	bpl.n	8005c8a <_vfiprintf_r+0x4e>
 8005c80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c84:	b01d      	add	sp, #116	; 0x74
 8005c86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c8a:	89ab      	ldrh	r3, [r5, #12]
 8005c8c:	0598      	lsls	r0, r3, #22
 8005c8e:	d4f7      	bmi.n	8005c80 <_vfiprintf_r+0x44>
 8005c90:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005c92:	f7fe f948 	bl	8003f26 <__retarget_lock_release_recursive>
 8005c96:	e7f3      	b.n	8005c80 <_vfiprintf_r+0x44>
 8005c98:	2300      	movs	r3, #0
 8005c9a:	9309      	str	r3, [sp, #36]	; 0x24
 8005c9c:	2320      	movs	r3, #32
 8005c9e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005ca2:	f8cd 800c 	str.w	r8, [sp, #12]
 8005ca6:	2330      	movs	r3, #48	; 0x30
 8005ca8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005e5c <_vfiprintf_r+0x220>
 8005cac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005cb0:	f04f 0901 	mov.w	r9, #1
 8005cb4:	4623      	mov	r3, r4
 8005cb6:	469a      	mov	sl, r3
 8005cb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005cbc:	b10a      	cbz	r2, 8005cc2 <_vfiprintf_r+0x86>
 8005cbe:	2a25      	cmp	r2, #37	; 0x25
 8005cc0:	d1f9      	bne.n	8005cb6 <_vfiprintf_r+0x7a>
 8005cc2:	ebba 0b04 	subs.w	fp, sl, r4
 8005cc6:	d00b      	beq.n	8005ce0 <_vfiprintf_r+0xa4>
 8005cc8:	465b      	mov	r3, fp
 8005cca:	4622      	mov	r2, r4
 8005ccc:	4629      	mov	r1, r5
 8005cce:	4630      	mov	r0, r6
 8005cd0:	f7ff ffa1 	bl	8005c16 <__sfputs_r>
 8005cd4:	3001      	adds	r0, #1
 8005cd6:	f000 80a9 	beq.w	8005e2c <_vfiprintf_r+0x1f0>
 8005cda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005cdc:	445a      	add	r2, fp
 8005cde:	9209      	str	r2, [sp, #36]	; 0x24
 8005ce0:	f89a 3000 	ldrb.w	r3, [sl]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	f000 80a1 	beq.w	8005e2c <_vfiprintf_r+0x1f0>
 8005cea:	2300      	movs	r3, #0
 8005cec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005cf0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005cf4:	f10a 0a01 	add.w	sl, sl, #1
 8005cf8:	9304      	str	r3, [sp, #16]
 8005cfa:	9307      	str	r3, [sp, #28]
 8005cfc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d00:	931a      	str	r3, [sp, #104]	; 0x68
 8005d02:	4654      	mov	r4, sl
 8005d04:	2205      	movs	r2, #5
 8005d06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d0a:	4854      	ldr	r0, [pc, #336]	; (8005e5c <_vfiprintf_r+0x220>)
 8005d0c:	f7fa fa68 	bl	80001e0 <memchr>
 8005d10:	9a04      	ldr	r2, [sp, #16]
 8005d12:	b9d8      	cbnz	r0, 8005d4c <_vfiprintf_r+0x110>
 8005d14:	06d1      	lsls	r1, r2, #27
 8005d16:	bf44      	itt	mi
 8005d18:	2320      	movmi	r3, #32
 8005d1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d1e:	0713      	lsls	r3, r2, #28
 8005d20:	bf44      	itt	mi
 8005d22:	232b      	movmi	r3, #43	; 0x2b
 8005d24:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d28:	f89a 3000 	ldrb.w	r3, [sl]
 8005d2c:	2b2a      	cmp	r3, #42	; 0x2a
 8005d2e:	d015      	beq.n	8005d5c <_vfiprintf_r+0x120>
 8005d30:	9a07      	ldr	r2, [sp, #28]
 8005d32:	4654      	mov	r4, sl
 8005d34:	2000      	movs	r0, #0
 8005d36:	f04f 0c0a 	mov.w	ip, #10
 8005d3a:	4621      	mov	r1, r4
 8005d3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d40:	3b30      	subs	r3, #48	; 0x30
 8005d42:	2b09      	cmp	r3, #9
 8005d44:	d94d      	bls.n	8005de2 <_vfiprintf_r+0x1a6>
 8005d46:	b1b0      	cbz	r0, 8005d76 <_vfiprintf_r+0x13a>
 8005d48:	9207      	str	r2, [sp, #28]
 8005d4a:	e014      	b.n	8005d76 <_vfiprintf_r+0x13a>
 8005d4c:	eba0 0308 	sub.w	r3, r0, r8
 8005d50:	fa09 f303 	lsl.w	r3, r9, r3
 8005d54:	4313      	orrs	r3, r2
 8005d56:	9304      	str	r3, [sp, #16]
 8005d58:	46a2      	mov	sl, r4
 8005d5a:	e7d2      	b.n	8005d02 <_vfiprintf_r+0xc6>
 8005d5c:	9b03      	ldr	r3, [sp, #12]
 8005d5e:	1d19      	adds	r1, r3, #4
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	9103      	str	r1, [sp, #12]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	bfbb      	ittet	lt
 8005d68:	425b      	neglt	r3, r3
 8005d6a:	f042 0202 	orrlt.w	r2, r2, #2
 8005d6e:	9307      	strge	r3, [sp, #28]
 8005d70:	9307      	strlt	r3, [sp, #28]
 8005d72:	bfb8      	it	lt
 8005d74:	9204      	strlt	r2, [sp, #16]
 8005d76:	7823      	ldrb	r3, [r4, #0]
 8005d78:	2b2e      	cmp	r3, #46	; 0x2e
 8005d7a:	d10c      	bne.n	8005d96 <_vfiprintf_r+0x15a>
 8005d7c:	7863      	ldrb	r3, [r4, #1]
 8005d7e:	2b2a      	cmp	r3, #42	; 0x2a
 8005d80:	d134      	bne.n	8005dec <_vfiprintf_r+0x1b0>
 8005d82:	9b03      	ldr	r3, [sp, #12]
 8005d84:	1d1a      	adds	r2, r3, #4
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	9203      	str	r2, [sp, #12]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	bfb8      	it	lt
 8005d8e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005d92:	3402      	adds	r4, #2
 8005d94:	9305      	str	r3, [sp, #20]
 8005d96:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005e6c <_vfiprintf_r+0x230>
 8005d9a:	7821      	ldrb	r1, [r4, #0]
 8005d9c:	2203      	movs	r2, #3
 8005d9e:	4650      	mov	r0, sl
 8005da0:	f7fa fa1e 	bl	80001e0 <memchr>
 8005da4:	b138      	cbz	r0, 8005db6 <_vfiprintf_r+0x17a>
 8005da6:	9b04      	ldr	r3, [sp, #16]
 8005da8:	eba0 000a 	sub.w	r0, r0, sl
 8005dac:	2240      	movs	r2, #64	; 0x40
 8005dae:	4082      	lsls	r2, r0
 8005db0:	4313      	orrs	r3, r2
 8005db2:	3401      	adds	r4, #1
 8005db4:	9304      	str	r3, [sp, #16]
 8005db6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005dba:	4829      	ldr	r0, [pc, #164]	; (8005e60 <_vfiprintf_r+0x224>)
 8005dbc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005dc0:	2206      	movs	r2, #6
 8005dc2:	f7fa fa0d 	bl	80001e0 <memchr>
 8005dc6:	2800      	cmp	r0, #0
 8005dc8:	d03f      	beq.n	8005e4a <_vfiprintf_r+0x20e>
 8005dca:	4b26      	ldr	r3, [pc, #152]	; (8005e64 <_vfiprintf_r+0x228>)
 8005dcc:	bb1b      	cbnz	r3, 8005e16 <_vfiprintf_r+0x1da>
 8005dce:	9b03      	ldr	r3, [sp, #12]
 8005dd0:	3307      	adds	r3, #7
 8005dd2:	f023 0307 	bic.w	r3, r3, #7
 8005dd6:	3308      	adds	r3, #8
 8005dd8:	9303      	str	r3, [sp, #12]
 8005dda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ddc:	443b      	add	r3, r7
 8005dde:	9309      	str	r3, [sp, #36]	; 0x24
 8005de0:	e768      	b.n	8005cb4 <_vfiprintf_r+0x78>
 8005de2:	fb0c 3202 	mla	r2, ip, r2, r3
 8005de6:	460c      	mov	r4, r1
 8005de8:	2001      	movs	r0, #1
 8005dea:	e7a6      	b.n	8005d3a <_vfiprintf_r+0xfe>
 8005dec:	2300      	movs	r3, #0
 8005dee:	3401      	adds	r4, #1
 8005df0:	9305      	str	r3, [sp, #20]
 8005df2:	4619      	mov	r1, r3
 8005df4:	f04f 0c0a 	mov.w	ip, #10
 8005df8:	4620      	mov	r0, r4
 8005dfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005dfe:	3a30      	subs	r2, #48	; 0x30
 8005e00:	2a09      	cmp	r2, #9
 8005e02:	d903      	bls.n	8005e0c <_vfiprintf_r+0x1d0>
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d0c6      	beq.n	8005d96 <_vfiprintf_r+0x15a>
 8005e08:	9105      	str	r1, [sp, #20]
 8005e0a:	e7c4      	b.n	8005d96 <_vfiprintf_r+0x15a>
 8005e0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e10:	4604      	mov	r4, r0
 8005e12:	2301      	movs	r3, #1
 8005e14:	e7f0      	b.n	8005df8 <_vfiprintf_r+0x1bc>
 8005e16:	ab03      	add	r3, sp, #12
 8005e18:	9300      	str	r3, [sp, #0]
 8005e1a:	462a      	mov	r2, r5
 8005e1c:	4b12      	ldr	r3, [pc, #72]	; (8005e68 <_vfiprintf_r+0x22c>)
 8005e1e:	a904      	add	r1, sp, #16
 8005e20:	4630      	mov	r0, r6
 8005e22:	f7fd fbb3 	bl	800358c <_printf_float>
 8005e26:	4607      	mov	r7, r0
 8005e28:	1c78      	adds	r0, r7, #1
 8005e2a:	d1d6      	bne.n	8005dda <_vfiprintf_r+0x19e>
 8005e2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e2e:	07d9      	lsls	r1, r3, #31
 8005e30:	d405      	bmi.n	8005e3e <_vfiprintf_r+0x202>
 8005e32:	89ab      	ldrh	r3, [r5, #12]
 8005e34:	059a      	lsls	r2, r3, #22
 8005e36:	d402      	bmi.n	8005e3e <_vfiprintf_r+0x202>
 8005e38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e3a:	f7fe f874 	bl	8003f26 <__retarget_lock_release_recursive>
 8005e3e:	89ab      	ldrh	r3, [r5, #12]
 8005e40:	065b      	lsls	r3, r3, #25
 8005e42:	f53f af1d 	bmi.w	8005c80 <_vfiprintf_r+0x44>
 8005e46:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e48:	e71c      	b.n	8005c84 <_vfiprintf_r+0x48>
 8005e4a:	ab03      	add	r3, sp, #12
 8005e4c:	9300      	str	r3, [sp, #0]
 8005e4e:	462a      	mov	r2, r5
 8005e50:	4b05      	ldr	r3, [pc, #20]	; (8005e68 <_vfiprintf_r+0x22c>)
 8005e52:	a904      	add	r1, sp, #16
 8005e54:	4630      	mov	r0, r6
 8005e56:	f7fd fe3d 	bl	8003ad4 <_printf_i>
 8005e5a:	e7e4      	b.n	8005e26 <_vfiprintf_r+0x1ea>
 8005e5c:	08006231 	.word	0x08006231
 8005e60:	0800623b 	.word	0x0800623b
 8005e64:	0800358d 	.word	0x0800358d
 8005e68:	08005c17 	.word	0x08005c17
 8005e6c:	08006237 	.word	0x08006237

08005e70 <__swbuf_r>:
 8005e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e72:	460e      	mov	r6, r1
 8005e74:	4614      	mov	r4, r2
 8005e76:	4605      	mov	r5, r0
 8005e78:	b118      	cbz	r0, 8005e82 <__swbuf_r+0x12>
 8005e7a:	6a03      	ldr	r3, [r0, #32]
 8005e7c:	b90b      	cbnz	r3, 8005e82 <__swbuf_r+0x12>
 8005e7e:	f7fd ffe5 	bl	8003e4c <__sinit>
 8005e82:	69a3      	ldr	r3, [r4, #24]
 8005e84:	60a3      	str	r3, [r4, #8]
 8005e86:	89a3      	ldrh	r3, [r4, #12]
 8005e88:	071a      	lsls	r2, r3, #28
 8005e8a:	d525      	bpl.n	8005ed8 <__swbuf_r+0x68>
 8005e8c:	6923      	ldr	r3, [r4, #16]
 8005e8e:	b31b      	cbz	r3, 8005ed8 <__swbuf_r+0x68>
 8005e90:	6823      	ldr	r3, [r4, #0]
 8005e92:	6922      	ldr	r2, [r4, #16]
 8005e94:	1a98      	subs	r0, r3, r2
 8005e96:	6963      	ldr	r3, [r4, #20]
 8005e98:	b2f6      	uxtb	r6, r6
 8005e9a:	4283      	cmp	r3, r0
 8005e9c:	4637      	mov	r7, r6
 8005e9e:	dc04      	bgt.n	8005eaa <__swbuf_r+0x3a>
 8005ea0:	4621      	mov	r1, r4
 8005ea2:	4628      	mov	r0, r5
 8005ea4:	f7ff f940 	bl	8005128 <_fflush_r>
 8005ea8:	b9e0      	cbnz	r0, 8005ee4 <__swbuf_r+0x74>
 8005eaa:	68a3      	ldr	r3, [r4, #8]
 8005eac:	3b01      	subs	r3, #1
 8005eae:	60a3      	str	r3, [r4, #8]
 8005eb0:	6823      	ldr	r3, [r4, #0]
 8005eb2:	1c5a      	adds	r2, r3, #1
 8005eb4:	6022      	str	r2, [r4, #0]
 8005eb6:	701e      	strb	r6, [r3, #0]
 8005eb8:	6962      	ldr	r2, [r4, #20]
 8005eba:	1c43      	adds	r3, r0, #1
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d004      	beq.n	8005eca <__swbuf_r+0x5a>
 8005ec0:	89a3      	ldrh	r3, [r4, #12]
 8005ec2:	07db      	lsls	r3, r3, #31
 8005ec4:	d506      	bpl.n	8005ed4 <__swbuf_r+0x64>
 8005ec6:	2e0a      	cmp	r6, #10
 8005ec8:	d104      	bne.n	8005ed4 <__swbuf_r+0x64>
 8005eca:	4621      	mov	r1, r4
 8005ecc:	4628      	mov	r0, r5
 8005ece:	f7ff f92b 	bl	8005128 <_fflush_r>
 8005ed2:	b938      	cbnz	r0, 8005ee4 <__swbuf_r+0x74>
 8005ed4:	4638      	mov	r0, r7
 8005ed6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ed8:	4621      	mov	r1, r4
 8005eda:	4628      	mov	r0, r5
 8005edc:	f000 f806 	bl	8005eec <__swsetup_r>
 8005ee0:	2800      	cmp	r0, #0
 8005ee2:	d0d5      	beq.n	8005e90 <__swbuf_r+0x20>
 8005ee4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005ee8:	e7f4      	b.n	8005ed4 <__swbuf_r+0x64>
	...

08005eec <__swsetup_r>:
 8005eec:	b538      	push	{r3, r4, r5, lr}
 8005eee:	4b2a      	ldr	r3, [pc, #168]	; (8005f98 <__swsetup_r+0xac>)
 8005ef0:	4605      	mov	r5, r0
 8005ef2:	6818      	ldr	r0, [r3, #0]
 8005ef4:	460c      	mov	r4, r1
 8005ef6:	b118      	cbz	r0, 8005f00 <__swsetup_r+0x14>
 8005ef8:	6a03      	ldr	r3, [r0, #32]
 8005efa:	b90b      	cbnz	r3, 8005f00 <__swsetup_r+0x14>
 8005efc:	f7fd ffa6 	bl	8003e4c <__sinit>
 8005f00:	89a3      	ldrh	r3, [r4, #12]
 8005f02:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005f06:	0718      	lsls	r0, r3, #28
 8005f08:	d422      	bmi.n	8005f50 <__swsetup_r+0x64>
 8005f0a:	06d9      	lsls	r1, r3, #27
 8005f0c:	d407      	bmi.n	8005f1e <__swsetup_r+0x32>
 8005f0e:	2309      	movs	r3, #9
 8005f10:	602b      	str	r3, [r5, #0]
 8005f12:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005f16:	81a3      	strh	r3, [r4, #12]
 8005f18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005f1c:	e034      	b.n	8005f88 <__swsetup_r+0x9c>
 8005f1e:	0758      	lsls	r0, r3, #29
 8005f20:	d512      	bpl.n	8005f48 <__swsetup_r+0x5c>
 8005f22:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f24:	b141      	cbz	r1, 8005f38 <__swsetup_r+0x4c>
 8005f26:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f2a:	4299      	cmp	r1, r3
 8005f2c:	d002      	beq.n	8005f34 <__swsetup_r+0x48>
 8005f2e:	4628      	mov	r0, r5
 8005f30:	f7ff fdce 	bl	8005ad0 <_free_r>
 8005f34:	2300      	movs	r3, #0
 8005f36:	6363      	str	r3, [r4, #52]	; 0x34
 8005f38:	89a3      	ldrh	r3, [r4, #12]
 8005f3a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005f3e:	81a3      	strh	r3, [r4, #12]
 8005f40:	2300      	movs	r3, #0
 8005f42:	6063      	str	r3, [r4, #4]
 8005f44:	6923      	ldr	r3, [r4, #16]
 8005f46:	6023      	str	r3, [r4, #0]
 8005f48:	89a3      	ldrh	r3, [r4, #12]
 8005f4a:	f043 0308 	orr.w	r3, r3, #8
 8005f4e:	81a3      	strh	r3, [r4, #12]
 8005f50:	6923      	ldr	r3, [r4, #16]
 8005f52:	b94b      	cbnz	r3, 8005f68 <__swsetup_r+0x7c>
 8005f54:	89a3      	ldrh	r3, [r4, #12]
 8005f56:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005f5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f5e:	d003      	beq.n	8005f68 <__swsetup_r+0x7c>
 8005f60:	4621      	mov	r1, r4
 8005f62:	4628      	mov	r0, r5
 8005f64:	f000 f840 	bl	8005fe8 <__smakebuf_r>
 8005f68:	89a0      	ldrh	r0, [r4, #12]
 8005f6a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005f6e:	f010 0301 	ands.w	r3, r0, #1
 8005f72:	d00a      	beq.n	8005f8a <__swsetup_r+0x9e>
 8005f74:	2300      	movs	r3, #0
 8005f76:	60a3      	str	r3, [r4, #8]
 8005f78:	6963      	ldr	r3, [r4, #20]
 8005f7a:	425b      	negs	r3, r3
 8005f7c:	61a3      	str	r3, [r4, #24]
 8005f7e:	6923      	ldr	r3, [r4, #16]
 8005f80:	b943      	cbnz	r3, 8005f94 <__swsetup_r+0xa8>
 8005f82:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005f86:	d1c4      	bne.n	8005f12 <__swsetup_r+0x26>
 8005f88:	bd38      	pop	{r3, r4, r5, pc}
 8005f8a:	0781      	lsls	r1, r0, #30
 8005f8c:	bf58      	it	pl
 8005f8e:	6963      	ldrpl	r3, [r4, #20]
 8005f90:	60a3      	str	r3, [r4, #8]
 8005f92:	e7f4      	b.n	8005f7e <__swsetup_r+0x92>
 8005f94:	2000      	movs	r0, #0
 8005f96:	e7f7      	b.n	8005f88 <__swsetup_r+0x9c>
 8005f98:	20000064 	.word	0x20000064

08005f9c <__swhatbuf_r>:
 8005f9c:	b570      	push	{r4, r5, r6, lr}
 8005f9e:	460c      	mov	r4, r1
 8005fa0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fa4:	2900      	cmp	r1, #0
 8005fa6:	b096      	sub	sp, #88	; 0x58
 8005fa8:	4615      	mov	r5, r2
 8005faa:	461e      	mov	r6, r3
 8005fac:	da0d      	bge.n	8005fca <__swhatbuf_r+0x2e>
 8005fae:	89a3      	ldrh	r3, [r4, #12]
 8005fb0:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005fb4:	f04f 0100 	mov.w	r1, #0
 8005fb8:	bf0c      	ite	eq
 8005fba:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005fbe:	2340      	movne	r3, #64	; 0x40
 8005fc0:	2000      	movs	r0, #0
 8005fc2:	6031      	str	r1, [r6, #0]
 8005fc4:	602b      	str	r3, [r5, #0]
 8005fc6:	b016      	add	sp, #88	; 0x58
 8005fc8:	bd70      	pop	{r4, r5, r6, pc}
 8005fca:	466a      	mov	r2, sp
 8005fcc:	f000 f848 	bl	8006060 <_fstat_r>
 8005fd0:	2800      	cmp	r0, #0
 8005fd2:	dbec      	blt.n	8005fae <__swhatbuf_r+0x12>
 8005fd4:	9901      	ldr	r1, [sp, #4]
 8005fd6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005fda:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005fde:	4259      	negs	r1, r3
 8005fe0:	4159      	adcs	r1, r3
 8005fe2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005fe6:	e7eb      	b.n	8005fc0 <__swhatbuf_r+0x24>

08005fe8 <__smakebuf_r>:
 8005fe8:	898b      	ldrh	r3, [r1, #12]
 8005fea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005fec:	079d      	lsls	r5, r3, #30
 8005fee:	4606      	mov	r6, r0
 8005ff0:	460c      	mov	r4, r1
 8005ff2:	d507      	bpl.n	8006004 <__smakebuf_r+0x1c>
 8005ff4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005ff8:	6023      	str	r3, [r4, #0]
 8005ffa:	6123      	str	r3, [r4, #16]
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	6163      	str	r3, [r4, #20]
 8006000:	b002      	add	sp, #8
 8006002:	bd70      	pop	{r4, r5, r6, pc}
 8006004:	ab01      	add	r3, sp, #4
 8006006:	466a      	mov	r2, sp
 8006008:	f7ff ffc8 	bl	8005f9c <__swhatbuf_r>
 800600c:	9900      	ldr	r1, [sp, #0]
 800600e:	4605      	mov	r5, r0
 8006010:	4630      	mov	r0, r6
 8006012:	f7fe ff83 	bl	8004f1c <_malloc_r>
 8006016:	b948      	cbnz	r0, 800602c <__smakebuf_r+0x44>
 8006018:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800601c:	059a      	lsls	r2, r3, #22
 800601e:	d4ef      	bmi.n	8006000 <__smakebuf_r+0x18>
 8006020:	f023 0303 	bic.w	r3, r3, #3
 8006024:	f043 0302 	orr.w	r3, r3, #2
 8006028:	81a3      	strh	r3, [r4, #12]
 800602a:	e7e3      	b.n	8005ff4 <__smakebuf_r+0xc>
 800602c:	89a3      	ldrh	r3, [r4, #12]
 800602e:	6020      	str	r0, [r4, #0]
 8006030:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006034:	81a3      	strh	r3, [r4, #12]
 8006036:	9b00      	ldr	r3, [sp, #0]
 8006038:	6163      	str	r3, [r4, #20]
 800603a:	9b01      	ldr	r3, [sp, #4]
 800603c:	6120      	str	r0, [r4, #16]
 800603e:	b15b      	cbz	r3, 8006058 <__smakebuf_r+0x70>
 8006040:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006044:	4630      	mov	r0, r6
 8006046:	f000 f81d 	bl	8006084 <_isatty_r>
 800604a:	b128      	cbz	r0, 8006058 <__smakebuf_r+0x70>
 800604c:	89a3      	ldrh	r3, [r4, #12]
 800604e:	f023 0303 	bic.w	r3, r3, #3
 8006052:	f043 0301 	orr.w	r3, r3, #1
 8006056:	81a3      	strh	r3, [r4, #12]
 8006058:	89a3      	ldrh	r3, [r4, #12]
 800605a:	431d      	orrs	r5, r3
 800605c:	81a5      	strh	r5, [r4, #12]
 800605e:	e7cf      	b.n	8006000 <__smakebuf_r+0x18>

08006060 <_fstat_r>:
 8006060:	b538      	push	{r3, r4, r5, lr}
 8006062:	4d07      	ldr	r5, [pc, #28]	; (8006080 <_fstat_r+0x20>)
 8006064:	2300      	movs	r3, #0
 8006066:	4604      	mov	r4, r0
 8006068:	4608      	mov	r0, r1
 800606a:	4611      	mov	r1, r2
 800606c:	602b      	str	r3, [r5, #0]
 800606e:	f7fb f9b6 	bl	80013de <_fstat>
 8006072:	1c43      	adds	r3, r0, #1
 8006074:	d102      	bne.n	800607c <_fstat_r+0x1c>
 8006076:	682b      	ldr	r3, [r5, #0]
 8006078:	b103      	cbz	r3, 800607c <_fstat_r+0x1c>
 800607a:	6023      	str	r3, [r4, #0]
 800607c:	bd38      	pop	{r3, r4, r5, pc}
 800607e:	bf00      	nop
 8006080:	200003e0 	.word	0x200003e0

08006084 <_isatty_r>:
 8006084:	b538      	push	{r3, r4, r5, lr}
 8006086:	4d06      	ldr	r5, [pc, #24]	; (80060a0 <_isatty_r+0x1c>)
 8006088:	2300      	movs	r3, #0
 800608a:	4604      	mov	r4, r0
 800608c:	4608      	mov	r0, r1
 800608e:	602b      	str	r3, [r5, #0]
 8006090:	f7fb f9b5 	bl	80013fe <_isatty>
 8006094:	1c43      	adds	r3, r0, #1
 8006096:	d102      	bne.n	800609e <_isatty_r+0x1a>
 8006098:	682b      	ldr	r3, [r5, #0]
 800609a:	b103      	cbz	r3, 800609e <_isatty_r+0x1a>
 800609c:	6023      	str	r3, [r4, #0]
 800609e:	bd38      	pop	{r3, r4, r5, pc}
 80060a0:	200003e0 	.word	0x200003e0

080060a4 <_raise_r>:
 80060a4:	291f      	cmp	r1, #31
 80060a6:	b538      	push	{r3, r4, r5, lr}
 80060a8:	4604      	mov	r4, r0
 80060aa:	460d      	mov	r5, r1
 80060ac:	d904      	bls.n	80060b8 <_raise_r+0x14>
 80060ae:	2316      	movs	r3, #22
 80060b0:	6003      	str	r3, [r0, #0]
 80060b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060b6:	bd38      	pop	{r3, r4, r5, pc}
 80060b8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80060ba:	b112      	cbz	r2, 80060c2 <_raise_r+0x1e>
 80060bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80060c0:	b94b      	cbnz	r3, 80060d6 <_raise_r+0x32>
 80060c2:	4620      	mov	r0, r4
 80060c4:	f000 f830 	bl	8006128 <_getpid_r>
 80060c8:	462a      	mov	r2, r5
 80060ca:	4601      	mov	r1, r0
 80060cc:	4620      	mov	r0, r4
 80060ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80060d2:	f000 b817 	b.w	8006104 <_kill_r>
 80060d6:	2b01      	cmp	r3, #1
 80060d8:	d00a      	beq.n	80060f0 <_raise_r+0x4c>
 80060da:	1c59      	adds	r1, r3, #1
 80060dc:	d103      	bne.n	80060e6 <_raise_r+0x42>
 80060de:	2316      	movs	r3, #22
 80060e0:	6003      	str	r3, [r0, #0]
 80060e2:	2001      	movs	r0, #1
 80060e4:	e7e7      	b.n	80060b6 <_raise_r+0x12>
 80060e6:	2400      	movs	r4, #0
 80060e8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80060ec:	4628      	mov	r0, r5
 80060ee:	4798      	blx	r3
 80060f0:	2000      	movs	r0, #0
 80060f2:	e7e0      	b.n	80060b6 <_raise_r+0x12>

080060f4 <raise>:
 80060f4:	4b02      	ldr	r3, [pc, #8]	; (8006100 <raise+0xc>)
 80060f6:	4601      	mov	r1, r0
 80060f8:	6818      	ldr	r0, [r3, #0]
 80060fa:	f7ff bfd3 	b.w	80060a4 <_raise_r>
 80060fe:	bf00      	nop
 8006100:	20000064 	.word	0x20000064

08006104 <_kill_r>:
 8006104:	b538      	push	{r3, r4, r5, lr}
 8006106:	4d07      	ldr	r5, [pc, #28]	; (8006124 <_kill_r+0x20>)
 8006108:	2300      	movs	r3, #0
 800610a:	4604      	mov	r4, r0
 800610c:	4608      	mov	r0, r1
 800610e:	4611      	mov	r1, r2
 8006110:	602b      	str	r3, [r5, #0]
 8006112:	f7fb f905 	bl	8001320 <_kill>
 8006116:	1c43      	adds	r3, r0, #1
 8006118:	d102      	bne.n	8006120 <_kill_r+0x1c>
 800611a:	682b      	ldr	r3, [r5, #0]
 800611c:	b103      	cbz	r3, 8006120 <_kill_r+0x1c>
 800611e:	6023      	str	r3, [r4, #0]
 8006120:	bd38      	pop	{r3, r4, r5, pc}
 8006122:	bf00      	nop
 8006124:	200003e0 	.word	0x200003e0

08006128 <_getpid_r>:
 8006128:	f7fb b8f2 	b.w	8001310 <_getpid>

0800612c <_init>:
 800612c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800612e:	bf00      	nop
 8006130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006132:	bc08      	pop	{r3}
 8006134:	469e      	mov	lr, r3
 8006136:	4770      	bx	lr

08006138 <_fini>:
 8006138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800613a:	bf00      	nop
 800613c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800613e:	bc08      	pop	{r3}
 8006140:	469e      	mov	lr, r3
 8006142:	4770      	bx	lr
