Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sun Nov 30 15:34:41 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt e155_project_fpga_impl_1.twr e155_project_fpga_impl_1.udb -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_fpga/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 20.8333 [get_pins {hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 99.6004%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 72 endpoints;  Total Negative Slack: 85.830 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 1 Start or End Points      |           Type           
-------------------------------------------------------------------
to_light                                |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         1
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk"
=======================
create_clock -name {clk} -period 20.8333 [get_pins {hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          28.004 ns |         35.709 MHz 
hf_osc.osc_inst/CLKHF (MPW)             |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
addr_279__i13/D                          |   -3.586 ns 
addr_279__i12/D                          |   -3.309 ns 
addr_279__i11/D                          |   -3.032 ns 
led_string1/single_led/rgb_shift_i0/SR   |   -2.906 ns 
addr_279__i10/D                          |   -2.755 ns 
addr_279__i9/D                           |   -2.478 ns 
data_count_i3/SR                         |   -2.206 ns 
{data_count_i2/SR   data_count_i1/SR}    |   -2.206 ns 
addr_279__i8/D                           |   -2.201 ns 
{data_count_i2/SP   data_count_i1/SP}    |   -1.941 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          72 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : state_i2/Q  (SLICE_R18C14C)
Path End         : addr_279__i13/D  (SLICE_R19C16D)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 17
Delay Ratio      : 48.3% (route), 51.7% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 10.416 ns 
Path Slack       : -3.586 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  97      
led_string1/single_led/counter_high/clk                      NET DELAY               5.499                  5.499  97      
state_i2/CK                                                  CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
state_i2/CK->state_i2/Q                   SLICE_R18C14C      CLK_TO_Q1_DELAY         1.388                  6.887  18      
state[1]                                                     NET DELAY               2.075                  8.962  18      
i1_2_lut_3_lut/B->i1_2_lut_3_lut/Z        SLICE_R19C14D      B0_TO_F0_DELAY          0.476                  9.438  3       
n1793                                                        NET DELAY               0.304                  9.742  3       
i1_4_lut_adj_7/A->i1_4_lut_adj_7/Z        SLICE_R19C14D      C1_TO_F1_DELAY          0.449                 10.191  1       
n76[0]                                                       NET DELAY               2.432                 12.623  1       
addr_279_add_4_1/C1->addr_279_add_4_1/CO1
                                          SLICE_R19C15A      C1_TO_COUT1_DELAY       0.343                 12.966  2       
n2118                                                        NET DELAY               0.000                 12.966  2       
addr_279_add_4_3/CI0->addr_279_add_4_3/CO0
                                          SLICE_R19C15B      CIN0_TO_COUT0_DELAY     0.277                 13.243  2       
n3564                                                        NET DELAY               0.000                 13.243  2       
addr_279_add_4_3/CI1->addr_279_add_4_3/CO1
                                          SLICE_R19C15B      CIN1_TO_COUT1_DELAY     0.277                 13.520  2       
n2120                                                        NET DELAY               0.000                 13.520  2       
addr_279_add_4_5/CI0->addr_279_add_4_5/CO0
                                          SLICE_R19C15C      CIN0_TO_COUT0_DELAY     0.277                 13.797  2       
n3567                                                        NET DELAY               0.000                 13.797  2       
addr_279_add_4_5/CI1->addr_279_add_4_5/CO1
                                          SLICE_R19C15C      CIN1_TO_COUT1_DELAY     0.277                 14.074  2       
n2122                                                        NET DELAY               0.000                 14.074  2       
addr_279_add_4_7/CI0->addr_279_add_4_7/CO0
                                          SLICE_R19C15D      CIN0_TO_COUT0_DELAY     0.277                 14.351  2       
n3570                                                        NET DELAY               0.000                 14.351  2       
addr_279_add_4_7/CI1->addr_279_add_4_7/CO1
                                          SLICE_R19C15D      CIN1_TO_COUT1_DELAY     0.277                 14.628  2       
n2124                                                        NET DELAY               0.555                 15.183  2       
addr_279_add_4_9/CI0->addr_279_add_4_9/CO0
                                          SLICE_R19C16A      CIN0_TO_COUT0_DELAY     0.277                 15.460  2       
n3573                                                        NET DELAY               0.000                 15.460  2       
addr_279_add_4_9/CI1->addr_279_add_4_9/CO1
                                          SLICE_R19C16A      CIN1_TO_COUT1_DELAY     0.277                 15.737  2       
n2126                                                        NET DELAY               0.000                 15.737  2       
addr_279_add_4_11/CI0->addr_279_add_4_11/CO0
                                          SLICE_R19C16B      CIN0_TO_COUT0_DELAY     0.277                 16.014  2       
n3576                                                        NET DELAY               0.000                 16.014  2       
addr_279_add_4_11/CI1->addr_279_add_4_11/CO1
                                          SLICE_R19C16B      CIN1_TO_COUT1_DELAY     0.277                 16.291  2       
n2128                                                        NET DELAY               0.000                 16.291  2       
addr_279_add_4_13/CI0->addr_279_add_4_13/CO0
                                          SLICE_R19C16C      CIN0_TO_COUT0_DELAY     0.277                 16.568  2       
n3579                                                        NET DELAY               0.000                 16.568  2       
addr_279_add_4_13/CI1->addr_279_add_4_13/CO1
                                          SLICE_R19C16C      CIN1_TO_COUT1_DELAY     0.277                 16.845  2       
n2130                                                        NET DELAY               0.661                 17.506  2       
addr_279_add_4_15/D0->addr_279_add_4_15/S0
                                          SLICE_R19C16D      D0_TO_F0_DELAY          0.476                 17.982  1       
n61[13]                                                      NET DELAY               0.000                 17.982  1       
addr_279__i13/D                                              ENDPOINT                0.000                 17.982  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 10.416  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 10.416  97      
led_string1/single_led/counter_high/clk                      NET DELAY               4.177                 14.593  97      
addr_279__i13/CK                                             CLOCK PIN               0.000                 14.593  1       
                                                             Uncertainty          -(0.000)                 14.593  
                                                             Setup time           -(0.198)                 14.395  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              14.395  
Arrival Time                                                                                            -(17.981)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                       -3.586  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_i2/Q  (SLICE_R18C14C)
Path End         : addr_279__i12/D  (SLICE_R19C16C)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 16
Delay Ratio      : 49.4% (route), 50.6% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 10.416 ns 
Path Slack       : -3.309 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  97      
led_string1/single_led/counter_high/clk                      NET DELAY               5.499                  5.499  97      
state_i2/CK                                                  CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
state_i2/CK->state_i2/Q                   SLICE_R18C14C      CLK_TO_Q1_DELAY         1.388                  6.887  18      
state[1]                                                     NET DELAY               2.075                  8.962  18      
i1_2_lut_3_lut/B->i1_2_lut_3_lut/Z        SLICE_R19C14D      B0_TO_F0_DELAY          0.476                  9.438  3       
n1793                                                        NET DELAY               0.304                  9.742  3       
i1_4_lut_adj_7/A->i1_4_lut_adj_7/Z        SLICE_R19C14D      C1_TO_F1_DELAY          0.449                 10.191  1       
n76[0]                                                       NET DELAY               2.432                 12.623  1       
addr_279_add_4_1/C1->addr_279_add_4_1/CO1
                                          SLICE_R19C15A      C1_TO_COUT1_DELAY       0.343                 12.966  2       
n2118                                                        NET DELAY               0.000                 12.966  2       
addr_279_add_4_3/CI0->addr_279_add_4_3/CO0
                                          SLICE_R19C15B      CIN0_TO_COUT0_DELAY     0.277                 13.243  2       
n3564                                                        NET DELAY               0.000                 13.243  2       
addr_279_add_4_3/CI1->addr_279_add_4_3/CO1
                                          SLICE_R19C15B      CIN1_TO_COUT1_DELAY     0.277                 13.520  2       
n2120                                                        NET DELAY               0.000                 13.520  2       
addr_279_add_4_5/CI0->addr_279_add_4_5/CO0
                                          SLICE_R19C15C      CIN0_TO_COUT0_DELAY     0.277                 13.797  2       
n3567                                                        NET DELAY               0.000                 13.797  2       
addr_279_add_4_5/CI1->addr_279_add_4_5/CO1
                                          SLICE_R19C15C      CIN1_TO_COUT1_DELAY     0.277                 14.074  2       
n2122                                                        NET DELAY               0.000                 14.074  2       
addr_279_add_4_7/CI0->addr_279_add_4_7/CO0
                                          SLICE_R19C15D      CIN0_TO_COUT0_DELAY     0.277                 14.351  2       
n3570                                                        NET DELAY               0.000                 14.351  2       
addr_279_add_4_7/CI1->addr_279_add_4_7/CO1
                                          SLICE_R19C15D      CIN1_TO_COUT1_DELAY     0.277                 14.628  2       
n2124                                                        NET DELAY               0.555                 15.183  2       
addr_279_add_4_9/CI0->addr_279_add_4_9/CO0
                                          SLICE_R19C16A      CIN0_TO_COUT0_DELAY     0.277                 15.460  2       
n3573                                                        NET DELAY               0.000                 15.460  2       
addr_279_add_4_9/CI1->addr_279_add_4_9/CO1
                                          SLICE_R19C16A      CIN1_TO_COUT1_DELAY     0.277                 15.737  2       
n2126                                                        NET DELAY               0.000                 15.737  2       
addr_279_add_4_11/CI0->addr_279_add_4_11/CO0
                                          SLICE_R19C16B      CIN0_TO_COUT0_DELAY     0.277                 16.014  2       
n3576                                                        NET DELAY               0.000                 16.014  2       
addr_279_add_4_11/CI1->addr_279_add_4_11/CO1
                                          SLICE_R19C16B      CIN1_TO_COUT1_DELAY     0.277                 16.291  2       
n2128                                                        NET DELAY               0.000                 16.291  2       
addr_279_add_4_13/CI0->addr_279_add_4_13/CO0
                                          SLICE_R19C16C      CIN0_TO_COUT0_DELAY     0.277                 16.568  2       
n3579                                                        NET DELAY               0.661                 17.229  2       
addr_279_add_4_13/D1->addr_279_add_4_13/S1
                                          SLICE_R19C16C      D1_TO_F1_DELAY          0.476                 17.705  1       
n61[12]                                                      NET DELAY               0.000                 17.705  1       
addr_279__i12/D                                              ENDPOINT                0.000                 17.705  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 10.416  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 10.416  97      
led_string1/single_led/counter_high/clk                      NET DELAY               4.177                 14.593  97      
{addr_279__i11/CK   addr_279__i12/CK}                        CLOCK PIN               0.000                 14.593  1       
                                                             Uncertainty          -(0.000)                 14.593  
                                                             Setup time           -(0.198)                 14.395  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              14.395  
Arrival Time                                                                                            -(17.704)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                       -3.309  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_i2/Q  (SLICE_R18C14C)
Path End         : addr_279__i11/D  (SLICE_R19C16C)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 15
Delay Ratio      : 50.5% (route), 49.5% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 10.416 ns 
Path Slack       : -3.032 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  97      
led_string1/single_led/counter_high/clk                      NET DELAY               5.499                  5.499  97      
state_i2/CK                                                  CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
state_i2/CK->state_i2/Q                   SLICE_R18C14C      CLK_TO_Q1_DELAY         1.388                  6.887  18      
state[1]                                                     NET DELAY               2.075                  8.962  18      
i1_2_lut_3_lut/B->i1_2_lut_3_lut/Z        SLICE_R19C14D      B0_TO_F0_DELAY          0.476                  9.438  3       
n1793                                                        NET DELAY               0.304                  9.742  3       
i1_4_lut_adj_7/A->i1_4_lut_adj_7/Z        SLICE_R19C14D      C1_TO_F1_DELAY          0.449                 10.191  1       
n76[0]                                                       NET DELAY               2.432                 12.623  1       
addr_279_add_4_1/C1->addr_279_add_4_1/CO1
                                          SLICE_R19C15A      C1_TO_COUT1_DELAY       0.343                 12.966  2       
n2118                                                        NET DELAY               0.000                 12.966  2       
addr_279_add_4_3/CI0->addr_279_add_4_3/CO0
                                          SLICE_R19C15B      CIN0_TO_COUT0_DELAY     0.277                 13.243  2       
n3564                                                        NET DELAY               0.000                 13.243  2       
addr_279_add_4_3/CI1->addr_279_add_4_3/CO1
                                          SLICE_R19C15B      CIN1_TO_COUT1_DELAY     0.277                 13.520  2       
n2120                                                        NET DELAY               0.000                 13.520  2       
addr_279_add_4_5/CI0->addr_279_add_4_5/CO0
                                          SLICE_R19C15C      CIN0_TO_COUT0_DELAY     0.277                 13.797  2       
n3567                                                        NET DELAY               0.000                 13.797  2       
addr_279_add_4_5/CI1->addr_279_add_4_5/CO1
                                          SLICE_R19C15C      CIN1_TO_COUT1_DELAY     0.277                 14.074  2       
n2122                                                        NET DELAY               0.000                 14.074  2       
addr_279_add_4_7/CI0->addr_279_add_4_7/CO0
                                          SLICE_R19C15D      CIN0_TO_COUT0_DELAY     0.277                 14.351  2       
n3570                                                        NET DELAY               0.000                 14.351  2       
addr_279_add_4_7/CI1->addr_279_add_4_7/CO1
                                          SLICE_R19C15D      CIN1_TO_COUT1_DELAY     0.277                 14.628  2       
n2124                                                        NET DELAY               0.555                 15.183  2       
addr_279_add_4_9/CI0->addr_279_add_4_9/CO0
                                          SLICE_R19C16A      CIN0_TO_COUT0_DELAY     0.277                 15.460  2       
n3573                                                        NET DELAY               0.000                 15.460  2       
addr_279_add_4_9/CI1->addr_279_add_4_9/CO1
                                          SLICE_R19C16A      CIN1_TO_COUT1_DELAY     0.277                 15.737  2       
n2126                                                        NET DELAY               0.000                 15.737  2       
addr_279_add_4_11/CI0->addr_279_add_4_11/CO0
                                          SLICE_R19C16B      CIN0_TO_COUT0_DELAY     0.277                 16.014  2       
n3576                                                        NET DELAY               0.000                 16.014  2       
addr_279_add_4_11/CI1->addr_279_add_4_11/CO1
                                          SLICE_R19C16B      CIN1_TO_COUT1_DELAY     0.277                 16.291  2       
n2128                                                        NET DELAY               0.661                 16.952  2       
addr_279_add_4_13/D0->addr_279_add_4_13/S0
                                          SLICE_R19C16C      D0_TO_F0_DELAY          0.476                 17.428  1       
n61[11]                                                      NET DELAY               0.000                 17.428  1       
addr_279__i11/D                                              ENDPOINT                0.000                 17.428  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 10.416  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 10.416  97      
led_string1/single_led/counter_high/clk                      NET DELAY               4.177                 14.593  97      
{addr_279__i11/CK   addr_279__i12/CK}                        CLOCK PIN               0.000                 14.593  1       
                                                             Uncertainty          -(0.000)                 14.593  
                                                             Setup time           -(0.198)                 14.395  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              14.395  
Arrival Time                                                                                            -(17.427)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                       -3.032  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_i2/Q  (SLICE_R18C14C)
Path End         : led_string1/single_led/rgb_shift_i0/SR  (SLICE_R21C6A)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 3
Delay Ratio      : 80.1% (route), 19.9% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 10.416 ns 
Path Slack       : -2.906 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  97      
led_string1/single_led/counter_high/clk                      NET DELAY           5.499                  5.499  97      
state_i2/CK                                                  CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
state_i2/CK->state_i2/Q                   SLICE_R18C14C      CLK_TO_Q1_DELAY     1.388                  6.887  18      
state[1]                                                     NET DELAY           3.212                 10.099  18      
i2_3_lut/A->i2_3_lut/Z                    SLICE_R18C10A      A0_TO_F0_DELAY      0.449                 10.548  49      
led_string1/single_led/reset                                 NET DELAY           3.238                 13.786  49      
led_string1/single_led/i829_2_lut_3_lut/B->led_string1/single_led/i829_2_lut_3_lut/Z
                                          SLICE_R18C6A       D0_TO_F0_DELAY      0.449                 14.235  1       
led_string1/single_led/n1274                                 NET DELAY           2.736                 16.971  1       
led_string1/single_led/rgb_shift_i0/SR                       ENDPOINT            0.000                 16.971  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 10.416  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 10.416  97      
led_string1/single_led/counter_high/clk                      NET DELAY           4.177                 14.593  97      
led_string1/single_led/rgb_shift_i0/CK                       CLOCK PIN           0.000                 14.593  1       
                                                             Uncertainty      -(0.000)                 14.593  
                                                             Setup time       -(0.529)                 14.064  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          14.064  
Arrival Time                                                                                        -(16.970)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -2.906  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_i2/Q  (SLICE_R18C14C)
Path End         : addr_279__i10/D  (SLICE_R19C16B)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 14
Delay Ratio      : 51.7% (route), 48.3% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 10.416 ns 
Path Slack       : -2.755 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  97      
led_string1/single_led/counter_high/clk                      NET DELAY               5.499                  5.499  97      
state_i2/CK                                                  CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
state_i2/CK->state_i2/Q                   SLICE_R18C14C      CLK_TO_Q1_DELAY         1.388                  6.887  18      
state[1]                                                     NET DELAY               2.075                  8.962  18      
i1_2_lut_3_lut/B->i1_2_lut_3_lut/Z        SLICE_R19C14D      B0_TO_F0_DELAY          0.476                  9.438  3       
n1793                                                        NET DELAY               0.304                  9.742  3       
i1_4_lut_adj_7/A->i1_4_lut_adj_7/Z        SLICE_R19C14D      C1_TO_F1_DELAY          0.449                 10.191  1       
n76[0]                                                       NET DELAY               2.432                 12.623  1       
addr_279_add_4_1/C1->addr_279_add_4_1/CO1
                                          SLICE_R19C15A      C1_TO_COUT1_DELAY       0.343                 12.966  2       
n2118                                                        NET DELAY               0.000                 12.966  2       
addr_279_add_4_3/CI0->addr_279_add_4_3/CO0
                                          SLICE_R19C15B      CIN0_TO_COUT0_DELAY     0.277                 13.243  2       
n3564                                                        NET DELAY               0.000                 13.243  2       
addr_279_add_4_3/CI1->addr_279_add_4_3/CO1
                                          SLICE_R19C15B      CIN1_TO_COUT1_DELAY     0.277                 13.520  2       
n2120                                                        NET DELAY               0.000                 13.520  2       
addr_279_add_4_5/CI0->addr_279_add_4_5/CO0
                                          SLICE_R19C15C      CIN0_TO_COUT0_DELAY     0.277                 13.797  2       
n3567                                                        NET DELAY               0.000                 13.797  2       
addr_279_add_4_5/CI1->addr_279_add_4_5/CO1
                                          SLICE_R19C15C      CIN1_TO_COUT1_DELAY     0.277                 14.074  2       
n2122                                                        NET DELAY               0.000                 14.074  2       
addr_279_add_4_7/CI0->addr_279_add_4_7/CO0
                                          SLICE_R19C15D      CIN0_TO_COUT0_DELAY     0.277                 14.351  2       
n3570                                                        NET DELAY               0.000                 14.351  2       
addr_279_add_4_7/CI1->addr_279_add_4_7/CO1
                                          SLICE_R19C15D      CIN1_TO_COUT1_DELAY     0.277                 14.628  2       
n2124                                                        NET DELAY               0.555                 15.183  2       
addr_279_add_4_9/CI0->addr_279_add_4_9/CO0
                                          SLICE_R19C16A      CIN0_TO_COUT0_DELAY     0.277                 15.460  2       
n3573                                                        NET DELAY               0.000                 15.460  2       
addr_279_add_4_9/CI1->addr_279_add_4_9/CO1
                                          SLICE_R19C16A      CIN1_TO_COUT1_DELAY     0.277                 15.737  2       
n2126                                                        NET DELAY               0.000                 15.737  2       
addr_279_add_4_11/CI0->addr_279_add_4_11/CO0
                                          SLICE_R19C16B      CIN0_TO_COUT0_DELAY     0.277                 16.014  2       
n3576                                                        NET DELAY               0.661                 16.675  2       
addr_279_add_4_11/D1->addr_279_add_4_11/S1
                                          SLICE_R19C16B      D1_TO_F1_DELAY          0.476                 17.151  1       
n61[10]                                                      NET DELAY               0.000                 17.151  1       
addr_279__i10/D                                              ENDPOINT                0.000                 17.151  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 10.416  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 10.416  97      
led_string1/single_led/counter_high/clk                      NET DELAY               4.177                 14.593  97      
{addr_279__i9/CK   addr_279__i10/CK}                         CLOCK PIN               0.000                 14.593  1       
                                                             Uncertainty          -(0.000)                 14.593  
                                                             Setup time           -(0.198)                 14.395  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              14.395  
Arrival Time                                                                                            -(17.150)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                       -2.755  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_i2/Q  (SLICE_R18C14C)
Path End         : addr_279__i9/D  (SLICE_R19C16B)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 13
Delay Ratio      : 53.0% (route), 47.0% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 10.416 ns 
Path Slack       : -2.478 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  97      
led_string1/single_led/counter_high/clk                      NET DELAY               5.499                  5.499  97      
state_i2/CK                                                  CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
state_i2/CK->state_i2/Q                   SLICE_R18C14C      CLK_TO_Q1_DELAY         1.388                  6.887  18      
state[1]                                                     NET DELAY               2.075                  8.962  18      
i1_2_lut_3_lut/B->i1_2_lut_3_lut/Z        SLICE_R19C14D      B0_TO_F0_DELAY          0.476                  9.438  3       
n1793                                                        NET DELAY               0.304                  9.742  3       
i1_4_lut_adj_7/A->i1_4_lut_adj_7/Z        SLICE_R19C14D      C1_TO_F1_DELAY          0.449                 10.191  1       
n76[0]                                                       NET DELAY               2.432                 12.623  1       
addr_279_add_4_1/C1->addr_279_add_4_1/CO1
                                          SLICE_R19C15A      C1_TO_COUT1_DELAY       0.343                 12.966  2       
n2118                                                        NET DELAY               0.000                 12.966  2       
addr_279_add_4_3/CI0->addr_279_add_4_3/CO0
                                          SLICE_R19C15B      CIN0_TO_COUT0_DELAY     0.277                 13.243  2       
n3564                                                        NET DELAY               0.000                 13.243  2       
addr_279_add_4_3/CI1->addr_279_add_4_3/CO1
                                          SLICE_R19C15B      CIN1_TO_COUT1_DELAY     0.277                 13.520  2       
n2120                                                        NET DELAY               0.000                 13.520  2       
addr_279_add_4_5/CI0->addr_279_add_4_5/CO0
                                          SLICE_R19C15C      CIN0_TO_COUT0_DELAY     0.277                 13.797  2       
n3567                                                        NET DELAY               0.000                 13.797  2       
addr_279_add_4_5/CI1->addr_279_add_4_5/CO1
                                          SLICE_R19C15C      CIN1_TO_COUT1_DELAY     0.277                 14.074  2       
n2122                                                        NET DELAY               0.000                 14.074  2       
addr_279_add_4_7/CI0->addr_279_add_4_7/CO0
                                          SLICE_R19C15D      CIN0_TO_COUT0_DELAY     0.277                 14.351  2       
n3570                                                        NET DELAY               0.000                 14.351  2       
addr_279_add_4_7/CI1->addr_279_add_4_7/CO1
                                          SLICE_R19C15D      CIN1_TO_COUT1_DELAY     0.277                 14.628  2       
n2124                                                        NET DELAY               0.555                 15.183  2       
addr_279_add_4_9/CI0->addr_279_add_4_9/CO0
                                          SLICE_R19C16A      CIN0_TO_COUT0_DELAY     0.277                 15.460  2       
n3573                                                        NET DELAY               0.000                 15.460  2       
addr_279_add_4_9/CI1->addr_279_add_4_9/CO1
                                          SLICE_R19C16A      CIN1_TO_COUT1_DELAY     0.277                 15.737  2       
n2126                                                        NET DELAY               0.661                 16.398  2       
addr_279_add_4_11/D0->addr_279_add_4_11/S0
                                          SLICE_R19C16B      D0_TO_F0_DELAY          0.476                 16.874  1       
n61[9]                                                       NET DELAY               0.000                 16.874  1       
addr_279__i9/D                                               ENDPOINT                0.000                 16.874  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 10.416  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 10.416  97      
led_string1/single_led/counter_high/clk                      NET DELAY               4.177                 14.593  97      
{addr_279__i9/CK   addr_279__i10/CK}                         CLOCK PIN               0.000                 14.593  1       
                                                             Uncertainty          -(0.000)                 14.593  
                                                             Setup time           -(0.198)                 14.395  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              14.395  
Arrival Time                                                                                            -(16.873)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                       -2.478  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_i3/Q  (SLICE_R18C13B)
Path End         : data_count_i3/SR  (SLICE_R19C12C)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 5
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 10.416 ns 
Path Slack       : -2.206 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  97      
led_string1/single_led/counter_high/clk                      NET DELAY           5.499                  5.499  97      
{state_i3/CK   led_string1/state_FSM_i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
state_i3/CK->state_i3/Q                   SLICE_R18C13B      CLK_TO_Q0_DELAY     1.388                  6.887  17      
state[2]                                                     NET DELAY           2.022                  8.909  17      
i1_2_lut_adj_5/B->i1_2_lut_adj_5/Z        SLICE_R19C13A      C0_TO_F0_DELAY      0.476                  9.385  2       
n1792                                                        NET DELAY           0.304                  9.689  2       
i4_4_lut/B->i4_4_lut/Z                    SLICE_R19C13A      C1_TO_F1_DELAY      0.476                 10.165  1       
n10                                                          NET DELAY           0.304                 10.469  1       
i5_3_lut/B->i5_3_lut/Z                    SLICE_R19C13B      C0_TO_F0_DELAY      0.449                 10.918  20      
n1                                                           NET DELAY           2.168                 13.086  20      
i2264_2_lut/D->i2264_2_lut/Z              SLICE_R19C12B      D0_TO_F0_DELAY      0.449                 13.535  2       
n898                                                         NET DELAY           2.736                 16.271  2       
data_count_i3/SR                                             ENDPOINT            0.000                 16.271  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 10.416  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 10.416  97      
led_string1/single_led/counter_high/clk                      NET DELAY           4.177                 14.593  97      
data_count_i3/CK                                             CLOCK PIN           0.000                 14.593  1       
                                                             Uncertainty      -(0.000)                 14.593  
                                                             Setup time       -(0.529)                 14.064  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          14.064  
Arrival Time                                                                                        -(16.270)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -2.206  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_i3/Q  (SLICE_R18C13B)
Path End         : {data_count_i2/SR   data_count_i1/SR}  (SLICE_R19C12A)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 5
Delay Ratio      : 69.9% (route), 30.1% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 10.416 ns 
Path Slack       : -2.206 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  97      
led_string1/single_led/counter_high/clk                      NET DELAY           5.499                  5.499  97      
{state_i3/CK   led_string1/state_FSM_i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
state_i3/CK->state_i3/Q                   SLICE_R18C13B      CLK_TO_Q0_DELAY     1.388                  6.887  17      
state[2]                                                     NET DELAY           2.022                  8.909  17      
i1_2_lut_adj_5/B->i1_2_lut_adj_5/Z        SLICE_R19C13A      C0_TO_F0_DELAY      0.476                  9.385  2       
n1792                                                        NET DELAY           0.304                  9.689  2       
i4_4_lut/B->i4_4_lut/Z                    SLICE_R19C13A      C1_TO_F1_DELAY      0.476                 10.165  1       
n10                                                          NET DELAY           0.304                 10.469  1       
i5_3_lut/B->i5_3_lut/Z                    SLICE_R19C13B      C0_TO_F0_DELAY      0.449                 10.918  20      
n1                                                           NET DELAY           2.168                 13.086  20      
i2264_2_lut/D->i2264_2_lut/Z              SLICE_R19C12B      D0_TO_F0_DELAY      0.449                 13.535  2       
n898                                                         NET DELAY           2.736                 16.271  2       
{data_count_i2/SR   data_count_i1/SR}                        ENDPOINT            0.000                 16.271  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 10.416  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 10.416  97      
led_string1/single_led/counter_high/clk                      NET DELAY           4.177                 14.593  97      
{data_count_i2/CK   data_count_i1/CK}                        CLOCK PIN           0.000                 14.593  1       
                                                             Uncertainty      -(0.000)                 14.593  
                                                             Setup time       -(0.529)                 14.064  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          14.064  
Arrival Time                                                                                        -(16.270)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -2.206  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_i2/Q  (SLICE_R18C14C)
Path End         : addr_279__i8/D  (SLICE_R19C16A)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 12
Delay Ratio      : 54.3% (route), 45.7% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 10.416 ns 
Path Slack       : -2.201 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  97      
led_string1/single_led/counter_high/clk                      NET DELAY               5.499                  5.499  97      
state_i2/CK                                                  CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
state_i2/CK->state_i2/Q                   SLICE_R18C14C      CLK_TO_Q1_DELAY         1.388                  6.887  18      
state[1]                                                     NET DELAY               2.075                  8.962  18      
i1_2_lut_3_lut/B->i1_2_lut_3_lut/Z        SLICE_R19C14D      B0_TO_F0_DELAY          0.476                  9.438  3       
n1793                                                        NET DELAY               0.304                  9.742  3       
i1_4_lut_adj_7/A->i1_4_lut_adj_7/Z        SLICE_R19C14D      C1_TO_F1_DELAY          0.449                 10.191  1       
n76[0]                                                       NET DELAY               2.432                 12.623  1       
addr_279_add_4_1/C1->addr_279_add_4_1/CO1
                                          SLICE_R19C15A      C1_TO_COUT1_DELAY       0.343                 12.966  2       
n2118                                                        NET DELAY               0.000                 12.966  2       
addr_279_add_4_3/CI0->addr_279_add_4_3/CO0
                                          SLICE_R19C15B      CIN0_TO_COUT0_DELAY     0.277                 13.243  2       
n3564                                                        NET DELAY               0.000                 13.243  2       
addr_279_add_4_3/CI1->addr_279_add_4_3/CO1
                                          SLICE_R19C15B      CIN1_TO_COUT1_DELAY     0.277                 13.520  2       
n2120                                                        NET DELAY               0.000                 13.520  2       
addr_279_add_4_5/CI0->addr_279_add_4_5/CO0
                                          SLICE_R19C15C      CIN0_TO_COUT0_DELAY     0.277                 13.797  2       
n3567                                                        NET DELAY               0.000                 13.797  2       
addr_279_add_4_5/CI1->addr_279_add_4_5/CO1
                                          SLICE_R19C15C      CIN1_TO_COUT1_DELAY     0.277                 14.074  2       
n2122                                                        NET DELAY               0.000                 14.074  2       
addr_279_add_4_7/CI0->addr_279_add_4_7/CO0
                                          SLICE_R19C15D      CIN0_TO_COUT0_DELAY     0.277                 14.351  2       
n3570                                                        NET DELAY               0.000                 14.351  2       
addr_279_add_4_7/CI1->addr_279_add_4_7/CO1
                                          SLICE_R19C15D      CIN1_TO_COUT1_DELAY     0.277                 14.628  2       
n2124                                                        NET DELAY               0.555                 15.183  2       
addr_279_add_4_9/CI0->addr_279_add_4_9/CO0
                                          SLICE_R19C16A      CIN0_TO_COUT0_DELAY     0.277                 15.460  2       
n3573                                                        NET DELAY               0.661                 16.121  2       
addr_279_add_4_9/D1->addr_279_add_4_9/S1  SLICE_R19C16A      D1_TO_F1_DELAY          0.476                 16.597  1       
n61[8]                                                       NET DELAY               0.000                 16.597  1       
addr_279__i8/D                                               ENDPOINT                0.000                 16.597  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 10.416  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 10.416  97      
led_string1/single_led/counter_high/clk                      NET DELAY               4.177                 14.593  97      
{addr_279__i7/CK   addr_279__i8/CK}                          CLOCK PIN               0.000                 14.593  1       
                                                             Uncertainty          -(0.000)                 14.593  
                                                             Setup time           -(0.198)                 14.395  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              14.395  
Arrival Time                                                                                            -(16.596)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                       -2.201  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_i3/Q  (SLICE_R18C13B)
Path End         : {data_count_i2/SP   data_count_i1/SP}  (SLICE_R19C12A)
Source Clock     : clk (R)
Destination Clock: clk (F)
Logic Level      : 5
Delay Ratio      : 70.1% (route), 29.9% (logic)
Clock Skew       : -1.322 ns 
Setup Constraint : 10.416 ns 
Path Slack       : -1.941 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  97      
led_string1/single_led/counter_high/clk                      NET DELAY           5.499                  5.499  97      
{state_i3/CK   led_string1/state_FSM_i4/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
state_i3/CK->state_i3/Q                   SLICE_R18C13B      CLK_TO_Q0_DELAY     1.388                  6.887  17      
state[2]                                                     NET DELAY           2.022                  8.909  17      
i1_2_lut_adj_5/B->i1_2_lut_adj_5/Z        SLICE_R19C13A      C0_TO_F0_DELAY      0.476                  9.385  2       
n1792                                                        NET DELAY           0.304                  9.689  2       
i4_4_lut/B->i4_4_lut/Z                    SLICE_R19C13A      C1_TO_F1_DELAY      0.476                 10.165  1       
n10                                                          NET DELAY           0.304                 10.469  1       
i5_3_lut/B->i5_3_lut/Z                    SLICE_R19C13B      C0_TO_F0_DELAY      0.449                 10.918  20      
n1                                                           NET DELAY           2.168                 13.086  20      
i2271_2_lut_3_lut/C->i2271_2_lut_3_lut/Z  SLICE_R19C14C      D1_TO_F1_DELAY      0.449                 13.535  2       
n1406                                                        NET DELAY           2.802                 16.337  2       
{data_count_i2/SP   data_count_i1/SP}                        ENDPOINT            0.000                 16.337  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 10.416  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 10.416  97      
led_string1/single_led/counter_high/clk                      NET DELAY           4.177                 14.593  97      
{data_count_i2/CK   data_count_i1/CK}                        CLOCK PIN           0.000                 14.593  1       
                                                             Uncertainty      -(0.000)                 14.593  
                                                             Setup time       -(0.198)                 14.395  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          14.395  
Arrival Time                                                                                        -(16.336)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                   -1.941  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
led_string1/single_led/state_FSM_i7/D    |    1.743 ns 
led_string1/single_led/state_FSM_i8/D    |    1.743 ns 
led_string1/single_led/state_FSM_i5/D    |    1.743 ns 
led_string1/single_led/state_FSM_i6/D    |    1.743 ns 
led_string1/single_led/num_high_i5/D     |    1.743 ns 
led_string1/state_FSM_i1/D               |    1.743 ns 
state_i3/D                               |    1.743 ns 
led_string1/state_FSM_i4/D               |    1.743 ns 
data_count_i2/D                          |    1.743 ns 
data_count_i1/D                          |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : led_string1/single_led/state_FSM_i8/Q  (SLICE_R18C6D)
Path End         : led_string1/single_led/state_FSM_i7/D  (SLICE_R18C6D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  98      
{led_string1/single_led/state_FSM_i7/CK   led_string1/single_led/state_FSM_i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/state_FSM_i8/CK->led_string1/single_led/state_FSM_i8/Q
                                          SLICE_R18C6D       CLK_TO_Q1_DELAY  0.779                  3.863  10      
led_string1/single_led/to_light_c_N_259[1]
                                                             NET DELAY        0.712                  4.575  10      
led_string1/single_led/i453_4_lut/D->led_string1/single_led/i453_4_lut/Z
                                          SLICE_R18C6D       D0_TO_F0_DELAY   0.252                  4.827  1       
led_string1/single_led/n881                                  NET DELAY        0.000                  4.827  1       
led_string1/single_led/state_FSM_i7/D                        ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  98      
{led_string1/single_led/state_FSM_i7/CK   led_string1/single_led/state_FSM_i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/counter_high/counted/Q  (SLICE_R17C7D)
Path End         : led_string1/single_led/state_FSM_i8/D  (SLICE_R18C6D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  98      
led_string1/single_led/counter_high/counted/CK
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/counter_high/counted/CK->led_string1/single_led/counter_high/counted/Q
                                          SLICE_R17C7D       CLK_TO_Q0_DELAY  0.779                  3.863  4       
led_string1/single_led/counter_high/counted_high
                                                             NET DELAY        0.712                  4.575  4       
led_string1/single_led/i1_4_lut/C->led_string1/single_led/i1_4_lut/Z
                                          SLICE_R18C6D       D1_TO_F1_DELAY   0.252                  4.827  1       
led_string1/single_led/n2570                                 NET DELAY        0.000                  4.827  1       
led_string1/single_led/state_FSM_i8/D                        ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  98      
{led_string1/single_led/state_FSM_i7/CK   led_string1/single_led/state_FSM_i8/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/state_FSM_i6/Q  (SLICE_R18C6C)
Path End         : led_string1/single_led/state_FSM_i5/D  (SLICE_R18C6C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  98      
{led_string1/single_led/state_FSM_i5/CK   led_string1/single_led/state_FSM_i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/state_FSM_i6/CK->led_string1/single_led/state_FSM_i6/Q
                                          SLICE_R18C6C       CLK_TO_Q1_DELAY  0.779                  3.863  11      
led_string1/single_led/to_light_c_N_259[3]
                                                             NET DELAY        0.712                  4.575  11      
led_string1/single_led/i457_4_lut/D->led_string1/single_led/i457_4_lut/Z
                                          SLICE_R18C6C       D0_TO_F0_DELAY   0.252                  4.827  1       
led_string1/single_led/n885                                  NET DELAY        0.000                  4.827  1       
led_string1/single_led/state_FSM_i5/D                        ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  98      
{led_string1/single_led/state_FSM_i5/CK   led_string1/single_led/state_FSM_i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/counter_high/counted/Q  (SLICE_R17C7D)
Path End         : led_string1/single_led/state_FSM_i6/D  (SLICE_R18C6C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  98      
led_string1/single_led/counter_high/counted/CK
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/counter_high/counted/CK->led_string1/single_led/counter_high/counted/Q
                                          SLICE_R17C7D       CLK_TO_Q0_DELAY  0.779                  3.863  4       
led_string1/single_led/counter_high/counted_high
                                                             NET DELAY        0.712                  4.575  4       
led_string1/single_led/i1_4_lut_adj_4/C->led_string1/single_led/i1_4_lut_adj_4/Z
                                          SLICE_R18C6C       D1_TO_F1_DELAY   0.252                  4.827  1       
led_string1/single_led/n2508                                 NET DELAY        0.000                  4.827  1       
led_string1/single_led/state_FSM_i6/D                        ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  98      
{led_string1/single_led/state_FSM_i5/CK   led_string1/single_led/state_FSM_i6/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/num_high_i5/Q  (SLICE_R17C7B)
Path End         : led_string1/single_led/num_high_i5/D  (SLICE_R17C7B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  98      
{led_string1/single_led/num_high_i4/CK   led_string1/single_led/num_high_i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/num_high_i5/CK->led_string1/single_led/num_high_i5/Q
                                          SLICE_R17C7B       CLK_TO_Q1_DELAY  0.779                  3.863  2       
led_string1/single_led/counter_high/num_high[5]
                                                             NET DELAY        0.712                  4.575  2       
led_string1.single_led.i945_4_lut/D->led_string1.single_led.i945_4_lut/Z
                                          SLICE_R17C7B       D1_TO_F1_DELAY   0.252                  4.827  1       
led_string1/single_led/n1390                                 NET DELAY        0.000                  4.827  1       
led_string1/single_led/num_high_i5/D                         ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  98      
{led_string1/single_led/num_high_i4/CK   led_string1/single_led/num_high_i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : led_string1/single_led/state_FSM_i3/Q  (SLICE_R19C10B)
Path End         : led_string1/state_FSM_i1/D  (SLICE_R19C10B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  98      
{led_string1/state_FSM_i1/CK   led_string1/single_led/state_FSM_i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
led_string1/single_led/state_FSM_i3/CK->led_string1/single_led/state_FSM_i3/Q
                                          SLICE_R19C10B      CLK_TO_Q1_DELAY  0.779                  3.863  3       
led_string1/single_led/done                                  NET DELAY        0.712                  4.575  3       
led_string1/i88_2_lut/A->led_string1/i88_2_lut/Z
                                          SLICE_R19C10B      D0_TO_F0_DELAY   0.252                  4.827  1       
led_string1/n427                                             NET DELAY        0.000                  4.827  1       
led_string1/state_FSM_i1/D                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  98      
{led_string1/state_FSM_i1/CK   led_string1/single_led/state_FSM_i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_i2/Q  (SLICE_R18C14C)
Path End         : state_i3/D  (SLICE_R18C13B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  98      
state_i2/CK                                                  CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
state_i2/CK->state_i2/Q                   SLICE_R18C14C      CLK_TO_Q1_DELAY  0.779                  3.863  18      
state[1]                                                     NET DELAY        0.712                  4.575  18      
state_2__I_0_3_lut/A->state_2__I_0_3_lut/Z
                                          SLICE_R18C13B      D0_TO_F0_DELAY   0.252                  4.827  1       
nextstate[2]                                                 NET DELAY        0.000                  4.827  1       
state_i3/D                                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  98      
{state_i3/CK   led_string1/state_FSM_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_i3/Q  (SLICE_R18C13B)
Path End         : led_string1/state_FSM_i4/D  (SLICE_R18C13B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  98      
{state_i3/CK   led_string1/state_FSM_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
state_i3/CK->state_i3/Q                   SLICE_R18C13B      CLK_TO_Q0_DELAY  0.779                  3.863  17      
state[2]                                                     NET DELAY        0.712                  4.575  17      
SLICE_49/D1->SLICE_49/F1                  SLICE_R18C13B      D1_TO_F1_DELAY   0.252                  4.827  1       
reset$n0                                                     NET DELAY        0.000                  4.827  1       
led_string1/state_FSM_i4/D                                   ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        3.084                  3.084  98      
{state_i3/CK   led_string1/state_FSM_i4/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_count_i1/Q  (SLICE_R19C12A)
Path End         : data_count_i2/D  (SLICE_R19C12A)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        2.343                  2.343  98      
{data_count_i2/CK   data_count_i1/CK}                        CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
data_count_i1/CK->data_count_i1/Q         SLICE_R19C12A      CLK_TO_Q1_DELAY  0.779                  3.122  6       
data_count[1]                                                NET DELAY        0.712                  3.834  6       
i324_2_lut_3_lut/A->i324_2_lut_3_lut/Z    SLICE_R19C12A      D0_TO_F0_DELAY   0.252                  4.086  1       
n33[2]                                                       NET DELAY        0.000                  4.086  1       
data_count_i2/D                                              ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        2.343                  2.343  98      
{data_count_i2/CK   data_count_i1/CK}                        CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : data_count_i0/Q  (SLICE_R19C13C)
Path End         : data_count_i1/D  (SLICE_R19C12A)
Source Clock     : clk (F)
Destination Clock: clk (F)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        2.343                  2.343  98      
data_count_i0/CK                                             CLOCK PIN        0.000                  2.343  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
data_count_i0/CK->data_count_i0/Q         SLICE_R19C13C      CLK_TO_Q1_DELAY  0.779                  3.122  7       
data_count[0]                                                NET DELAY        0.712                  3.834  7       
i317_2_lut/B->i317_2_lut/Z                SLICE_R19C12A      D1_TO_F1_DELAY   0.252                  4.086  1       
n33[1]                                                       NET DELAY        0.000                  4.086  1       
data_count_i1/D                                              ENDPOINT         0.000                  4.086  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc.osc_inst/CLKHF                     HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  98      
led_string1/single_led/counter_high/clk                      NET DELAY        2.343                  2.343  98      
{data_count_i2/CK   data_count_i1/CK}                        CLOCK PIN        0.000                  2.343  1       
                                                             Uncertainty      0.000                  2.343  
                                                             Hold time        0.000                  2.343  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -2.343  
Arrival Time                                                                                         4.086  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



