{
    "PEModules": [],
    "LVLData": [
        "SIM"
    ],
    "MlibObjs": {},
    "NameTable": {
        "custom_tgate_0000": [
            "custom_tgate_0000",
            "Tejmn",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "tranShifter_tb": [
            "tranShifter_tb",
            "F2sr3",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileModules": [
        "...MASTER...",
        "custom_tgate_0000"
    ],
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "checksum": 4294967295,
                "bytes": 34979,
                "mod": "std",
                "mode": 4,
                "archive": "archive.43/_prev_archive_1.a",
                "out": "reYIK_d.o"
            }
        },
        "custom_tgate_0000": {
            "Tejmn_d": {
                "checksum": 4294967295,
                "bytes": 8296,
                "mod": "custom_tgate_0000",
                "out": "Tejmn_d.o",
                "mode": 4,
                "archive": "archive.43/_14120_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "checksum": 4294967295,
                "bytes": 7460,
                "mod": "...MASTER...",
                "out": "objs/amcQw_d.o",
                "mode": 4
            }
        },
        "tranShifter_tb": {
            "F2sr3_d": {
                "checksum": 4294967295,
                "bytes": 31660,
                "mod": "tranShifter_tb",
                "out": "F2sr3_d.o",
                "mode": 4,
                "archive": "archive.43/_prev_archive_1.a"
            }
        }
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_nvcsw": 154,
            "ru_minflt": 14390,
            "ru_utime_sec": 0.069903999999999994,
            "ru_nivcsw": 6,
            "ru_stime_sec": 0.035458999999999997,
            "ru_maxrss_kb": 52060,
            "ru_majflt": 0
        },
        "nMops": 130,
        "ru_childs_cgstart": {
            "ru_nvcsw": 5,
            "ru_minflt": 2216,
            "ru_utime_sec": 0.0042649999999999997,
            "ru_nivcsw": 8,
            "ru_stime_sec": 0.01093,
            "ru_maxrss_kb": 11676,
            "ru_majflt": 0
        },
        "totalObjSize": 107134,
        "nQuads": 50,
        "ru_self_end": {
            "ru_nvcsw": 212,
            "ru_minflt": 16266,
            "ru_utime_sec": 0.077386999999999997,
            "ru_nivcsw": 6,
            "ru_stime_sec": 0.043922000000000003,
            "ru_maxrss_kb": 57912,
            "ru_majflt": 0
        },
        "ru_childs_end": {
            "ru_nvcsw": 5,
            "ru_minflt": 2216,
            "ru_utime_sec": 0.0042649999999999997,
            "ru_nivcsw": 8,
            "ru_stime_sec": 0.01093,
            "ru_maxrss_kb": 11676,
            "ru_majflt": 0
        },
        "outputSizePerQuad": 2142.0,
        "Frontend(%)": 90.330417253543871,
        "CodeGen(%)": 9.669582746456129
    },
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 91378
    },
    "CompileProcesses": [
        "cgproc.14120.json"
    ],
    "Misc": {
        "daidir": "simv.daidir",
        "cwd": "/afs/andrew.cmu.edu/usr13/aeega/private/18743/743_final_proj",
        "csrc": "csrc",
        "csrc_abs": "/afs/andrew.cmu.edu/usr13/aeega/private/18743/743_final_proj/csrc",
        "daidir_abs": "/afs/andrew.cmu.edu/usr13/aeega/private/18743/743_final_proj/simv.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.43"
    },
    "CompileStatus": "Successful"
}