Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d0d7ef10717a4652914ca9b4deb4ee81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot HDMI_top_tb_behav xil_defaultlib.HDMI_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'Clk' on this module [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_rev4/HDMI_rev4.srcs/sim_1/new/HDMI_top_tb.v:37]
ERROR: [VRFC 10-2063] Module <DCM_wrapper> not found while processing module instance <CLKGEN> [C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_rev4/HDMI_rev4.srcs/sources_1/new/HDMI_top.v:43]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
