#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024209b12970 .scope module, "riscv_tb" "riscv_tb" 2 1;
 .timescale 0 0;
v0000024209b88370_0 .var "clk", 0 0;
v0000024209b887d0_0 .var "rst", 0 0;
S_0000024209b12b00 .scope module, "dut" "riscv_top" 2 6, 3 1 0, S_0000024209b12970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0000024209b1f740 .functor AND 1, v0000024209b7dfa0_0, L_0000024209b875b0, C4<1>, C4<1>;
v0000024209b87ab0_0 .net *"_ivl_14", 0 0, L_0000024209b1f740;  1 drivers
L_0000024209bb0310 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000024209b86e30_0 .net/2u *"_ivl_16", 31 0, L_0000024209bb0310;  1 drivers
v0000024209b88050_0 .net *"_ivl_18", 31 0, L_0000024209b9ad60;  1 drivers
o0000024209b2bbb8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000024209b88690_0 .net "alu_control", 3 0, o0000024209b2bbb8;  0 drivers
v0000024209b88730_0 .net "alu_op", 1 0, v0000024209b7ddc0_0;  1 drivers
v0000024209b87830_0 .net "alu_result", 31 0, v0000024209b7d500_0;  1 drivers
v0000024209b87150_0 .net "alu_src", 0 0, v0000024209b7dc80_0;  1 drivers
v0000024209b87510_0 .net "branch", 0 0, v0000024209b7dfa0_0;  1 drivers
v0000024209b87d30_0 .net "clk", 0 0, v0000024209b88370_0;  1 drivers
v0000024209b88230_0 .net "data_memory_out", 31 0, L_0000024209b1f6d0;  1 drivers
v0000024209b87fb0_0 .net "immediate", 31 0, v0000024209b7dd20_0;  1 drivers
v0000024209b86d90_0 .net "instruction", 31 0, L_0000024209b1f430;  1 drivers
v0000024209b882d0_0 .net "mem_to_reg", 0 0, v0000024209b7c740_0;  1 drivers
v0000024209b88550_0 .net "mem_write", 0 0, v0000024209b7cb00_0;  1 drivers
v0000024209b87b50_0 .net "pc_current", 31 0, v0000024209b7cc40_0;  1 drivers
v0000024209b885f0_0 .net "pc_next", 31 0, L_0000024209b9a680;  1 drivers
v0000024209b871f0_0 .net "read_data1", 31 0, L_0000024209b878d0;  1 drivers
v0000024209b86ed0_0 .net "read_data2", 31 0, L_0000024209b873d0;  1 drivers
v0000024209b870b0_0 .net "reg_write", 0 0, v0000024209b7c4c0_0;  1 drivers
v0000024209b87bf0_0 .net "reg_write_data", 31 0, L_0000024209b9b580;  1 drivers
v0000024209b880f0_0 .net "rst", 0 0, v0000024209b887d0_0;  1 drivers
v0000024209b87290_0 .net "zero_flag", 0 0, L_0000024209b875b0;  1 drivers
L_0000024209b87470 .part L_0000024209b1f430, 15, 5;
L_0000024209b87970 .part L_0000024209b1f430, 20, 5;
L_0000024209b87c90 .part L_0000024209b1f430, 7, 5;
L_0000024209b87790 .functor MUXZ 32, L_0000024209b873d0, v0000024209b7dd20_0, v0000024209b7dc80_0, C4<>;
L_0000024209b87dd0 .part L_0000024209b1f430, 0, 7;
L_0000024209b87e70 .part L_0000024209b1f430, 12, 3;
L_0000024209b9b120 .part L_0000024209b1f430, 25, 7;
L_0000024209b9ad60 .functor MUXZ 32, L_0000024209bb0310, v0000024209b7dd20_0, L_0000024209b1f740, C4<>;
L_0000024209b9a680 .arith/sum 32, v0000024209b7cc40_0, L_0000024209b9ad60;
L_0000024209b9b580 .functor MUXZ 32, v0000024209b7d500_0, L_0000024209b1f6d0, v0000024209b7c740_0, C4<>;
S_0000024209b187b0 .scope module, "alu_module" "alu" 3 41, 4 1 0, S_0000024209b12b00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_a";
    .port_info 1 /INPUT 32 "operand_b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
P_0000024209b24560 .param/l "ALU_ADD" 0 4 10, C4<0000>;
P_0000024209b24598 .param/l "ALU_AND" 0 4 12, C4<0010>;
P_0000024209b245d0 .param/l "ALU_OR" 0 4 13, C4<0011>;
P_0000024209b24608 .param/l "ALU_SLT" 0 4 14, C4<0100>;
P_0000024209b24640 .param/l "ALU_SUB" 0 4 11, C4<0001>;
L_0000024209bb0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024209af2d80_0 .net/2u *"_ivl_0", 31 0, L_0000024209bb0280;  1 drivers
v0000024209af3000_0 .net "alu_control", 3 0, o0000024209b2bbb8;  alias, 0 drivers
v0000024209af3140_0 .net "operand_a", 31 0, L_0000024209b878d0;  alias, 1 drivers
v0000024209af3320_0 .net "operand_b", 31 0, L_0000024209b87790;  1 drivers
v0000024209b7d500_0 .var "result", 31 0;
v0000024209b7cce0_0 .net "zero_flag", 0 0, L_0000024209b875b0;  alias, 1 drivers
E_0000024209b21940 .event anyedge, v0000024209af3000_0, v0000024209af3140_0, v0000024209af3320_0;
L_0000024209b875b0 .cmp/eq 32, v0000024209b7d500_0, L_0000024209bb0280;
S_0000024209b18940 .scope module, "ctrl_unit" "control_unit" 3 50, 5 1 0, S_0000024209b12b00;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 2 "alu_op";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 1 "mem_to_reg";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 1 "reg_write";
    .port_info 8 /OUTPUT 1 "branch";
P_0000024209b247a0 .param/l "BRANCH" 0 5 18, C4<1100011>;
P_0000024209b247d8 .param/l "I_TYPE" 0 5 15, C4<0010011>;
P_0000024209b24810 .param/l "LW" 0 5 16, C4<0000011>;
P_0000024209b24848 .param/l "R_TYPE" 0 5 14, C4<0110011>;
P_0000024209b24880 .param/l "SW" 0 5 17, C4<0100011>;
v0000024209b7ddc0_0 .var "alu_op", 1 0;
v0000024209b7dc80_0 .var "alu_src", 0 0;
v0000024209b7dfa0_0 .var "branch", 0 0;
v0000024209b7d320_0 .net "funct3", 2 0, L_0000024209b87e70;  1 drivers
v0000024209b7c9c0_0 .net "funct7", 6 0, L_0000024209b9b120;  1 drivers
v0000024209b7c740_0 .var "mem_to_reg", 0 0;
v0000024209b7cb00_0 .var "mem_write", 0 0;
v0000024209b7de60_0 .net "opcode", 6 0, L_0000024209b87dd0;  1 drivers
v0000024209b7c4c0_0 .var "reg_write", 0 0;
E_0000024209b21980 .event anyedge, v0000024209b7de60_0;
S_0000024209b0cca0 .scope module, "data_mem" "data_memory" 3 69, 6 1 0, S_0000024209b12b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /OUTPUT 32 "read_data";
L_0000024209b1f6d0 .functor BUFZ 32, L_0000024209b9a5e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024209b7ca60_0 .net *"_ivl_0", 31 0, L_0000024209b9a5e0;  1 drivers
v0000024209b7e040_0 .net *"_ivl_3", 9 0, L_0000024209b9b940;  1 drivers
v0000024209b7daa0_0 .net *"_ivl_4", 11 0, L_0000024209b99d20;  1 drivers
L_0000024209bb02c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024209b7cba0_0 .net *"_ivl_7", 1 0, L_0000024209bb02c8;  1 drivers
v0000024209b7d820_0 .net "address", 31 0, v0000024209b7d500_0;  alias, 1 drivers
v0000024209b7da00_0 .net "clk", 0 0, v0000024209b88370_0;  alias, 1 drivers
v0000024209b7cf60_0 .net "mem_write", 0 0, v0000024209b7cb00_0;  alias, 1 drivers
v0000024209b7c7e0 .array "memory", 1023 0, 31 0;
v0000024209b7c880_0 .net "read_data", 31 0, L_0000024209b1f6d0;  alias, 1 drivers
v0000024209b7c560_0 .net "write_data", 31 0, L_0000024209b873d0;  alias, 1 drivers
E_0000024209b215c0 .event posedge, v0000024209b7da00_0;
L_0000024209b9a5e0 .array/port v0000024209b7c7e0, L_0000024209b99d20;
L_0000024209b9b940 .part v0000024209b7d500_0, 2, 10;
L_0000024209b99d20 .concat [ 10 2 0 0], L_0000024209b9b940, L_0000024209bb02c8;
S_0000024209b0ce30 .scope module, "imm_gen" "immediate_gen" 3 63, 7 1 0, S_0000024209b12b00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
v0000024209b7dd20_0 .var "immediate", 31 0;
v0000024209b7c600_0 .net "instruction", 31 0, L_0000024209b1f430;  alias, 1 drivers
v0000024209b7d780_0 .net "opcode", 6 0, L_0000024209b9a220;  1 drivers
E_0000024209b219c0 .event anyedge, v0000024209b7d780_0, v0000024209b7c600_0;
L_0000024209b9a220 .part L_0000024209b1f430, 0, 7;
S_0000024209b0b0c0 .scope module, "instr_mem" "instruction_memory" 3 23, 8 1 0, S_0000024209b12b00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
L_0000024209b1f430 .functor BUFZ 32, L_0000024209b88910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024209b7c6a0_0 .net *"_ivl_0", 31 0, L_0000024209b88910;  1 drivers
v0000024209b7d6e0_0 .net *"_ivl_3", 9 0, L_0000024209b88410;  1 drivers
v0000024209b7cd80_0 .net *"_ivl_4", 11 0, L_0000024209b88870;  1 drivers
L_0000024209bb0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024209b7d8c0_0 .net *"_ivl_7", 1 0, L_0000024209bb0088;  1 drivers
v0000024209b7c920_0 .net "instruction", 31 0, L_0000024209b1f430;  alias, 1 drivers
v0000024209b7d5a0 .array "memory", 1023 0, 31 0;
v0000024209b7e220_0 .net "pc", 31 0, v0000024209b7cc40_0;  alias, 1 drivers
L_0000024209b88910 .array/port v0000024209b7d5a0, L_0000024209b88870;
L_0000024209b88410 .part v0000024209b7cc40_0, 2, 10;
L_0000024209b88870 .concat [ 10 2 0 0], L_0000024209b88410, L_0000024209bb0088;
S_0000024209b0b250 .scope module, "pc_module" "program_counter" 3 15, 9 1 0, S_0000024209b12b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_next";
    .port_info 3 /OUTPUT 32 "pc_current";
v0000024209b7d000_0 .net "clk", 0 0, v0000024209b88370_0;  alias, 1 drivers
v0000024209b7cc40_0 .var "pc_current", 31 0;
v0000024209b7df00_0 .net "pc_next", 31 0, L_0000024209b9a680;  alias, 1 drivers
v0000024209b7e0e0_0 .net "rst", 0 0, v0000024209b887d0_0;  alias, 1 drivers
E_0000024209b21d40 .event posedge, v0000024209b7e0e0_0, v0000024209b7da00_0;
S_0000024209b053d0 .scope module, "reg_file" "register_file" 3 29, 10 1 0, S_0000024209b12b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "read_reg1";
    .port_info 2 /INPUT 5 "read_reg2";
    .port_info 3 /INPUT 5 "write_reg";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0000024209bb00d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024209b7e2c0_0 .net/2u *"_ivl_0", 4 0, L_0000024209bb00d0;  1 drivers
L_0000024209bb0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024209b7ce20_0 .net *"_ivl_11", 1 0, L_0000024209bb0160;  1 drivers
L_0000024209bb01a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024209b7e360_0 .net/2u *"_ivl_14", 4 0, L_0000024209bb01a8;  1 drivers
v0000024209b7d140_0 .net *"_ivl_16", 0 0, L_0000024209b87010;  1 drivers
L_0000024209bb01f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024209b7d1e0_0 .net/2u *"_ivl_18", 31 0, L_0000024209bb01f0;  1 drivers
v0000024209b7cec0_0 .net *"_ivl_2", 0 0, L_0000024209b889b0;  1 drivers
v0000024209b7d0a0_0 .net *"_ivl_20", 31 0, L_0000024209b87330;  1 drivers
v0000024209b7d280_0 .net *"_ivl_22", 6 0, L_0000024209b876f0;  1 drivers
L_0000024209bb0238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024209b7d960_0 .net *"_ivl_25", 1 0, L_0000024209bb0238;  1 drivers
L_0000024209bb0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024209b7d3c0_0 .net/2u *"_ivl_4", 31 0, L_0000024209bb0118;  1 drivers
v0000024209b7d460_0 .net *"_ivl_6", 31 0, L_0000024209b88af0;  1 drivers
v0000024209b7db40_0 .net *"_ivl_8", 6 0, L_0000024209b88b90;  1 drivers
v0000024209b7d640_0 .net "clk", 0 0, v0000024209b88370_0;  alias, 1 drivers
v0000024209b7dbe0_0 .var/i "i", 31 0;
v0000024209b884b0_0 .net "read_data1", 31 0, L_0000024209b878d0;  alias, 1 drivers
v0000024209b86cf0_0 .net "read_data2", 31 0, L_0000024209b873d0;  alias, 1 drivers
v0000024209b86f70_0 .net "read_reg1", 4 0, L_0000024209b87470;  1 drivers
v0000024209b87650_0 .net "read_reg2", 4 0, L_0000024209b87970;  1 drivers
v0000024209b88a50_0 .net "reg_write", 0 0, v0000024209b7c4c0_0;  alias, 1 drivers
v0000024209b88190 .array "registers", 31 0, 31 0;
v0000024209b87f10_0 .net "write_data", 31 0, L_0000024209b9b580;  alias, 1 drivers
v0000024209b87a10_0 .net "write_reg", 4 0, L_0000024209b87c90;  1 drivers
L_0000024209b889b0 .cmp/eq 5, L_0000024209b87470, L_0000024209bb00d0;
L_0000024209b88af0 .array/port v0000024209b88190, L_0000024209b88b90;
L_0000024209b88b90 .concat [ 5 2 0 0], L_0000024209b87470, L_0000024209bb0160;
L_0000024209b878d0 .functor MUXZ 32, L_0000024209b88af0, L_0000024209bb0118, L_0000024209b889b0, C4<>;
L_0000024209b87010 .cmp/eq 5, L_0000024209b87970, L_0000024209bb01a8;
L_0000024209b87330 .array/port v0000024209b88190, L_0000024209b876f0;
L_0000024209b876f0 .concat [ 5 2 0 0], L_0000024209b87970, L_0000024209bb0238;
L_0000024209b873d0 .functor MUXZ 32, L_0000024209b87330, L_0000024209bb01f0, L_0000024209b87010, C4<>;
    .scope S_0000024209b0b250;
T_0 ;
    %wait E_0000024209b21d40;
    %load/vec4 v0000024209b7e0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024209b7cc40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024209b7df00_0;
    %assign/vec4 v0000024209b7cc40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024209b0b0c0;
T_1 ;
    %vpi_call 8 10 "$readmemh", "program.hex", v0000024209b7d5a0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000024209b053d0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024209b7dbe0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000024209b7dbe0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000024209b7dbe0_0;
    %store/vec4a v0000024209b88190, 4, 0;
    %load/vec4 v0000024209b7dbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024209b7dbe0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0000024209b053d0;
T_3 ;
    %wait E_0000024209b215c0;
    %load/vec4 v0000024209b88a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0000024209b87a10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000024209b87f10_0;
    %load/vec4 v0000024209b87a10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024209b88190, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024209b187b0;
T_4 ;
    %wait E_0000024209b21940;
    %load/vec4 v0000024209af3000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024209b7d500_0, 0, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0000024209af3140_0;
    %load/vec4 v0000024209af3320_0;
    %add;
    %store/vec4 v0000024209b7d500_0, 0, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0000024209af3140_0;
    %load/vec4 v0000024209af3320_0;
    %sub;
    %store/vec4 v0000024209b7d500_0, 0, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0000024209af3140_0;
    %load/vec4 v0000024209af3320_0;
    %and;
    %store/vec4 v0000024209b7d500_0, 0, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0000024209af3140_0;
    %load/vec4 v0000024209af3320_0;
    %or;
    %store/vec4 v0000024209b7d500_0, 0, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0000024209af3140_0;
    %load/vec4 v0000024209af3320_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %store/vec4 v0000024209b7d500_0, 0, 32;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000024209b18940;
T_5 ;
    %wait E_0000024209b21980;
    %load/vec4 v0000024209b7de60_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024209b7ddc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7cb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7c740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7c4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7dfa0_0, 0, 1;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024209b7ddc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7cb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7c740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7dc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024209b7c4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7dfa0_0, 0, 1;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024209b7ddc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7cb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7c740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024209b7dc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024209b7c4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7dfa0_0, 0, 1;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024209b7ddc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7cb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024209b7c740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024209b7dc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024209b7c4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7dfa0_0, 0, 1;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024209b7ddc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024209b7cb00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024209b7c740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024209b7dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7c4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7dfa0_0, 0, 1;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024209b7ddc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7cb00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024209b7c740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7dc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b7c4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024209b7dfa0_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000024209b0ce30;
T_6 ;
    %wait E_0000024209b219c0;
    %load/vec4 v0000024209b7d780_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024209b7dd20_0, 0, 32;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0000024209b7c600_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000024209b7c600_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024209b7dd20_0, 0, 32;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0000024209b7c600_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000024209b7c600_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024209b7dd20_0, 0, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0000024209b7c600_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000024209b7c600_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024209b7c600_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024209b7dd20_0, 0, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0000024209b7c600_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000024209b7c600_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024209b7c600_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000024209b7c600_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000024209b7dd20_0, 0, 32;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000024209b0cca0;
T_7 ;
    %wait E_0000024209b215c0;
    %load/vec4 v0000024209b7cf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000024209b7c560_0;
    %load/vec4 v0000024209b7d820_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024209b7c7e0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024209b12970;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b88370_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0000024209b88370_0;
    %inv;
    %store/vec4 v0000024209b88370_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0000024209b12970;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024209b887d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024209b887d0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000024209b12970;
T_10 ;
    %vpi_call 2 32 "$dumpfile", "riscv_test.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024209b12970 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000024209b12970;
T_11 ;
    %wait E_0000024209b215c0;
    %vpi_call 2 38 "$display", "Time=%0t PC=%h x1=%h x2=%h x3=%h x4=%h", $time, v0000024209b87b50_0, v0000024209b86d90_0, &A<v0000024209b88190, 1>, &A<v0000024209b88190, 2>, &A<v0000024209b88190, 3>, &A<v0000024209b88190, 4> {0 0 0};
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "testbench/riscv_tb.v";
    "src/riscv_top.v";
    "src/alu.v";
    "src/control_unit.v";
    "src/data_memory.v";
    "src/immediate_gen.v";
    "src/instruction_memory.v";
    "src/program_counter.v";
    "src/register_file.v";
