
URA_DC_MOTOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c2e4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  0800c4b8  0800c4b8  0000d4b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c900  0800c900  0000e344  2**0
                  CONTENTS
  4 .ARM          00000008  0800c900  0800c900  0000d900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c908  0800c908  0000e344  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c908  0800c908  0000d908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c90c  0800c90c  0000d90c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  0800c910  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000204  0800cb14  0000e204  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  200002a4  0800cbb4  0000e2a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000910  20000344  0800cc54  0000e344  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000c54  0800cc54  0000ec54  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0000e344  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001bddf  00000000  00000000  0000e374  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003c6f  00000000  00000000  0002a153  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001750  00000000  00000000  0002ddc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001220  00000000  00000000  0002f518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00029247  00000000  00000000  00030738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001ecdd  00000000  00000000  0005997f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000fb7f7  00000000  00000000  0007865c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00173e53  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00007778  00000000  00000000  00173e98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000007c  00000000  00000000  0017b610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000344 	.word	0x20000344
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c49c 	.word	0x0800c49c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000348 	.word	0x20000348
 800020c:	0800c49c 	.word	0x0800c49c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <PID_update>:

/*
 * @brief   : function updating the output of the PID controller ( steering signal: PWM duty)
 *
 * */
void PID_update(PID *pid){
 8001024:	b480      	push	{r7}
 8001026:	b085      	sub	sp, #20
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
    static _Bool start_up = 1;
    float e;

    if(start_up){ // set min value for the DC motor to accelerate
 800102c:	4b52      	ldr	r3, [pc, #328]	@ (8001178 <PID_update+0x154>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d018      	beq.n	8001066 <PID_update+0x42>
        pid->u = PWM_MIN_START;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	4a51      	ldr	r2, [pc, #324]	@ (800117c <PID_update+0x158>)
 8001038:	611a      	str	r2, [r3, #16]
        if(pid->y > 20.0){
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001040:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001044:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800104c:	dc00      	bgt.n	8001050 <PID_update+0x2c>
        	pid->ui = PWM_MIN_START; // signal transfer
        	pid->e = 0.0f; // reset error

            start_up = 0;
        }
        return;
 800104e:	e08d      	b.n	800116c <PID_update+0x148>
        	pid->ui = PWM_MIN_START; // signal transfer
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	4a4a      	ldr	r2, [pc, #296]	@ (800117c <PID_update+0x158>)
 8001054:	619a      	str	r2, [r3, #24]
        	pid->e = 0.0f; // reset error
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	f04f 0200 	mov.w	r2, #0
 800105c:	60da      	str	r2, [r3, #12]
            start_up = 0;
 800105e:	4b46      	ldr	r3, [pc, #280]	@ (8001178 <PID_update+0x154>)
 8001060:	2200      	movs	r2, #0
 8001062:	701a      	strb	r2, [r3, #0]
        return;
 8001064:	e082      	b.n	800116c <PID_update+0x148>
    }

    e = pid->y_ref - pid->y; // calculate current error
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	edd3 7a08 	vldr	s15, [r3, #32]
 8001072:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001076:	edc7 7a03 	vstr	s15, [r7, #12]

    // proportional
    pid->up = pid->Kp * e;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	ed93 7a00 	vldr	s14, [r3]
 8001080:	edd7 7a03 	vldr	s15, [r7, #12]
 8001084:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	edc3 7a05 	vstr	s15, [r3, #20]

    // integrator with anti-windup
    if(pid->u >= U_SAT_UP || pid->u <= U_SAT_DOWN) pid->ui += 0;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	edd3 7a04 	vldr	s15, [r3, #16]
 8001094:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001180 <PID_update+0x15c>
 8001098:	eef4 7ac7 	vcmpe.f32	s15, s14
 800109c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010a0:	da07      	bge.n	80010b2 <PID_update+0x8e>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	edd3 7a04 	vldr	s15, [r3, #16]
 80010a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010b0:	d80a      	bhi.n	80010c8 <PID_update+0xa4>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	edd3 7a06 	vldr	s15, [r3, #24]
 80010b8:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001184 <PID_update+0x160>
 80010bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	edc3 7a06 	vstr	s15, [r3, #24]
 80010c6:	e012      	b.n	80010ee <PID_update+0xca>
    else pid->ui += pid->Ki * e * SAMPLING_PERIOD;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	ed93 7a06 	vldr	s14, [r3, #24]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	edd3 6a01 	vldr	s13, [r3, #4]
 80010d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80010d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010dc:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8001188 <PID_update+0x164>
 80010e0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80010e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	edc3 7a06 	vstr	s15, [r3, #24]

    // derivative
    pid->ud = pid->Kd * (e - pid->e) / SAMPLING_PERIOD;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	ed93 7a02 	vldr	s14, [r3, #8]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	edd3 7a03 	vldr	s15, [r3, #12]
 80010fa:	edd7 6a03 	vldr	s13, [r7, #12]
 80010fe:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001102:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001106:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8001188 <PID_update+0x164>
 800110a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	edc3 7a07 	vstr	s15, [r3, #28]

    pid->u = pid->up + pid->ui + pid->ud;
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	ed93 7a05 	vldr	s14, [r3, #20]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	edd3 7a06 	vldr	s15, [r3, #24]
 8001120:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	edd3 7a07 	vldr	s15, [r3, #28]
 800112a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	edc3 7a04 	vstr	s15, [r3, #16]

    // saturation
    if (pid->u > U_SAT_UP)   pid->u = U_SAT_UP;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	edd3 7a04 	vldr	s15, [r3, #16]
 800113a:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001180 <PID_update+0x15c>
 800113e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001146:	dd02      	ble.n	800114e <PID_update+0x12a>
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	4a10      	ldr	r2, [pc, #64]	@ (800118c <PID_update+0x168>)
 800114c:	611a      	str	r2, [r3, #16]
    if (pid->u < U_SAT_DOWN) pid->u = U_SAT_DOWN;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	edd3 7a04 	vldr	s15, [r3, #16]
 8001154:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800115c:	d503      	bpl.n	8001166 <PID_update+0x142>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f04f 0200 	mov.w	r2, #0
 8001164:	611a      	str	r2, [r3, #16]

    // remember current error
    pid->e = e;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	68fa      	ldr	r2, [r7, #12]
 800116a:	60da      	str	r2, [r3, #12]
}
 800116c:	3714      	adds	r7, #20
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	20000000 	.word	0x20000000
 800117c:	443e0000 	.word	0x443e0000
 8001180:	447a0000 	.word	0x447a0000
 8001184:	00000000 	.word	0x00000000
 8001188:	3c23d70a 	.word	0x3c23d70a
 800118c:	447a0000 	.word	0x447a0000

08001190 <MX_ETH_Init>:

ETH_HandleTypeDef heth;

/* ETH init function */
void MX_ETH_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001194:	4b1f      	ldr	r3, [pc, #124]	@ (8001214 <MX_ETH_Init+0x84>)
 8001196:	4a20      	ldr	r2, [pc, #128]	@ (8001218 <MX_ETH_Init+0x88>)
 8001198:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800119a:	4b20      	ldr	r3, [pc, #128]	@ (800121c <MX_ETH_Init+0x8c>)
 800119c:	2200      	movs	r2, #0
 800119e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80011a0:	4b1e      	ldr	r3, [pc, #120]	@ (800121c <MX_ETH_Init+0x8c>)
 80011a2:	2280      	movs	r2, #128	@ 0x80
 80011a4:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80011a6:	4b1d      	ldr	r3, [pc, #116]	@ (800121c <MX_ETH_Init+0x8c>)
 80011a8:	22e1      	movs	r2, #225	@ 0xe1
 80011aa:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80011ac:	4b1b      	ldr	r3, [pc, #108]	@ (800121c <MX_ETH_Init+0x8c>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80011b2:	4b1a      	ldr	r3, [pc, #104]	@ (800121c <MX_ETH_Init+0x8c>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80011b8:	4b18      	ldr	r3, [pc, #96]	@ (800121c <MX_ETH_Init+0x8c>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80011be:	4b15      	ldr	r3, [pc, #84]	@ (8001214 <MX_ETH_Init+0x84>)
 80011c0:	4a16      	ldr	r2, [pc, #88]	@ (800121c <MX_ETH_Init+0x8c>)
 80011c2:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80011c4:	4b13      	ldr	r3, [pc, #76]	@ (8001214 <MX_ETH_Init+0x84>)
 80011c6:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80011ca:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80011cc:	4b11      	ldr	r3, [pc, #68]	@ (8001214 <MX_ETH_Init+0x84>)
 80011ce:	4a14      	ldr	r2, [pc, #80]	@ (8001220 <MX_ETH_Init+0x90>)
 80011d0:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80011d2:	4b10      	ldr	r3, [pc, #64]	@ (8001214 <MX_ETH_Init+0x84>)
 80011d4:	4a13      	ldr	r2, [pc, #76]	@ (8001224 <MX_ETH_Init+0x94>)
 80011d6:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80011d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001214 <MX_ETH_Init+0x84>)
 80011da:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80011de:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80011e0:	480c      	ldr	r0, [pc, #48]	@ (8001214 <MX_ETH_Init+0x84>)
 80011e2:	f001 fabb 	bl	800275c <HAL_ETH_Init>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80011ec:	f000 fbea 	bl	80019c4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80011f0:	2238      	movs	r2, #56	@ 0x38
 80011f2:	2100      	movs	r1, #0
 80011f4:	480c      	ldr	r0, [pc, #48]	@ (8001228 <MX_ETH_Init+0x98>)
 80011f6:	f007 fdf8 	bl	8008dea <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80011fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001228 <MX_ETH_Init+0x98>)
 80011fc:	2221      	movs	r2, #33	@ 0x21
 80011fe:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001200:	4b09      	ldr	r3, [pc, #36]	@ (8001228 <MX_ETH_Init+0x98>)
 8001202:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8001206:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001208:	4b07      	ldr	r3, [pc, #28]	@ (8001228 <MX_ETH_Init+0x98>)
 800120a:	2200      	movs	r2, #0
 800120c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20000398 	.word	0x20000398
 8001218:	40028000 	.word	0x40028000
 800121c:	20000448 	.word	0x20000448
 8001220:	200002a4 	.word	0x200002a4
 8001224:	20000204 	.word	0x20000204
 8001228:	20000360 	.word	0x20000360

0800122c <HAL_ETH_MspInit>:

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b08e      	sub	sp, #56	@ 0x38
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001234:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	605a      	str	r2, [r3, #4]
 800123e:	609a      	str	r2, [r3, #8]
 8001240:	60da      	str	r2, [r3, #12]
 8001242:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a4e      	ldr	r2, [pc, #312]	@ (8001384 <HAL_ETH_MspInit+0x158>)
 800124a:	4293      	cmp	r3, r2
 800124c:	f040 8096 	bne.w	800137c <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* ETH clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001250:	4b4d      	ldr	r3, [pc, #308]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 8001252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001254:	4a4c      	ldr	r2, [pc, #304]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 8001256:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800125a:	6313      	str	r3, [r2, #48]	@ 0x30
 800125c:	4b4a      	ldr	r3, [pc, #296]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 800125e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001260:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001264:	623b      	str	r3, [r7, #32]
 8001266:	6a3b      	ldr	r3, [r7, #32]
 8001268:	4b47      	ldr	r3, [pc, #284]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 800126a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800126c:	4a46      	ldr	r2, [pc, #280]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 800126e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001272:	6313      	str	r3, [r2, #48]	@ 0x30
 8001274:	4b44      	ldr	r3, [pc, #272]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 8001276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001278:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800127c:	61fb      	str	r3, [r7, #28]
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	4b41      	ldr	r3, [pc, #260]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 8001282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001284:	4a40      	ldr	r2, [pc, #256]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 8001286:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800128a:	6313      	str	r3, [r2, #48]	@ 0x30
 800128c:	4b3e      	ldr	r3, [pc, #248]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 800128e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001290:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001294:	61bb      	str	r3, [r7, #24]
 8001296:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001298:	4b3b      	ldr	r3, [pc, #236]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 800129a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129c:	4a3a      	ldr	r2, [pc, #232]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 800129e:	f043 0304 	orr.w	r3, r3, #4
 80012a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80012a4:	4b38      	ldr	r3, [pc, #224]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 80012a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a8:	f003 0304 	and.w	r3, r3, #4
 80012ac:	617b      	str	r3, [r7, #20]
 80012ae:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012b0:	4b35      	ldr	r3, [pc, #212]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 80012b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b4:	4a34      	ldr	r2, [pc, #208]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 80012b6:	f043 0301 	orr.w	r3, r3, #1
 80012ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80012bc:	4b32      	ldr	r3, [pc, #200]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 80012be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c0:	f003 0301 	and.w	r3, r3, #1
 80012c4:	613b      	str	r3, [r7, #16]
 80012c6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c8:	4b2f      	ldr	r3, [pc, #188]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 80012ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012cc:	4a2e      	ldr	r2, [pc, #184]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 80012ce:	f043 0302 	orr.w	r3, r3, #2
 80012d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80012d4:	4b2c      	ldr	r3, [pc, #176]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 80012d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d8:	f003 0302 	and.w	r3, r3, #2
 80012dc:	60fb      	str	r3, [r7, #12]
 80012de:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80012e0:	4b29      	ldr	r3, [pc, #164]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 80012e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e4:	4a28      	ldr	r2, [pc, #160]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 80012e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ec:	4b26      	ldr	r3, [pc, #152]	@ (8001388 <HAL_ETH_MspInit+0x15c>)
 80012ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012f4:	60bb      	str	r3, [r7, #8]
 80012f6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80012f8:	2332      	movs	r3, #50	@ 0x32
 80012fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012fc:	2302      	movs	r3, #2
 80012fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001300:	2300      	movs	r3, #0
 8001302:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001304:	2303      	movs	r3, #3
 8001306:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001308:	230b      	movs	r3, #11
 800130a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800130c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001310:	4619      	mov	r1, r3
 8001312:	481e      	ldr	r0, [pc, #120]	@ (800138c <HAL_ETH_MspInit+0x160>)
 8001314:	f001 fd70 	bl	8002df8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001318:	2386      	movs	r3, #134	@ 0x86
 800131a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131c:	2302      	movs	r3, #2
 800131e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001320:	2300      	movs	r3, #0
 8001322:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001324:	2303      	movs	r3, #3
 8001326:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001328:	230b      	movs	r3, #11
 800132a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001330:	4619      	mov	r1, r3
 8001332:	4817      	ldr	r0, [pc, #92]	@ (8001390 <HAL_ETH_MspInit+0x164>)
 8001334:	f001 fd60 	bl	8002df8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001338:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800133c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800133e:	2302      	movs	r3, #2
 8001340:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001342:	2300      	movs	r3, #0
 8001344:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001346:	2303      	movs	r3, #3
 8001348:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800134a:	230b      	movs	r3, #11
 800134c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800134e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001352:	4619      	mov	r1, r3
 8001354:	480f      	ldr	r0, [pc, #60]	@ (8001394 <HAL_ETH_MspInit+0x168>)
 8001356:	f001 fd4f 	bl	8002df8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800135a:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800135e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001360:	2302      	movs	r3, #2
 8001362:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001364:	2300      	movs	r3, #0
 8001366:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001368:	2303      	movs	r3, #3
 800136a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800136c:	230b      	movs	r3, #11
 800136e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001370:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001374:	4619      	mov	r1, r3
 8001376:	4808      	ldr	r0, [pc, #32]	@ (8001398 <HAL_ETH_MspInit+0x16c>)
 8001378:	f001 fd3e 	bl	8002df8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800137c:	bf00      	nop
 800137e:	3738      	adds	r7, #56	@ 0x38
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}
 8001384:	40028000 	.word	0x40028000
 8001388:	40023800 	.word	0x40023800
 800138c:	40020800 	.word	0x40020800
 8001390:	40020000 	.word	0x40020000
 8001394:	40020400 	.word	0x40020400
 8001398:	40021800 	.word	0x40021800

0800139c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b08c      	sub	sp, #48	@ 0x30
 80013a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a2:	f107 031c 	add.w	r3, r7, #28
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	605a      	str	r2, [r3, #4]
 80013ac:	609a      	str	r2, [r3, #8]
 80013ae:	60da      	str	r2, [r3, #12]
 80013b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013b2:	4b4b      	ldr	r3, [pc, #300]	@ (80014e0 <MX_GPIO_Init+0x144>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b6:	4a4a      	ldr	r2, [pc, #296]	@ (80014e0 <MX_GPIO_Init+0x144>)
 80013b8:	f043 0304 	orr.w	r3, r3, #4
 80013bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013be:	4b48      	ldr	r3, [pc, #288]	@ (80014e0 <MX_GPIO_Init+0x144>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c2:	f003 0304 	and.w	r3, r3, #4
 80013c6:	61bb      	str	r3, [r7, #24]
 80013c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013ca:	4b45      	ldr	r3, [pc, #276]	@ (80014e0 <MX_GPIO_Init+0x144>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ce:	4a44      	ldr	r2, [pc, #272]	@ (80014e0 <MX_GPIO_Init+0x144>)
 80013d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d6:	4b42      	ldr	r3, [pc, #264]	@ (80014e0 <MX_GPIO_Init+0x144>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80013de:	617b      	str	r3, [r7, #20]
 80013e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013e2:	4b3f      	ldr	r3, [pc, #252]	@ (80014e0 <MX_GPIO_Init+0x144>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e6:	4a3e      	ldr	r2, [pc, #248]	@ (80014e0 <MX_GPIO_Init+0x144>)
 80013e8:	f043 0301 	orr.w	r3, r3, #1
 80013ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ee:	4b3c      	ldr	r3, [pc, #240]	@ (80014e0 <MX_GPIO_Init+0x144>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f2:	f003 0301 	and.w	r3, r3, #1
 80013f6:	613b      	str	r3, [r7, #16]
 80013f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013fa:	4b39      	ldr	r3, [pc, #228]	@ (80014e0 <MX_GPIO_Init+0x144>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fe:	4a38      	ldr	r2, [pc, #224]	@ (80014e0 <MX_GPIO_Init+0x144>)
 8001400:	f043 0302 	orr.w	r3, r3, #2
 8001404:	6313      	str	r3, [r2, #48]	@ 0x30
 8001406:	4b36      	ldr	r3, [pc, #216]	@ (80014e0 <MX_GPIO_Init+0x144>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140a:	f003 0302 	and.w	r3, r3, #2
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001412:	4b33      	ldr	r3, [pc, #204]	@ (80014e0 <MX_GPIO_Init+0x144>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001416:	4a32      	ldr	r2, [pc, #200]	@ (80014e0 <MX_GPIO_Init+0x144>)
 8001418:	f043 0308 	orr.w	r3, r3, #8
 800141c:	6313      	str	r3, [r2, #48]	@ 0x30
 800141e:	4b30      	ldr	r3, [pc, #192]	@ (80014e0 <MX_GPIO_Init+0x144>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001422:	f003 0308 	and.w	r3, r3, #8
 8001426:	60bb      	str	r3, [r7, #8]
 8001428:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800142a:	4b2d      	ldr	r3, [pc, #180]	@ (80014e0 <MX_GPIO_Init+0x144>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142e:	4a2c      	ldr	r2, [pc, #176]	@ (80014e0 <MX_GPIO_Init+0x144>)
 8001430:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001434:	6313      	str	r3, [r2, #48]	@ 0x30
 8001436:	4b2a      	ldr	r3, [pc, #168]	@ (80014e0 <MX_GPIO_Init+0x144>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800143e:	607b      	str	r3, [r7, #4]
 8001440:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001442:	2200      	movs	r2, #0
 8001444:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001448:	4826      	ldr	r0, [pc, #152]	@ (80014e4 <MX_GPIO_Init+0x148>)
 800144a:	f001 fe81 	bl	8003150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800144e:	2200      	movs	r2, #0
 8001450:	2140      	movs	r1, #64	@ 0x40
 8001452:	4825      	ldr	r0, [pc, #148]	@ (80014e8 <MX_GPIO_Init+0x14c>)
 8001454:	f001 fe7c 	bl	8003150 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001458:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800145c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800145e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001462:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001464:	2300      	movs	r3, #0
 8001466:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001468:	f107 031c 	add.w	r3, r7, #28
 800146c:	4619      	mov	r1, r3
 800146e:	481f      	ldr	r0, [pc, #124]	@ (80014ec <MX_GPIO_Init+0x150>)
 8001470:	f001 fcc2 	bl	8002df8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001474:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001478:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800147a:	2301      	movs	r3, #1
 800147c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001482:	2300      	movs	r3, #0
 8001484:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001486:	f107 031c 	add.w	r3, r7, #28
 800148a:	4619      	mov	r1, r3
 800148c:	4815      	ldr	r0, [pc, #84]	@ (80014e4 <MX_GPIO_Init+0x148>)
 800148e:	f001 fcb3 	bl	8002df8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001492:	2340      	movs	r3, #64	@ 0x40
 8001494:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001496:	2301      	movs	r3, #1
 8001498:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149e:	2300      	movs	r3, #0
 80014a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80014a2:	f107 031c 	add.w	r3, r7, #28
 80014a6:	4619      	mov	r1, r3
 80014a8:	480f      	ldr	r0, [pc, #60]	@ (80014e8 <MX_GPIO_Init+0x14c>)
 80014aa:	f001 fca5 	bl	8002df8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80014ae:	2380      	movs	r3, #128	@ 0x80
 80014b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014b2:	2300      	movs	r3, #0
 80014b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b6:	2300      	movs	r3, #0
 80014b8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80014ba:	f107 031c 	add.w	r3, r7, #28
 80014be:	4619      	mov	r1, r3
 80014c0:	4809      	ldr	r0, [pc, #36]	@ (80014e8 <MX_GPIO_Init+0x14c>)
 80014c2:	f001 fc99 	bl	8002df8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80014c6:	2200      	movs	r2, #0
 80014c8:	2100      	movs	r1, #0
 80014ca:	2028      	movs	r0, #40	@ 0x28
 80014cc:	f001 f87d 	bl	80025ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80014d0:	2028      	movs	r0, #40	@ 0x28
 80014d2:	f001 f896 	bl	8002602 <HAL_NVIC_EnableIRQ>

}
 80014d6:	bf00      	nop
 80014d8:	3730      	adds	r7, #48	@ 0x30
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	40023800 	.word	0x40023800
 80014e4:	40020400 	.word	0x40020400
 80014e8:	40021800 	.word	0x40021800
 80014ec:	40020800 	.word	0x40020800

080014f0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001564 <MX_I2C1_Init+0x74>)
 80014f6:	4a1c      	ldr	r2, [pc, #112]	@ (8001568 <MX_I2C1_Init+0x78>)
 80014f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 80014fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001564 <MX_I2C1_Init+0x74>)
 80014fc:	4a1b      	ldr	r2, [pc, #108]	@ (800156c <MX_I2C1_Init+0x7c>)
 80014fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001500:	4b18      	ldr	r3, [pc, #96]	@ (8001564 <MX_I2C1_Init+0x74>)
 8001502:	2200      	movs	r2, #0
 8001504:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001506:	4b17      	ldr	r3, [pc, #92]	@ (8001564 <MX_I2C1_Init+0x74>)
 8001508:	2201      	movs	r2, #1
 800150a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800150c:	4b15      	ldr	r3, [pc, #84]	@ (8001564 <MX_I2C1_Init+0x74>)
 800150e:	2200      	movs	r2, #0
 8001510:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001512:	4b14      	ldr	r3, [pc, #80]	@ (8001564 <MX_I2C1_Init+0x74>)
 8001514:	2200      	movs	r2, #0
 8001516:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001518:	4b12      	ldr	r3, [pc, #72]	@ (8001564 <MX_I2C1_Init+0x74>)
 800151a:	2200      	movs	r2, #0
 800151c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800151e:	4b11      	ldr	r3, [pc, #68]	@ (8001564 <MX_I2C1_Init+0x74>)
 8001520:	2200      	movs	r2, #0
 8001522:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001524:	4b0f      	ldr	r3, [pc, #60]	@ (8001564 <MX_I2C1_Init+0x74>)
 8001526:	2200      	movs	r2, #0
 8001528:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800152a:	480e      	ldr	r0, [pc, #56]	@ (8001564 <MX_I2C1_Init+0x74>)
 800152c:	f001 fe42 	bl	80031b4 <HAL_I2C_Init>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001536:	f000 fa45 	bl	80019c4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800153a:	2100      	movs	r1, #0
 800153c:	4809      	ldr	r0, [pc, #36]	@ (8001564 <MX_I2C1_Init+0x74>)
 800153e:	f001 fed5 	bl	80032ec <HAL_I2CEx_ConfigAnalogFilter>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001548:	f000 fa3c 	bl	80019c4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800154c:	2100      	movs	r1, #0
 800154e:	4805      	ldr	r0, [pc, #20]	@ (8001564 <MX_I2C1_Init+0x74>)
 8001550:	f001 ff17 	bl	8003382 <HAL_I2CEx_ConfigDigitalFilter>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800155a:	f000 fa33 	bl	80019c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000450 	.word	0x20000450
 8001568:	40005400 	.word	0x40005400
 800156c:	00808cd2 	.word	0x00808cd2

08001570 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b0aa      	sub	sp, #168	@ 0xa8
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001578:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	609a      	str	r2, [r3, #8]
 8001584:	60da      	str	r2, [r3, #12]
 8001586:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001588:	f107 0310 	add.w	r3, r7, #16
 800158c:	2284      	movs	r2, #132	@ 0x84
 800158e:	2100      	movs	r1, #0
 8001590:	4618      	mov	r0, r3
 8001592:	f007 fc2a 	bl	8008dea <memset>
  if(i2cHandle->Instance==I2C1)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a22      	ldr	r2, [pc, #136]	@ (8001624 <HAL_I2C_MspInit+0xb4>)
 800159c:	4293      	cmp	r3, r2
 800159e:	d13c      	bne.n	800161a <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80015a0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80015a4:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80015a6:	2300      	movs	r3, #0
 80015a8:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015aa:	f107 0310 	add.w	r3, r7, #16
 80015ae:	4618      	mov	r0, r3
 80015b0:	f002 fd48 	bl	8004044 <HAL_RCCEx_PeriphCLKConfig>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80015ba:	f000 fa03 	bl	80019c4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015be:	4b1a      	ldr	r3, [pc, #104]	@ (8001628 <HAL_I2C_MspInit+0xb8>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	4a19      	ldr	r2, [pc, #100]	@ (8001628 <HAL_I2C_MspInit+0xb8>)
 80015c4:	f043 0302 	orr.w	r3, r3, #2
 80015c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ca:	4b17      	ldr	r3, [pc, #92]	@ (8001628 <HAL_I2C_MspInit+0xb8>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ce:	f003 0302 	and.w	r3, r3, #2
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80015d6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80015da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015de:	2312      	movs	r3, #18
 80015e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ea:	2303      	movs	r3, #3
 80015ec:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015f0:	2304      	movs	r3, #4
 80015f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f6:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80015fa:	4619      	mov	r1, r3
 80015fc:	480b      	ldr	r0, [pc, #44]	@ (800162c <HAL_I2C_MspInit+0xbc>)
 80015fe:	f001 fbfb 	bl	8002df8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001602:	4b09      	ldr	r3, [pc, #36]	@ (8001628 <HAL_I2C_MspInit+0xb8>)
 8001604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001606:	4a08      	ldr	r2, [pc, #32]	@ (8001628 <HAL_I2C_MspInit+0xb8>)
 8001608:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800160c:	6413      	str	r3, [r2, #64]	@ 0x40
 800160e:	4b06      	ldr	r3, [pc, #24]	@ (8001628 <HAL_I2C_MspInit+0xb8>)
 8001610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001612:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001616:	60bb      	str	r3, [r7, #8]
 8001618:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800161a:	bf00      	nop
 800161c:	37a8      	adds	r7, #168	@ 0xa8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	40005400 	.word	0x40005400
 8001628:	40023800 	.word	0x40023800
 800162c:	40020400 	.word	0x40020400

08001630 <HAL_TIM_IC_CaptureCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8001630:	b580      	push	{r7, lr}
 8001632:	b086      	sub	sp, #24
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
    if (htim == &htim4 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1){
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	4a2e      	ldr	r2, [pc, #184]	@ (80016f4 <HAL_TIM_IC_CaptureCallback+0xc4>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d155      	bne.n	80016ec <HAL_TIM_IC_CaptureCallback+0xbc>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	7f1b      	ldrb	r3, [r3, #28]
 8001644:	2b01      	cmp	r3, #1
 8001646:	d151      	bne.n	80016ec <HAL_TIM_IC_CaptureCallback+0xbc>
        uint32_t now = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 8001648:	2100      	movs	r1, #0
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f004 f84a 	bl	80056e4 <HAL_TIM_ReadCapturedValue>
 8001650:	6138      	str	r0, [r7, #16]
        uint32_t arr = __HAL_TIM_GET_AUTORELOAD(htim);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001658:	60fb      	str	r3, [r7, #12]
        uint32_t diff;

        if (ic_start_flag){
 800165a:	4b27      	ldr	r3, [pc, #156]	@ (80016f8 <HAL_TIM_IC_CaptureCallback+0xc8>)
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d006      	beq.n	8001670 <HAL_TIM_IC_CaptureCallback+0x40>
            ic_start_flag = 0;
 8001662:	4b25      	ldr	r3, [pc, #148]	@ (80016f8 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8001664:	2200      	movs	r2, #0
 8001666:	701a      	strb	r2, [r3, #0]
            ic_prev = now;
 8001668:	4a24      	ldr	r2, [pc, #144]	@ (80016fc <HAL_TIM_IC_CaptureCallback+0xcc>)
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	6013      	str	r3, [r2, #0]
            return;
 800166e:	e03d      	b.n	80016ec <HAL_TIM_IC_CaptureCallback+0xbc>
        }

        if (now >= ic_prev)
 8001670:	4b22      	ldr	r3, [pc, #136]	@ (80016fc <HAL_TIM_IC_CaptureCallback+0xcc>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	693a      	ldr	r2, [r7, #16]
 8001676:	429a      	cmp	r2, r3
 8001678:	d305      	bcc.n	8001686 <HAL_TIM_IC_CaptureCallback+0x56>
            diff = now - ic_prev;
 800167a:	4b20      	ldr	r3, [pc, #128]	@ (80016fc <HAL_TIM_IC_CaptureCallback+0xcc>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	693a      	ldr	r2, [r7, #16]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	617b      	str	r3, [r7, #20]
 8001684:	e007      	b.n	8001696 <HAL_TIM_IC_CaptureCallback+0x66>
        else
            diff = (arr - ic_prev) + now + 1;
 8001686:	4b1d      	ldr	r3, [pc, #116]	@ (80016fc <HAL_TIM_IC_CaptureCallback+0xcc>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	68fa      	ldr	r2, [r7, #12]
 800168c:	1ad2      	subs	r2, r2, r3
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	4413      	add	r3, r2
 8001692:	3301      	adds	r3, #1
 8001694:	617b      	str	r3, [r7, #20]
        ic_prev = now;
 8001696:	4a19      	ldr	r2, [pc, #100]	@ (80016fc <HAL_TIM_IC_CaptureCallback+0xcc>)
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	6013      	str	r3, [r2, #0]

        if (diff > 0){
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d020      	beq.n	80016e4 <HAL_TIM_IC_CaptureCallback+0xb4>
        	float speed = 60.0f * FB_TIMER_FREQ / (ENC_PULSES_PER_REV * diff);
 80016a2:	697a      	ldr	r2, [r7, #20]
 80016a4:	4613      	mov	r3, r2
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	4413      	add	r3, r2
 80016aa:	009b      	lsls	r3, r3, #2
 80016ac:	ee07 3a90 	vmov	s15, r3
 80016b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016b4:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8001700 <HAL_TIM_IC_CaptureCallback+0xd0>
 80016b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016bc:	edc7 7a02 	vstr	s15, [r7, #8]
        	Pid1.y = 0.8f * Pid1.y + 0.2f * speed;
 80016c0:	4b10      	ldr	r3, [pc, #64]	@ (8001704 <HAL_TIM_IC_CaptureCallback+0xd4>)
 80016c2:	edd3 7a08 	vldr	s15, [r3, #32]
 80016c6:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001708 <HAL_TIM_IC_CaptureCallback+0xd8>
 80016ca:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80016d2:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800170c <HAL_TIM_IC_CaptureCallback+0xdc>
 80016d6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80016da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016de:	4b09      	ldr	r3, [pc, #36]	@ (8001704 <HAL_TIM_IC_CaptureCallback+0xd4>)
 80016e0:	edc3 7a08 	vstr	s15, [r3, #32]
        }

        life_timer = 0.0f;
 80016e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001710 <HAL_TIM_IC_CaptureCallback+0xe0>)
 80016e6:	f04f 0200 	mov.w	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
    }
}
 80016ec:	3718      	adds	r7, #24
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000504 	.word	0x20000504
 80016f8:	20000001 	.word	0x20000001
 80016fc:	200004a8 	.word	0x200004a8
 8001700:	4c64e1c0 	.word	0x4c64e1c0
 8001704:	20000008 	.word	0x20000008
 8001708:	3f4ccccd 	.word	0x3f4ccccd
 800170c:	3e4ccccd 	.word	0x3e4ccccd
 8001710:	200004ac 	.word	0x200004ac

08001714 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
    if (htim == &htim6){
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	4a18      	ldr	r2, [pc, #96]	@ (8001780 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d129      	bne.n	8001778 <HAL_TIM_PeriodElapsedCallback+0x64>
        PID_update(&Pid1);
 8001724:	4817      	ldr	r0, [pc, #92]	@ (8001784 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001726:	f7ff fc7d 	bl	8001024 <PID_update>
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, (uint32_t)Pid1.u);
 800172a:	4b16      	ldr	r3, [pc, #88]	@ (8001784 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800172c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001730:	4b15      	ldr	r3, [pc, #84]	@ (8001788 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001738:	ee17 2a90 	vmov	r2, s15
 800173c:	635a      	str	r2, [r3, #52]	@ 0x34

        life_timer += SAMPLING_PERIOD; // if TIM_IC checks too long for the input set speed to zero (means the motor has stopped)
 800173e:	4b13      	ldr	r3, [pc, #76]	@ (800178c <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001740:	edd3 7a00 	vldr	s15, [r3]
 8001744:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001790 <HAL_TIM_PeriodElapsedCallback+0x7c>
 8001748:	ee77 7a87 	vadd.f32	s15, s15, s14
 800174c:	4b0f      	ldr	r3, [pc, #60]	@ (800178c <HAL_TIM_PeriodElapsedCallback+0x78>)
 800174e:	edc3 7a00 	vstr	s15, [r3]
        if(life_timer >= 100*SAMPLING_PERIOD){
 8001752:	4b0e      	ldr	r3, [pc, #56]	@ (800178c <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001754:	edd3 7a00 	vldr	s15, [r3]
 8001758:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800175c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001764:	da00      	bge.n	8001768 <HAL_TIM_PeriodElapsedCallback+0x54>
        	Pid1.y = 0;
        	life_timer = 0.0f;
        }
    }
}
 8001766:	e007      	b.n	8001778 <HAL_TIM_PeriodElapsedCallback+0x64>
        	Pid1.y = 0;
 8001768:	4b06      	ldr	r3, [pc, #24]	@ (8001784 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800176a:	f04f 0200 	mov.w	r2, #0
 800176e:	621a      	str	r2, [r3, #32]
        	life_timer = 0.0f;
 8001770:	4b06      	ldr	r3, [pc, #24]	@ (800178c <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001772:	f04f 0200 	mov.w	r2, #0
 8001776:	601a      	str	r2, [r3, #0]
}
 8001778:	bf00      	nop
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20000550 	.word	0x20000550
 8001784:	20000008 	.word	0x20000008
 8001788:	200004b8 	.word	0x200004b8
 800178c:	200004ac 	.word	0x200004ac
 8001790:	3c23d70a 	.word	0x3c23d70a

08001794 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == USER_Btn_Pin){
 800179e:	88fb      	ldrh	r3, [r7, #6]
 80017a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80017a4:	d102      	bne.n	80017ac <HAL_GPIO_EXTI_Callback+0x18>
        USER_Btn_flag = 1;
 80017a6:	4b04      	ldr	r3, [pc, #16]	@ (80017b8 <HAL_GPIO_EXTI_Callback+0x24>)
 80017a8:	2201      	movs	r2, #1
 80017aa:	701a      	strb	r2, [r3, #0]
    }
}
 80017ac:	bf00      	nop
 80017ae:	370c      	adds	r7, #12
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr
 80017b8:	200004a4 	.word	0x200004a4

080017bc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
    if (huart == &huart3){
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	4a07      	ldr	r2, [pc, #28]	@ (80017e4 <HAL_UART_RxCpltCallback+0x28>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d107      	bne.n	80017dc <HAL_UART_RxCpltCallback+0x20>
    	UART_ReceiveFlag = 1;
 80017cc:	4b06      	ldr	r3, [pc, #24]	@ (80017e8 <HAL_UART_RxCpltCallback+0x2c>)
 80017ce:	2201      	movs	r2, #1
 80017d0:	701a      	strb	r2, [r3, #0]
    	HAL_UART_Receive_IT(&huart3, (uint8_t*)UART_Message, 3);
 80017d2:	2203      	movs	r2, #3
 80017d4:	4905      	ldr	r1, [pc, #20]	@ (80017ec <HAL_UART_RxCpltCallback+0x30>)
 80017d6:	4803      	ldr	r0, [pc, #12]	@ (80017e4 <HAL_UART_RxCpltCallback+0x28>)
 80017d8:	f004 fdce 	bl	8006378 <HAL_UART_Receive_IT>
    }
}
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	2000059c 	.word	0x2000059c
 80017e8:	200004b0 	.word	0x200004b0
 80017ec:	20000004 	.word	0x20000004

080017f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017f6:	f000 fd8c 	bl	8002312 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017fa:	f000 f87b 	bl	80018f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017fe:	f7ff fdcd 	bl	800139c <MX_GPIO_Init>
  MX_ETH_Init();
 8001802:	f7ff fcc5 	bl	8001190 <MX_ETH_Init>
  MX_I2C1_Init();
 8001806:	f7ff fe73 	bl	80014f0 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 800180a:	f000 fc19 	bl	8002040 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800180e:	f000 fcaf 	bl	8002170 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 8001812:	f000 fa39 	bl	8001c88 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001816:	f000 faaf 	bl	8001d78 <MX_TIM4_Init>
  MX_TIM6_Init();
 800181a:	f000 fb1f 	bl	8001e5c <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart3, (uint8_t*)UART_Message, 3); // start receiving info
 800181e:	2203      	movs	r2, #3
 8001820:	492a      	ldr	r1, [pc, #168]	@ (80018cc <main+0xdc>)
 8001822:	482b      	ldr	r0, [pc, #172]	@ (80018d0 <main+0xe0>)
 8001824:	f004 fda8 	bl	8006378 <HAL_UART_Receive_IT>

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); // init pwm
 8001828:	2100      	movs	r1, #0
 800182a:	482a      	ldr	r0, [pc, #168]	@ (80018d4 <main+0xe4>)
 800182c:	f003 f92c 	bl	8004a88 <HAL_TIM_PWM_Start>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1); // sampling from the encoder
 8001830:	2100      	movs	r1, #0
 8001832:	4829      	ldr	r0, [pc, #164]	@ (80018d8 <main+0xe8>)
 8001834:	f003 fa84 	bl	8004d40 <HAL_TIM_IC_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6); // init sample time
 8001838:	4828      	ldr	r0, [pc, #160]	@ (80018dc <main+0xec>)
 800183a:	f003 f84b 	bl	80048d4 <HAL_TIM_Base_Start_IT>
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0); // set pwm start value to zero
 800183e:	4b25      	ldr	r3, [pc, #148]	@ (80018d4 <main+0xe4>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	2200      	movs	r2, #0
 8001844:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (USER_Btn_flag){
 8001846:	4b26      	ldr	r3, [pc, #152]	@ (80018e0 <main+0xf0>)
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d01a      	beq.n	8001884 <main+0x94>
		  USER_Btn_flag = 0;
 800184e:	4b24      	ldr	r3, [pc, #144]	@ (80018e0 <main+0xf0>)
 8001850:	2200      	movs	r2, #0
 8001852:	701a      	strb	r2, [r3, #0]
		  Pid1.y_ref += 10.0f;
 8001854:	4b23      	ldr	r3, [pc, #140]	@ (80018e4 <main+0xf4>)
 8001856:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800185a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800185e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001862:	4b20      	ldr	r3, [pc, #128]	@ (80018e4 <main+0xf4>)
 8001864:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
		  if (Pid1.y_ref > MAX_SPEED) Pid1.y_ref = 0.0f;
 8001868:	4b1e      	ldr	r3, [pc, #120]	@ (80018e4 <main+0xf4>)
 800186a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800186e:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80018e8 <main+0xf8>
 8001872:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187a:	dd03      	ble.n	8001884 <main+0x94>
 800187c:	4b19      	ldr	r3, [pc, #100]	@ (80018e4 <main+0xf4>)
 800187e:	f04f 0200 	mov.w	r2, #0
 8001882:	625a      	str	r2, [r3, #36]	@ 0x24
	  }

	  if(UART_ReceiveFlag){
 8001884:	4b19      	ldr	r3, [pc, #100]	@ (80018ec <main+0xfc>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d0dc      	beq.n	8001846 <main+0x56>
		UART_ReceiveFlag = 0;
 800188c:	4b17      	ldr	r3, [pc, #92]	@ (80018ec <main+0xfc>)
 800188e:	2200      	movs	r2, #0
 8001890:	701a      	strb	r2, [r3, #0]
		int rx = atoi(UART_Message);
 8001892:	480e      	ldr	r0, [pc, #56]	@ (80018cc <main+0xdc>)
 8001894:	f006 fa8e 	bl	8007db4 <atoi>
 8001898:	6078      	str	r0, [r7, #4]

		if(rx >= MAX_SPEED) Pid1.y_ref = MAX_SPEED;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	ee07 3a90 	vmov	s15, r3
 80018a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018a4:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80018e8 <main+0xf8>
 80018a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018b0:	db03      	blt.n	80018ba <main+0xca>
 80018b2:	4b0c      	ldr	r3, [pc, #48]	@ (80018e4 <main+0xf4>)
 80018b4:	4a0e      	ldr	r2, [pc, #56]	@ (80018f0 <main+0x100>)
 80018b6:	625a      	str	r2, [r3, #36]	@ 0x24
 80018b8:	e7c5      	b.n	8001846 <main+0x56>
		else Pid1.y_ref = rx;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	ee07 3a90 	vmov	s15, r3
 80018c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018c4:	4b07      	ldr	r3, [pc, #28]	@ (80018e4 <main+0xf4>)
 80018c6:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	  if (USER_Btn_flag){
 80018ca:	e7bc      	b.n	8001846 <main+0x56>
 80018cc:	20000004 	.word	0x20000004
 80018d0:	2000059c 	.word	0x2000059c
 80018d4:	200004b8 	.word	0x200004b8
 80018d8:	20000504 	.word	0x20000504
 80018dc:	20000550 	.word	0x20000550
 80018e0:	200004a4 	.word	0x200004a4
 80018e4:	20000008 	.word	0x20000008
 80018e8:	43160000 	.word	0x43160000
 80018ec:	200004b0 	.word	0x200004b0
 80018f0:	43160000 	.word	0x43160000

080018f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b094      	sub	sp, #80	@ 0x50
 80018f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018fa:	f107 0320 	add.w	r3, r7, #32
 80018fe:	2230      	movs	r2, #48	@ 0x30
 8001900:	2100      	movs	r1, #0
 8001902:	4618      	mov	r0, r3
 8001904:	f007 fa71 	bl	8008dea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001908:	f107 030c 	add.w	r3, r7, #12
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]
 8001914:	60da      	str	r2, [r3, #12]
 8001916:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001918:	f001 feba 	bl	8003690 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800191c:	4b27      	ldr	r3, [pc, #156]	@ (80019bc <SystemClock_Config+0xc8>)
 800191e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001920:	4a26      	ldr	r2, [pc, #152]	@ (80019bc <SystemClock_Config+0xc8>)
 8001922:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001926:	6413      	str	r3, [r2, #64]	@ 0x40
 8001928:	4b24      	ldr	r3, [pc, #144]	@ (80019bc <SystemClock_Config+0xc8>)
 800192a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800192c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001930:	60bb      	str	r3, [r7, #8]
 8001932:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001934:	4b22      	ldr	r3, [pc, #136]	@ (80019c0 <SystemClock_Config+0xcc>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800193c:	4a20      	ldr	r2, [pc, #128]	@ (80019c0 <SystemClock_Config+0xcc>)
 800193e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001942:	6013      	str	r3, [r2, #0]
 8001944:	4b1e      	ldr	r3, [pc, #120]	@ (80019c0 <SystemClock_Config+0xcc>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800194c:	607b      	str	r3, [r7, #4]
 800194e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001950:	2301      	movs	r3, #1
 8001952:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001954:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001958:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800195a:	2302      	movs	r3, #2
 800195c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800195e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001962:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001964:	2304      	movs	r3, #4
 8001966:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001968:	2348      	movs	r3, #72	@ 0x48
 800196a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800196c:	2302      	movs	r3, #2
 800196e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001970:	2303      	movs	r3, #3
 8001972:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001974:	f107 0320 	add.w	r3, r7, #32
 8001978:	4618      	mov	r0, r3
 800197a:	f001 fe99 	bl	80036b0 <HAL_RCC_OscConfig>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001984:	f000 f81e 	bl	80019c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001988:	230f      	movs	r3, #15
 800198a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800198c:	2302      	movs	r3, #2
 800198e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001990:	2300      	movs	r3, #0
 8001992:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001994:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001998:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800199a:	2300      	movs	r3, #0
 800199c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800199e:	f107 030c 	add.w	r3, r7, #12
 80019a2:	2102      	movs	r1, #2
 80019a4:	4618      	mov	r0, r3
 80019a6:	f002 f927 	bl	8003bf8 <HAL_RCC_ClockConfig>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80019b0:	f000 f808 	bl	80019c4 <Error_Handler>
  }
}
 80019b4:	bf00      	nop
 80019b6:	3750      	adds	r7, #80	@ 0x50
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40023800 	.word	0x40023800
 80019c0:	40007000 	.word	0x40007000

080019c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019c8:	b672      	cpsid	i
}
 80019ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019cc:	bf00      	nop
 80019ce:	e7fd      	b.n	80019cc <Error_Handler+0x8>

080019d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80019d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a14 <HAL_MspInit+0x44>)
 80019d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019da:	4a0e      	ldr	r2, [pc, #56]	@ (8001a14 <HAL_MspInit+0x44>)
 80019dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001a14 <HAL_MspInit+0x44>)
 80019e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ea:	607b      	str	r3, [r7, #4]
 80019ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019ee:	4b09      	ldr	r3, [pc, #36]	@ (8001a14 <HAL_MspInit+0x44>)
 80019f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019f2:	4a08      	ldr	r2, [pc, #32]	@ (8001a14 <HAL_MspInit+0x44>)
 80019f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80019fa:	4b06      	ldr	r3, [pc, #24]	@ (8001a14 <HAL_MspInit+0x44>)
 80019fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a02:	603b      	str	r3, [r7, #0]
 8001a04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a06:	bf00      	nop
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	40023800 	.word	0x40023800

08001a18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a1c:	bf00      	nop
 8001a1e:	e7fd      	b.n	8001a1c <NMI_Handler+0x4>

08001a20 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a24:	bf00      	nop
 8001a26:	e7fd      	b.n	8001a24 <HardFault_Handler+0x4>

08001a28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a2c:	bf00      	nop
 8001a2e:	e7fd      	b.n	8001a2c <MemManage_Handler+0x4>

08001a30 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a34:	bf00      	nop
 8001a36:	e7fd      	b.n	8001a34 <BusFault_Handler+0x4>

08001a38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a3c:	bf00      	nop
 8001a3e:	e7fd      	b.n	8001a3c <UsageFault_Handler+0x4>

08001a40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a44:	bf00      	nop
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr

08001a4e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a4e:	b480      	push	{r7}
 8001a50:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a52:	bf00      	nop
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr

08001a5c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a60:	bf00      	nop
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a6e:	f000 fc8d 	bl	800238c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a72:	bf00      	nop
 8001a74:	bd80      	pop	{r7, pc}
	...

08001a78 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a7c:	4802      	ldr	r0, [pc, #8]	@ (8001a88 <TIM3_IRQHandler+0x10>)
 8001a7e:	f003 faaf 	bl	8004fe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	200004b8 	.word	0x200004b8

08001a8c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001a90:	4802      	ldr	r0, [pc, #8]	@ (8001a9c <TIM4_IRQHandler+0x10>)
 8001a92:	f003 faa5 	bl	8004fe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	20000504 	.word	0x20000504

08001aa0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001aa4:	4802      	ldr	r0, [pc, #8]	@ (8001ab0 <USART3_IRQHandler+0x10>)
 8001aa6:	f004 fcab 	bl	8006400 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001aaa:	bf00      	nop
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	2000059c 	.word	0x2000059c

08001ab4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001ab8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001abc:	f001 fb62 	bl	8003184 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ac0:	bf00      	nop
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001ac8:	4802      	ldr	r0, [pc, #8]	@ (8001ad4 <TIM6_DAC_IRQHandler+0x10>)
 8001aca:	f003 fa89 	bl	8004fe0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	20000550 	.word	0x20000550

08001ad8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  return 1;
 8001adc:	2301      	movs	r3, #1
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr

08001ae8 <_kill>:

int _kill(int pid, int sig)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b082      	sub	sp, #8
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001af2:	f007 f9cd 	bl	8008e90 <__errno>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2216      	movs	r2, #22
 8001afa:	601a      	str	r2, [r3, #0]
  return -1;
 8001afc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	3708      	adds	r7, #8
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <_exit>:

void _exit (int status)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b10:	f04f 31ff 	mov.w	r1, #4294967295
 8001b14:	6878      	ldr	r0, [r7, #4]
 8001b16:	f7ff ffe7 	bl	8001ae8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b1a:	bf00      	nop
 8001b1c:	e7fd      	b.n	8001b1a <_exit+0x12>

08001b1e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b1e:	b580      	push	{r7, lr}
 8001b20:	b086      	sub	sp, #24
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	60f8      	str	r0, [r7, #12]
 8001b26:	60b9      	str	r1, [r7, #8]
 8001b28:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	617b      	str	r3, [r7, #20]
 8001b2e:	e00a      	b.n	8001b46 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b30:	f3af 8000 	nop.w
 8001b34:	4601      	mov	r1, r0
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	1c5a      	adds	r2, r3, #1
 8001b3a:	60ba      	str	r2, [r7, #8]
 8001b3c:	b2ca      	uxtb	r2, r1
 8001b3e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	3301      	adds	r3, #1
 8001b44:	617b      	str	r3, [r7, #20]
 8001b46:	697a      	ldr	r2, [r7, #20]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	dbf0      	blt.n	8001b30 <_read+0x12>
  }

  return len;
 8001b4e:	687b      	ldr	r3, [r7, #4]
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3718      	adds	r7, #24
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b64:	2300      	movs	r3, #0
 8001b66:	617b      	str	r3, [r7, #20]
 8001b68:	e009      	b.n	8001b7e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	1c5a      	adds	r2, r3, #1
 8001b6e:	60ba      	str	r2, [r7, #8]
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	4618      	mov	r0, r3
 8001b74:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	617b      	str	r3, [r7, #20]
 8001b7e:	697a      	ldr	r2, [r7, #20]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	429a      	cmp	r2, r3
 8001b84:	dbf1      	blt.n	8001b6a <_write+0x12>
  }
  return len;
 8001b86:	687b      	ldr	r3, [r7, #4]
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3718      	adds	r7, #24
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}

08001b90 <_close>:

int _close(int file)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	370c      	adds	r7, #12
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba6:	4770      	bx	lr

08001ba8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
 8001bb0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bb8:	605a      	str	r2, [r3, #4]
  return 0;
 8001bba:	2300      	movs	r3, #0
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr

08001bc8 <_isatty>:

int _isatty(int file)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bd0:	2301      	movs	r3, #1
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr

08001bde <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bde:	b480      	push	{r7}
 8001be0:	b085      	sub	sp, #20
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	60f8      	str	r0, [r7, #12]
 8001be6:	60b9      	str	r1, [r7, #8]
 8001be8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bea:	2300      	movs	r3, #0
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3714      	adds	r7, #20
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c00:	4a14      	ldr	r2, [pc, #80]	@ (8001c54 <_sbrk+0x5c>)
 8001c02:	4b15      	ldr	r3, [pc, #84]	@ (8001c58 <_sbrk+0x60>)
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c0c:	4b13      	ldr	r3, [pc, #76]	@ (8001c5c <_sbrk+0x64>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d102      	bne.n	8001c1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c14:	4b11      	ldr	r3, [pc, #68]	@ (8001c5c <_sbrk+0x64>)
 8001c16:	4a12      	ldr	r2, [pc, #72]	@ (8001c60 <_sbrk+0x68>)
 8001c18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c1a:	4b10      	ldr	r3, [pc, #64]	@ (8001c5c <_sbrk+0x64>)
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	4413      	add	r3, r2
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d207      	bcs.n	8001c38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c28:	f007 f932 	bl	8008e90 <__errno>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	220c      	movs	r2, #12
 8001c30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c32:	f04f 33ff 	mov.w	r3, #4294967295
 8001c36:	e009      	b.n	8001c4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c38:	4b08      	ldr	r3, [pc, #32]	@ (8001c5c <_sbrk+0x64>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c3e:	4b07      	ldr	r3, [pc, #28]	@ (8001c5c <_sbrk+0x64>)
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4413      	add	r3, r2
 8001c46:	4a05      	ldr	r2, [pc, #20]	@ (8001c5c <_sbrk+0x64>)
 8001c48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3718      	adds	r7, #24
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	20050000 	.word	0x20050000
 8001c58:	00000400 	.word	0x00000400
 8001c5c:	200004b4 	.word	0x200004b4
 8001c60:	20000c58 	.word	0x20000c58

08001c64 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c68:	4b06      	ldr	r3, [pc, #24]	@ (8001c84 <SystemInit+0x20>)
 8001c6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c6e:	4a05      	ldr	r2, [pc, #20]	@ (8001c84 <SystemInit+0x20>)
 8001c70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c78:	bf00      	nop
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
 8001c82:	bf00      	nop
 8001c84:	e000ed00 	.word	0xe000ed00

08001c88 <MX_TIM3_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b08e      	sub	sp, #56	@ 0x38
 8001c8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c8e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c92:	2200      	movs	r2, #0
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	605a      	str	r2, [r3, #4]
 8001c98:	609a      	str	r2, [r3, #8]
 8001c9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c9c:	f107 031c 	add.w	r3, r7, #28
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]
 8001ca4:	605a      	str	r2, [r3, #4]
 8001ca6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ca8:	463b      	mov	r3, r7
 8001caa:	2200      	movs	r2, #0
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	605a      	str	r2, [r3, #4]
 8001cb0:	609a      	str	r2, [r3, #8]
 8001cb2:	60da      	str	r2, [r3, #12]
 8001cb4:	611a      	str	r2, [r3, #16]
 8001cb6:	615a      	str	r2, [r3, #20]
 8001cb8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001cba:	4b2d      	ldr	r3, [pc, #180]	@ (8001d70 <MX_TIM3_Init+0xe8>)
 8001cbc:	4a2d      	ldr	r2, [pc, #180]	@ (8001d74 <MX_TIM3_Init+0xec>)
 8001cbe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001cc0:	4b2b      	ldr	r3, [pc, #172]	@ (8001d70 <MX_TIM3_Init+0xe8>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cc6:	4b2a      	ldr	r3, [pc, #168]	@ (8001d70 <MX_TIM3_Init+0xe8>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8001ccc:	4b28      	ldr	r3, [pc, #160]	@ (8001d70 <MX_TIM3_Init+0xe8>)
 8001cce:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001cd2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cd4:	4b26      	ldr	r3, [pc, #152]	@ (8001d70 <MX_TIM3_Init+0xe8>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cda:	4b25      	ldr	r3, [pc, #148]	@ (8001d70 <MX_TIM3_Init+0xe8>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ce0:	4823      	ldr	r0, [pc, #140]	@ (8001d70 <MX_TIM3_Init+0xe8>)
 8001ce2:	f002 fd9f 	bl	8004824 <HAL_TIM_Base_Init>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d001      	beq.n	8001cf0 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001cec:	f7ff fe6a 	bl	80019c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cf0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001cf6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	481c      	ldr	r0, [pc, #112]	@ (8001d70 <MX_TIM3_Init+0xe8>)
 8001cfe:	f003 fc27 	bl	8005550 <HAL_TIM_ConfigClockSource>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001d08:	f7ff fe5c 	bl	80019c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001d0c:	4818      	ldr	r0, [pc, #96]	@ (8001d70 <MX_TIM3_Init+0xe8>)
 8001d0e:	f002 fe59 	bl	80049c4 <HAL_TIM_PWM_Init>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001d18:	f7ff fe54 	bl	80019c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d20:	2300      	movs	r3, #0
 8001d22:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d24:	f107 031c 	add.w	r3, r7, #28
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4811      	ldr	r0, [pc, #68]	@ (8001d70 <MX_TIM3_Init+0xe8>)
 8001d2c:	f004 fa2a 	bl	8006184 <HAL_TIMEx_MasterConfigSynchronization>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001d36:	f7ff fe45 	bl	80019c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d3a:	2360      	movs	r3, #96	@ 0x60
 8001d3c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d42:	2300      	movs	r3, #0
 8001d44:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d46:	2300      	movs	r3, #0
 8001d48:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d4a:	463b      	mov	r3, r7
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4807      	ldr	r0, [pc, #28]	@ (8001d70 <MX_TIM3_Init+0xe8>)
 8001d52:	f003 fae9 	bl	8005328 <HAL_TIM_PWM_ConfigChannel>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001d5c:	f7ff fe32 	bl	80019c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001d60:	4803      	ldr	r0, [pc, #12]	@ (8001d70 <MX_TIM3_Init+0xe8>)
 8001d62:	f000 f935 	bl	8001fd0 <HAL_TIM_MspPostInit>

}
 8001d66:	bf00      	nop
 8001d68:	3738      	adds	r7, #56	@ 0x38
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	200004b8 	.word	0x200004b8
 8001d74:	40000400 	.word	0x40000400

08001d78 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b08c      	sub	sp, #48	@ 0x30
 8001d7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d7e:	f107 0320 	add.w	r3, r7, #32
 8001d82:	2200      	movs	r2, #0
 8001d84:	601a      	str	r2, [r3, #0]
 8001d86:	605a      	str	r2, [r3, #4]
 8001d88:	609a      	str	r2, [r3, #8]
 8001d8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d8c:	f107 0314 	add.w	r3, r7, #20
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]
 8001d94:	605a      	str	r2, [r3, #4]
 8001d96:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001d98:	1d3b      	adds	r3, r7, #4
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	601a      	str	r2, [r3, #0]
 8001d9e:	605a      	str	r2, [r3, #4]
 8001da0:	609a      	str	r2, [r3, #8]
 8001da2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001da4:	4b2b      	ldr	r3, [pc, #172]	@ (8001e54 <MX_TIM4_Init+0xdc>)
 8001da6:	4a2c      	ldr	r2, [pc, #176]	@ (8001e58 <MX_TIM4_Init+0xe0>)
 8001da8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8001daa:	4b2a      	ldr	r3, [pc, #168]	@ (8001e54 <MX_TIM4_Init+0xdc>)
 8001dac:	2247      	movs	r2, #71	@ 0x47
 8001dae:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001db0:	4b28      	ldr	r3, [pc, #160]	@ (8001e54 <MX_TIM4_Init+0xdc>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001db6:	4b27      	ldr	r3, [pc, #156]	@ (8001e54 <MX_TIM4_Init+0xdc>)
 8001db8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001dbc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dbe:	4b25      	ldr	r3, [pc, #148]	@ (8001e54 <MX_TIM4_Init+0xdc>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dc4:	4b23      	ldr	r3, [pc, #140]	@ (8001e54 <MX_TIM4_Init+0xdc>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001dca:	4822      	ldr	r0, [pc, #136]	@ (8001e54 <MX_TIM4_Init+0xdc>)
 8001dcc:	f002 fd2a 	bl	8004824 <HAL_TIM_Base_Init>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 8001dd6:	f7ff fdf5 	bl	80019c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dde:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001de0:	f107 0320 	add.w	r3, r7, #32
 8001de4:	4619      	mov	r1, r3
 8001de6:	481b      	ldr	r0, [pc, #108]	@ (8001e54 <MX_TIM4_Init+0xdc>)
 8001de8:	f003 fbb2 	bl	8005550 <HAL_TIM_ConfigClockSource>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d001      	beq.n	8001df6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001df2:	f7ff fde7 	bl	80019c4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001df6:	4817      	ldr	r0, [pc, #92]	@ (8001e54 <MX_TIM4_Init+0xdc>)
 8001df8:	f002 ff40 	bl	8004c7c <HAL_TIM_IC_Init>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8001e02:	f7ff fddf 	bl	80019c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e06:	2300      	movs	r3, #0
 8001e08:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e0e:	f107 0314 	add.w	r3, r7, #20
 8001e12:	4619      	mov	r1, r3
 8001e14:	480f      	ldr	r0, [pc, #60]	@ (8001e54 <MX_TIM4_Init+0xdc>)
 8001e16:	f004 f9b5 	bl	8006184 <HAL_TIMEx_MasterConfigSynchronization>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <MX_TIM4_Init+0xac>
  {
    Error_Handler();
 8001e20:	f7ff fdd0 	bl	80019c4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001e24:	2300      	movs	r3, #0
 8001e26:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 15;
 8001e30:	230f      	movs	r3, #15
 8001e32:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001e34:	1d3b      	adds	r3, r7, #4
 8001e36:	2200      	movs	r2, #0
 8001e38:	4619      	mov	r1, r3
 8001e3a:	4806      	ldr	r0, [pc, #24]	@ (8001e54 <MX_TIM4_Init+0xdc>)
 8001e3c:	f003 f9d7 	bl	80051ee <HAL_TIM_IC_ConfigChannel>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <MX_TIM4_Init+0xd2>
  {
    Error_Handler();
 8001e46:	f7ff fdbd 	bl	80019c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001e4a:	bf00      	nop
 8001e4c:	3730      	adds	r7, #48	@ 0x30
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20000504 	.word	0x20000504
 8001e58:	40000800 	.word	0x40000800

08001e5c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e62:	1d3b      	adds	r3, r7, #4
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	605a      	str	r2, [r3, #4]
 8001e6a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001e6c:	4b14      	ldr	r3, [pc, #80]	@ (8001ec0 <MX_TIM6_Init+0x64>)
 8001e6e:	4a15      	ldr	r2, [pc, #84]	@ (8001ec4 <MX_TIM6_Init+0x68>)
 8001e70:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 72-1;
 8001e72:	4b13      	ldr	r3, [pc, #76]	@ (8001ec0 <MX_TIM6_Init+0x64>)
 8001e74:	2247      	movs	r2, #71	@ 0x47
 8001e76:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e78:	4b11      	ldr	r3, [pc, #68]	@ (8001ec0 <MX_TIM6_Init+0x64>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000-1;
 8001e7e:	4b10      	ldr	r3, [pc, #64]	@ (8001ec0 <MX_TIM6_Init+0x64>)
 8001e80:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001e84:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e86:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec0 <MX_TIM6_Init+0x64>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001e8c:	480c      	ldr	r0, [pc, #48]	@ (8001ec0 <MX_TIM6_Init+0x64>)
 8001e8e:	f002 fcc9 	bl	8004824 <HAL_TIM_Base_Init>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001e98:	f7ff fd94 	bl	80019c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001ea4:	1d3b      	adds	r3, r7, #4
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	4805      	ldr	r0, [pc, #20]	@ (8001ec0 <MX_TIM6_Init+0x64>)
 8001eaa:	f004 f96b 	bl	8006184 <HAL_TIMEx_MasterConfigSynchronization>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d001      	beq.n	8001eb8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001eb4:	f7ff fd86 	bl	80019c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001eb8:	bf00      	nop
 8001eba:	3710      	adds	r7, #16
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	20000550 	.word	0x20000550
 8001ec4:	40001000 	.word	0x40001000

08001ec8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08c      	sub	sp, #48	@ 0x30
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed0:	f107 031c 	add.w	r3, r7, #28
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	605a      	str	r2, [r3, #4]
 8001eda:	609a      	str	r2, [r3, #8]
 8001edc:	60da      	str	r2, [r3, #12]
 8001ede:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a35      	ldr	r2, [pc, #212]	@ (8001fbc <HAL_TIM_Base_MspInit+0xf4>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d114      	bne.n	8001f14 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001eea:	4b35      	ldr	r3, [pc, #212]	@ (8001fc0 <HAL_TIM_Base_MspInit+0xf8>)
 8001eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eee:	4a34      	ldr	r2, [pc, #208]	@ (8001fc0 <HAL_TIM_Base_MspInit+0xf8>)
 8001ef0:	f043 0302 	orr.w	r3, r3, #2
 8001ef4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ef6:	4b32      	ldr	r3, [pc, #200]	@ (8001fc0 <HAL_TIM_Base_MspInit+0xf8>)
 8001ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	61bb      	str	r3, [r7, #24]
 8001f00:	69bb      	ldr	r3, [r7, #24]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001f02:	2200      	movs	r2, #0
 8001f04:	2100      	movs	r1, #0
 8001f06:	201d      	movs	r0, #29
 8001f08:	f000 fb5f 	bl	80025ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f0c:	201d      	movs	r0, #29
 8001f0e:	f000 fb78 	bl	8002602 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001f12:	e04f      	b.n	8001fb4 <HAL_TIM_Base_MspInit+0xec>
  else if(tim_baseHandle->Instance==TIM4)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a2a      	ldr	r2, [pc, #168]	@ (8001fc4 <HAL_TIM_Base_MspInit+0xfc>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d131      	bne.n	8001f82 <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f1e:	4b28      	ldr	r3, [pc, #160]	@ (8001fc0 <HAL_TIM_Base_MspInit+0xf8>)
 8001f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f22:	4a27      	ldr	r2, [pc, #156]	@ (8001fc0 <HAL_TIM_Base_MspInit+0xf8>)
 8001f24:	f043 0304 	orr.w	r3, r3, #4
 8001f28:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f2a:	4b25      	ldr	r3, [pc, #148]	@ (8001fc0 <HAL_TIM_Base_MspInit+0xf8>)
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2e:	f003 0304 	and.w	r3, r3, #4
 8001f32:	617b      	str	r3, [r7, #20]
 8001f34:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f36:	4b22      	ldr	r3, [pc, #136]	@ (8001fc0 <HAL_TIM_Base_MspInit+0xf8>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	4a21      	ldr	r2, [pc, #132]	@ (8001fc0 <HAL_TIM_Base_MspInit+0xf8>)
 8001f3c:	f043 0308 	orr.w	r3, r3, #8
 8001f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f42:	4b1f      	ldr	r3, [pc, #124]	@ (8001fc0 <HAL_TIM_Base_MspInit+0xf8>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	f003 0308 	and.w	r3, r3, #8
 8001f4a:	613b      	str	r3, [r7, #16]
 8001f4c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001f4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f54:	2302      	movs	r3, #2
 8001f56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001f60:	2302      	movs	r3, #2
 8001f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f64:	f107 031c 	add.w	r3, r7, #28
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4817      	ldr	r0, [pc, #92]	@ (8001fc8 <HAL_TIM_Base_MspInit+0x100>)
 8001f6c:	f000 ff44 	bl	8002df8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001f70:	2200      	movs	r2, #0
 8001f72:	2100      	movs	r1, #0
 8001f74:	201e      	movs	r0, #30
 8001f76:	f000 fb28 	bl	80025ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001f7a:	201e      	movs	r0, #30
 8001f7c:	f000 fb41 	bl	8002602 <HAL_NVIC_EnableIRQ>
}
 8001f80:	e018      	b.n	8001fb4 <HAL_TIM_Base_MspInit+0xec>
  else if(tim_baseHandle->Instance==TIM6)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a11      	ldr	r2, [pc, #68]	@ (8001fcc <HAL_TIM_Base_MspInit+0x104>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d113      	bne.n	8001fb4 <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc0 <HAL_TIM_Base_MspInit+0xf8>)
 8001f8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f90:	4a0b      	ldr	r2, [pc, #44]	@ (8001fc0 <HAL_TIM_Base_MspInit+0xf8>)
 8001f92:	f043 0310 	orr.w	r3, r3, #16
 8001f96:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f98:	4b09      	ldr	r3, [pc, #36]	@ (8001fc0 <HAL_TIM_Base_MspInit+0xf8>)
 8001f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9c:	f003 0310 	and.w	r3, r3, #16
 8001fa0:	60fb      	str	r3, [r7, #12]
 8001fa2:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	2100      	movs	r1, #0
 8001fa8:	2036      	movs	r0, #54	@ 0x36
 8001faa:	f000 fb0e 	bl	80025ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001fae:	2036      	movs	r0, #54	@ 0x36
 8001fb0:	f000 fb27 	bl	8002602 <HAL_NVIC_EnableIRQ>
}
 8001fb4:	bf00      	nop
 8001fb6:	3730      	adds	r7, #48	@ 0x30
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	40000400 	.word	0x40000400
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	40000800 	.word	0x40000800
 8001fc8:	40020c00 	.word	0x40020c00
 8001fcc:	40001000 	.word	0x40001000

08001fd0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b088      	sub	sp, #32
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd8:	f107 030c 	add.w	r3, r7, #12
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]
 8001fe6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a11      	ldr	r2, [pc, #68]	@ (8002034 <HAL_TIM_MspPostInit+0x64>)
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d11b      	bne.n	800202a <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ff2:	4b11      	ldr	r3, [pc, #68]	@ (8002038 <HAL_TIM_MspPostInit+0x68>)
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ff6:	4a10      	ldr	r2, [pc, #64]	@ (8002038 <HAL_TIM_MspPostInit+0x68>)
 8001ff8:	f043 0301 	orr.w	r3, r3, #1
 8001ffc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8002038 <HAL_TIM_MspPostInit+0x68>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	60bb      	str	r3, [r7, #8]
 8002008:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800200a:	2340      	movs	r3, #64	@ 0x40
 800200c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800200e:	2302      	movs	r3, #2
 8002010:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002012:	2300      	movs	r3, #0
 8002014:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002016:	2300      	movs	r3, #0
 8002018:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800201a:	2302      	movs	r3, #2
 800201c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800201e:	f107 030c 	add.w	r3, r7, #12
 8002022:	4619      	mov	r1, r3
 8002024:	4805      	ldr	r0, [pc, #20]	@ (800203c <HAL_TIM_MspPostInit+0x6c>)
 8002026:	f000 fee7 	bl	8002df8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800202a:	bf00      	nop
 800202c:	3720      	adds	r7, #32
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	40000400 	.word	0x40000400
 8002038:	40023800 	.word	0x40023800
 800203c:	40020000 	.word	0x40020000

08002040 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002044:	4b14      	ldr	r3, [pc, #80]	@ (8002098 <MX_USART3_UART_Init+0x58>)
 8002046:	4a15      	ldr	r2, [pc, #84]	@ (800209c <MX_USART3_UART_Init+0x5c>)
 8002048:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800204a:	4b13      	ldr	r3, [pc, #76]	@ (8002098 <MX_USART3_UART_Init+0x58>)
 800204c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002050:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002052:	4b11      	ldr	r3, [pc, #68]	@ (8002098 <MX_USART3_UART_Init+0x58>)
 8002054:	2200      	movs	r2, #0
 8002056:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002058:	4b0f      	ldr	r3, [pc, #60]	@ (8002098 <MX_USART3_UART_Init+0x58>)
 800205a:	2200      	movs	r2, #0
 800205c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800205e:	4b0e      	ldr	r3, [pc, #56]	@ (8002098 <MX_USART3_UART_Init+0x58>)
 8002060:	2200      	movs	r2, #0
 8002062:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002064:	4b0c      	ldr	r3, [pc, #48]	@ (8002098 <MX_USART3_UART_Init+0x58>)
 8002066:	220c      	movs	r2, #12
 8002068:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800206a:	4b0b      	ldr	r3, [pc, #44]	@ (8002098 <MX_USART3_UART_Init+0x58>)
 800206c:	2200      	movs	r2, #0
 800206e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002070:	4b09      	ldr	r3, [pc, #36]	@ (8002098 <MX_USART3_UART_Init+0x58>)
 8002072:	2200      	movs	r2, #0
 8002074:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002076:	4b08      	ldr	r3, [pc, #32]	@ (8002098 <MX_USART3_UART_Init+0x58>)
 8002078:	2200      	movs	r2, #0
 800207a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800207c:	4b06      	ldr	r3, [pc, #24]	@ (8002098 <MX_USART3_UART_Init+0x58>)
 800207e:	2200      	movs	r2, #0
 8002080:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002082:	4805      	ldr	r0, [pc, #20]	@ (8002098 <MX_USART3_UART_Init+0x58>)
 8002084:	f004 f92a 	bl	80062dc <HAL_UART_Init>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800208e:	f7ff fc99 	bl	80019c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002092:	bf00      	nop
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	2000059c 	.word	0x2000059c
 800209c:	40004800 	.word	0x40004800

080020a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b0aa      	sub	sp, #168	@ 0xa8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80020ac:	2200      	movs	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]
 80020b0:	605a      	str	r2, [r3, #4]
 80020b2:	609a      	str	r2, [r3, #8]
 80020b4:	60da      	str	r2, [r3, #12]
 80020b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80020b8:	f107 0310 	add.w	r3, r7, #16
 80020bc:	2284      	movs	r2, #132	@ 0x84
 80020be:	2100      	movs	r1, #0
 80020c0:	4618      	mov	r0, r3
 80020c2:	f006 fe92 	bl	8008dea <memset>
  if(uartHandle->Instance==USART3)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a26      	ldr	r2, [pc, #152]	@ (8002164 <HAL_UART_MspInit+0xc4>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d144      	bne.n	800215a <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80020d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020d4:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80020d6:	2300      	movs	r3, #0
 80020d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020da:	f107 0310 	add.w	r3, r7, #16
 80020de:	4618      	mov	r0, r3
 80020e0:	f001 ffb0 	bl	8004044 <HAL_RCCEx_PeriphCLKConfig>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80020ea:	f7ff fc6b 	bl	80019c4 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80020ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002168 <HAL_UART_MspInit+0xc8>)
 80020f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f2:	4a1d      	ldr	r2, [pc, #116]	@ (8002168 <HAL_UART_MspInit+0xc8>)
 80020f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80020fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002168 <HAL_UART_MspInit+0xc8>)
 80020fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002102:	60fb      	str	r3, [r7, #12]
 8002104:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002106:	4b18      	ldr	r3, [pc, #96]	@ (8002168 <HAL_UART_MspInit+0xc8>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210a:	4a17      	ldr	r2, [pc, #92]	@ (8002168 <HAL_UART_MspInit+0xc8>)
 800210c:	f043 0308 	orr.w	r3, r3, #8
 8002110:	6313      	str	r3, [r2, #48]	@ 0x30
 8002112:	4b15      	ldr	r3, [pc, #84]	@ (8002168 <HAL_UART_MspInit+0xc8>)
 8002114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002116:	f003 0308 	and.w	r3, r3, #8
 800211a:	60bb      	str	r3, [r7, #8]
 800211c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800211e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002122:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002126:	2302      	movs	r3, #2
 8002128:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800212c:	2301      	movs	r3, #1
 800212e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002132:	2303      	movs	r3, #3
 8002134:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002138:	2307      	movs	r3, #7
 800213a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800213e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002142:	4619      	mov	r1, r3
 8002144:	4809      	ldr	r0, [pc, #36]	@ (800216c <HAL_UART_MspInit+0xcc>)
 8002146:	f000 fe57 	bl	8002df8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800214a:	2200      	movs	r2, #0
 800214c:	2100      	movs	r1, #0
 800214e:	2027      	movs	r0, #39	@ 0x27
 8002150:	f000 fa3b 	bl	80025ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002154:	2027      	movs	r0, #39	@ 0x27
 8002156:	f000 fa54 	bl	8002602 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800215a:	bf00      	nop
 800215c:	37a8      	adds	r7, #168	@ 0xa8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	40004800 	.word	0x40004800
 8002168:	40023800 	.word	0x40023800
 800216c:	40020c00 	.word	0x40020c00

08002170 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002174:	4b14      	ldr	r3, [pc, #80]	@ (80021c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002176:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800217a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800217c:	4b12      	ldr	r3, [pc, #72]	@ (80021c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800217e:	2206      	movs	r2, #6
 8002180:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8002182:	4b11      	ldr	r3, [pc, #68]	@ (80021c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002184:	2202      	movs	r2, #2
 8002186:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002188:	4b0f      	ldr	r3, [pc, #60]	@ (80021c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800218a:	2200      	movs	r2, #0
 800218c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800218e:	4b0e      	ldr	r3, [pc, #56]	@ (80021c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002190:	2202      	movs	r2, #2
 8002192:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002194:	4b0c      	ldr	r3, [pc, #48]	@ (80021c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002196:	2201      	movs	r2, #1
 8002198:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800219a:	4b0b      	ldr	r3, [pc, #44]	@ (80021c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800219c:	2200      	movs	r2, #0
 800219e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80021a0:	4b09      	ldr	r3, [pc, #36]	@ (80021c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80021a6:	4b08      	ldr	r3, [pc, #32]	@ (80021c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80021a8:	2201      	movs	r2, #1
 80021aa:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80021ac:	4b06      	ldr	r3, [pc, #24]	@ (80021c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80021b2:	4805      	ldr	r0, [pc, #20]	@ (80021c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80021b4:	f001 f931 	bl	800341a <HAL_PCD_Init>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80021be:	f7ff fc01 	bl	80019c4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	20000624 	.word	0x20000624

080021cc <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b0ac      	sub	sp, #176	@ 0xb0
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	605a      	str	r2, [r3, #4]
 80021de:	609a      	str	r2, [r3, #8]
 80021e0:	60da      	str	r2, [r3, #12]
 80021e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80021e4:	f107 0318 	add.w	r3, r7, #24
 80021e8:	2284      	movs	r2, #132	@ 0x84
 80021ea:	2100      	movs	r1, #0
 80021ec:	4618      	mov	r0, r3
 80021ee:	f006 fdfc 	bl	8008dea <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80021fa:	d159      	bne.n	80022b0 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80021fc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002200:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002202:	2300      	movs	r3, #0
 8002204:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002208:	f107 0318 	add.w	r3, r7, #24
 800220c:	4618      	mov	r0, r3
 800220e:	f001 ff19 	bl	8004044 <HAL_RCCEx_PeriphCLKConfig>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d001      	beq.n	800221c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8002218:	f7ff fbd4 	bl	80019c4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800221c:	4b26      	ldr	r3, [pc, #152]	@ (80022b8 <HAL_PCD_MspInit+0xec>)
 800221e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002220:	4a25      	ldr	r2, [pc, #148]	@ (80022b8 <HAL_PCD_MspInit+0xec>)
 8002222:	f043 0301 	orr.w	r3, r3, #1
 8002226:	6313      	str	r3, [r2, #48]	@ 0x30
 8002228:	4b23      	ldr	r3, [pc, #140]	@ (80022b8 <HAL_PCD_MspInit+0xec>)
 800222a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222c:	f003 0301 	and.w	r3, r3, #1
 8002230:	617b      	str	r3, [r7, #20]
 8002232:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002234:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002238:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223c:	2302      	movs	r3, #2
 800223e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002242:	2300      	movs	r3, #0
 8002244:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002248:	2303      	movs	r3, #3
 800224a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800224e:	230a      	movs	r3, #10
 8002250:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002254:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002258:	4619      	mov	r1, r3
 800225a:	4818      	ldr	r0, [pc, #96]	@ (80022bc <HAL_PCD_MspInit+0xf0>)
 800225c:	f000 fdcc 	bl	8002df8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002260:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002264:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002268:	2300      	movs	r3, #0
 800226a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226e:	2300      	movs	r3, #0
 8002270:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002274:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002278:	4619      	mov	r1, r3
 800227a:	4810      	ldr	r0, [pc, #64]	@ (80022bc <HAL_PCD_MspInit+0xf0>)
 800227c:	f000 fdbc 	bl	8002df8 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002280:	4b0d      	ldr	r3, [pc, #52]	@ (80022b8 <HAL_PCD_MspInit+0xec>)
 8002282:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002284:	4a0c      	ldr	r2, [pc, #48]	@ (80022b8 <HAL_PCD_MspInit+0xec>)
 8002286:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800228a:	6353      	str	r3, [r2, #52]	@ 0x34
 800228c:	4b0a      	ldr	r3, [pc, #40]	@ (80022b8 <HAL_PCD_MspInit+0xec>)
 800228e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002290:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002294:	613b      	str	r3, [r7, #16]
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	4b07      	ldr	r3, [pc, #28]	@ (80022b8 <HAL_PCD_MspInit+0xec>)
 800229a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800229c:	4a06      	ldr	r2, [pc, #24]	@ (80022b8 <HAL_PCD_MspInit+0xec>)
 800229e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022a2:	6453      	str	r3, [r2, #68]	@ 0x44
 80022a4:	4b04      	ldr	r3, [pc, #16]	@ (80022b8 <HAL_PCD_MspInit+0xec>)
 80022a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022ac:	60fb      	str	r3, [r7, #12]
 80022ae:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80022b0:	bf00      	nop
 80022b2:	37b0      	adds	r7, #176	@ 0xb0
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	40023800 	.word	0x40023800
 80022bc:	40020000 	.word	0x40020000

080022c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80022c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022f8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80022c4:	f7ff fcce 	bl	8001c64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022c8:	480c      	ldr	r0, [pc, #48]	@ (80022fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022ca:	490d      	ldr	r1, [pc, #52]	@ (8002300 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80022cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002304 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80022ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022d0:	e002      	b.n	80022d8 <LoopCopyDataInit>

080022d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022d6:	3304      	adds	r3, #4

080022d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022dc:	d3f9      	bcc.n	80022d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022de:	4a0a      	ldr	r2, [pc, #40]	@ (8002308 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022e0:	4c0a      	ldr	r4, [pc, #40]	@ (800230c <LoopFillZerobss+0x22>)
  movs r3, #0
 80022e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022e4:	e001      	b.n	80022ea <LoopFillZerobss>

080022e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022e8:	3204      	adds	r2, #4

080022ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022ec:	d3fb      	bcc.n	80022e6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80022ee:	f006 fdd5 	bl	8008e9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022f2:	f7ff fa7d 	bl	80017f0 <main>
  bx  lr    
 80022f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80022f8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80022fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002300:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 8002304:	0800c910 	.word	0x0800c910
  ldr r2, =_sbss
 8002308:	20000344 	.word	0x20000344
  ldr r4, =_ebss
 800230c:	20000c54 	.word	0x20000c54

08002310 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002310:	e7fe      	b.n	8002310 <ADC_IRQHandler>

08002312 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002316:	2003      	movs	r0, #3
 8002318:	f000 f94c 	bl	80025b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800231c:	2000      	movs	r0, #0
 800231e:	f000 f805 	bl	800232c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002322:	f7ff fb55 	bl	80019d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002326:	2300      	movs	r3, #0
}
 8002328:	4618      	mov	r0, r3
 800232a:	bd80      	pop	{r7, pc}

0800232c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002334:	4b12      	ldr	r3, [pc, #72]	@ (8002380 <HAL_InitTick+0x54>)
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	4b12      	ldr	r3, [pc, #72]	@ (8002384 <HAL_InitTick+0x58>)
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	4619      	mov	r1, r3
 800233e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002342:	fbb3 f3f1 	udiv	r3, r3, r1
 8002346:	fbb2 f3f3 	udiv	r3, r2, r3
 800234a:	4618      	mov	r0, r3
 800234c:	f000 f967 	bl	800261e <HAL_SYSTICK_Config>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e00e      	b.n	8002378 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2b0f      	cmp	r3, #15
 800235e:	d80a      	bhi.n	8002376 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002360:	2200      	movs	r2, #0
 8002362:	6879      	ldr	r1, [r7, #4]
 8002364:	f04f 30ff 	mov.w	r0, #4294967295
 8002368:	f000 f92f 	bl	80025ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800236c:	4a06      	ldr	r2, [pc, #24]	@ (8002388 <HAL_InitTick+0x5c>)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002372:	2300      	movs	r3, #0
 8002374:	e000      	b.n	8002378 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
}
 8002378:	4618      	mov	r0, r3
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	20000030 	.word	0x20000030
 8002384:	20000038 	.word	0x20000038
 8002388:	20000034 	.word	0x20000034

0800238c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002390:	4b06      	ldr	r3, [pc, #24]	@ (80023ac <HAL_IncTick+0x20>)
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	461a      	mov	r2, r3
 8002396:	4b06      	ldr	r3, [pc, #24]	@ (80023b0 <HAL_IncTick+0x24>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4413      	add	r3, r2
 800239c:	4a04      	ldr	r2, [pc, #16]	@ (80023b0 <HAL_IncTick+0x24>)
 800239e:	6013      	str	r3, [r2, #0]
}
 80023a0:	bf00      	nop
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	20000038 	.word	0x20000038
 80023b0:	20000b04 	.word	0x20000b04

080023b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  return uwTick;
 80023b8:	4b03      	ldr	r3, [pc, #12]	@ (80023c8 <HAL_GetTick+0x14>)
 80023ba:	681b      	ldr	r3, [r3, #0]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	20000b04 	.word	0x20000b04

080023cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023d4:	f7ff ffee 	bl	80023b4 <HAL_GetTick>
 80023d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023e4:	d005      	beq.n	80023f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002410 <HAL_Delay+0x44>)
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	461a      	mov	r2, r3
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	4413      	add	r3, r2
 80023f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023f2:	bf00      	nop
 80023f4:	f7ff ffde 	bl	80023b4 <HAL_GetTick>
 80023f8:	4602      	mov	r2, r0
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	68fa      	ldr	r2, [r7, #12]
 8002400:	429a      	cmp	r2, r3
 8002402:	d8f7      	bhi.n	80023f4 <HAL_Delay+0x28>
  {
  }
}
 8002404:	bf00      	nop
 8002406:	bf00      	nop
 8002408:	3710      	adds	r7, #16
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	20000038 	.word	0x20000038

08002414 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002414:	b480      	push	{r7}
 8002416:	b085      	sub	sp, #20
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	f003 0307 	and.w	r3, r3, #7
 8002422:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002424:	4b0b      	ldr	r3, [pc, #44]	@ (8002454 <__NVIC_SetPriorityGrouping+0x40>)
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800242a:	68ba      	ldr	r2, [r7, #8]
 800242c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002430:	4013      	ands	r3, r2
 8002432:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800243c:	4b06      	ldr	r3, [pc, #24]	@ (8002458 <__NVIC_SetPriorityGrouping+0x44>)
 800243e:	4313      	orrs	r3, r2
 8002440:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002442:	4a04      	ldr	r2, [pc, #16]	@ (8002454 <__NVIC_SetPriorityGrouping+0x40>)
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	60d3      	str	r3, [r2, #12]
}
 8002448:	bf00      	nop
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr
 8002454:	e000ed00 	.word	0xe000ed00
 8002458:	05fa0000 	.word	0x05fa0000

0800245c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002460:	4b04      	ldr	r3, [pc, #16]	@ (8002474 <__NVIC_GetPriorityGrouping+0x18>)
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	0a1b      	lsrs	r3, r3, #8
 8002466:	f003 0307 	and.w	r3, r3, #7
}
 800246a:	4618      	mov	r0, r3
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr
 8002474:	e000ed00 	.word	0xe000ed00

08002478 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	4603      	mov	r3, r0
 8002480:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002486:	2b00      	cmp	r3, #0
 8002488:	db0b      	blt.n	80024a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800248a:	79fb      	ldrb	r3, [r7, #7]
 800248c:	f003 021f 	and.w	r2, r3, #31
 8002490:	4907      	ldr	r1, [pc, #28]	@ (80024b0 <__NVIC_EnableIRQ+0x38>)
 8002492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002496:	095b      	lsrs	r3, r3, #5
 8002498:	2001      	movs	r0, #1
 800249a:	fa00 f202 	lsl.w	r2, r0, r2
 800249e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024a2:	bf00      	nop
 80024a4:	370c      	adds	r7, #12
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	e000e100 	.word	0xe000e100

080024b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	6039      	str	r1, [r7, #0]
 80024be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	db0a      	blt.n	80024de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	b2da      	uxtb	r2, r3
 80024cc:	490c      	ldr	r1, [pc, #48]	@ (8002500 <__NVIC_SetPriority+0x4c>)
 80024ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d2:	0112      	lsls	r2, r2, #4
 80024d4:	b2d2      	uxtb	r2, r2
 80024d6:	440b      	add	r3, r1
 80024d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024dc:	e00a      	b.n	80024f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	b2da      	uxtb	r2, r3
 80024e2:	4908      	ldr	r1, [pc, #32]	@ (8002504 <__NVIC_SetPriority+0x50>)
 80024e4:	79fb      	ldrb	r3, [r7, #7]
 80024e6:	f003 030f 	and.w	r3, r3, #15
 80024ea:	3b04      	subs	r3, #4
 80024ec:	0112      	lsls	r2, r2, #4
 80024ee:	b2d2      	uxtb	r2, r2
 80024f0:	440b      	add	r3, r1
 80024f2:	761a      	strb	r2, [r3, #24]
}
 80024f4:	bf00      	nop
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr
 8002500:	e000e100 	.word	0xe000e100
 8002504:	e000ed00 	.word	0xe000ed00

08002508 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002508:	b480      	push	{r7}
 800250a:	b089      	sub	sp, #36	@ 0x24
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f003 0307 	and.w	r3, r3, #7
 800251a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	f1c3 0307 	rsb	r3, r3, #7
 8002522:	2b04      	cmp	r3, #4
 8002524:	bf28      	it	cs
 8002526:	2304      	movcs	r3, #4
 8002528:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	3304      	adds	r3, #4
 800252e:	2b06      	cmp	r3, #6
 8002530:	d902      	bls.n	8002538 <NVIC_EncodePriority+0x30>
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	3b03      	subs	r3, #3
 8002536:	e000      	b.n	800253a <NVIC_EncodePriority+0x32>
 8002538:	2300      	movs	r3, #0
 800253a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800253c:	f04f 32ff 	mov.w	r2, #4294967295
 8002540:	69bb      	ldr	r3, [r7, #24]
 8002542:	fa02 f303 	lsl.w	r3, r2, r3
 8002546:	43da      	mvns	r2, r3
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	401a      	ands	r2, r3
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002550:	f04f 31ff 	mov.w	r1, #4294967295
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	fa01 f303 	lsl.w	r3, r1, r3
 800255a:	43d9      	mvns	r1, r3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002560:	4313      	orrs	r3, r2
         );
}
 8002562:	4618      	mov	r0, r3
 8002564:	3724      	adds	r7, #36	@ 0x24
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
	...

08002570 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	3b01      	subs	r3, #1
 800257c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002580:	d301      	bcc.n	8002586 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002582:	2301      	movs	r3, #1
 8002584:	e00f      	b.n	80025a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002586:	4a0a      	ldr	r2, [pc, #40]	@ (80025b0 <SysTick_Config+0x40>)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	3b01      	subs	r3, #1
 800258c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800258e:	210f      	movs	r1, #15
 8002590:	f04f 30ff 	mov.w	r0, #4294967295
 8002594:	f7ff ff8e 	bl	80024b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002598:	4b05      	ldr	r3, [pc, #20]	@ (80025b0 <SysTick_Config+0x40>)
 800259a:	2200      	movs	r2, #0
 800259c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800259e:	4b04      	ldr	r3, [pc, #16]	@ (80025b0 <SysTick_Config+0x40>)
 80025a0:	2207      	movs	r2, #7
 80025a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025a4:	2300      	movs	r3, #0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3708      	adds	r7, #8
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	e000e010 	.word	0xe000e010

080025b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f7ff ff29 	bl	8002414 <__NVIC_SetPriorityGrouping>
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b086      	sub	sp, #24
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	4603      	mov	r3, r0
 80025d2:	60b9      	str	r1, [r7, #8]
 80025d4:	607a      	str	r2, [r7, #4]
 80025d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80025d8:	2300      	movs	r3, #0
 80025da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025dc:	f7ff ff3e 	bl	800245c <__NVIC_GetPriorityGrouping>
 80025e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	68b9      	ldr	r1, [r7, #8]
 80025e6:	6978      	ldr	r0, [r7, #20]
 80025e8:	f7ff ff8e 	bl	8002508 <NVIC_EncodePriority>
 80025ec:	4602      	mov	r2, r0
 80025ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025f2:	4611      	mov	r1, r2
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7ff ff5d 	bl	80024b4 <__NVIC_SetPriority>
}
 80025fa:	bf00      	nop
 80025fc:	3718      	adds	r7, #24
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}

08002602 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002602:	b580      	push	{r7, lr}
 8002604:	b082      	sub	sp, #8
 8002606:	af00      	add	r7, sp, #0
 8002608:	4603      	mov	r3, r0
 800260a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800260c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002610:	4618      	mov	r0, r3
 8002612:	f7ff ff31 	bl	8002478 <__NVIC_EnableIRQ>
}
 8002616:	bf00      	nop
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b082      	sub	sp, #8
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f7ff ffa2 	bl	8002570 <SysTick_Config>
 800262c:	4603      	mov	r3, r0
}
 800262e:	4618      	mov	r0, r3
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}

08002636 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b084      	sub	sp, #16
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002642:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002644:	f7ff feb6 	bl	80023b4 <HAL_GetTick>
 8002648:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002650:	b2db      	uxtb	r3, r3
 8002652:	2b02      	cmp	r3, #2
 8002654:	d008      	beq.n	8002668 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2280      	movs	r2, #128	@ 0x80
 800265a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2200      	movs	r2, #0
 8002660:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e052      	b.n	800270e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f022 0216 	bic.w	r2, r2, #22
 8002676:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	695a      	ldr	r2, [r3, #20]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002686:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800268c:	2b00      	cmp	r3, #0
 800268e:	d103      	bne.n	8002698 <HAL_DMA_Abort+0x62>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002694:	2b00      	cmp	r3, #0
 8002696:	d007      	beq.n	80026a8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f022 0208 	bic.w	r2, r2, #8
 80026a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f022 0201 	bic.w	r2, r2, #1
 80026b6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026b8:	e013      	b.n	80026e2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026ba:	f7ff fe7b 	bl	80023b4 <HAL_GetTick>
 80026be:	4602      	mov	r2, r0
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	2b05      	cmp	r3, #5
 80026c6:	d90c      	bls.n	80026e2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2220      	movs	r2, #32
 80026cc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2203      	movs	r2, #3
 80026d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2200      	movs	r2, #0
 80026da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e015      	b.n	800270e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 0301 	and.w	r3, r3, #1
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d1e4      	bne.n	80026ba <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026f4:	223f      	movs	r2, #63	@ 0x3f
 80026f6:	409a      	lsls	r2, r3
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2200      	movs	r2, #0
 8002708:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 800270c:	2300      	movs	r3, #0
}
 800270e:	4618      	mov	r0, r3
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002716:	b480      	push	{r7}
 8002718:	b083      	sub	sp, #12
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002724:	b2db      	uxtb	r3, r3
 8002726:	2b02      	cmp	r3, #2
 8002728:	d004      	beq.n	8002734 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2280      	movs	r2, #128	@ 0x80
 800272e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e00c      	b.n	800274e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2205      	movs	r2, #5
 8002738:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f022 0201 	bic.w	r2, r2, #1
 800274a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
	...

0800275c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b084      	sub	sp, #16
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d101      	bne.n	800276e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e086      	b.n	800287c <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002774:	2b00      	cmp	r3, #0
 8002776:	d106      	bne.n	8002786 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2220      	movs	r2, #32
 800277c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f7fe fd53 	bl	800122c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002786:	4b3f      	ldr	r3, [pc, #252]	@ (8002884 <HAL_ETH_Init+0x128>)
 8002788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800278a:	4a3e      	ldr	r2, [pc, #248]	@ (8002884 <HAL_ETH_Init+0x128>)
 800278c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002790:	6453      	str	r3, [r2, #68]	@ 0x44
 8002792:	4b3c      	ldr	r3, [pc, #240]	@ (8002884 <HAL_ETH_Init+0x128>)
 8002794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002796:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800279a:	60bb      	str	r3, [r7, #8]
 800279c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800279e:	4b3a      	ldr	r3, [pc, #232]	@ (8002888 <HAL_ETH_Init+0x12c>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	4a39      	ldr	r2, [pc, #228]	@ (8002888 <HAL_ETH_Init+0x12c>)
 80027a4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80027a8:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80027aa:	4b37      	ldr	r3, [pc, #220]	@ (8002888 <HAL_ETH_Init+0x12c>)
 80027ac:	685a      	ldr	r2, [r3, #4]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	4935      	ldr	r1, [pc, #212]	@ (8002888 <HAL_ETH_Init+0x12c>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80027b8:	4b33      	ldr	r3, [pc, #204]	@ (8002888 <HAL_ETH_Init+0x12c>)
 80027ba:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	6812      	ldr	r2, [r2, #0]
 80027ca:	f043 0301 	orr.w	r3, r3, #1
 80027ce:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80027d2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027d4:	f7ff fdee 	bl	80023b4 <HAL_GetTick>
 80027d8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80027da:	e011      	b.n	8002800 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80027dc:	f7ff fdea 	bl	80023b4 <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80027ea:	d909      	bls.n	8002800 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2204      	movs	r2, #4
 80027f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	22e0      	movs	r2, #224	@ 0xe0
 80027f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e03d      	b.n	800287c <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0301 	and.w	r3, r3, #1
 800280e:	2b00      	cmp	r3, #0
 8002810:	d1e4      	bne.n	80027dc <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 f97a 	bl	8002b0c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f000 fa25 	bl	8002c68 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f000 fa7b 	bl	8002d1a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	461a      	mov	r2, r3
 800282a:	2100      	movs	r1, #0
 800282c:	6878      	ldr	r0, [r7, #4]
 800282e:	f000 f9e3 	bl	8002bf8 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002840:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	4b0f      	ldr	r3, [pc, #60]	@ (800288c <HAL_ETH_Init+0x130>)
 8002850:	430b      	orrs	r3, r1
 8002852:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002866:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2210      	movs	r2, #16
 8002876:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800287a:	2300      	movs	r3, #0
}
 800287c:	4618      	mov	r0, r3
 800287e:	3710      	adds	r7, #16
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	40023800 	.word	0x40023800
 8002888:	40013800 	.word	0x40013800
 800288c:	00020060 	.word	0x00020060

08002890 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
 8002898:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	4b53      	ldr	r3, [pc, #332]	@ (80029f4 <ETH_SetMACConfig+0x164>)
 80028a6:	4013      	ands	r3, r2
 80028a8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	7b9b      	ldrb	r3, [r3, #14]
 80028ae:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80028b0:	683a      	ldr	r2, [r7, #0]
 80028b2:	7c12      	ldrb	r2, [r2, #16]
 80028b4:	2a00      	cmp	r2, #0
 80028b6:	d102      	bne.n	80028be <ETH_SetMACConfig+0x2e>
 80028b8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80028bc:	e000      	b.n	80028c0 <ETH_SetMACConfig+0x30>
 80028be:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80028c0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80028c2:	683a      	ldr	r2, [r7, #0]
 80028c4:	7c52      	ldrb	r2, [r2, #17]
 80028c6:	2a00      	cmp	r2, #0
 80028c8:	d102      	bne.n	80028d0 <ETH_SetMACConfig+0x40>
 80028ca:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80028ce:	e000      	b.n	80028d2 <ETH_SetMACConfig+0x42>
 80028d0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80028d2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80028d8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	7fdb      	ldrb	r3, [r3, #31]
 80028de:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80028e0:	431a      	orrs	r2, r3
                        macconf->Speed |
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80028e6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80028e8:	683a      	ldr	r2, [r7, #0]
 80028ea:	7f92      	ldrb	r2, [r2, #30]
 80028ec:	2a00      	cmp	r2, #0
 80028ee:	d102      	bne.n	80028f6 <ETH_SetMACConfig+0x66>
 80028f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80028f4:	e000      	b.n	80028f8 <ETH_SetMACConfig+0x68>
 80028f6:	2200      	movs	r2, #0
                        macconf->Speed |
 80028f8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	7f1b      	ldrb	r3, [r3, #28]
 80028fe:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002900:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002906:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	791b      	ldrb	r3, [r3, #4]
 800290c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800290e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002910:	683a      	ldr	r2, [r7, #0]
 8002912:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002916:	2a00      	cmp	r2, #0
 8002918:	d102      	bne.n	8002920 <ETH_SetMACConfig+0x90>
 800291a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800291e:	e000      	b.n	8002922 <ETH_SetMACConfig+0x92>
 8002920:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002922:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	7bdb      	ldrb	r3, [r3, #15]
 8002928:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800292a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002930:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8002938:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800293a:	4313      	orrs	r3, r2
 800293c:	68fa      	ldr	r2, [r7, #12]
 800293e:	4313      	orrs	r3, r2
 8002940:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	68fa      	ldr	r2, [r7, #12]
 8002948:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002952:	2001      	movs	r0, #1
 8002954:	f7ff fd3a 	bl	80023cc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	68fa      	ldr	r2, [r7, #12]
 800295e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	699b      	ldr	r3, [r3, #24]
 8002966:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002968:	68fa      	ldr	r2, [r7, #12]
 800296a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800296e:	4013      	ands	r3, r2
 8002970:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002976:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002978:	683a      	ldr	r2, [r7, #0]
 800297a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800297e:	2a00      	cmp	r2, #0
 8002980:	d101      	bne.n	8002986 <ETH_SetMACConfig+0xf6>
 8002982:	2280      	movs	r2, #128	@ 0x80
 8002984:	e000      	b.n	8002988 <ETH_SetMACConfig+0xf8>
 8002986:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002988:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800298e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002990:	683a      	ldr	r2, [r7, #0]
 8002992:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8002996:	2a01      	cmp	r2, #1
 8002998:	d101      	bne.n	800299e <ETH_SetMACConfig+0x10e>
 800299a:	2208      	movs	r2, #8
 800299c:	e000      	b.n	80029a0 <ETH_SetMACConfig+0x110>
 800299e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80029a0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80029a2:	683a      	ldr	r2, [r7, #0]
 80029a4:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80029a8:	2a01      	cmp	r2, #1
 80029aa:	d101      	bne.n	80029b0 <ETH_SetMACConfig+0x120>
 80029ac:	2204      	movs	r2, #4
 80029ae:	e000      	b.n	80029b2 <ETH_SetMACConfig+0x122>
 80029b0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80029b2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80029b4:	683a      	ldr	r2, [r7, #0]
 80029b6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80029ba:	2a01      	cmp	r2, #1
 80029bc:	d101      	bne.n	80029c2 <ETH_SetMACConfig+0x132>
 80029be:	2202      	movs	r2, #2
 80029c0:	e000      	b.n	80029c4 <ETH_SetMACConfig+0x134>
 80029c2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80029c4:	4313      	orrs	r3, r2
 80029c6:	68fa      	ldr	r2, [r7, #12]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	68fa      	ldr	r2, [r7, #12]
 80029d2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80029dc:	2001      	movs	r0, #1
 80029de:	f7ff fcf5 	bl	80023cc <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	68fa      	ldr	r2, [r7, #12]
 80029e8:	619a      	str	r2, [r3, #24]
}
 80029ea:	bf00      	nop
 80029ec:	3710      	adds	r7, #16
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	bf00      	nop
 80029f4:	fd20810f 	.word	0xfd20810f

080029f8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b084      	sub	sp, #16
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a0a:	699b      	ldr	r3, [r3, #24]
 8002a0c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8002a0e:	68fa      	ldr	r2, [r7, #12]
 8002a10:	4b3d      	ldr	r3, [pc, #244]	@ (8002b08 <ETH_SetDMAConfig+0x110>)
 8002a12:	4013      	ands	r3, r2
 8002a14:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	7b1b      	ldrb	r3, [r3, #12]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d102      	bne.n	8002a24 <ETH_SetDMAConfig+0x2c>
 8002a1e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002a22:	e000      	b.n	8002a26 <ETH_SetDMAConfig+0x2e>
 8002a24:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	7b5b      	ldrb	r3, [r3, #13]
 8002a2a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002a2c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002a2e:	683a      	ldr	r2, [r7, #0]
 8002a30:	7f52      	ldrb	r2, [r2, #29]
 8002a32:	2a00      	cmp	r2, #0
 8002a34:	d102      	bne.n	8002a3c <ETH_SetDMAConfig+0x44>
 8002a36:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002a3a:	e000      	b.n	8002a3e <ETH_SetDMAConfig+0x46>
 8002a3c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002a3e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	7b9b      	ldrb	r3, [r3, #14]
 8002a44:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002a46:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002a4c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	7f1b      	ldrb	r3, [r3, #28]
 8002a52:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002a54:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	7f9b      	ldrb	r3, [r3, #30]
 8002a5a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002a5c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002a62:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a6a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	68fa      	ldr	r2, [r7, #12]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a8a:	699b      	ldr	r3, [r3, #24]
 8002a8c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002a8e:	2001      	movs	r0, #1
 8002a90:	f7ff fc9c 	bl	80023cc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	791b      	ldrb	r3, [r3, #4]
 8002aa6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002aac:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002ab2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002ab8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002ac0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002ac2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002aca:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002ad0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	6812      	ldr	r2, [r2, #0]
 8002ad6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002ada:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002ade:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002aec:	2001      	movs	r0, #1
 8002aee:	f7ff fc6d 	bl	80023cc <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002afa:	461a      	mov	r2, r3
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	6013      	str	r3, [r2, #0]
}
 8002b00:	bf00      	nop
 8002b02:	3710      	adds	r7, #16
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	f8de3f23 	.word	0xf8de3f23

08002b0c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b0a6      	sub	sp, #152	@ 0x98
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002b14:	2301      	movs	r3, #1
 8002b16:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002b20:	2300      	movs	r3, #0
 8002b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002b24:	2300      	movs	r3, #0
 8002b26:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002b30:	2300      	movs	r3, #0
 8002b32:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002b36:	2301      	movs	r3, #1
 8002b38:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002b42:	2300      	movs	r3, #0
 8002b44:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002b52:	2300      	movs	r3, #0
 8002b54:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002b62:	2300      	movs	r3, #0
 8002b64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002b74:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002b78:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002b7a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002b7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002b80:	2300      	movs	r3, #0
 8002b82:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8002b86:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f7ff fe7f 	bl	8002890 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002b92:	2301      	movs	r3, #1
 8002b94:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002b96:	2301      	movs	r3, #1
 8002b98:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002bc2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002bc6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002bc8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002bcc:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002bce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002bd2:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002bde:	2300      	movs	r3, #0
 8002be0:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002be2:	f107 0308 	add.w	r3, r7, #8
 8002be6:	4619      	mov	r1, r3
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f7ff ff05 	bl	80029f8 <ETH_SetDMAConfig>
}
 8002bee:	bf00      	nop
 8002bf0:	3798      	adds	r7, #152	@ 0x98
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
	...

08002bf8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b087      	sub	sp, #28
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	60f8      	str	r0, [r7, #12]
 8002c00:	60b9      	str	r1, [r7, #8]
 8002c02:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	3305      	adds	r3, #5
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	021b      	lsls	r3, r3, #8
 8002c0c:	687a      	ldr	r2, [r7, #4]
 8002c0e:	3204      	adds	r2, #4
 8002c10:	7812      	ldrb	r2, [r2, #0]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002c16:	68ba      	ldr	r2, [r7, #8]
 8002c18:	4b11      	ldr	r3, [pc, #68]	@ (8002c60 <ETH_MACAddressConfig+0x68>)
 8002c1a:	4413      	add	r3, r2
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	3303      	adds	r3, #3
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	061a      	lsls	r2, r3, #24
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	3302      	adds	r3, #2
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	041b      	lsls	r3, r3, #16
 8002c32:	431a      	orrs	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	3301      	adds	r3, #1
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	021b      	lsls	r3, r3, #8
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	687a      	ldr	r2, [r7, #4]
 8002c40:	7812      	ldrb	r2, [r2, #0]
 8002c42:	4313      	orrs	r3, r2
 8002c44:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002c46:	68ba      	ldr	r2, [r7, #8]
 8002c48:	4b06      	ldr	r3, [pc, #24]	@ (8002c64 <ETH_MACAddressConfig+0x6c>)
 8002c4a:	4413      	add	r3, r2
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	6013      	str	r3, [r2, #0]
}
 8002c52:	bf00      	nop
 8002c54:	371c      	adds	r7, #28
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	40028040 	.word	0x40028040
 8002c64:	40028044 	.word	0x40028044

08002c68 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b085      	sub	sp, #20
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002c70:	2300      	movs	r3, #0
 8002c72:	60fb      	str	r3, [r7, #12]
 8002c74:	e03e      	b.n	8002cf4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	68d9      	ldr	r1, [r3, #12]
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	4413      	add	r3, r2
 8002c82:	00db      	lsls	r3, r3, #3
 8002c84:	440b      	add	r3, r1
 8002c86:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	2200      	movs	r2, #0
 8002c92:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	2200      	movs	r2, #0
 8002c98:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002ca0:	68b9      	ldr	r1, [r7, #8]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	68fa      	ldr	r2, [r7, #12]
 8002ca6:	3206      	adds	r2, #6
 8002ca8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d80c      	bhi.n	8002cd8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	68d9      	ldr	r1, [r3, #12]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	1c5a      	adds	r2, r3, #1
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	009b      	lsls	r3, r3, #2
 8002cca:	4413      	add	r3, r2
 8002ccc:	00db      	lsls	r3, r3, #3
 8002cce:	440b      	add	r3, r1
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	60da      	str	r2, [r3, #12]
 8002cd6:	e004      	b.n	8002ce2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	461a      	mov	r2, r3
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	3301      	adds	r3, #1
 8002cf2:	60fb      	str	r3, [r7, #12]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2b03      	cmp	r3, #3
 8002cf8:	d9bd      	bls.n	8002c76 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	68da      	ldr	r2, [r3, #12]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d0c:	611a      	str	r2, [r3, #16]
}
 8002d0e:	bf00      	nop
 8002d10:	3714      	adds	r7, #20
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr

08002d1a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002d1a:	b480      	push	{r7}
 8002d1c:	b085      	sub	sp, #20
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002d22:	2300      	movs	r3, #0
 8002d24:	60fb      	str	r3, [r7, #12]
 8002d26:	e048      	b.n	8002dba <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6919      	ldr	r1, [r3, #16]
 8002d2c:	68fa      	ldr	r2, [r7, #12]
 8002d2e:	4613      	mov	r3, r2
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	4413      	add	r3, r2
 8002d34:	00db      	lsls	r3, r3, #3
 8002d36:	440b      	add	r3, r1
 8002d38:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8002d40:	68bb      	ldr	r3, [r7, #8]
 8002d42:	2200      	movs	r2, #0
 8002d44:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002d4c:	68bb      	ldr	r3, [r7, #8]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	2200      	movs	r2, #0
 8002d56:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002d64:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	695b      	ldr	r3, [r3, #20]
 8002d6a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002d7e:	68b9      	ldr	r1, [r7, #8]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	68fa      	ldr	r2, [r7, #12]
 8002d84:	3212      	adds	r2, #18
 8002d86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d80c      	bhi.n	8002daa <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6919      	ldr	r1, [r3, #16]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	1c5a      	adds	r2, r3, #1
 8002d98:	4613      	mov	r3, r2
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	4413      	add	r3, r2
 8002d9e:	00db      	lsls	r3, r3, #3
 8002da0:	440b      	add	r3, r1
 8002da2:	461a      	mov	r2, r3
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	60da      	str	r2, [r3, #12]
 8002da8:	e004      	b.n	8002db4 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	691b      	ldr	r3, [r3, #16]
 8002dae:	461a      	mov	r2, r3
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	3301      	adds	r3, #1
 8002db8:	60fb      	str	r3, [r7, #12]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2b03      	cmp	r3, #3
 8002dbe:	d9b3      	bls.n	8002d28 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	691a      	ldr	r2, [r3, #16]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002dea:	60da      	str	r2, [r3, #12]
}
 8002dec:	bf00      	nop
 8002dee:	3714      	adds	r7, #20
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b089      	sub	sp, #36	@ 0x24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002e02:	2300      	movs	r3, #0
 8002e04:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002e06:	2300      	movs	r3, #0
 8002e08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002e12:	2300      	movs	r3, #0
 8002e14:	61fb      	str	r3, [r7, #28]
 8002e16:	e175      	b.n	8003104 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002e18:	2201      	movs	r2, #1
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	697a      	ldr	r2, [r7, #20]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002e2c:	693a      	ldr	r2, [r7, #16]
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	f040 8164 	bne.w	80030fe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f003 0303 	and.w	r3, r3, #3
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d005      	beq.n	8002e4e <HAL_GPIO_Init+0x56>
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	f003 0303 	and.w	r3, r3, #3
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d130      	bne.n	8002eb0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002e54:	69fb      	ldr	r3, [r7, #28]
 8002e56:	005b      	lsls	r3, r3, #1
 8002e58:	2203      	movs	r2, #3
 8002e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5e:	43db      	mvns	r3, r3
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	4013      	ands	r3, r2
 8002e64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	68da      	ldr	r2, [r3, #12]
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	005b      	lsls	r3, r3, #1
 8002e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e72:	69ba      	ldr	r2, [r7, #24]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e84:	2201      	movs	r2, #1
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	43db      	mvns	r3, r3
 8002e8e:	69ba      	ldr	r2, [r7, #24]
 8002e90:	4013      	ands	r3, r2
 8002e92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	091b      	lsrs	r3, r3, #4
 8002e9a:	f003 0201 	and.w	r2, r3, #1
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	69ba      	ldr	r2, [r7, #24]
 8002eae:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f003 0303 	and.w	r3, r3, #3
 8002eb8:	2b03      	cmp	r3, #3
 8002eba:	d017      	beq.n	8002eec <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	005b      	lsls	r3, r3, #1
 8002ec6:	2203      	movs	r2, #3
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	43db      	mvns	r3, r3
 8002ece:	69ba      	ldr	r2, [r7, #24]
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	689a      	ldr	r2, [r3, #8]
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee0:	69ba      	ldr	r2, [r7, #24]
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f003 0303 	and.w	r3, r3, #3
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d123      	bne.n	8002f40 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002ef8:	69fb      	ldr	r3, [r7, #28]
 8002efa:	08da      	lsrs	r2, r3, #3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	3208      	adds	r2, #8
 8002f00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	f003 0307 	and.w	r3, r3, #7
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	220f      	movs	r2, #15
 8002f10:	fa02 f303 	lsl.w	r3, r2, r3
 8002f14:	43db      	mvns	r3, r3
 8002f16:	69ba      	ldr	r2, [r7, #24]
 8002f18:	4013      	ands	r3, r2
 8002f1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	691a      	ldr	r2, [r3, #16]
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	f003 0307 	and.w	r3, r3, #7
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	08da      	lsrs	r2, r3, #3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	3208      	adds	r2, #8
 8002f3a:	69b9      	ldr	r1, [r7, #24]
 8002f3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	2203      	movs	r2, #3
 8002f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f50:	43db      	mvns	r3, r3
 8002f52:	69ba      	ldr	r2, [r7, #24]
 8002f54:	4013      	ands	r3, r2
 8002f56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f003 0203 	and.w	r2, r3, #3
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	005b      	lsls	r3, r3, #1
 8002f64:	fa02 f303 	lsl.w	r3, r2, r3
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f000 80be 	beq.w	80030fe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f82:	4b66      	ldr	r3, [pc, #408]	@ (800311c <HAL_GPIO_Init+0x324>)
 8002f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f86:	4a65      	ldr	r2, [pc, #404]	@ (800311c <HAL_GPIO_Init+0x324>)
 8002f88:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f8e:	4b63      	ldr	r3, [pc, #396]	@ (800311c <HAL_GPIO_Init+0x324>)
 8002f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f92:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f96:	60fb      	str	r3, [r7, #12]
 8002f98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002f9a:	4a61      	ldr	r2, [pc, #388]	@ (8003120 <HAL_GPIO_Init+0x328>)
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	089b      	lsrs	r3, r3, #2
 8002fa0:	3302      	adds	r3, #2
 8002fa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002fa8:	69fb      	ldr	r3, [r7, #28]
 8002faa:	f003 0303 	and.w	r3, r3, #3
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	220f      	movs	r2, #15
 8002fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb6:	43db      	mvns	r3, r3
 8002fb8:	69ba      	ldr	r2, [r7, #24]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a58      	ldr	r2, [pc, #352]	@ (8003124 <HAL_GPIO_Init+0x32c>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d037      	beq.n	8003036 <HAL_GPIO_Init+0x23e>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a57      	ldr	r2, [pc, #348]	@ (8003128 <HAL_GPIO_Init+0x330>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d031      	beq.n	8003032 <HAL_GPIO_Init+0x23a>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a56      	ldr	r2, [pc, #344]	@ (800312c <HAL_GPIO_Init+0x334>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d02b      	beq.n	800302e <HAL_GPIO_Init+0x236>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a55      	ldr	r2, [pc, #340]	@ (8003130 <HAL_GPIO_Init+0x338>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d025      	beq.n	800302a <HAL_GPIO_Init+0x232>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a54      	ldr	r2, [pc, #336]	@ (8003134 <HAL_GPIO_Init+0x33c>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d01f      	beq.n	8003026 <HAL_GPIO_Init+0x22e>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4a53      	ldr	r2, [pc, #332]	@ (8003138 <HAL_GPIO_Init+0x340>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d019      	beq.n	8003022 <HAL_GPIO_Init+0x22a>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4a52      	ldr	r2, [pc, #328]	@ (800313c <HAL_GPIO_Init+0x344>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d013      	beq.n	800301e <HAL_GPIO_Init+0x226>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	4a51      	ldr	r2, [pc, #324]	@ (8003140 <HAL_GPIO_Init+0x348>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d00d      	beq.n	800301a <HAL_GPIO_Init+0x222>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4a50      	ldr	r2, [pc, #320]	@ (8003144 <HAL_GPIO_Init+0x34c>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d007      	beq.n	8003016 <HAL_GPIO_Init+0x21e>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	4a4f      	ldr	r2, [pc, #316]	@ (8003148 <HAL_GPIO_Init+0x350>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d101      	bne.n	8003012 <HAL_GPIO_Init+0x21a>
 800300e:	2309      	movs	r3, #9
 8003010:	e012      	b.n	8003038 <HAL_GPIO_Init+0x240>
 8003012:	230a      	movs	r3, #10
 8003014:	e010      	b.n	8003038 <HAL_GPIO_Init+0x240>
 8003016:	2308      	movs	r3, #8
 8003018:	e00e      	b.n	8003038 <HAL_GPIO_Init+0x240>
 800301a:	2307      	movs	r3, #7
 800301c:	e00c      	b.n	8003038 <HAL_GPIO_Init+0x240>
 800301e:	2306      	movs	r3, #6
 8003020:	e00a      	b.n	8003038 <HAL_GPIO_Init+0x240>
 8003022:	2305      	movs	r3, #5
 8003024:	e008      	b.n	8003038 <HAL_GPIO_Init+0x240>
 8003026:	2304      	movs	r3, #4
 8003028:	e006      	b.n	8003038 <HAL_GPIO_Init+0x240>
 800302a:	2303      	movs	r3, #3
 800302c:	e004      	b.n	8003038 <HAL_GPIO_Init+0x240>
 800302e:	2302      	movs	r3, #2
 8003030:	e002      	b.n	8003038 <HAL_GPIO_Init+0x240>
 8003032:	2301      	movs	r3, #1
 8003034:	e000      	b.n	8003038 <HAL_GPIO_Init+0x240>
 8003036:	2300      	movs	r3, #0
 8003038:	69fa      	ldr	r2, [r7, #28]
 800303a:	f002 0203 	and.w	r2, r2, #3
 800303e:	0092      	lsls	r2, r2, #2
 8003040:	4093      	lsls	r3, r2
 8003042:	69ba      	ldr	r2, [r7, #24]
 8003044:	4313      	orrs	r3, r2
 8003046:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003048:	4935      	ldr	r1, [pc, #212]	@ (8003120 <HAL_GPIO_Init+0x328>)
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	089b      	lsrs	r3, r3, #2
 800304e:	3302      	adds	r3, #2
 8003050:	69ba      	ldr	r2, [r7, #24]
 8003052:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003056:	4b3d      	ldr	r3, [pc, #244]	@ (800314c <HAL_GPIO_Init+0x354>)
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	43db      	mvns	r3, r3
 8003060:	69ba      	ldr	r2, [r7, #24]
 8003062:	4013      	ands	r3, r2
 8003064:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d003      	beq.n	800307a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003072:	69ba      	ldr	r2, [r7, #24]
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	4313      	orrs	r3, r2
 8003078:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800307a:	4a34      	ldr	r2, [pc, #208]	@ (800314c <HAL_GPIO_Init+0x354>)
 800307c:	69bb      	ldr	r3, [r7, #24]
 800307e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003080:	4b32      	ldr	r3, [pc, #200]	@ (800314c <HAL_GPIO_Init+0x354>)
 8003082:	68db      	ldr	r3, [r3, #12]
 8003084:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	43db      	mvns	r3, r3
 800308a:	69ba      	ldr	r2, [r7, #24]
 800308c:	4013      	ands	r3, r2
 800308e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d003      	beq.n	80030a4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800309c:	69ba      	ldr	r2, [r7, #24]
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030a4:	4a29      	ldr	r2, [pc, #164]	@ (800314c <HAL_GPIO_Init+0x354>)
 80030a6:	69bb      	ldr	r3, [r7, #24]
 80030a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030aa:	4b28      	ldr	r3, [pc, #160]	@ (800314c <HAL_GPIO_Init+0x354>)
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	43db      	mvns	r3, r3
 80030b4:	69ba      	ldr	r2, [r7, #24]
 80030b6:	4013      	ands	r3, r2
 80030b8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d003      	beq.n	80030ce <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80030c6:	69ba      	ldr	r2, [r7, #24]
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	4313      	orrs	r3, r2
 80030cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030ce:	4a1f      	ldr	r2, [pc, #124]	@ (800314c <HAL_GPIO_Init+0x354>)
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030d4:	4b1d      	ldr	r3, [pc, #116]	@ (800314c <HAL_GPIO_Init+0x354>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	43db      	mvns	r3, r3
 80030de:	69ba      	ldr	r2, [r7, #24]
 80030e0:	4013      	ands	r3, r2
 80030e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d003      	beq.n	80030f8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80030f0:	69ba      	ldr	r2, [r7, #24]
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030f8:	4a14      	ldr	r2, [pc, #80]	@ (800314c <HAL_GPIO_Init+0x354>)
 80030fa:	69bb      	ldr	r3, [r7, #24]
 80030fc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	3301      	adds	r3, #1
 8003102:	61fb      	str	r3, [r7, #28]
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	2b0f      	cmp	r3, #15
 8003108:	f67f ae86 	bls.w	8002e18 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800310c:	bf00      	nop
 800310e:	bf00      	nop
 8003110:	3724      	adds	r7, #36	@ 0x24
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
 800311a:	bf00      	nop
 800311c:	40023800 	.word	0x40023800
 8003120:	40013800 	.word	0x40013800
 8003124:	40020000 	.word	0x40020000
 8003128:	40020400 	.word	0x40020400
 800312c:	40020800 	.word	0x40020800
 8003130:	40020c00 	.word	0x40020c00
 8003134:	40021000 	.word	0x40021000
 8003138:	40021400 	.word	0x40021400
 800313c:	40021800 	.word	0x40021800
 8003140:	40021c00 	.word	0x40021c00
 8003144:	40022000 	.word	0x40022000
 8003148:	40022400 	.word	0x40022400
 800314c:	40013c00 	.word	0x40013c00

08003150 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	460b      	mov	r3, r1
 800315a:	807b      	strh	r3, [r7, #2]
 800315c:	4613      	mov	r3, r2
 800315e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003160:	787b      	ldrb	r3, [r7, #1]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d003      	beq.n	800316e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003166:	887a      	ldrh	r2, [r7, #2]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800316c:	e003      	b.n	8003176 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800316e:	887b      	ldrh	r3, [r7, #2]
 8003170:	041a      	lsls	r2, r3, #16
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	619a      	str	r2, [r3, #24]
}
 8003176:	bf00      	nop
 8003178:	370c      	adds	r7, #12
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
	...

08003184 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	4603      	mov	r3, r0
 800318c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800318e:	4b08      	ldr	r3, [pc, #32]	@ (80031b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003190:	695a      	ldr	r2, [r3, #20]
 8003192:	88fb      	ldrh	r3, [r7, #6]
 8003194:	4013      	ands	r3, r2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d006      	beq.n	80031a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800319a:	4a05      	ldr	r2, [pc, #20]	@ (80031b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800319c:	88fb      	ldrh	r3, [r7, #6]
 800319e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80031a0:	88fb      	ldrh	r3, [r7, #6]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7fe faf6 	bl	8001794 <HAL_GPIO_EXTI_Callback>
  }
}
 80031a8:	bf00      	nop
 80031aa:	3708      	adds	r7, #8
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	40013c00 	.word	0x40013c00

080031b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b082      	sub	sp, #8
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d101      	bne.n	80031c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e08b      	b.n	80032de <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d106      	bne.n	80031e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f7fe f9c8 	bl	8001570 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2224      	movs	r2, #36	@ 0x24
 80031e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f022 0201 	bic.w	r2, r2, #1
 80031f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685a      	ldr	r2, [r3, #4]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003204:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	689a      	ldr	r2, [r3, #8]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003214:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	2b01      	cmp	r3, #1
 800321c:	d107      	bne.n	800322e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	689a      	ldr	r2, [r3, #8]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800322a:	609a      	str	r2, [r3, #8]
 800322c:	e006      	b.n	800323c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	689a      	ldr	r2, [r3, #8]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800323a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	2b02      	cmp	r3, #2
 8003242:	d108      	bne.n	8003256 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	685a      	ldr	r2, [r3, #4]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003252:	605a      	str	r2, [r3, #4]
 8003254:	e007      	b.n	8003266 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	685a      	ldr	r2, [r3, #4]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003264:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	6859      	ldr	r1, [r3, #4]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	4b1d      	ldr	r3, [pc, #116]	@ (80032e8 <HAL_I2C_Init+0x134>)
 8003272:	430b      	orrs	r3, r1
 8003274:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	68da      	ldr	r2, [r3, #12]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003284:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	691a      	ldr	r2, [r3, #16]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	695b      	ldr	r3, [r3, #20]
 800328e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	699b      	ldr	r3, [r3, #24]
 8003296:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	430a      	orrs	r2, r1
 800329e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	69d9      	ldr	r1, [r3, #28]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6a1a      	ldr	r2, [r3, #32]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	430a      	orrs	r2, r1
 80032ae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f042 0201 	orr.w	r2, r2, #1
 80032be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2220      	movs	r2, #32
 80032ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3708      	adds	r7, #8
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	02008000 	.word	0x02008000

080032ec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b083      	sub	sp, #12
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b20      	cmp	r3, #32
 8003300:	d138      	bne.n	8003374 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003308:	2b01      	cmp	r3, #1
 800330a:	d101      	bne.n	8003310 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800330c:	2302      	movs	r3, #2
 800330e:	e032      	b.n	8003376 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2224      	movs	r2, #36	@ 0x24
 800331c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f022 0201 	bic.w	r2, r2, #1
 800332e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800333e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	6819      	ldr	r1, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	683a      	ldr	r2, [r7, #0]
 800334c:	430a      	orrs	r2, r1
 800334e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f042 0201 	orr.w	r2, r2, #1
 800335e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2220      	movs	r2, #32
 8003364:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003370:	2300      	movs	r3, #0
 8003372:	e000      	b.n	8003376 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003374:	2302      	movs	r3, #2
  }
}
 8003376:	4618      	mov	r0, r3
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr

08003382 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003382:	b480      	push	{r7}
 8003384:	b085      	sub	sp, #20
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
 800338a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003392:	b2db      	uxtb	r3, r3
 8003394:	2b20      	cmp	r3, #32
 8003396:	d139      	bne.n	800340c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d101      	bne.n	80033a6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80033a2:	2302      	movs	r3, #2
 80033a4:	e033      	b.n	800340e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2224      	movs	r2, #36	@ 0x24
 80033b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 0201 	bic.w	r2, r2, #1
 80033c4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80033d4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	021b      	lsls	r3, r3, #8
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	4313      	orrs	r3, r2
 80033de:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68fa      	ldr	r2, [r7, #12]
 80033e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f042 0201 	orr.w	r2, r2, #1
 80033f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2220      	movs	r2, #32
 80033fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003408:	2300      	movs	r3, #0
 800340a:	e000      	b.n	800340e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800340c:	2302      	movs	r3, #2
  }
}
 800340e:	4618      	mov	r0, r3
 8003410:	3714      	adds	r7, #20
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr

0800341a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800341a:	b580      	push	{r7, lr}
 800341c:	b086      	sub	sp, #24
 800341e:	af02      	add	r7, sp, #8
 8003420:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d101      	bne.n	800342c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e108      	b.n	800363e <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003438:	b2db      	uxtb	r3, r3
 800343a:	2b00      	cmp	r3, #0
 800343c:	d106      	bne.n	800344c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2200      	movs	r2, #0
 8003442:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f7fe fec0 	bl	80021cc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2203      	movs	r2, #3
 8003450:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800345a:	d102      	bne.n	8003462 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4618      	mov	r0, r3
 8003468:	f004 fa08 	bl	800787c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6818      	ldr	r0, [r3, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	7c1a      	ldrb	r2, [r3, #16]
 8003474:	f88d 2000 	strb.w	r2, [sp]
 8003478:	3304      	adds	r3, #4
 800347a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800347c:	f004 f9a4 	bl	80077c8 <USB_CoreInit>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d005      	beq.n	8003492 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2202      	movs	r2, #2
 800348a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e0d5      	b.n	800363e <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2100      	movs	r1, #0
 8003498:	4618      	mov	r0, r3
 800349a:	f004 fa00 	bl	800789e <USB_SetCurrentMode>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d005      	beq.n	80034b0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2202      	movs	r2, #2
 80034a8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	e0c6      	b.n	800363e <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034b0:	2300      	movs	r3, #0
 80034b2:	73fb      	strb	r3, [r7, #15]
 80034b4:	e04a      	b.n	800354c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80034b6:	7bfa      	ldrb	r2, [r7, #15]
 80034b8:	6879      	ldr	r1, [r7, #4]
 80034ba:	4613      	mov	r3, r2
 80034bc:	00db      	lsls	r3, r3, #3
 80034be:	4413      	add	r3, r2
 80034c0:	009b      	lsls	r3, r3, #2
 80034c2:	440b      	add	r3, r1
 80034c4:	3315      	adds	r3, #21
 80034c6:	2201      	movs	r2, #1
 80034c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80034ca:	7bfa      	ldrb	r2, [r7, #15]
 80034cc:	6879      	ldr	r1, [r7, #4]
 80034ce:	4613      	mov	r3, r2
 80034d0:	00db      	lsls	r3, r3, #3
 80034d2:	4413      	add	r3, r2
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	440b      	add	r3, r1
 80034d8:	3314      	adds	r3, #20
 80034da:	7bfa      	ldrb	r2, [r7, #15]
 80034dc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80034de:	7bfa      	ldrb	r2, [r7, #15]
 80034e0:	7bfb      	ldrb	r3, [r7, #15]
 80034e2:	b298      	uxth	r0, r3
 80034e4:	6879      	ldr	r1, [r7, #4]
 80034e6:	4613      	mov	r3, r2
 80034e8:	00db      	lsls	r3, r3, #3
 80034ea:	4413      	add	r3, r2
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	440b      	add	r3, r1
 80034f0:	332e      	adds	r3, #46	@ 0x2e
 80034f2:	4602      	mov	r2, r0
 80034f4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80034f6:	7bfa      	ldrb	r2, [r7, #15]
 80034f8:	6879      	ldr	r1, [r7, #4]
 80034fa:	4613      	mov	r3, r2
 80034fc:	00db      	lsls	r3, r3, #3
 80034fe:	4413      	add	r3, r2
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	440b      	add	r3, r1
 8003504:	3318      	adds	r3, #24
 8003506:	2200      	movs	r2, #0
 8003508:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800350a:	7bfa      	ldrb	r2, [r7, #15]
 800350c:	6879      	ldr	r1, [r7, #4]
 800350e:	4613      	mov	r3, r2
 8003510:	00db      	lsls	r3, r3, #3
 8003512:	4413      	add	r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	440b      	add	r3, r1
 8003518:	331c      	adds	r3, #28
 800351a:	2200      	movs	r2, #0
 800351c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800351e:	7bfa      	ldrb	r2, [r7, #15]
 8003520:	6879      	ldr	r1, [r7, #4]
 8003522:	4613      	mov	r3, r2
 8003524:	00db      	lsls	r3, r3, #3
 8003526:	4413      	add	r3, r2
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	440b      	add	r3, r1
 800352c:	3320      	adds	r3, #32
 800352e:	2200      	movs	r2, #0
 8003530:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003532:	7bfa      	ldrb	r2, [r7, #15]
 8003534:	6879      	ldr	r1, [r7, #4]
 8003536:	4613      	mov	r3, r2
 8003538:	00db      	lsls	r3, r3, #3
 800353a:	4413      	add	r3, r2
 800353c:	009b      	lsls	r3, r3, #2
 800353e:	440b      	add	r3, r1
 8003540:	3324      	adds	r3, #36	@ 0x24
 8003542:	2200      	movs	r2, #0
 8003544:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003546:	7bfb      	ldrb	r3, [r7, #15]
 8003548:	3301      	adds	r3, #1
 800354a:	73fb      	strb	r3, [r7, #15]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	791b      	ldrb	r3, [r3, #4]
 8003550:	7bfa      	ldrb	r2, [r7, #15]
 8003552:	429a      	cmp	r2, r3
 8003554:	d3af      	bcc.n	80034b6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003556:	2300      	movs	r3, #0
 8003558:	73fb      	strb	r3, [r7, #15]
 800355a:	e044      	b.n	80035e6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800355c:	7bfa      	ldrb	r2, [r7, #15]
 800355e:	6879      	ldr	r1, [r7, #4]
 8003560:	4613      	mov	r3, r2
 8003562:	00db      	lsls	r3, r3, #3
 8003564:	4413      	add	r3, r2
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	440b      	add	r3, r1
 800356a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800356e:	2200      	movs	r2, #0
 8003570:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003572:	7bfa      	ldrb	r2, [r7, #15]
 8003574:	6879      	ldr	r1, [r7, #4]
 8003576:	4613      	mov	r3, r2
 8003578:	00db      	lsls	r3, r3, #3
 800357a:	4413      	add	r3, r2
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	440b      	add	r3, r1
 8003580:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003584:	7bfa      	ldrb	r2, [r7, #15]
 8003586:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003588:	7bfa      	ldrb	r2, [r7, #15]
 800358a:	6879      	ldr	r1, [r7, #4]
 800358c:	4613      	mov	r3, r2
 800358e:	00db      	lsls	r3, r3, #3
 8003590:	4413      	add	r3, r2
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	440b      	add	r3, r1
 8003596:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800359a:	2200      	movs	r2, #0
 800359c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800359e:	7bfa      	ldrb	r2, [r7, #15]
 80035a0:	6879      	ldr	r1, [r7, #4]
 80035a2:	4613      	mov	r3, r2
 80035a4:	00db      	lsls	r3, r3, #3
 80035a6:	4413      	add	r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	440b      	add	r3, r1
 80035ac:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80035b0:	2200      	movs	r2, #0
 80035b2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80035b4:	7bfa      	ldrb	r2, [r7, #15]
 80035b6:	6879      	ldr	r1, [r7, #4]
 80035b8:	4613      	mov	r3, r2
 80035ba:	00db      	lsls	r3, r3, #3
 80035bc:	4413      	add	r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	440b      	add	r3, r1
 80035c2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80035c6:	2200      	movs	r2, #0
 80035c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80035ca:	7bfa      	ldrb	r2, [r7, #15]
 80035cc:	6879      	ldr	r1, [r7, #4]
 80035ce:	4613      	mov	r3, r2
 80035d0:	00db      	lsls	r3, r3, #3
 80035d2:	4413      	add	r3, r2
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	440b      	add	r3, r1
 80035d8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80035dc:	2200      	movs	r2, #0
 80035de:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035e0:	7bfb      	ldrb	r3, [r7, #15]
 80035e2:	3301      	adds	r3, #1
 80035e4:	73fb      	strb	r3, [r7, #15]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	791b      	ldrb	r3, [r3, #4]
 80035ea:	7bfa      	ldrb	r2, [r7, #15]
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d3b5      	bcc.n	800355c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6818      	ldr	r0, [r3, #0]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	7c1a      	ldrb	r2, [r3, #16]
 80035f8:	f88d 2000 	strb.w	r2, [sp]
 80035fc:	3304      	adds	r3, #4
 80035fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003600:	f004 f99a 	bl	8007938 <USB_DevInit>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d005      	beq.n	8003616 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2202      	movs	r2, #2
 800360e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e013      	b.n	800363e <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2200      	movs	r2, #0
 800361a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	7b1b      	ldrb	r3, [r3, #12]
 8003628:	2b01      	cmp	r3, #1
 800362a:	d102      	bne.n	8003632 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f000 f80b 	bl	8003648 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4618      	mov	r0, r3
 8003638:	f004 fb55 	bl	8007ce6 <USB_DevDisconnect>

  return HAL_OK;
 800363c:	2300      	movs	r3, #0
}
 800363e:	4618      	mov	r0, r3
 8003640:	3710      	adds	r7, #16
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
	...

08003648 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003648:	b480      	push	{r7}
 800364a:	b085      	sub	sp, #20
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2201      	movs	r2, #1
 800365a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	699b      	ldr	r3, [r3, #24]
 800366a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003676:	4b05      	ldr	r3, [pc, #20]	@ (800368c <HAL_PCDEx_ActivateLPM+0x44>)
 8003678:	4313      	orrs	r3, r2
 800367a:	68fa      	ldr	r2, [r7, #12]
 800367c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800367e:	2300      	movs	r3, #0
}
 8003680:	4618      	mov	r0, r3
 8003682:	3714      	adds	r7, #20
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr
 800368c:	10000003 	.word	0x10000003

08003690 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003690:	b480      	push	{r7}
 8003692:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003694:	4b05      	ldr	r3, [pc, #20]	@ (80036ac <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a04      	ldr	r2, [pc, #16]	@ (80036ac <HAL_PWR_EnableBkUpAccess+0x1c>)
 800369a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800369e:	6013      	str	r3, [r2, #0]
}
 80036a0:	bf00      	nop
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	40007000 	.word	0x40007000

080036b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b086      	sub	sp, #24
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80036b8:	2300      	movs	r3, #0
 80036ba:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e291      	b.n	8003bea <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	f000 8087 	beq.w	80037e2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036d4:	4b96      	ldr	r3, [pc, #600]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	f003 030c 	and.w	r3, r3, #12
 80036dc:	2b04      	cmp	r3, #4
 80036de:	d00c      	beq.n	80036fa <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036e0:	4b93      	ldr	r3, [pc, #588]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f003 030c 	and.w	r3, r3, #12
 80036e8:	2b08      	cmp	r3, #8
 80036ea:	d112      	bne.n	8003712 <HAL_RCC_OscConfig+0x62>
 80036ec:	4b90      	ldr	r3, [pc, #576]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036f8:	d10b      	bne.n	8003712 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036fa:	4b8d      	ldr	r3, [pc, #564]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d06c      	beq.n	80037e0 <HAL_RCC_OscConfig+0x130>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d168      	bne.n	80037e0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e26b      	b.n	8003bea <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800371a:	d106      	bne.n	800372a <HAL_RCC_OscConfig+0x7a>
 800371c:	4b84      	ldr	r3, [pc, #528]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a83      	ldr	r2, [pc, #524]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 8003722:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003726:	6013      	str	r3, [r2, #0]
 8003728:	e02e      	b.n	8003788 <HAL_RCC_OscConfig+0xd8>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d10c      	bne.n	800374c <HAL_RCC_OscConfig+0x9c>
 8003732:	4b7f      	ldr	r3, [pc, #508]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a7e      	ldr	r2, [pc, #504]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 8003738:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800373c:	6013      	str	r3, [r2, #0]
 800373e:	4b7c      	ldr	r3, [pc, #496]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a7b      	ldr	r2, [pc, #492]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 8003744:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003748:	6013      	str	r3, [r2, #0]
 800374a:	e01d      	b.n	8003788 <HAL_RCC_OscConfig+0xd8>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003754:	d10c      	bne.n	8003770 <HAL_RCC_OscConfig+0xc0>
 8003756:	4b76      	ldr	r3, [pc, #472]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a75      	ldr	r2, [pc, #468]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 800375c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003760:	6013      	str	r3, [r2, #0]
 8003762:	4b73      	ldr	r3, [pc, #460]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a72      	ldr	r2, [pc, #456]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 8003768:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800376c:	6013      	str	r3, [r2, #0]
 800376e:	e00b      	b.n	8003788 <HAL_RCC_OscConfig+0xd8>
 8003770:	4b6f      	ldr	r3, [pc, #444]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a6e      	ldr	r2, [pc, #440]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 8003776:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800377a:	6013      	str	r3, [r2, #0]
 800377c:	4b6c      	ldr	r3, [pc, #432]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a6b      	ldr	r2, [pc, #428]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 8003782:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003786:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d013      	beq.n	80037b8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003790:	f7fe fe10 	bl	80023b4 <HAL_GetTick>
 8003794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003796:	e008      	b.n	80037aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003798:	f7fe fe0c 	bl	80023b4 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	2b64      	cmp	r3, #100	@ 0x64
 80037a4:	d901      	bls.n	80037aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e21f      	b.n	8003bea <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037aa:	4b61      	ldr	r3, [pc, #388]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d0f0      	beq.n	8003798 <HAL_RCC_OscConfig+0xe8>
 80037b6:	e014      	b.n	80037e2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037b8:	f7fe fdfc 	bl	80023b4 <HAL_GetTick>
 80037bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037be:	e008      	b.n	80037d2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037c0:	f7fe fdf8 	bl	80023b4 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	2b64      	cmp	r3, #100	@ 0x64
 80037cc:	d901      	bls.n	80037d2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e20b      	b.n	8003bea <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037d2:	4b57      	ldr	r3, [pc, #348]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d1f0      	bne.n	80037c0 <HAL_RCC_OscConfig+0x110>
 80037de:	e000      	b.n	80037e2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0302 	and.w	r3, r3, #2
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d069      	beq.n	80038c2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80037ee:	4b50      	ldr	r3, [pc, #320]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	f003 030c 	and.w	r3, r3, #12
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00b      	beq.n	8003812 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037fa:	4b4d      	ldr	r3, [pc, #308]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 80037fc:	689b      	ldr	r3, [r3, #8]
 80037fe:	f003 030c 	and.w	r3, r3, #12
 8003802:	2b08      	cmp	r3, #8
 8003804:	d11c      	bne.n	8003840 <HAL_RCC_OscConfig+0x190>
 8003806:	4b4a      	ldr	r3, [pc, #296]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d116      	bne.n	8003840 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003812:	4b47      	ldr	r3, [pc, #284]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 0302 	and.w	r3, r3, #2
 800381a:	2b00      	cmp	r3, #0
 800381c:	d005      	beq.n	800382a <HAL_RCC_OscConfig+0x17a>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	2b01      	cmp	r3, #1
 8003824:	d001      	beq.n	800382a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e1df      	b.n	8003bea <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800382a:	4b41      	ldr	r3, [pc, #260]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	691b      	ldr	r3, [r3, #16]
 8003836:	00db      	lsls	r3, r3, #3
 8003838:	493d      	ldr	r1, [pc, #244]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 800383a:	4313      	orrs	r3, r2
 800383c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800383e:	e040      	b.n	80038c2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d023      	beq.n	8003890 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003848:	4b39      	ldr	r3, [pc, #228]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a38      	ldr	r2, [pc, #224]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 800384e:	f043 0301 	orr.w	r3, r3, #1
 8003852:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003854:	f7fe fdae 	bl	80023b4 <HAL_GetTick>
 8003858:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800385a:	e008      	b.n	800386e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800385c:	f7fe fdaa 	bl	80023b4 <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	2b02      	cmp	r3, #2
 8003868:	d901      	bls.n	800386e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e1bd      	b.n	8003bea <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800386e:	4b30      	ldr	r3, [pc, #192]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 0302 	and.w	r3, r3, #2
 8003876:	2b00      	cmp	r3, #0
 8003878:	d0f0      	beq.n	800385c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800387a:	4b2d      	ldr	r3, [pc, #180]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	691b      	ldr	r3, [r3, #16]
 8003886:	00db      	lsls	r3, r3, #3
 8003888:	4929      	ldr	r1, [pc, #164]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 800388a:	4313      	orrs	r3, r2
 800388c:	600b      	str	r3, [r1, #0]
 800388e:	e018      	b.n	80038c2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003890:	4b27      	ldr	r3, [pc, #156]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a26      	ldr	r2, [pc, #152]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 8003896:	f023 0301 	bic.w	r3, r3, #1
 800389a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800389c:	f7fe fd8a 	bl	80023b4 <HAL_GetTick>
 80038a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038a2:	e008      	b.n	80038b6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038a4:	f7fe fd86 	bl	80023b4 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d901      	bls.n	80038b6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	e199      	b.n	8003bea <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038b6:	4b1e      	ldr	r3, [pc, #120]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0302 	and.w	r3, r3, #2
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1f0      	bne.n	80038a4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0308 	and.w	r3, r3, #8
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d038      	beq.n	8003940 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d019      	beq.n	800390a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038d6:	4b16      	ldr	r3, [pc, #88]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 80038d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038da:	4a15      	ldr	r2, [pc, #84]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 80038dc:	f043 0301 	orr.w	r3, r3, #1
 80038e0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038e2:	f7fe fd67 	bl	80023b4 <HAL_GetTick>
 80038e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038e8:	e008      	b.n	80038fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038ea:	f7fe fd63 	bl	80023b4 <HAL_GetTick>
 80038ee:	4602      	mov	r2, r0
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	2b02      	cmp	r3, #2
 80038f6:	d901      	bls.n	80038fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80038f8:	2303      	movs	r3, #3
 80038fa:	e176      	b.n	8003bea <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 80038fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003900:	f003 0302 	and.w	r3, r3, #2
 8003904:	2b00      	cmp	r3, #0
 8003906:	d0f0      	beq.n	80038ea <HAL_RCC_OscConfig+0x23a>
 8003908:	e01a      	b.n	8003940 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800390a:	4b09      	ldr	r3, [pc, #36]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 800390c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800390e:	4a08      	ldr	r2, [pc, #32]	@ (8003930 <HAL_RCC_OscConfig+0x280>)
 8003910:	f023 0301 	bic.w	r3, r3, #1
 8003914:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003916:	f7fe fd4d 	bl	80023b4 <HAL_GetTick>
 800391a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800391c:	e00a      	b.n	8003934 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800391e:	f7fe fd49 	bl	80023b4 <HAL_GetTick>
 8003922:	4602      	mov	r2, r0
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	1ad3      	subs	r3, r2, r3
 8003928:	2b02      	cmp	r3, #2
 800392a:	d903      	bls.n	8003934 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800392c:	2303      	movs	r3, #3
 800392e:	e15c      	b.n	8003bea <HAL_RCC_OscConfig+0x53a>
 8003930:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003934:	4b91      	ldr	r3, [pc, #580]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003936:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003938:	f003 0302 	and.w	r3, r3, #2
 800393c:	2b00      	cmp	r3, #0
 800393e:	d1ee      	bne.n	800391e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 0304 	and.w	r3, r3, #4
 8003948:	2b00      	cmp	r3, #0
 800394a:	f000 80a4 	beq.w	8003a96 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800394e:	4b8b      	ldr	r3, [pc, #556]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003952:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003956:	2b00      	cmp	r3, #0
 8003958:	d10d      	bne.n	8003976 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800395a:	4b88      	ldr	r3, [pc, #544]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 800395c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395e:	4a87      	ldr	r2, [pc, #540]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003960:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003964:	6413      	str	r3, [r2, #64]	@ 0x40
 8003966:	4b85      	ldr	r3, [pc, #532]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800396e:	60bb      	str	r3, [r7, #8]
 8003970:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003972:	2301      	movs	r3, #1
 8003974:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003976:	4b82      	ldr	r3, [pc, #520]	@ (8003b80 <HAL_RCC_OscConfig+0x4d0>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800397e:	2b00      	cmp	r3, #0
 8003980:	d118      	bne.n	80039b4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003982:	4b7f      	ldr	r3, [pc, #508]	@ (8003b80 <HAL_RCC_OscConfig+0x4d0>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a7e      	ldr	r2, [pc, #504]	@ (8003b80 <HAL_RCC_OscConfig+0x4d0>)
 8003988:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800398c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800398e:	f7fe fd11 	bl	80023b4 <HAL_GetTick>
 8003992:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003994:	e008      	b.n	80039a8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003996:	f7fe fd0d 	bl	80023b4 <HAL_GetTick>
 800399a:	4602      	mov	r2, r0
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	2b64      	cmp	r3, #100	@ 0x64
 80039a2:	d901      	bls.n	80039a8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e120      	b.n	8003bea <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039a8:	4b75      	ldr	r3, [pc, #468]	@ (8003b80 <HAL_RCC_OscConfig+0x4d0>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d0f0      	beq.n	8003996 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d106      	bne.n	80039ca <HAL_RCC_OscConfig+0x31a>
 80039bc:	4b6f      	ldr	r3, [pc, #444]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 80039be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039c0:	4a6e      	ldr	r2, [pc, #440]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 80039c2:	f043 0301 	orr.w	r3, r3, #1
 80039c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80039c8:	e02d      	b.n	8003a26 <HAL_RCC_OscConfig+0x376>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d10c      	bne.n	80039ec <HAL_RCC_OscConfig+0x33c>
 80039d2:	4b6a      	ldr	r3, [pc, #424]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 80039d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d6:	4a69      	ldr	r2, [pc, #420]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 80039d8:	f023 0301 	bic.w	r3, r3, #1
 80039dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80039de:	4b67      	ldr	r3, [pc, #412]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 80039e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039e2:	4a66      	ldr	r2, [pc, #408]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 80039e4:	f023 0304 	bic.w	r3, r3, #4
 80039e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80039ea:	e01c      	b.n	8003a26 <HAL_RCC_OscConfig+0x376>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	2b05      	cmp	r3, #5
 80039f2:	d10c      	bne.n	8003a0e <HAL_RCC_OscConfig+0x35e>
 80039f4:	4b61      	ldr	r3, [pc, #388]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 80039f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f8:	4a60      	ldr	r2, [pc, #384]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 80039fa:	f043 0304 	orr.w	r3, r3, #4
 80039fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a00:	4b5e      	ldr	r3, [pc, #376]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003a02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a04:	4a5d      	ldr	r2, [pc, #372]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003a06:	f043 0301 	orr.w	r3, r3, #1
 8003a0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a0c:	e00b      	b.n	8003a26 <HAL_RCC_OscConfig+0x376>
 8003a0e:	4b5b      	ldr	r3, [pc, #364]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a12:	4a5a      	ldr	r2, [pc, #360]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003a14:	f023 0301 	bic.w	r3, r3, #1
 8003a18:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a1a:	4b58      	ldr	r3, [pc, #352]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003a1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a1e:	4a57      	ldr	r2, [pc, #348]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003a20:	f023 0304 	bic.w	r3, r3, #4
 8003a24:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d015      	beq.n	8003a5a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a2e:	f7fe fcc1 	bl	80023b4 <HAL_GetTick>
 8003a32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a34:	e00a      	b.n	8003a4c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a36:	f7fe fcbd 	bl	80023b4 <HAL_GetTick>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d901      	bls.n	8003a4c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003a48:	2303      	movs	r3, #3
 8003a4a:	e0ce      	b.n	8003bea <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a4c:	4b4b      	ldr	r3, [pc, #300]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003a4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a50:	f003 0302 	and.w	r3, r3, #2
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d0ee      	beq.n	8003a36 <HAL_RCC_OscConfig+0x386>
 8003a58:	e014      	b.n	8003a84 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a5a:	f7fe fcab 	bl	80023b4 <HAL_GetTick>
 8003a5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a60:	e00a      	b.n	8003a78 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a62:	f7fe fca7 	bl	80023b4 <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d901      	bls.n	8003a78 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003a74:	2303      	movs	r3, #3
 8003a76:	e0b8      	b.n	8003bea <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a78:	4b40      	ldr	r3, [pc, #256]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003a7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a7c:	f003 0302 	and.w	r3, r3, #2
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d1ee      	bne.n	8003a62 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a84:	7dfb      	ldrb	r3, [r7, #23]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d105      	bne.n	8003a96 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a8a:	4b3c      	ldr	r3, [pc, #240]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a8e:	4a3b      	ldr	r2, [pc, #236]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003a90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a94:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	699b      	ldr	r3, [r3, #24]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	f000 80a4 	beq.w	8003be8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003aa0:	4b36      	ldr	r3, [pc, #216]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f003 030c 	and.w	r3, r3, #12
 8003aa8:	2b08      	cmp	r3, #8
 8003aaa:	d06b      	beq.n	8003b84 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	699b      	ldr	r3, [r3, #24]
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d149      	bne.n	8003b48 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ab4:	4b31      	ldr	r3, [pc, #196]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a30      	ldr	r2, [pc, #192]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003aba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003abe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ac0:	f7fe fc78 	bl	80023b4 <HAL_GetTick>
 8003ac4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ac6:	e008      	b.n	8003ada <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ac8:	f7fe fc74 	bl	80023b4 <HAL_GetTick>
 8003acc:	4602      	mov	r2, r0
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	1ad3      	subs	r3, r2, r3
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	d901      	bls.n	8003ada <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e087      	b.n	8003bea <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ada:	4b28      	ldr	r3, [pc, #160]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d1f0      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	69da      	ldr	r2, [r3, #28]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6a1b      	ldr	r3, [r3, #32]
 8003aee:	431a      	orrs	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af4:	019b      	lsls	r3, r3, #6
 8003af6:	431a      	orrs	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003afc:	085b      	lsrs	r3, r3, #1
 8003afe:	3b01      	subs	r3, #1
 8003b00:	041b      	lsls	r3, r3, #16
 8003b02:	431a      	orrs	r2, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b08:	061b      	lsls	r3, r3, #24
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	4a1b      	ldr	r2, [pc, #108]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003b0e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003b12:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b14:	4b19      	ldr	r3, [pc, #100]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a18      	ldr	r2, [pc, #96]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003b1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b20:	f7fe fc48 	bl	80023b4 <HAL_GetTick>
 8003b24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b26:	e008      	b.n	8003b3a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b28:	f7fe fc44 	bl	80023b4 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d901      	bls.n	8003b3a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	e057      	b.n	8003bea <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b3a:	4b10      	ldr	r3, [pc, #64]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d0f0      	beq.n	8003b28 <HAL_RCC_OscConfig+0x478>
 8003b46:	e04f      	b.n	8003be8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b48:	4b0c      	ldr	r3, [pc, #48]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a0b      	ldr	r2, [pc, #44]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003b4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b54:	f7fe fc2e 	bl	80023b4 <HAL_GetTick>
 8003b58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b5a:	e008      	b.n	8003b6e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b5c:	f7fe fc2a 	bl	80023b4 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d901      	bls.n	8003b6e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e03d      	b.n	8003bea <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b6e:	4b03      	ldr	r3, [pc, #12]	@ (8003b7c <HAL_RCC_OscConfig+0x4cc>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d1f0      	bne.n	8003b5c <HAL_RCC_OscConfig+0x4ac>
 8003b7a:	e035      	b.n	8003be8 <HAL_RCC_OscConfig+0x538>
 8003b7c:	40023800 	.word	0x40023800
 8003b80:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003b84:	4b1b      	ldr	r3, [pc, #108]	@ (8003bf4 <HAL_RCC_OscConfig+0x544>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	2b01      	cmp	r3, #1
 8003b90:	d028      	beq.n	8003be4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d121      	bne.n	8003be4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d11a      	bne.n	8003be4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003bba:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d111      	bne.n	8003be4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bca:	085b      	lsrs	r3, r3, #1
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d107      	bne.n	8003be4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bde:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d001      	beq.n	8003be8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e000      	b.n	8003bea <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003be8:	2300      	movs	r3, #0
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3718      	adds	r7, #24
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	40023800 	.word	0x40023800

08003bf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003c02:	2300      	movs	r3, #0
 8003c04:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d101      	bne.n	8003c10 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e0d0      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c10:	4b6a      	ldr	r3, [pc, #424]	@ (8003dbc <HAL_RCC_ClockConfig+0x1c4>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 030f 	and.w	r3, r3, #15
 8003c18:	683a      	ldr	r2, [r7, #0]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d910      	bls.n	8003c40 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c1e:	4b67      	ldr	r3, [pc, #412]	@ (8003dbc <HAL_RCC_ClockConfig+0x1c4>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f023 020f 	bic.w	r2, r3, #15
 8003c26:	4965      	ldr	r1, [pc, #404]	@ (8003dbc <HAL_RCC_ClockConfig+0x1c4>)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c2e:	4b63      	ldr	r3, [pc, #396]	@ (8003dbc <HAL_RCC_ClockConfig+0x1c4>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 030f 	and.w	r3, r3, #15
 8003c36:	683a      	ldr	r2, [r7, #0]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d001      	beq.n	8003c40 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e0b8      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0302 	and.w	r3, r3, #2
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d020      	beq.n	8003c8e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f003 0304 	and.w	r3, r3, #4
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d005      	beq.n	8003c64 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c58:	4b59      	ldr	r3, [pc, #356]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	4a58      	ldr	r2, [pc, #352]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003c5e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003c62:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0308 	and.w	r3, r3, #8
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d005      	beq.n	8003c7c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c70:	4b53      	ldr	r3, [pc, #332]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003c72:	689b      	ldr	r3, [r3, #8]
 8003c74:	4a52      	ldr	r2, [pc, #328]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003c76:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003c7a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c7c:	4b50      	ldr	r3, [pc, #320]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	494d      	ldr	r1, [pc, #308]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d040      	beq.n	8003d1c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d107      	bne.n	8003cb2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ca2:	4b47      	ldr	r3, [pc, #284]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d115      	bne.n	8003cda <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e07f      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d107      	bne.n	8003cca <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cba:	4b41      	ldr	r3, [pc, #260]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d109      	bne.n	8003cda <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e073      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cca:	4b3d      	ldr	r3, [pc, #244]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0302 	and.w	r3, r3, #2
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d101      	bne.n	8003cda <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e06b      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003cda:	4b39      	ldr	r3, [pc, #228]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	f023 0203 	bic.w	r2, r3, #3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	4936      	ldr	r1, [pc, #216]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cec:	f7fe fb62 	bl	80023b4 <HAL_GetTick>
 8003cf0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cf2:	e00a      	b.n	8003d0a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cf4:	f7fe fb5e 	bl	80023b4 <HAL_GetTick>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d901      	bls.n	8003d0a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	e053      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d0a:	4b2d      	ldr	r3, [pc, #180]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f003 020c 	and.w	r2, r3, #12
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d1eb      	bne.n	8003cf4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003d1c:	4b27      	ldr	r3, [pc, #156]	@ (8003dbc <HAL_RCC_ClockConfig+0x1c4>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 030f 	and.w	r3, r3, #15
 8003d24:	683a      	ldr	r2, [r7, #0]
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d210      	bcs.n	8003d4c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d2a:	4b24      	ldr	r3, [pc, #144]	@ (8003dbc <HAL_RCC_ClockConfig+0x1c4>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f023 020f 	bic.w	r2, r3, #15
 8003d32:	4922      	ldr	r1, [pc, #136]	@ (8003dbc <HAL_RCC_ClockConfig+0x1c4>)
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d3a:	4b20      	ldr	r3, [pc, #128]	@ (8003dbc <HAL_RCC_ClockConfig+0x1c4>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 030f 	and.w	r3, r3, #15
 8003d42:	683a      	ldr	r2, [r7, #0]
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d001      	beq.n	8003d4c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e032      	b.n	8003db2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0304 	and.w	r3, r3, #4
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d008      	beq.n	8003d6a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d58:	4b19      	ldr	r3, [pc, #100]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	4916      	ldr	r1, [pc, #88]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003d66:	4313      	orrs	r3, r2
 8003d68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0308 	and.w	r3, r3, #8
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d009      	beq.n	8003d8a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003d76:	4b12      	ldr	r3, [pc, #72]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	691b      	ldr	r3, [r3, #16]
 8003d82:	00db      	lsls	r3, r3, #3
 8003d84:	490e      	ldr	r1, [pc, #56]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003d86:	4313      	orrs	r3, r2
 8003d88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d8a:	f000 f821 	bl	8003dd0 <HAL_RCC_GetSysClockFreq>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1c8>)
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	091b      	lsrs	r3, r3, #4
 8003d96:	f003 030f 	and.w	r3, r3, #15
 8003d9a:	490a      	ldr	r1, [pc, #40]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1cc>)
 8003d9c:	5ccb      	ldrb	r3, [r1, r3]
 8003d9e:	fa22 f303 	lsr.w	r3, r2, r3
 8003da2:	4a09      	ldr	r2, [pc, #36]	@ (8003dc8 <HAL_RCC_ClockConfig+0x1d0>)
 8003da4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003da6:	4b09      	ldr	r3, [pc, #36]	@ (8003dcc <HAL_RCC_ClockConfig+0x1d4>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7fe fabe 	bl	800232c <HAL_InitTick>

  return HAL_OK;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3710      	adds	r7, #16
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	bf00      	nop
 8003dbc:	40023c00 	.word	0x40023c00
 8003dc0:	40023800 	.word	0x40023800
 8003dc4:	0800c4b8 	.word	0x0800c4b8
 8003dc8:	20000030 	.word	0x20000030
 8003dcc:	20000034 	.word	0x20000034

08003dd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dd4:	b094      	sub	sp, #80	@ 0x50
 8003dd6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ddc:	2300      	movs	r3, #0
 8003dde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003de0:	2300      	movs	r3, #0
 8003de2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003de4:	2300      	movs	r3, #0
 8003de6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003de8:	4b79      	ldr	r3, [pc, #484]	@ (8003fd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f003 030c 	and.w	r3, r3, #12
 8003df0:	2b08      	cmp	r3, #8
 8003df2:	d00d      	beq.n	8003e10 <HAL_RCC_GetSysClockFreq+0x40>
 8003df4:	2b08      	cmp	r3, #8
 8003df6:	f200 80e1 	bhi.w	8003fbc <HAL_RCC_GetSysClockFreq+0x1ec>
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d002      	beq.n	8003e04 <HAL_RCC_GetSysClockFreq+0x34>
 8003dfe:	2b04      	cmp	r3, #4
 8003e00:	d003      	beq.n	8003e0a <HAL_RCC_GetSysClockFreq+0x3a>
 8003e02:	e0db      	b.n	8003fbc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e04:	4b73      	ldr	r3, [pc, #460]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003e06:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e08:	e0db      	b.n	8003fc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e0a:	4b73      	ldr	r3, [pc, #460]	@ (8003fd8 <HAL_RCC_GetSysClockFreq+0x208>)
 8003e0c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003e0e:	e0d8      	b.n	8003fc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e10:	4b6f      	ldr	r3, [pc, #444]	@ (8003fd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e18:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003e1a:	4b6d      	ldr	r3, [pc, #436]	@ (8003fd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d063      	beq.n	8003eee <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e26:	4b6a      	ldr	r3, [pc, #424]	@ (8003fd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	099b      	lsrs	r3, r3, #6
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003e30:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e38:	633b      	str	r3, [r7, #48]	@ 0x30
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e3e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003e42:	4622      	mov	r2, r4
 8003e44:	462b      	mov	r3, r5
 8003e46:	f04f 0000 	mov.w	r0, #0
 8003e4a:	f04f 0100 	mov.w	r1, #0
 8003e4e:	0159      	lsls	r1, r3, #5
 8003e50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e54:	0150      	lsls	r0, r2, #5
 8003e56:	4602      	mov	r2, r0
 8003e58:	460b      	mov	r3, r1
 8003e5a:	4621      	mov	r1, r4
 8003e5c:	1a51      	subs	r1, r2, r1
 8003e5e:	6139      	str	r1, [r7, #16]
 8003e60:	4629      	mov	r1, r5
 8003e62:	eb63 0301 	sbc.w	r3, r3, r1
 8003e66:	617b      	str	r3, [r7, #20]
 8003e68:	f04f 0200 	mov.w	r2, #0
 8003e6c:	f04f 0300 	mov.w	r3, #0
 8003e70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e74:	4659      	mov	r1, fp
 8003e76:	018b      	lsls	r3, r1, #6
 8003e78:	4651      	mov	r1, sl
 8003e7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e7e:	4651      	mov	r1, sl
 8003e80:	018a      	lsls	r2, r1, #6
 8003e82:	4651      	mov	r1, sl
 8003e84:	ebb2 0801 	subs.w	r8, r2, r1
 8003e88:	4659      	mov	r1, fp
 8003e8a:	eb63 0901 	sbc.w	r9, r3, r1
 8003e8e:	f04f 0200 	mov.w	r2, #0
 8003e92:	f04f 0300 	mov.w	r3, #0
 8003e96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ea2:	4690      	mov	r8, r2
 8003ea4:	4699      	mov	r9, r3
 8003ea6:	4623      	mov	r3, r4
 8003ea8:	eb18 0303 	adds.w	r3, r8, r3
 8003eac:	60bb      	str	r3, [r7, #8]
 8003eae:	462b      	mov	r3, r5
 8003eb0:	eb49 0303 	adc.w	r3, r9, r3
 8003eb4:	60fb      	str	r3, [r7, #12]
 8003eb6:	f04f 0200 	mov.w	r2, #0
 8003eba:	f04f 0300 	mov.w	r3, #0
 8003ebe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003ec2:	4629      	mov	r1, r5
 8003ec4:	024b      	lsls	r3, r1, #9
 8003ec6:	4621      	mov	r1, r4
 8003ec8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003ecc:	4621      	mov	r1, r4
 8003ece:	024a      	lsls	r2, r1, #9
 8003ed0:	4610      	mov	r0, r2
 8003ed2:	4619      	mov	r1, r3
 8003ed4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003eda:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003edc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ee0:	f7fc fef2 	bl	8000cc8 <__aeabi_uldivmod>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	460b      	mov	r3, r1
 8003ee8:	4613      	mov	r3, r2
 8003eea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003eec:	e058      	b.n	8003fa0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eee:	4b38      	ldr	r3, [pc, #224]	@ (8003fd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	099b      	lsrs	r3, r3, #6
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	4611      	mov	r1, r2
 8003efa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003efe:	623b      	str	r3, [r7, #32]
 8003f00:	2300      	movs	r3, #0
 8003f02:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f04:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003f08:	4642      	mov	r2, r8
 8003f0a:	464b      	mov	r3, r9
 8003f0c:	f04f 0000 	mov.w	r0, #0
 8003f10:	f04f 0100 	mov.w	r1, #0
 8003f14:	0159      	lsls	r1, r3, #5
 8003f16:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f1a:	0150      	lsls	r0, r2, #5
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	460b      	mov	r3, r1
 8003f20:	4641      	mov	r1, r8
 8003f22:	ebb2 0a01 	subs.w	sl, r2, r1
 8003f26:	4649      	mov	r1, r9
 8003f28:	eb63 0b01 	sbc.w	fp, r3, r1
 8003f2c:	f04f 0200 	mov.w	r2, #0
 8003f30:	f04f 0300 	mov.w	r3, #0
 8003f34:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003f38:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003f3c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003f40:	ebb2 040a 	subs.w	r4, r2, sl
 8003f44:	eb63 050b 	sbc.w	r5, r3, fp
 8003f48:	f04f 0200 	mov.w	r2, #0
 8003f4c:	f04f 0300 	mov.w	r3, #0
 8003f50:	00eb      	lsls	r3, r5, #3
 8003f52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f56:	00e2      	lsls	r2, r4, #3
 8003f58:	4614      	mov	r4, r2
 8003f5a:	461d      	mov	r5, r3
 8003f5c:	4643      	mov	r3, r8
 8003f5e:	18e3      	adds	r3, r4, r3
 8003f60:	603b      	str	r3, [r7, #0]
 8003f62:	464b      	mov	r3, r9
 8003f64:	eb45 0303 	adc.w	r3, r5, r3
 8003f68:	607b      	str	r3, [r7, #4]
 8003f6a:	f04f 0200 	mov.w	r2, #0
 8003f6e:	f04f 0300 	mov.w	r3, #0
 8003f72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f76:	4629      	mov	r1, r5
 8003f78:	028b      	lsls	r3, r1, #10
 8003f7a:	4621      	mov	r1, r4
 8003f7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f80:	4621      	mov	r1, r4
 8003f82:	028a      	lsls	r2, r1, #10
 8003f84:	4610      	mov	r0, r2
 8003f86:	4619      	mov	r1, r3
 8003f88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	61bb      	str	r3, [r7, #24]
 8003f8e:	61fa      	str	r2, [r7, #28]
 8003f90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f94:	f7fc fe98 	bl	8000cc8 <__aeabi_uldivmod>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8003fd0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	0c1b      	lsrs	r3, r3, #16
 8003fa6:	f003 0303 	and.w	r3, r3, #3
 8003faa:	3301      	adds	r3, #1
 8003fac:	005b      	lsls	r3, r3, #1
 8003fae:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003fb0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003fb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fb8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fba:	e002      	b.n	8003fc2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fbc:	4b05      	ldr	r3, [pc, #20]	@ (8003fd4 <HAL_RCC_GetSysClockFreq+0x204>)
 8003fbe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fc2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	3750      	adds	r7, #80	@ 0x50
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fce:	bf00      	nop
 8003fd0:	40023800 	.word	0x40023800
 8003fd4:	00f42400 	.word	0x00f42400
 8003fd8:	007a1200 	.word	0x007a1200

08003fdc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fe0:	4b03      	ldr	r3, [pc, #12]	@ (8003ff0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr
 8003fee:	bf00      	nop
 8003ff0:	20000030 	.word	0x20000030

08003ff4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ff8:	f7ff fff0 	bl	8003fdc <HAL_RCC_GetHCLKFreq>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	4b05      	ldr	r3, [pc, #20]	@ (8004014 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	0a9b      	lsrs	r3, r3, #10
 8004004:	f003 0307 	and.w	r3, r3, #7
 8004008:	4903      	ldr	r1, [pc, #12]	@ (8004018 <HAL_RCC_GetPCLK1Freq+0x24>)
 800400a:	5ccb      	ldrb	r3, [r1, r3]
 800400c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004010:	4618      	mov	r0, r3
 8004012:	bd80      	pop	{r7, pc}
 8004014:	40023800 	.word	0x40023800
 8004018:	0800c4c8 	.word	0x0800c4c8

0800401c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004020:	f7ff ffdc 	bl	8003fdc <HAL_RCC_GetHCLKFreq>
 8004024:	4602      	mov	r2, r0
 8004026:	4b05      	ldr	r3, [pc, #20]	@ (800403c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	0b5b      	lsrs	r3, r3, #13
 800402c:	f003 0307 	and.w	r3, r3, #7
 8004030:	4903      	ldr	r1, [pc, #12]	@ (8004040 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004032:	5ccb      	ldrb	r3, [r1, r3]
 8004034:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004038:	4618      	mov	r0, r3
 800403a:	bd80      	pop	{r7, pc}
 800403c:	40023800 	.word	0x40023800
 8004040:	0800c4c8 	.word	0x0800c4c8

08004044 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b088      	sub	sp, #32
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800404c:	2300      	movs	r3, #0
 800404e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004050:	2300      	movs	r3, #0
 8004052:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004054:	2300      	movs	r3, #0
 8004056:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004058:	2300      	movs	r3, #0
 800405a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800405c:	2300      	movs	r3, #0
 800405e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0301 	and.w	r3, r3, #1
 8004068:	2b00      	cmp	r3, #0
 800406a:	d012      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800406c:	4b69      	ldr	r3, [pc, #420]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	4a68      	ldr	r2, [pc, #416]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004072:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004076:	6093      	str	r3, [r2, #8]
 8004078:	4b66      	ldr	r3, [pc, #408]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800407a:	689a      	ldr	r2, [r3, #8]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004080:	4964      	ldr	r1, [pc, #400]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004082:	4313      	orrs	r3, r2
 8004084:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800408a:	2b00      	cmp	r3, #0
 800408c:	d101      	bne.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800408e:	2301      	movs	r3, #1
 8004090:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800409a:	2b00      	cmp	r3, #0
 800409c:	d017      	beq.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800409e:	4b5d      	ldr	r3, [pc, #372]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040a4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040ac:	4959      	ldr	r1, [pc, #356]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80040bc:	d101      	bne.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80040be:	2301      	movs	r3, #1
 80040c0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d101      	bne.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80040ca:	2301      	movs	r3, #1
 80040cc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d017      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80040da:	4b4e      	ldr	r3, [pc, #312]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040e0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040e8:	494a      	ldr	r1, [pc, #296]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040ea:	4313      	orrs	r3, r2
 80040ec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040f8:	d101      	bne.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80040fa:	2301      	movs	r3, #1
 80040fc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004102:	2b00      	cmp	r3, #0
 8004104:	d101      	bne.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004106:	2301      	movs	r3, #1
 8004108:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004112:	2b00      	cmp	r3, #0
 8004114:	d001      	beq.n	800411a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004116:	2301      	movs	r3, #1
 8004118:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0320 	and.w	r3, r3, #32
 8004122:	2b00      	cmp	r3, #0
 8004124:	f000 808b 	beq.w	800423e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004128:	4b3a      	ldr	r3, [pc, #232]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800412a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800412c:	4a39      	ldr	r2, [pc, #228]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800412e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004132:	6413      	str	r3, [r2, #64]	@ 0x40
 8004134:	4b37      	ldr	r3, [pc, #220]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004138:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800413c:	60bb      	str	r3, [r7, #8]
 800413e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004140:	4b35      	ldr	r3, [pc, #212]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a34      	ldr	r2, [pc, #208]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004146:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800414a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800414c:	f7fe f932 	bl	80023b4 <HAL_GetTick>
 8004150:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004152:	e008      	b.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004154:	f7fe f92e 	bl	80023b4 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	2b64      	cmp	r3, #100	@ 0x64
 8004160:	d901      	bls.n	8004166 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e357      	b.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004166:	4b2c      	ldr	r3, [pc, #176]	@ (8004218 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800416e:	2b00      	cmp	r3, #0
 8004170:	d0f0      	beq.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004172:	4b28      	ldr	r3, [pc, #160]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004174:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004176:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800417a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d035      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004186:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	429a      	cmp	r2, r3
 800418e:	d02e      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004190:	4b20      	ldr	r3, [pc, #128]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004192:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004194:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004198:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800419a:	4b1e      	ldr	r3, [pc, #120]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800419c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800419e:	4a1d      	ldr	r2, [pc, #116]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041a4:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80041a6:	4b1b      	ldr	r3, [pc, #108]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041aa:	4a1a      	ldr	r2, [pc, #104]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041b0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80041b2:	4a18      	ldr	r2, [pc, #96]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80041b8:	4b16      	ldr	r3, [pc, #88]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041bc:	f003 0301 	and.w	r3, r3, #1
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d114      	bne.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041c4:	f7fe f8f6 	bl	80023b4 <HAL_GetTick>
 80041c8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041ca:	e00a      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041cc:	f7fe f8f2 	bl	80023b4 <HAL_GetTick>
 80041d0:	4602      	mov	r2, r0
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	1ad3      	subs	r3, r2, r3
 80041d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041da:	4293      	cmp	r3, r2
 80041dc:	d901      	bls.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80041de:	2303      	movs	r3, #3
 80041e0:	e319      	b.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041e6:	f003 0302 	and.w	r3, r3, #2
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d0ee      	beq.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041fa:	d111      	bne.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80041fc:	4b05      	ldr	r3, [pc, #20]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004208:	4b04      	ldr	r3, [pc, #16]	@ (800421c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800420a:	400b      	ands	r3, r1
 800420c:	4901      	ldr	r1, [pc, #4]	@ (8004214 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800420e:	4313      	orrs	r3, r2
 8004210:	608b      	str	r3, [r1, #8]
 8004212:	e00b      	b.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004214:	40023800 	.word	0x40023800
 8004218:	40007000 	.word	0x40007000
 800421c:	0ffffcff 	.word	0x0ffffcff
 8004220:	4baa      	ldr	r3, [pc, #680]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	4aa9      	ldr	r2, [pc, #676]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004226:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800422a:	6093      	str	r3, [r2, #8]
 800422c:	4ba7      	ldr	r3, [pc, #668]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800422e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004234:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004238:	49a4      	ldr	r1, [pc, #656]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800423a:	4313      	orrs	r3, r2
 800423c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 0310 	and.w	r3, r3, #16
 8004246:	2b00      	cmp	r3, #0
 8004248:	d010      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800424a:	4ba0      	ldr	r3, [pc, #640]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800424c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004250:	4a9e      	ldr	r2, [pc, #632]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004252:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004256:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800425a:	4b9c      	ldr	r3, [pc, #624]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800425c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004264:	4999      	ldr	r1, [pc, #612]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004266:	4313      	orrs	r3, r2
 8004268:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004274:	2b00      	cmp	r3, #0
 8004276:	d00a      	beq.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004278:	4b94      	ldr	r3, [pc, #592]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800427a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800427e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004286:	4991      	ldr	r1, [pc, #580]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004288:	4313      	orrs	r3, r2
 800428a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d00a      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800429a:	4b8c      	ldr	r3, [pc, #560]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800429c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042a0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80042a8:	4988      	ldr	r1, [pc, #544]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042aa:	4313      	orrs	r3, r2
 80042ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d00a      	beq.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80042bc:	4b83      	ldr	r3, [pc, #524]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042ca:	4980      	ldr	r1, [pc, #512]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042cc:	4313      	orrs	r3, r2
 80042ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00a      	beq.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80042de:	4b7b      	ldr	r3, [pc, #492]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042e4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ec:	4977      	ldr	r1, [pc, #476]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80042ee:	4313      	orrs	r3, r2
 80042f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d00a      	beq.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004300:	4b72      	ldr	r3, [pc, #456]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004306:	f023 0203 	bic.w	r2, r3, #3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800430e:	496f      	ldr	r1, [pc, #444]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004310:	4313      	orrs	r3, r2
 8004312:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800431e:	2b00      	cmp	r3, #0
 8004320:	d00a      	beq.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004322:	4b6a      	ldr	r3, [pc, #424]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004324:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004328:	f023 020c 	bic.w	r2, r3, #12
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004330:	4966      	ldr	r1, [pc, #408]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004332:	4313      	orrs	r3, r2
 8004334:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004340:	2b00      	cmp	r3, #0
 8004342:	d00a      	beq.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004344:	4b61      	ldr	r3, [pc, #388]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004346:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800434a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004352:	495e      	ldr	r1, [pc, #376]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004354:	4313      	orrs	r3, r2
 8004356:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004362:	2b00      	cmp	r3, #0
 8004364:	d00a      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004366:	4b59      	ldr	r3, [pc, #356]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004368:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800436c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004374:	4955      	ldr	r1, [pc, #340]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004376:	4313      	orrs	r3, r2
 8004378:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004384:	2b00      	cmp	r3, #0
 8004386:	d00a      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004388:	4b50      	ldr	r3, [pc, #320]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800438a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800438e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004396:	494d      	ldr	r1, [pc, #308]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004398:	4313      	orrs	r3, r2
 800439a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00a      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80043aa:	4b48      	ldr	r3, [pc, #288]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043b0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043b8:	4944      	ldr	r1, [pc, #272]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043ba:	4313      	orrs	r3, r2
 80043bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d00a      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80043cc:	4b3f      	ldr	r3, [pc, #252]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043d2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043da:	493c      	ldr	r1, [pc, #240]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d00a      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80043ee:	4b37      	ldr	r3, [pc, #220]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043f4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043fc:	4933      	ldr	r1, [pc, #204]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800440c:	2b00      	cmp	r3, #0
 800440e:	d00a      	beq.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004410:	4b2e      	ldr	r3, [pc, #184]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004412:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004416:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800441e:	492b      	ldr	r1, [pc, #172]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004420:	4313      	orrs	r3, r2
 8004422:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d011      	beq.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004432:	4b26      	ldr	r3, [pc, #152]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004434:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004438:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004440:	4922      	ldr	r1, [pc, #136]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004442:	4313      	orrs	r3, r2
 8004444:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800444c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004450:	d101      	bne.n	8004456 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004452:	2301      	movs	r3, #1
 8004454:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0308 	and.w	r3, r3, #8
 800445e:	2b00      	cmp	r3, #0
 8004460:	d001      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004462:	2301      	movs	r3, #1
 8004464:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d00a      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004472:	4b16      	ldr	r3, [pc, #88]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004474:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004478:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004480:	4912      	ldr	r1, [pc, #72]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004482:	4313      	orrs	r3, r2
 8004484:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d00b      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004494:	4b0d      	ldr	r3, [pc, #52]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004496:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800449a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044a4:	4909      	ldr	r1, [pc, #36]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80044ac:	69fb      	ldr	r3, [r7, #28]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d006      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	f000 80d9 	beq.w	8004672 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80044c0:	4b02      	ldr	r3, [pc, #8]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a01      	ldr	r2, [pc, #4]	@ (80044cc <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80044c6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80044ca:	e001      	b.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80044cc:	40023800 	.word	0x40023800
 80044d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044d2:	f7fd ff6f 	bl	80023b4 <HAL_GetTick>
 80044d6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80044d8:	e008      	b.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80044da:	f7fd ff6b 	bl	80023b4 <HAL_GetTick>
 80044de:	4602      	mov	r2, r0
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	2b64      	cmp	r3, #100	@ 0x64
 80044e6:	d901      	bls.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e194      	b.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80044ec:	4b6c      	ldr	r3, [pc, #432]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d1f0      	bne.n	80044da <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 0301 	and.w	r3, r3, #1
 8004500:	2b00      	cmp	r3, #0
 8004502:	d021      	beq.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004508:	2b00      	cmp	r3, #0
 800450a:	d11d      	bne.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800450c:	4b64      	ldr	r3, [pc, #400]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800450e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004512:	0c1b      	lsrs	r3, r3, #16
 8004514:	f003 0303 	and.w	r3, r3, #3
 8004518:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800451a:	4b61      	ldr	r3, [pc, #388]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800451c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004520:	0e1b      	lsrs	r3, r3, #24
 8004522:	f003 030f 	and.w	r3, r3, #15
 8004526:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	019a      	lsls	r2, r3, #6
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	041b      	lsls	r3, r3, #16
 8004532:	431a      	orrs	r2, r3
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	061b      	lsls	r3, r3, #24
 8004538:	431a      	orrs	r2, r3
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	071b      	lsls	r3, r3, #28
 8004540:	4957      	ldr	r1, [pc, #348]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004542:	4313      	orrs	r3, r2
 8004544:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004550:	2b00      	cmp	r3, #0
 8004552:	d004      	beq.n	800455e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004558:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800455c:	d00a      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004566:	2b00      	cmp	r3, #0
 8004568:	d02e      	beq.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800456e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004572:	d129      	bne.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004574:	4b4a      	ldr	r3, [pc, #296]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004576:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800457a:	0c1b      	lsrs	r3, r3, #16
 800457c:	f003 0303 	and.w	r3, r3, #3
 8004580:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004582:	4b47      	ldr	r3, [pc, #284]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004584:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004588:	0f1b      	lsrs	r3, r3, #28
 800458a:	f003 0307 	and.w	r3, r3, #7
 800458e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	019a      	lsls	r2, r3, #6
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	041b      	lsls	r3, r3, #16
 800459a:	431a      	orrs	r2, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	061b      	lsls	r3, r3, #24
 80045a2:	431a      	orrs	r2, r3
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	071b      	lsls	r3, r3, #28
 80045a8:	493d      	ldr	r1, [pc, #244]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045aa:	4313      	orrs	r3, r2
 80045ac:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80045b0:	4b3b      	ldr	r3, [pc, #236]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80045b6:	f023 021f 	bic.w	r2, r3, #31
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045be:	3b01      	subs	r3, #1
 80045c0:	4937      	ldr	r1, [pc, #220]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045c2:	4313      	orrs	r3, r2
 80045c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d01d      	beq.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80045d4:	4b32      	ldr	r3, [pc, #200]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045da:	0e1b      	lsrs	r3, r3, #24
 80045dc:	f003 030f 	and.w	r3, r3, #15
 80045e0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80045e2:	4b2f      	ldr	r3, [pc, #188]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045e8:	0f1b      	lsrs	r3, r3, #28
 80045ea:	f003 0307 	and.w	r3, r3, #7
 80045ee:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	019a      	lsls	r2, r3, #6
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	691b      	ldr	r3, [r3, #16]
 80045fa:	041b      	lsls	r3, r3, #16
 80045fc:	431a      	orrs	r2, r3
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	061b      	lsls	r3, r3, #24
 8004602:	431a      	orrs	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	071b      	lsls	r3, r3, #28
 8004608:	4925      	ldr	r1, [pc, #148]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800460a:	4313      	orrs	r3, r2
 800460c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d011      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	019a      	lsls	r2, r3, #6
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	691b      	ldr	r3, [r3, #16]
 8004626:	041b      	lsls	r3, r3, #16
 8004628:	431a      	orrs	r2, r3
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	061b      	lsls	r3, r3, #24
 8004630:	431a      	orrs	r2, r3
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	071b      	lsls	r3, r3, #28
 8004638:	4919      	ldr	r1, [pc, #100]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800463a:	4313      	orrs	r3, r2
 800463c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004640:	4b17      	ldr	r3, [pc, #92]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a16      	ldr	r2, [pc, #88]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004646:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800464a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800464c:	f7fd feb2 	bl	80023b4 <HAL_GetTick>
 8004650:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004652:	e008      	b.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004654:	f7fd feae 	bl	80023b4 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b64      	cmp	r3, #100	@ 0x64
 8004660:	d901      	bls.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e0d7      	b.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004666:	4b0e      	ldr	r3, [pc, #56]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d0f0      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004672:	69bb      	ldr	r3, [r7, #24]
 8004674:	2b01      	cmp	r3, #1
 8004676:	f040 80cd 	bne.w	8004814 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800467a:	4b09      	ldr	r3, [pc, #36]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a08      	ldr	r2, [pc, #32]	@ (80046a0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004680:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004684:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004686:	f7fd fe95 	bl	80023b4 <HAL_GetTick>
 800468a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800468c:	e00a      	b.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800468e:	f7fd fe91 	bl	80023b4 <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	2b64      	cmp	r3, #100	@ 0x64
 800469a:	d903      	bls.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e0ba      	b.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80046a0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80046a4:	4b5e      	ldr	r3, [pc, #376]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80046ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80046b0:	d0ed      	beq.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d003      	beq.n	80046c6 <HAL_RCCEx_PeriphCLKConfig+0x682>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d009      	beq.n	80046da <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d02e      	beq.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d12a      	bne.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80046da:	4b51      	ldr	r3, [pc, #324]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80046dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046e0:	0c1b      	lsrs	r3, r3, #16
 80046e2:	f003 0303 	and.w	r3, r3, #3
 80046e6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80046e8:	4b4d      	ldr	r3, [pc, #308]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80046ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ee:	0f1b      	lsrs	r3, r3, #28
 80046f0:	f003 0307 	and.w	r3, r3, #7
 80046f4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	695b      	ldr	r3, [r3, #20]
 80046fa:	019a      	lsls	r2, r3, #6
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	041b      	lsls	r3, r3, #16
 8004700:	431a      	orrs	r2, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	061b      	lsls	r3, r3, #24
 8004708:	431a      	orrs	r2, r3
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	071b      	lsls	r3, r3, #28
 800470e:	4944      	ldr	r1, [pc, #272]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004710:	4313      	orrs	r3, r2
 8004712:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004716:	4b42      	ldr	r3, [pc, #264]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004718:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800471c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004724:	3b01      	subs	r3, #1
 8004726:	021b      	lsls	r3, r3, #8
 8004728:	493d      	ldr	r1, [pc, #244]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800472a:	4313      	orrs	r3, r2
 800472c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004738:	2b00      	cmp	r3, #0
 800473a:	d022      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004740:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004744:	d11d      	bne.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004746:	4b36      	ldr	r3, [pc, #216]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800474c:	0e1b      	lsrs	r3, r3, #24
 800474e:	f003 030f 	and.w	r3, r3, #15
 8004752:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004754:	4b32      	ldr	r3, [pc, #200]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004756:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800475a:	0f1b      	lsrs	r3, r3, #28
 800475c:	f003 0307 	and.w	r3, r3, #7
 8004760:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	695b      	ldr	r3, [r3, #20]
 8004766:	019a      	lsls	r2, r3, #6
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6a1b      	ldr	r3, [r3, #32]
 800476c:	041b      	lsls	r3, r3, #16
 800476e:	431a      	orrs	r2, r3
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	061b      	lsls	r3, r3, #24
 8004774:	431a      	orrs	r2, r3
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	071b      	lsls	r3, r3, #28
 800477a:	4929      	ldr	r1, [pc, #164]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800477c:	4313      	orrs	r3, r2
 800477e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f003 0308 	and.w	r3, r3, #8
 800478a:	2b00      	cmp	r3, #0
 800478c:	d028      	beq.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800478e:	4b24      	ldr	r3, [pc, #144]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004790:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004794:	0e1b      	lsrs	r3, r3, #24
 8004796:	f003 030f 	and.w	r3, r3, #15
 800479a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800479c:	4b20      	ldr	r3, [pc, #128]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800479e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a2:	0c1b      	lsrs	r3, r3, #16
 80047a4:	f003 0303 	and.w	r3, r3, #3
 80047a8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	695b      	ldr	r3, [r3, #20]
 80047ae:	019a      	lsls	r2, r3, #6
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	041b      	lsls	r3, r3, #16
 80047b4:	431a      	orrs	r2, r3
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	061b      	lsls	r3, r3, #24
 80047ba:	431a      	orrs	r2, r3
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	69db      	ldr	r3, [r3, #28]
 80047c0:	071b      	lsls	r3, r3, #28
 80047c2:	4917      	ldr	r1, [pc, #92]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80047c4:	4313      	orrs	r3, r2
 80047c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80047ca:	4b15      	ldr	r3, [pc, #84]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80047cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80047d0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d8:	4911      	ldr	r1, [pc, #68]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80047da:	4313      	orrs	r3, r2
 80047dc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80047e0:	4b0f      	ldr	r3, [pc, #60]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a0e      	ldr	r2, [pc, #56]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80047e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80047ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047ec:	f7fd fde2 	bl	80023b4 <HAL_GetTick>
 80047f0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80047f2:	e008      	b.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80047f4:	f7fd fdde 	bl	80023b4 <HAL_GetTick>
 80047f8:	4602      	mov	r2, r0
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	2b64      	cmp	r3, #100	@ 0x64
 8004800:	d901      	bls.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e007      	b.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004806:	4b06      	ldr	r3, [pc, #24]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800480e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004812:	d1ef      	bne.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8004814:	2300      	movs	r3, #0
}
 8004816:	4618      	mov	r0, r3
 8004818:	3720      	adds	r7, #32
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	40023800 	.word	0x40023800

08004824 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b082      	sub	sp, #8
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d101      	bne.n	8004836 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e049      	b.n	80048ca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800483c:	b2db      	uxtb	r3, r3
 800483e:	2b00      	cmp	r3, #0
 8004840:	d106      	bne.n	8004850 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f7fd fb3c 	bl	8001ec8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2202      	movs	r2, #2
 8004854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	3304      	adds	r3, #4
 8004860:	4619      	mov	r1, r3
 8004862:	4610      	mov	r0, r2
 8004864:	f000 ffa0 	bl	80057a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2201      	movs	r2, #1
 8004884:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2201      	movs	r2, #1
 80048b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048c8:	2300      	movs	r3, #0
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3708      	adds	r7, #8
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
	...

080048d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b085      	sub	sp, #20
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d001      	beq.n	80048ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e054      	b.n	8004996 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2202      	movs	r2, #2
 80048f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68da      	ldr	r2, [r3, #12]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f042 0201 	orr.w	r2, r2, #1
 8004902:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a26      	ldr	r2, [pc, #152]	@ (80049a4 <HAL_TIM_Base_Start_IT+0xd0>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d022      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x80>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004916:	d01d      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x80>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a22      	ldr	r2, [pc, #136]	@ (80049a8 <HAL_TIM_Base_Start_IT+0xd4>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d018      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x80>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a21      	ldr	r2, [pc, #132]	@ (80049ac <HAL_TIM_Base_Start_IT+0xd8>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d013      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x80>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a1f      	ldr	r2, [pc, #124]	@ (80049b0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d00e      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x80>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a1e      	ldr	r2, [pc, #120]	@ (80049b4 <HAL_TIM_Base_Start_IT+0xe0>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d009      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x80>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a1c      	ldr	r2, [pc, #112]	@ (80049b8 <HAL_TIM_Base_Start_IT+0xe4>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d004      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x80>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a1b      	ldr	r2, [pc, #108]	@ (80049bc <HAL_TIM_Base_Start_IT+0xe8>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d115      	bne.n	8004980 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	689a      	ldr	r2, [r3, #8]
 800495a:	4b19      	ldr	r3, [pc, #100]	@ (80049c0 <HAL_TIM_Base_Start_IT+0xec>)
 800495c:	4013      	ands	r3, r2
 800495e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2b06      	cmp	r3, #6
 8004964:	d015      	beq.n	8004992 <HAL_TIM_Base_Start_IT+0xbe>
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800496c:	d011      	beq.n	8004992 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f042 0201 	orr.w	r2, r2, #1
 800497c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800497e:	e008      	b.n	8004992 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f042 0201 	orr.w	r2, r2, #1
 800498e:	601a      	str	r2, [r3, #0]
 8004990:	e000      	b.n	8004994 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004992:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3714      	adds	r7, #20
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr
 80049a2:	bf00      	nop
 80049a4:	40010000 	.word	0x40010000
 80049a8:	40000400 	.word	0x40000400
 80049ac:	40000800 	.word	0x40000800
 80049b0:	40000c00 	.word	0x40000c00
 80049b4:	40010400 	.word	0x40010400
 80049b8:	40014000 	.word	0x40014000
 80049bc:	40001800 	.word	0x40001800
 80049c0:	00010007 	.word	0x00010007

080049c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b082      	sub	sp, #8
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e049      	b.n	8004a6a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d106      	bne.n	80049f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f000 f841 	bl	8004a72 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2202      	movs	r2, #2
 80049f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681a      	ldr	r2, [r3, #0]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	3304      	adds	r3, #4
 8004a00:	4619      	mov	r1, r3
 8004a02:	4610      	mov	r0, r2
 8004a04:	f000 fed0 	bl	80057a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3708      	adds	r7, #8
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}

08004a72 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a72:	b480      	push	{r7}
 8004a74:	b083      	sub	sp, #12
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004a7a:	bf00      	nop
 8004a7c:	370c      	adds	r7, #12
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr
	...

08004a88 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
 8004a90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d109      	bne.n	8004aac <HAL_TIM_PWM_Start+0x24>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	bf14      	ite	ne
 8004aa4:	2301      	movne	r3, #1
 8004aa6:	2300      	moveq	r3, #0
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	e03c      	b.n	8004b26 <HAL_TIM_PWM_Start+0x9e>
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	2b04      	cmp	r3, #4
 8004ab0:	d109      	bne.n	8004ac6 <HAL_TIM_PWM_Start+0x3e>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	bf14      	ite	ne
 8004abe:	2301      	movne	r3, #1
 8004ac0:	2300      	moveq	r3, #0
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	e02f      	b.n	8004b26 <HAL_TIM_PWM_Start+0x9e>
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	2b08      	cmp	r3, #8
 8004aca:	d109      	bne.n	8004ae0 <HAL_TIM_PWM_Start+0x58>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	bf14      	ite	ne
 8004ad8:	2301      	movne	r3, #1
 8004ada:	2300      	moveq	r3, #0
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	e022      	b.n	8004b26 <HAL_TIM_PWM_Start+0x9e>
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	2b0c      	cmp	r3, #12
 8004ae4:	d109      	bne.n	8004afa <HAL_TIM_PWM_Start+0x72>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	bf14      	ite	ne
 8004af2:	2301      	movne	r3, #1
 8004af4:	2300      	moveq	r3, #0
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	e015      	b.n	8004b26 <HAL_TIM_PWM_Start+0x9e>
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	2b10      	cmp	r3, #16
 8004afe:	d109      	bne.n	8004b14 <HAL_TIM_PWM_Start+0x8c>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	bf14      	ite	ne
 8004b0c:	2301      	movne	r3, #1
 8004b0e:	2300      	moveq	r3, #0
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	e008      	b.n	8004b26 <HAL_TIM_PWM_Start+0x9e>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	bf14      	ite	ne
 8004b20:	2301      	movne	r3, #1
 8004b22:	2300      	moveq	r3, #0
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d001      	beq.n	8004b2e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e092      	b.n	8004c54 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d104      	bne.n	8004b3e <HAL_TIM_PWM_Start+0xb6>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2202      	movs	r2, #2
 8004b38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b3c:	e023      	b.n	8004b86 <HAL_TIM_PWM_Start+0xfe>
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	2b04      	cmp	r3, #4
 8004b42:	d104      	bne.n	8004b4e <HAL_TIM_PWM_Start+0xc6>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2202      	movs	r2, #2
 8004b48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b4c:	e01b      	b.n	8004b86 <HAL_TIM_PWM_Start+0xfe>
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	2b08      	cmp	r3, #8
 8004b52:	d104      	bne.n	8004b5e <HAL_TIM_PWM_Start+0xd6>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2202      	movs	r2, #2
 8004b58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b5c:	e013      	b.n	8004b86 <HAL_TIM_PWM_Start+0xfe>
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	2b0c      	cmp	r3, #12
 8004b62:	d104      	bne.n	8004b6e <HAL_TIM_PWM_Start+0xe6>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2202      	movs	r2, #2
 8004b68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b6c:	e00b      	b.n	8004b86 <HAL_TIM_PWM_Start+0xfe>
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	2b10      	cmp	r3, #16
 8004b72:	d104      	bne.n	8004b7e <HAL_TIM_PWM_Start+0xf6>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2202      	movs	r2, #2
 8004b78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b7c:	e003      	b.n	8004b86 <HAL_TIM_PWM_Start+0xfe>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2202      	movs	r2, #2
 8004b82:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	6839      	ldr	r1, [r7, #0]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f001 fad2 	bl	8006138 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a30      	ldr	r2, [pc, #192]	@ (8004c5c <HAL_TIM_PWM_Start+0x1d4>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d004      	beq.n	8004ba8 <HAL_TIM_PWM_Start+0x120>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a2f      	ldr	r2, [pc, #188]	@ (8004c60 <HAL_TIM_PWM_Start+0x1d8>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d101      	bne.n	8004bac <HAL_TIM_PWM_Start+0x124>
 8004ba8:	2301      	movs	r3, #1
 8004baa:	e000      	b.n	8004bae <HAL_TIM_PWM_Start+0x126>
 8004bac:	2300      	movs	r3, #0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d007      	beq.n	8004bc2 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004bc0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a25      	ldr	r2, [pc, #148]	@ (8004c5c <HAL_TIM_PWM_Start+0x1d4>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d022      	beq.n	8004c12 <HAL_TIM_PWM_Start+0x18a>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bd4:	d01d      	beq.n	8004c12 <HAL_TIM_PWM_Start+0x18a>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a22      	ldr	r2, [pc, #136]	@ (8004c64 <HAL_TIM_PWM_Start+0x1dc>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d018      	beq.n	8004c12 <HAL_TIM_PWM_Start+0x18a>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a20      	ldr	r2, [pc, #128]	@ (8004c68 <HAL_TIM_PWM_Start+0x1e0>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d013      	beq.n	8004c12 <HAL_TIM_PWM_Start+0x18a>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a1f      	ldr	r2, [pc, #124]	@ (8004c6c <HAL_TIM_PWM_Start+0x1e4>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d00e      	beq.n	8004c12 <HAL_TIM_PWM_Start+0x18a>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a19      	ldr	r2, [pc, #100]	@ (8004c60 <HAL_TIM_PWM_Start+0x1d8>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d009      	beq.n	8004c12 <HAL_TIM_PWM_Start+0x18a>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a1b      	ldr	r2, [pc, #108]	@ (8004c70 <HAL_TIM_PWM_Start+0x1e8>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d004      	beq.n	8004c12 <HAL_TIM_PWM_Start+0x18a>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a19      	ldr	r2, [pc, #100]	@ (8004c74 <HAL_TIM_PWM_Start+0x1ec>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d115      	bne.n	8004c3e <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	689a      	ldr	r2, [r3, #8]
 8004c18:	4b17      	ldr	r3, [pc, #92]	@ (8004c78 <HAL_TIM_PWM_Start+0x1f0>)
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2b06      	cmp	r3, #6
 8004c22:	d015      	beq.n	8004c50 <HAL_TIM_PWM_Start+0x1c8>
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c2a:	d011      	beq.n	8004c50 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f042 0201 	orr.w	r2, r2, #1
 8004c3a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c3c:	e008      	b.n	8004c50 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f042 0201 	orr.w	r2, r2, #1
 8004c4c:	601a      	str	r2, [r3, #0]
 8004c4e:	e000      	b.n	8004c52 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c50:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c52:	2300      	movs	r3, #0
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3710      	adds	r7, #16
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	40010000 	.word	0x40010000
 8004c60:	40010400 	.word	0x40010400
 8004c64:	40000400 	.word	0x40000400
 8004c68:	40000800 	.word	0x40000800
 8004c6c:	40000c00 	.word	0x40000c00
 8004c70:	40014000 	.word	0x40014000
 8004c74:	40001800 	.word	0x40001800
 8004c78:	00010007 	.word	0x00010007

08004c7c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b082      	sub	sp, #8
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d101      	bne.n	8004c8e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e049      	b.n	8004d22 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c94:	b2db      	uxtb	r3, r3
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d106      	bne.n	8004ca8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f000 f841 	bl	8004d2a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2202      	movs	r2, #2
 8004cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	3304      	adds	r3, #4
 8004cb8:	4619      	mov	r1, r3
 8004cba:	4610      	mov	r0, r2
 8004cbc:	f000 fd74 	bl	80057a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2201      	movs	r2, #1
 8004ccc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d20:	2300      	movs	r3, #0
}
 8004d22:	4618      	mov	r0, r3
 8004d24:	3708      	adds	r7, #8
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}

08004d2a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004d2a:	b480      	push	{r7}
 8004d2c:	b083      	sub	sp, #12
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004d32:	bf00      	nop
 8004d34:	370c      	adds	r7, #12
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr
	...

08004d40 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
 8004d48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d104      	bne.n	8004d5e <HAL_TIM_IC_Start_IT+0x1e>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	e023      	b.n	8004da6 <HAL_TIM_IC_Start_IT+0x66>
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	2b04      	cmp	r3, #4
 8004d62:	d104      	bne.n	8004d6e <HAL_TIM_IC_Start_IT+0x2e>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004d6a:	b2db      	uxtb	r3, r3
 8004d6c:	e01b      	b.n	8004da6 <HAL_TIM_IC_Start_IT+0x66>
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	2b08      	cmp	r3, #8
 8004d72:	d104      	bne.n	8004d7e <HAL_TIM_IC_Start_IT+0x3e>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	e013      	b.n	8004da6 <HAL_TIM_IC_Start_IT+0x66>
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	2b0c      	cmp	r3, #12
 8004d82:	d104      	bne.n	8004d8e <HAL_TIM_IC_Start_IT+0x4e>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d8a:	b2db      	uxtb	r3, r3
 8004d8c:	e00b      	b.n	8004da6 <HAL_TIM_IC_Start_IT+0x66>
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	2b10      	cmp	r3, #16
 8004d92:	d104      	bne.n	8004d9e <HAL_TIM_IC_Start_IT+0x5e>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	e003      	b.n	8004da6 <HAL_TIM_IC_Start_IT+0x66>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d104      	bne.n	8004db8 <HAL_TIM_IC_Start_IT+0x78>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	e013      	b.n	8004de0 <HAL_TIM_IC_Start_IT+0xa0>
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	2b04      	cmp	r3, #4
 8004dbc:	d104      	bne.n	8004dc8 <HAL_TIM_IC_Start_IT+0x88>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	e00b      	b.n	8004de0 <HAL_TIM_IC_Start_IT+0xa0>
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	2b08      	cmp	r3, #8
 8004dcc:	d104      	bne.n	8004dd8 <HAL_TIM_IC_Start_IT+0x98>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	e003      	b.n	8004de0 <HAL_TIM_IC_Start_IT+0xa0>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004de2:	7bbb      	ldrb	r3, [r7, #14]
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d102      	bne.n	8004dee <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004de8:	7b7b      	ldrb	r3, [r7, #13]
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d001      	beq.n	8004df2 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e0e2      	b.n	8004fb8 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d104      	bne.n	8004e02 <HAL_TIM_IC_Start_IT+0xc2>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2202      	movs	r2, #2
 8004dfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e00:	e023      	b.n	8004e4a <HAL_TIM_IC_Start_IT+0x10a>
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	2b04      	cmp	r3, #4
 8004e06:	d104      	bne.n	8004e12 <HAL_TIM_IC_Start_IT+0xd2>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2202      	movs	r2, #2
 8004e0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e10:	e01b      	b.n	8004e4a <HAL_TIM_IC_Start_IT+0x10a>
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	2b08      	cmp	r3, #8
 8004e16:	d104      	bne.n	8004e22 <HAL_TIM_IC_Start_IT+0xe2>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2202      	movs	r2, #2
 8004e1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e20:	e013      	b.n	8004e4a <HAL_TIM_IC_Start_IT+0x10a>
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	2b0c      	cmp	r3, #12
 8004e26:	d104      	bne.n	8004e32 <HAL_TIM_IC_Start_IT+0xf2>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2202      	movs	r2, #2
 8004e2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e30:	e00b      	b.n	8004e4a <HAL_TIM_IC_Start_IT+0x10a>
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	2b10      	cmp	r3, #16
 8004e36:	d104      	bne.n	8004e42 <HAL_TIM_IC_Start_IT+0x102>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2202      	movs	r2, #2
 8004e3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e40:	e003      	b.n	8004e4a <HAL_TIM_IC_Start_IT+0x10a>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2202      	movs	r2, #2
 8004e46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d104      	bne.n	8004e5a <HAL_TIM_IC_Start_IT+0x11a>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2202      	movs	r2, #2
 8004e54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e58:	e013      	b.n	8004e82 <HAL_TIM_IC_Start_IT+0x142>
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	2b04      	cmp	r3, #4
 8004e5e:	d104      	bne.n	8004e6a <HAL_TIM_IC_Start_IT+0x12a>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2202      	movs	r2, #2
 8004e64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e68:	e00b      	b.n	8004e82 <HAL_TIM_IC_Start_IT+0x142>
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	2b08      	cmp	r3, #8
 8004e6e:	d104      	bne.n	8004e7a <HAL_TIM_IC_Start_IT+0x13a>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2202      	movs	r2, #2
 8004e74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004e78:	e003      	b.n	8004e82 <HAL_TIM_IC_Start_IT+0x142>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2202      	movs	r2, #2
 8004e7e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	2b0c      	cmp	r3, #12
 8004e86:	d841      	bhi.n	8004f0c <HAL_TIM_IC_Start_IT+0x1cc>
 8004e88:	a201      	add	r2, pc, #4	@ (adr r2, 8004e90 <HAL_TIM_IC_Start_IT+0x150>)
 8004e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e8e:	bf00      	nop
 8004e90:	08004ec5 	.word	0x08004ec5
 8004e94:	08004f0d 	.word	0x08004f0d
 8004e98:	08004f0d 	.word	0x08004f0d
 8004e9c:	08004f0d 	.word	0x08004f0d
 8004ea0:	08004ed7 	.word	0x08004ed7
 8004ea4:	08004f0d 	.word	0x08004f0d
 8004ea8:	08004f0d 	.word	0x08004f0d
 8004eac:	08004f0d 	.word	0x08004f0d
 8004eb0:	08004ee9 	.word	0x08004ee9
 8004eb4:	08004f0d 	.word	0x08004f0d
 8004eb8:	08004f0d 	.word	0x08004f0d
 8004ebc:	08004f0d 	.word	0x08004f0d
 8004ec0:	08004efb 	.word	0x08004efb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	68da      	ldr	r2, [r3, #12]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f042 0202 	orr.w	r2, r2, #2
 8004ed2:	60da      	str	r2, [r3, #12]
      break;
 8004ed4:	e01d      	b.n	8004f12 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68da      	ldr	r2, [r3, #12]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f042 0204 	orr.w	r2, r2, #4
 8004ee4:	60da      	str	r2, [r3, #12]
      break;
 8004ee6:	e014      	b.n	8004f12 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68da      	ldr	r2, [r3, #12]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f042 0208 	orr.w	r2, r2, #8
 8004ef6:	60da      	str	r2, [r3, #12]
      break;
 8004ef8:	e00b      	b.n	8004f12 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	68da      	ldr	r2, [r3, #12]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f042 0210 	orr.w	r2, r2, #16
 8004f08:	60da      	str	r2, [r3, #12]
      break;
 8004f0a:	e002      	b.n	8004f12 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	73fb      	strb	r3, [r7, #15]
      break;
 8004f10:	bf00      	nop
  }

  if (status == HAL_OK)
 8004f12:	7bfb      	ldrb	r3, [r7, #15]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d14e      	bne.n	8004fb6 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	6839      	ldr	r1, [r7, #0]
 8004f20:	4618      	mov	r0, r3
 8004f22:	f001 f909 	bl	8006138 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a25      	ldr	r2, [pc, #148]	@ (8004fc0 <HAL_TIM_IC_Start_IT+0x280>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d022      	beq.n	8004f76 <HAL_TIM_IC_Start_IT+0x236>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f38:	d01d      	beq.n	8004f76 <HAL_TIM_IC_Start_IT+0x236>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a21      	ldr	r2, [pc, #132]	@ (8004fc4 <HAL_TIM_IC_Start_IT+0x284>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d018      	beq.n	8004f76 <HAL_TIM_IC_Start_IT+0x236>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a1f      	ldr	r2, [pc, #124]	@ (8004fc8 <HAL_TIM_IC_Start_IT+0x288>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d013      	beq.n	8004f76 <HAL_TIM_IC_Start_IT+0x236>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a1e      	ldr	r2, [pc, #120]	@ (8004fcc <HAL_TIM_IC_Start_IT+0x28c>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d00e      	beq.n	8004f76 <HAL_TIM_IC_Start_IT+0x236>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a1c      	ldr	r2, [pc, #112]	@ (8004fd0 <HAL_TIM_IC_Start_IT+0x290>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d009      	beq.n	8004f76 <HAL_TIM_IC_Start_IT+0x236>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a1b      	ldr	r2, [pc, #108]	@ (8004fd4 <HAL_TIM_IC_Start_IT+0x294>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d004      	beq.n	8004f76 <HAL_TIM_IC_Start_IT+0x236>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a19      	ldr	r2, [pc, #100]	@ (8004fd8 <HAL_TIM_IC_Start_IT+0x298>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d115      	bne.n	8004fa2 <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	689a      	ldr	r2, [r3, #8]
 8004f7c:	4b17      	ldr	r3, [pc, #92]	@ (8004fdc <HAL_TIM_IC_Start_IT+0x29c>)
 8004f7e:	4013      	ands	r3, r2
 8004f80:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f82:	68bb      	ldr	r3, [r7, #8]
 8004f84:	2b06      	cmp	r3, #6
 8004f86:	d015      	beq.n	8004fb4 <HAL_TIM_IC_Start_IT+0x274>
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f8e:	d011      	beq.n	8004fb4 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f042 0201 	orr.w	r2, r2, #1
 8004f9e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fa0:	e008      	b.n	8004fb4 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f042 0201 	orr.w	r2, r2, #1
 8004fb0:	601a      	str	r2, [r3, #0]
 8004fb2:	e000      	b.n	8004fb6 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fb4:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8004fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3710      	adds	r7, #16
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}
 8004fc0:	40010000 	.word	0x40010000
 8004fc4:	40000400 	.word	0x40000400
 8004fc8:	40000800 	.word	0x40000800
 8004fcc:	40000c00 	.word	0x40000c00
 8004fd0:	40010400 	.word	0x40010400
 8004fd4:	40014000 	.word	0x40014000
 8004fd8:	40001800 	.word	0x40001800
 8004fdc:	00010007 	.word	0x00010007

08004fe0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b084      	sub	sp, #16
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	68db      	ldr	r3, [r3, #12]
 8004fee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	f003 0302 	and.w	r3, r3, #2
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d020      	beq.n	8005044 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f003 0302 	and.w	r3, r3, #2
 8005008:	2b00      	cmp	r3, #0
 800500a:	d01b      	beq.n	8005044 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f06f 0202 	mvn.w	r2, #2
 8005014:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2201      	movs	r2, #1
 800501a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	699b      	ldr	r3, [r3, #24]
 8005022:	f003 0303 	and.w	r3, r3, #3
 8005026:	2b00      	cmp	r3, #0
 8005028:	d003      	beq.n	8005032 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f7fc fb00 	bl	8001630 <HAL_TIM_IC_CaptureCallback>
 8005030:	e005      	b.n	800503e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f000 fb9a 	bl	800576c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f000 fba1 	bl	8005780 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	f003 0304 	and.w	r3, r3, #4
 800504a:	2b00      	cmp	r3, #0
 800504c:	d020      	beq.n	8005090 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f003 0304 	and.w	r3, r3, #4
 8005054:	2b00      	cmp	r3, #0
 8005056:	d01b      	beq.n	8005090 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f06f 0204 	mvn.w	r2, #4
 8005060:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2202      	movs	r2, #2
 8005066:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	699b      	ldr	r3, [r3, #24]
 800506e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005072:	2b00      	cmp	r3, #0
 8005074:	d003      	beq.n	800507e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f7fc fada 	bl	8001630 <HAL_TIM_IC_CaptureCallback>
 800507c:	e005      	b.n	800508a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f000 fb74 	bl	800576c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f000 fb7b 	bl	8005780 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2200      	movs	r2, #0
 800508e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	f003 0308 	and.w	r3, r3, #8
 8005096:	2b00      	cmp	r3, #0
 8005098:	d020      	beq.n	80050dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	f003 0308 	and.w	r3, r3, #8
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d01b      	beq.n	80050dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f06f 0208 	mvn.w	r2, #8
 80050ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2204      	movs	r2, #4
 80050b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	69db      	ldr	r3, [r3, #28]
 80050ba:	f003 0303 	and.w	r3, r3, #3
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d003      	beq.n	80050ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f7fc fab4 	bl	8001630 <HAL_TIM_IC_CaptureCallback>
 80050c8:	e005      	b.n	80050d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f000 fb4e 	bl	800576c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f000 fb55 	bl	8005780 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	f003 0310 	and.w	r3, r3, #16
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d020      	beq.n	8005128 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	f003 0310 	and.w	r3, r3, #16
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d01b      	beq.n	8005128 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f06f 0210 	mvn.w	r2, #16
 80050f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2208      	movs	r2, #8
 80050fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	69db      	ldr	r3, [r3, #28]
 8005106:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800510a:	2b00      	cmp	r3, #0
 800510c:	d003      	beq.n	8005116 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f7fc fa8e 	bl	8001630 <HAL_TIM_IC_CaptureCallback>
 8005114:	e005      	b.n	8005122 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f000 fb28 	bl	800576c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f000 fb2f 	bl	8005780 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	f003 0301 	and.w	r3, r3, #1
 800512e:	2b00      	cmp	r3, #0
 8005130:	d00c      	beq.n	800514c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f003 0301 	and.w	r3, r3, #1
 8005138:	2b00      	cmp	r3, #0
 800513a:	d007      	beq.n	800514c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f06f 0201 	mvn.w	r2, #1
 8005144:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f7fc fae4 	bl	8001714 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005152:	2b00      	cmp	r3, #0
 8005154:	d104      	bne.n	8005160 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800515c:	2b00      	cmp	r3, #0
 800515e:	d00c      	beq.n	800517a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005166:	2b00      	cmp	r3, #0
 8005168:	d007      	beq.n	800517a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005172:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f001 f89d 	bl	80062b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005180:	2b00      	cmp	r3, #0
 8005182:	d00c      	beq.n	800519e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800518a:	2b00      	cmp	r3, #0
 800518c:	d007      	beq.n	800519e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005196:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f001 f895 	bl	80062c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d00c      	beq.n	80051c2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d007      	beq.n	80051c2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80051ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f000 fae9 	bl	8005794 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	f003 0320 	and.w	r3, r3, #32
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d00c      	beq.n	80051e6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	f003 0320 	and.w	r3, r3, #32
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d007      	beq.n	80051e6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f06f 0220 	mvn.w	r2, #32
 80051de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f001 f85d 	bl	80062a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051e6:	bf00      	nop
 80051e8:	3710      	adds	r7, #16
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}

080051ee <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80051ee:	b580      	push	{r7, lr}
 80051f0:	b086      	sub	sp, #24
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	60f8      	str	r0, [r7, #12]
 80051f6:	60b9      	str	r1, [r7, #8]
 80051f8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051fa:	2300      	movs	r3, #0
 80051fc:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005204:	2b01      	cmp	r3, #1
 8005206:	d101      	bne.n	800520c <HAL_TIM_IC_ConfigChannel+0x1e>
 8005208:	2302      	movs	r3, #2
 800520a:	e088      	b.n	800531e <HAL_TIM_IC_ConfigChannel+0x130>
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2201      	movs	r2, #1
 8005210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d11b      	bne.n	8005252 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800522a:	f000 fdc1 	bl	8005db0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	699a      	ldr	r2, [r3, #24]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f022 020c 	bic.w	r2, r2, #12
 800523c:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	6999      	ldr	r1, [r3, #24]
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	689a      	ldr	r2, [r3, #8]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	430a      	orrs	r2, r1
 800524e:	619a      	str	r2, [r3, #24]
 8005250:	e060      	b.n	8005314 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2b04      	cmp	r3, #4
 8005256:	d11c      	bne.n	8005292 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005268:	f000 fe45 	bl	8005ef6 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	699a      	ldr	r2, [r3, #24]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800527a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6999      	ldr	r1, [r3, #24]
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	021a      	lsls	r2, r3, #8
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	430a      	orrs	r2, r1
 800528e:	619a      	str	r2, [r3, #24]
 8005290:	e040      	b.n	8005314 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2b08      	cmp	r3, #8
 8005296:	d11b      	bne.n	80052d0 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80052a8:	f000 fe92 	bl	8005fd0 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	69da      	ldr	r2, [r3, #28]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f022 020c 	bic.w	r2, r2, #12
 80052ba:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	69d9      	ldr	r1, [r3, #28]
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	689a      	ldr	r2, [r3, #8]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	430a      	orrs	r2, r1
 80052cc:	61da      	str	r2, [r3, #28]
 80052ce:	e021      	b.n	8005314 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2b0c      	cmp	r3, #12
 80052d4:	d11c      	bne.n	8005310 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80052e6:	f000 feaf 	bl	8006048 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	69da      	ldr	r2, [r3, #28]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80052f8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	69d9      	ldr	r1, [r3, #28]
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	021a      	lsls	r2, r3, #8
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	430a      	orrs	r2, r1
 800530c:	61da      	str	r2, [r3, #28]
 800530e:	e001      	b.n	8005314 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2200      	movs	r2, #0
 8005318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800531c:	7dfb      	ldrb	r3, [r7, #23]
}
 800531e:	4618      	mov	r0, r3
 8005320:	3718      	adds	r7, #24
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}
	...

08005328 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b086      	sub	sp, #24
 800532c:	af00      	add	r7, sp, #0
 800532e:	60f8      	str	r0, [r7, #12]
 8005330:	60b9      	str	r1, [r7, #8]
 8005332:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005334:	2300      	movs	r3, #0
 8005336:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800533e:	2b01      	cmp	r3, #1
 8005340:	d101      	bne.n	8005346 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005342:	2302      	movs	r3, #2
 8005344:	e0ff      	b.n	8005546 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2201      	movs	r2, #1
 800534a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2b14      	cmp	r3, #20
 8005352:	f200 80f0 	bhi.w	8005536 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005356:	a201      	add	r2, pc, #4	@ (adr r2, 800535c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800535c:	080053b1 	.word	0x080053b1
 8005360:	08005537 	.word	0x08005537
 8005364:	08005537 	.word	0x08005537
 8005368:	08005537 	.word	0x08005537
 800536c:	080053f1 	.word	0x080053f1
 8005370:	08005537 	.word	0x08005537
 8005374:	08005537 	.word	0x08005537
 8005378:	08005537 	.word	0x08005537
 800537c:	08005433 	.word	0x08005433
 8005380:	08005537 	.word	0x08005537
 8005384:	08005537 	.word	0x08005537
 8005388:	08005537 	.word	0x08005537
 800538c:	08005473 	.word	0x08005473
 8005390:	08005537 	.word	0x08005537
 8005394:	08005537 	.word	0x08005537
 8005398:	08005537 	.word	0x08005537
 800539c:	080054b5 	.word	0x080054b5
 80053a0:	08005537 	.word	0x08005537
 80053a4:	08005537 	.word	0x08005537
 80053a8:	08005537 	.word	0x08005537
 80053ac:	080054f5 	.word	0x080054f5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68b9      	ldr	r1, [r7, #8]
 80053b6:	4618      	mov	r0, r3
 80053b8:	f000 fa9c 	bl	80058f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	699a      	ldr	r2, [r3, #24]
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f042 0208 	orr.w	r2, r2, #8
 80053ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	699a      	ldr	r2, [r3, #24]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f022 0204 	bic.w	r2, r2, #4
 80053da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	6999      	ldr	r1, [r3, #24]
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	691a      	ldr	r2, [r3, #16]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	430a      	orrs	r2, r1
 80053ec:	619a      	str	r2, [r3, #24]
      break;
 80053ee:	e0a5      	b.n	800553c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	68b9      	ldr	r1, [r7, #8]
 80053f6:	4618      	mov	r0, r3
 80053f8:	f000 faee 	bl	80059d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	699a      	ldr	r2, [r3, #24]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800540a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	699a      	ldr	r2, [r3, #24]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800541a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6999      	ldr	r1, [r3, #24]
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	691b      	ldr	r3, [r3, #16]
 8005426:	021a      	lsls	r2, r3, #8
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	430a      	orrs	r2, r1
 800542e:	619a      	str	r2, [r3, #24]
      break;
 8005430:	e084      	b.n	800553c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	68b9      	ldr	r1, [r7, #8]
 8005438:	4618      	mov	r0, r3
 800543a:	f000 fb45 	bl	8005ac8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	69da      	ldr	r2, [r3, #28]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f042 0208 	orr.w	r2, r2, #8
 800544c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	69da      	ldr	r2, [r3, #28]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f022 0204 	bic.w	r2, r2, #4
 800545c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	69d9      	ldr	r1, [r3, #28]
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	691a      	ldr	r2, [r3, #16]
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	430a      	orrs	r2, r1
 800546e:	61da      	str	r2, [r3, #28]
      break;
 8005470:	e064      	b.n	800553c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	68b9      	ldr	r1, [r7, #8]
 8005478:	4618      	mov	r0, r3
 800547a:	f000 fb9b 	bl	8005bb4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	69da      	ldr	r2, [r3, #28]
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800548c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	69da      	ldr	r2, [r3, #28]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800549c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	69d9      	ldr	r1, [r3, #28]
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	691b      	ldr	r3, [r3, #16]
 80054a8:	021a      	lsls	r2, r3, #8
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	430a      	orrs	r2, r1
 80054b0:	61da      	str	r2, [r3, #28]
      break;
 80054b2:	e043      	b.n	800553c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	68b9      	ldr	r1, [r7, #8]
 80054ba:	4618      	mov	r0, r3
 80054bc:	f000 fbd2 	bl	8005c64 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f042 0208 	orr.w	r2, r2, #8
 80054ce:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f022 0204 	bic.w	r2, r2, #4
 80054de:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	691a      	ldr	r2, [r3, #16]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	430a      	orrs	r2, r1
 80054f0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80054f2:	e023      	b.n	800553c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	68b9      	ldr	r1, [r7, #8]
 80054fa:	4618      	mov	r0, r3
 80054fc:	f000 fc04 	bl	8005d08 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800550e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800551e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	691b      	ldr	r3, [r3, #16]
 800552a:	021a      	lsls	r2, r3, #8
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	430a      	orrs	r2, r1
 8005532:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005534:	e002      	b.n	800553c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	75fb      	strb	r3, [r7, #23]
      break;
 800553a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2200      	movs	r2, #0
 8005540:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005544:	7dfb      	ldrb	r3, [r7, #23]
}
 8005546:	4618      	mov	r0, r3
 8005548:	3718      	adds	r7, #24
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop

08005550 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b084      	sub	sp, #16
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
 8005558:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800555a:	2300      	movs	r3, #0
 800555c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005564:	2b01      	cmp	r3, #1
 8005566:	d101      	bne.n	800556c <HAL_TIM_ConfigClockSource+0x1c>
 8005568:	2302      	movs	r3, #2
 800556a:	e0b4      	b.n	80056d6 <HAL_TIM_ConfigClockSource+0x186>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2202      	movs	r2, #2
 8005578:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005584:	68ba      	ldr	r2, [r7, #8]
 8005586:	4b56      	ldr	r3, [pc, #344]	@ (80056e0 <HAL_TIM_ConfigClockSource+0x190>)
 8005588:	4013      	ands	r3, r2
 800558a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005592:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	68ba      	ldr	r2, [r7, #8]
 800559a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055a4:	d03e      	beq.n	8005624 <HAL_TIM_ConfigClockSource+0xd4>
 80055a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055aa:	f200 8087 	bhi.w	80056bc <HAL_TIM_ConfigClockSource+0x16c>
 80055ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055b2:	f000 8086 	beq.w	80056c2 <HAL_TIM_ConfigClockSource+0x172>
 80055b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055ba:	d87f      	bhi.n	80056bc <HAL_TIM_ConfigClockSource+0x16c>
 80055bc:	2b70      	cmp	r3, #112	@ 0x70
 80055be:	d01a      	beq.n	80055f6 <HAL_TIM_ConfigClockSource+0xa6>
 80055c0:	2b70      	cmp	r3, #112	@ 0x70
 80055c2:	d87b      	bhi.n	80056bc <HAL_TIM_ConfigClockSource+0x16c>
 80055c4:	2b60      	cmp	r3, #96	@ 0x60
 80055c6:	d050      	beq.n	800566a <HAL_TIM_ConfigClockSource+0x11a>
 80055c8:	2b60      	cmp	r3, #96	@ 0x60
 80055ca:	d877      	bhi.n	80056bc <HAL_TIM_ConfigClockSource+0x16c>
 80055cc:	2b50      	cmp	r3, #80	@ 0x50
 80055ce:	d03c      	beq.n	800564a <HAL_TIM_ConfigClockSource+0xfa>
 80055d0:	2b50      	cmp	r3, #80	@ 0x50
 80055d2:	d873      	bhi.n	80056bc <HAL_TIM_ConfigClockSource+0x16c>
 80055d4:	2b40      	cmp	r3, #64	@ 0x40
 80055d6:	d058      	beq.n	800568a <HAL_TIM_ConfigClockSource+0x13a>
 80055d8:	2b40      	cmp	r3, #64	@ 0x40
 80055da:	d86f      	bhi.n	80056bc <HAL_TIM_ConfigClockSource+0x16c>
 80055dc:	2b30      	cmp	r3, #48	@ 0x30
 80055de:	d064      	beq.n	80056aa <HAL_TIM_ConfigClockSource+0x15a>
 80055e0:	2b30      	cmp	r3, #48	@ 0x30
 80055e2:	d86b      	bhi.n	80056bc <HAL_TIM_ConfigClockSource+0x16c>
 80055e4:	2b20      	cmp	r3, #32
 80055e6:	d060      	beq.n	80056aa <HAL_TIM_ConfigClockSource+0x15a>
 80055e8:	2b20      	cmp	r3, #32
 80055ea:	d867      	bhi.n	80056bc <HAL_TIM_ConfigClockSource+0x16c>
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d05c      	beq.n	80056aa <HAL_TIM_ConfigClockSource+0x15a>
 80055f0:	2b10      	cmp	r3, #16
 80055f2:	d05a      	beq.n	80056aa <HAL_TIM_ConfigClockSource+0x15a>
 80055f4:	e062      	b.n	80056bc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005606:	f000 fd77 	bl	80060f8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005618:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	609a      	str	r2, [r3, #8]
      break;
 8005622:	e04f      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005634:	f000 fd60 	bl	80060f8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	689a      	ldr	r2, [r3, #8]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005646:	609a      	str	r2, [r3, #8]
      break;
 8005648:	e03c      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005656:	461a      	mov	r2, r3
 8005658:	f000 fc1e 	bl	8005e98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	2150      	movs	r1, #80	@ 0x50
 8005662:	4618      	mov	r0, r3
 8005664:	f000 fd2d 	bl	80060c2 <TIM_ITRx_SetConfig>
      break;
 8005668:	e02c      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005676:	461a      	mov	r2, r3
 8005678:	f000 fc7a 	bl	8005f70 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	2160      	movs	r1, #96	@ 0x60
 8005682:	4618      	mov	r0, r3
 8005684:	f000 fd1d 	bl	80060c2 <TIM_ITRx_SetConfig>
      break;
 8005688:	e01c      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005696:	461a      	mov	r2, r3
 8005698:	f000 fbfe 	bl	8005e98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	2140      	movs	r1, #64	@ 0x40
 80056a2:	4618      	mov	r0, r3
 80056a4:	f000 fd0d 	bl	80060c2 <TIM_ITRx_SetConfig>
      break;
 80056a8:	e00c      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4619      	mov	r1, r3
 80056b4:	4610      	mov	r0, r2
 80056b6:	f000 fd04 	bl	80060c2 <TIM_ITRx_SetConfig>
      break;
 80056ba:	e003      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	73fb      	strb	r3, [r7, #15]
      break;
 80056c0:	e000      	b.n	80056c4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80056c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80056d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3710      	adds	r7, #16
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
 80056de:	bf00      	nop
 80056e0:	fffeff88 	.word	0xfffeff88

080056e4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b085      	sub	sp, #20
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
 80056ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80056ee:	2300      	movs	r3, #0
 80056f0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	2b0c      	cmp	r3, #12
 80056f6:	d831      	bhi.n	800575c <HAL_TIM_ReadCapturedValue+0x78>
 80056f8:	a201      	add	r2, pc, #4	@ (adr r2, 8005700 <HAL_TIM_ReadCapturedValue+0x1c>)
 80056fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056fe:	bf00      	nop
 8005700:	08005735 	.word	0x08005735
 8005704:	0800575d 	.word	0x0800575d
 8005708:	0800575d 	.word	0x0800575d
 800570c:	0800575d 	.word	0x0800575d
 8005710:	0800573f 	.word	0x0800573f
 8005714:	0800575d 	.word	0x0800575d
 8005718:	0800575d 	.word	0x0800575d
 800571c:	0800575d 	.word	0x0800575d
 8005720:	08005749 	.word	0x08005749
 8005724:	0800575d 	.word	0x0800575d
 8005728:	0800575d 	.word	0x0800575d
 800572c:	0800575d 	.word	0x0800575d
 8005730:	08005753 	.word	0x08005753
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800573a:	60fb      	str	r3, [r7, #12]

      break;
 800573c:	e00f      	b.n	800575e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005744:	60fb      	str	r3, [r7, #12]

      break;
 8005746:	e00a      	b.n	800575e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800574e:	60fb      	str	r3, [r7, #12]

      break;
 8005750:	e005      	b.n	800575e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005758:	60fb      	str	r3, [r7, #12]

      break;
 800575a:	e000      	b.n	800575e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800575c:	bf00      	nop
  }

  return tmpreg;
 800575e:	68fb      	ldr	r3, [r7, #12]
}
 8005760:	4618      	mov	r0, r3
 8005762:	3714      	adds	r7, #20
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr

0800576c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005774:	bf00      	nop
 8005776:	370c      	adds	r7, #12
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr

08005780 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005788:	bf00      	nop
 800578a:	370c      	adds	r7, #12
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr

08005794 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005794:	b480      	push	{r7}
 8005796:	b083      	sub	sp, #12
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800579c:	bf00      	nop
 800579e:	370c      	adds	r7, #12
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr

080057a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b085      	sub	sp, #20
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
 80057b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	4a43      	ldr	r2, [pc, #268]	@ (80058c8 <TIM_Base_SetConfig+0x120>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d013      	beq.n	80057e8 <TIM_Base_SetConfig+0x40>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057c6:	d00f      	beq.n	80057e8 <TIM_Base_SetConfig+0x40>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	4a40      	ldr	r2, [pc, #256]	@ (80058cc <TIM_Base_SetConfig+0x124>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d00b      	beq.n	80057e8 <TIM_Base_SetConfig+0x40>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	4a3f      	ldr	r2, [pc, #252]	@ (80058d0 <TIM_Base_SetConfig+0x128>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d007      	beq.n	80057e8 <TIM_Base_SetConfig+0x40>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	4a3e      	ldr	r2, [pc, #248]	@ (80058d4 <TIM_Base_SetConfig+0x12c>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d003      	beq.n	80057e8 <TIM_Base_SetConfig+0x40>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	4a3d      	ldr	r2, [pc, #244]	@ (80058d8 <TIM_Base_SetConfig+0x130>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d108      	bne.n	80057fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	685b      	ldr	r3, [r3, #4]
 80057f4:	68fa      	ldr	r2, [r7, #12]
 80057f6:	4313      	orrs	r3, r2
 80057f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	4a32      	ldr	r2, [pc, #200]	@ (80058c8 <TIM_Base_SetConfig+0x120>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d02b      	beq.n	800585a <TIM_Base_SetConfig+0xb2>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005808:	d027      	beq.n	800585a <TIM_Base_SetConfig+0xb2>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	4a2f      	ldr	r2, [pc, #188]	@ (80058cc <TIM_Base_SetConfig+0x124>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d023      	beq.n	800585a <TIM_Base_SetConfig+0xb2>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	4a2e      	ldr	r2, [pc, #184]	@ (80058d0 <TIM_Base_SetConfig+0x128>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d01f      	beq.n	800585a <TIM_Base_SetConfig+0xb2>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4a2d      	ldr	r2, [pc, #180]	@ (80058d4 <TIM_Base_SetConfig+0x12c>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d01b      	beq.n	800585a <TIM_Base_SetConfig+0xb2>
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	4a2c      	ldr	r2, [pc, #176]	@ (80058d8 <TIM_Base_SetConfig+0x130>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d017      	beq.n	800585a <TIM_Base_SetConfig+0xb2>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a2b      	ldr	r2, [pc, #172]	@ (80058dc <TIM_Base_SetConfig+0x134>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d013      	beq.n	800585a <TIM_Base_SetConfig+0xb2>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a2a      	ldr	r2, [pc, #168]	@ (80058e0 <TIM_Base_SetConfig+0x138>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d00f      	beq.n	800585a <TIM_Base_SetConfig+0xb2>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a29      	ldr	r2, [pc, #164]	@ (80058e4 <TIM_Base_SetConfig+0x13c>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d00b      	beq.n	800585a <TIM_Base_SetConfig+0xb2>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a28      	ldr	r2, [pc, #160]	@ (80058e8 <TIM_Base_SetConfig+0x140>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d007      	beq.n	800585a <TIM_Base_SetConfig+0xb2>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a27      	ldr	r2, [pc, #156]	@ (80058ec <TIM_Base_SetConfig+0x144>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d003      	beq.n	800585a <TIM_Base_SetConfig+0xb2>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a26      	ldr	r2, [pc, #152]	@ (80058f0 <TIM_Base_SetConfig+0x148>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d108      	bne.n	800586c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005860:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	68db      	ldr	r3, [r3, #12]
 8005866:	68fa      	ldr	r2, [r7, #12]
 8005868:	4313      	orrs	r3, r2
 800586a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	695b      	ldr	r3, [r3, #20]
 8005876:	4313      	orrs	r3, r2
 8005878:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	689a      	ldr	r2, [r3, #8]
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4a0e      	ldr	r2, [pc, #56]	@ (80058c8 <TIM_Base_SetConfig+0x120>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d003      	beq.n	800589a <TIM_Base_SetConfig+0xf2>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a10      	ldr	r2, [pc, #64]	@ (80058d8 <TIM_Base_SetConfig+0x130>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d103      	bne.n	80058a2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	691a      	ldr	r2, [r3, #16]
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f043 0204 	orr.w	r2, r3, #4
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2201      	movs	r2, #1
 80058b2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	68fa      	ldr	r2, [r7, #12]
 80058b8:	601a      	str	r2, [r3, #0]
}
 80058ba:	bf00      	nop
 80058bc:	3714      	adds	r7, #20
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	40010000 	.word	0x40010000
 80058cc:	40000400 	.word	0x40000400
 80058d0:	40000800 	.word	0x40000800
 80058d4:	40000c00 	.word	0x40000c00
 80058d8:	40010400 	.word	0x40010400
 80058dc:	40014000 	.word	0x40014000
 80058e0:	40014400 	.word	0x40014400
 80058e4:	40014800 	.word	0x40014800
 80058e8:	40001800 	.word	0x40001800
 80058ec:	40001c00 	.word	0x40001c00
 80058f0:	40002000 	.word	0x40002000

080058f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b087      	sub	sp, #28
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6a1b      	ldr	r3, [r3, #32]
 8005902:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6a1b      	ldr	r3, [r3, #32]
 8005908:	f023 0201 	bic.w	r2, r3, #1
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	699b      	ldr	r3, [r3, #24]
 800591a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800591c:	68fa      	ldr	r2, [r7, #12]
 800591e:	4b2b      	ldr	r3, [pc, #172]	@ (80059cc <TIM_OC1_SetConfig+0xd8>)
 8005920:	4013      	ands	r3, r2
 8005922:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f023 0303 	bic.w	r3, r3, #3
 800592a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	68fa      	ldr	r2, [r7, #12]
 8005932:	4313      	orrs	r3, r2
 8005934:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	f023 0302 	bic.w	r3, r3, #2
 800593c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	689b      	ldr	r3, [r3, #8]
 8005942:	697a      	ldr	r2, [r7, #20]
 8005944:	4313      	orrs	r3, r2
 8005946:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	4a21      	ldr	r2, [pc, #132]	@ (80059d0 <TIM_OC1_SetConfig+0xdc>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d003      	beq.n	8005958 <TIM_OC1_SetConfig+0x64>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a20      	ldr	r2, [pc, #128]	@ (80059d4 <TIM_OC1_SetConfig+0xe0>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d10c      	bne.n	8005972 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	f023 0308 	bic.w	r3, r3, #8
 800595e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	697a      	ldr	r2, [r7, #20]
 8005966:	4313      	orrs	r3, r2
 8005968:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	f023 0304 	bic.w	r3, r3, #4
 8005970:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	4a16      	ldr	r2, [pc, #88]	@ (80059d0 <TIM_OC1_SetConfig+0xdc>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d003      	beq.n	8005982 <TIM_OC1_SetConfig+0x8e>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	4a15      	ldr	r2, [pc, #84]	@ (80059d4 <TIM_OC1_SetConfig+0xe0>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d111      	bne.n	80059a6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005988:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005990:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	695b      	ldr	r3, [r3, #20]
 8005996:	693a      	ldr	r2, [r7, #16]
 8005998:	4313      	orrs	r3, r2
 800599a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	699b      	ldr	r3, [r3, #24]
 80059a0:	693a      	ldr	r2, [r7, #16]
 80059a2:	4313      	orrs	r3, r2
 80059a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	693a      	ldr	r2, [r7, #16]
 80059aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	68fa      	ldr	r2, [r7, #12]
 80059b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	685a      	ldr	r2, [r3, #4]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	697a      	ldr	r2, [r7, #20]
 80059be:	621a      	str	r2, [r3, #32]
}
 80059c0:	bf00      	nop
 80059c2:	371c      	adds	r7, #28
 80059c4:	46bd      	mov	sp, r7
 80059c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ca:	4770      	bx	lr
 80059cc:	fffeff8f 	.word	0xfffeff8f
 80059d0:	40010000 	.word	0x40010000
 80059d4:	40010400 	.word	0x40010400

080059d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059d8:	b480      	push	{r7}
 80059da:	b087      	sub	sp, #28
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a1b      	ldr	r3, [r3, #32]
 80059e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6a1b      	ldr	r3, [r3, #32]
 80059ec:	f023 0210 	bic.w	r2, r3, #16
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	699b      	ldr	r3, [r3, #24]
 80059fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a00:	68fa      	ldr	r2, [r7, #12]
 8005a02:	4b2e      	ldr	r3, [pc, #184]	@ (8005abc <TIM_OC2_SetConfig+0xe4>)
 8005a04:	4013      	ands	r3, r2
 8005a06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	021b      	lsls	r3, r3, #8
 8005a16:	68fa      	ldr	r2, [r7, #12]
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	f023 0320 	bic.w	r3, r3, #32
 8005a22:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	011b      	lsls	r3, r3, #4
 8005a2a:	697a      	ldr	r2, [r7, #20]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	4a23      	ldr	r2, [pc, #140]	@ (8005ac0 <TIM_OC2_SetConfig+0xe8>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d003      	beq.n	8005a40 <TIM_OC2_SetConfig+0x68>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a22      	ldr	r2, [pc, #136]	@ (8005ac4 <TIM_OC2_SetConfig+0xec>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d10d      	bne.n	8005a5c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	68db      	ldr	r3, [r3, #12]
 8005a4c:	011b      	lsls	r3, r3, #4
 8005a4e:	697a      	ldr	r2, [r7, #20]
 8005a50:	4313      	orrs	r3, r2
 8005a52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a5a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	4a18      	ldr	r2, [pc, #96]	@ (8005ac0 <TIM_OC2_SetConfig+0xe8>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d003      	beq.n	8005a6c <TIM_OC2_SetConfig+0x94>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4a17      	ldr	r2, [pc, #92]	@ (8005ac4 <TIM_OC2_SetConfig+0xec>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d113      	bne.n	8005a94 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a6c:	693b      	ldr	r3, [r7, #16]
 8005a6e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a72:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a7a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a7c:	683b      	ldr	r3, [r7, #0]
 8005a7e:	695b      	ldr	r3, [r3, #20]
 8005a80:	009b      	lsls	r3, r3, #2
 8005a82:	693a      	ldr	r2, [r7, #16]
 8005a84:	4313      	orrs	r3, r2
 8005a86:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a88:	683b      	ldr	r3, [r7, #0]
 8005a8a:	699b      	ldr	r3, [r3, #24]
 8005a8c:	009b      	lsls	r3, r3, #2
 8005a8e:	693a      	ldr	r2, [r7, #16]
 8005a90:	4313      	orrs	r3, r2
 8005a92:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	693a      	ldr	r2, [r7, #16]
 8005a98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	68fa      	ldr	r2, [r7, #12]
 8005a9e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	685a      	ldr	r2, [r3, #4]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	697a      	ldr	r2, [r7, #20]
 8005aac:	621a      	str	r2, [r3, #32]
}
 8005aae:	bf00      	nop
 8005ab0:	371c      	adds	r7, #28
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab8:	4770      	bx	lr
 8005aba:	bf00      	nop
 8005abc:	feff8fff 	.word	0xfeff8fff
 8005ac0:	40010000 	.word	0x40010000
 8005ac4:	40010400 	.word	0x40010400

08005ac8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b087      	sub	sp, #28
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
 8005ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6a1b      	ldr	r3, [r3, #32]
 8005ad6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a1b      	ldr	r3, [r3, #32]
 8005adc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	69db      	ldr	r3, [r3, #28]
 8005aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005af0:	68fa      	ldr	r2, [r7, #12]
 8005af2:	4b2d      	ldr	r3, [pc, #180]	@ (8005ba8 <TIM_OC3_SetConfig+0xe0>)
 8005af4:	4013      	ands	r3, r2
 8005af6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	f023 0303 	bic.w	r3, r3, #3
 8005afe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	68fa      	ldr	r2, [r7, #12]
 8005b06:	4313      	orrs	r3, r2
 8005b08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005b0a:	697b      	ldr	r3, [r7, #20]
 8005b0c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005b10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	021b      	lsls	r3, r3, #8
 8005b18:	697a      	ldr	r2, [r7, #20]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	4a22      	ldr	r2, [pc, #136]	@ (8005bac <TIM_OC3_SetConfig+0xe4>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d003      	beq.n	8005b2e <TIM_OC3_SetConfig+0x66>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	4a21      	ldr	r2, [pc, #132]	@ (8005bb0 <TIM_OC3_SetConfig+0xe8>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	d10d      	bne.n	8005b4a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005b34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	68db      	ldr	r3, [r3, #12]
 8005b3a:	021b      	lsls	r3, r3, #8
 8005b3c:	697a      	ldr	r2, [r7, #20]
 8005b3e:	4313      	orrs	r3, r2
 8005b40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	4a17      	ldr	r2, [pc, #92]	@ (8005bac <TIM_OC3_SetConfig+0xe4>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d003      	beq.n	8005b5a <TIM_OC3_SetConfig+0x92>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	4a16      	ldr	r2, [pc, #88]	@ (8005bb0 <TIM_OC3_SetConfig+0xe8>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d113      	bne.n	8005b82 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	695b      	ldr	r3, [r3, #20]
 8005b6e:	011b      	lsls	r3, r3, #4
 8005b70:	693a      	ldr	r2, [r7, #16]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	699b      	ldr	r3, [r3, #24]
 8005b7a:	011b      	lsls	r3, r3, #4
 8005b7c:	693a      	ldr	r2, [r7, #16]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	693a      	ldr	r2, [r7, #16]
 8005b86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	68fa      	ldr	r2, [r7, #12]
 8005b8c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	685a      	ldr	r2, [r3, #4]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	697a      	ldr	r2, [r7, #20]
 8005b9a:	621a      	str	r2, [r3, #32]
}
 8005b9c:	bf00      	nop
 8005b9e:	371c      	adds	r7, #28
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr
 8005ba8:	fffeff8f 	.word	0xfffeff8f
 8005bac:	40010000 	.word	0x40010000
 8005bb0:	40010400 	.word	0x40010400

08005bb4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b087      	sub	sp, #28
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
 8005bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a1b      	ldr	r3, [r3, #32]
 8005bc2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6a1b      	ldr	r3, [r3, #32]
 8005bc8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	69db      	ldr	r3, [r3, #28]
 8005bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005bdc:	68fa      	ldr	r2, [r7, #12]
 8005bde:	4b1e      	ldr	r3, [pc, #120]	@ (8005c58 <TIM_OC4_SetConfig+0xa4>)
 8005be0:	4013      	ands	r3, r2
 8005be2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	021b      	lsls	r3, r3, #8
 8005bf2:	68fa      	ldr	r2, [r7, #12]
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005bfe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	031b      	lsls	r3, r3, #12
 8005c06:	693a      	ldr	r2, [r7, #16]
 8005c08:	4313      	orrs	r3, r2
 8005c0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a13      	ldr	r2, [pc, #76]	@ (8005c5c <TIM_OC4_SetConfig+0xa8>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d003      	beq.n	8005c1c <TIM_OC4_SetConfig+0x68>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	4a12      	ldr	r2, [pc, #72]	@ (8005c60 <TIM_OC4_SetConfig+0xac>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d109      	bne.n	8005c30 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	695b      	ldr	r3, [r3, #20]
 8005c28:	019b      	lsls	r3, r3, #6
 8005c2a:	697a      	ldr	r2, [r7, #20]
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	697a      	ldr	r2, [r7, #20]
 8005c34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	68fa      	ldr	r2, [r7, #12]
 8005c3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	685a      	ldr	r2, [r3, #4]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	693a      	ldr	r2, [r7, #16]
 8005c48:	621a      	str	r2, [r3, #32]
}
 8005c4a:	bf00      	nop
 8005c4c:	371c      	adds	r7, #28
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr
 8005c56:	bf00      	nop
 8005c58:	feff8fff 	.word	0xfeff8fff
 8005c5c:	40010000 	.word	0x40010000
 8005c60:	40010400 	.word	0x40010400

08005c64 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b087      	sub	sp, #28
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6a1b      	ldr	r3, [r3, #32]
 8005c72:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a1b      	ldr	r3, [r3, #32]
 8005c78:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005c8c:	68fa      	ldr	r2, [r7, #12]
 8005c8e:	4b1b      	ldr	r3, [pc, #108]	@ (8005cfc <TIM_OC5_SetConfig+0x98>)
 8005c90:	4013      	ands	r3, r2
 8005c92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	68fa      	ldr	r2, [r7, #12]
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005ca4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	041b      	lsls	r3, r3, #16
 8005cac:	693a      	ldr	r2, [r7, #16]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a12      	ldr	r2, [pc, #72]	@ (8005d00 <TIM_OC5_SetConfig+0x9c>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d003      	beq.n	8005cc2 <TIM_OC5_SetConfig+0x5e>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a11      	ldr	r2, [pc, #68]	@ (8005d04 <TIM_OC5_SetConfig+0xa0>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d109      	bne.n	8005cd6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cc8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	695b      	ldr	r3, [r3, #20]
 8005cce:	021b      	lsls	r3, r3, #8
 8005cd0:	697a      	ldr	r2, [r7, #20]
 8005cd2:	4313      	orrs	r3, r2
 8005cd4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	697a      	ldr	r2, [r7, #20]
 8005cda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	68fa      	ldr	r2, [r7, #12]
 8005ce0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	685a      	ldr	r2, [r3, #4]
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	693a      	ldr	r2, [r7, #16]
 8005cee:	621a      	str	r2, [r3, #32]
}
 8005cf0:	bf00      	nop
 8005cf2:	371c      	adds	r7, #28
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr
 8005cfc:	fffeff8f 	.word	0xfffeff8f
 8005d00:	40010000 	.word	0x40010000
 8005d04:	40010400 	.word	0x40010400

08005d08 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b087      	sub	sp, #28
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6a1b      	ldr	r3, [r3, #32]
 8005d16:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6a1b      	ldr	r3, [r3, #32]
 8005d1c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	685b      	ldr	r3, [r3, #4]
 8005d28:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005d30:	68fa      	ldr	r2, [r7, #12]
 8005d32:	4b1c      	ldr	r3, [pc, #112]	@ (8005da4 <TIM_OC6_SetConfig+0x9c>)
 8005d34:	4013      	ands	r3, r2
 8005d36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	021b      	lsls	r3, r3, #8
 8005d3e:	68fa      	ldr	r2, [r7, #12]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005d4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	051b      	lsls	r3, r3, #20
 8005d52:	693a      	ldr	r2, [r7, #16]
 8005d54:	4313      	orrs	r3, r2
 8005d56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a13      	ldr	r2, [pc, #76]	@ (8005da8 <TIM_OC6_SetConfig+0xa0>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d003      	beq.n	8005d68 <TIM_OC6_SetConfig+0x60>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a12      	ldr	r2, [pc, #72]	@ (8005dac <TIM_OC6_SetConfig+0xa4>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d109      	bne.n	8005d7c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005d6e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	695b      	ldr	r3, [r3, #20]
 8005d74:	029b      	lsls	r3, r3, #10
 8005d76:	697a      	ldr	r2, [r7, #20]
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	697a      	ldr	r2, [r7, #20]
 8005d80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005d88:	683b      	ldr	r3, [r7, #0]
 8005d8a:	685a      	ldr	r2, [r3, #4]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	693a      	ldr	r2, [r7, #16]
 8005d94:	621a      	str	r2, [r3, #32]
}
 8005d96:	bf00      	nop
 8005d98:	371c      	adds	r7, #28
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da0:	4770      	bx	lr
 8005da2:	bf00      	nop
 8005da4:	feff8fff 	.word	0xfeff8fff
 8005da8:	40010000 	.word	0x40010000
 8005dac:	40010400 	.word	0x40010400

08005db0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b087      	sub	sp, #28
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	60f8      	str	r0, [r7, #12]
 8005db8:	60b9      	str	r1, [r7, #8]
 8005dba:	607a      	str	r2, [r7, #4]
 8005dbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	6a1b      	ldr	r3, [r3, #32]
 8005dc2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6a1b      	ldr	r3, [r3, #32]
 8005dc8:	f023 0201 	bic.w	r2, r3, #1
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	699b      	ldr	r3, [r3, #24]
 8005dd4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	4a28      	ldr	r2, [pc, #160]	@ (8005e7c <TIM_TI1_SetConfig+0xcc>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d01b      	beq.n	8005e16 <TIM_TI1_SetConfig+0x66>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005de4:	d017      	beq.n	8005e16 <TIM_TI1_SetConfig+0x66>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	4a25      	ldr	r2, [pc, #148]	@ (8005e80 <TIM_TI1_SetConfig+0xd0>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d013      	beq.n	8005e16 <TIM_TI1_SetConfig+0x66>
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	4a24      	ldr	r2, [pc, #144]	@ (8005e84 <TIM_TI1_SetConfig+0xd4>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d00f      	beq.n	8005e16 <TIM_TI1_SetConfig+0x66>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	4a23      	ldr	r2, [pc, #140]	@ (8005e88 <TIM_TI1_SetConfig+0xd8>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d00b      	beq.n	8005e16 <TIM_TI1_SetConfig+0x66>
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	4a22      	ldr	r2, [pc, #136]	@ (8005e8c <TIM_TI1_SetConfig+0xdc>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d007      	beq.n	8005e16 <TIM_TI1_SetConfig+0x66>
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	4a21      	ldr	r2, [pc, #132]	@ (8005e90 <TIM_TI1_SetConfig+0xe0>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d003      	beq.n	8005e16 <TIM_TI1_SetConfig+0x66>
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	4a20      	ldr	r2, [pc, #128]	@ (8005e94 <TIM_TI1_SetConfig+0xe4>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d101      	bne.n	8005e1a <TIM_TI1_SetConfig+0x6a>
 8005e16:	2301      	movs	r3, #1
 8005e18:	e000      	b.n	8005e1c <TIM_TI1_SetConfig+0x6c>
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d008      	beq.n	8005e32 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	f023 0303 	bic.w	r3, r3, #3
 8005e26:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005e28:	697a      	ldr	r2, [r7, #20]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	617b      	str	r3, [r7, #20]
 8005e30:	e003      	b.n	8005e3a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	f043 0301 	orr.w	r3, r3, #1
 8005e38:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e40:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	011b      	lsls	r3, r3, #4
 8005e46:	b2db      	uxtb	r3, r3
 8005e48:	697a      	ldr	r2, [r7, #20]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e4e:	693b      	ldr	r3, [r7, #16]
 8005e50:	f023 030a 	bic.w	r3, r3, #10
 8005e54:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	f003 030a 	and.w	r3, r3, #10
 8005e5c:	693a      	ldr	r2, [r7, #16]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	697a      	ldr	r2, [r7, #20]
 8005e66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	693a      	ldr	r2, [r7, #16]
 8005e6c:	621a      	str	r2, [r3, #32]
}
 8005e6e:	bf00      	nop
 8005e70:	371c      	adds	r7, #28
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop
 8005e7c:	40010000 	.word	0x40010000
 8005e80:	40000400 	.word	0x40000400
 8005e84:	40000800 	.word	0x40000800
 8005e88:	40000c00 	.word	0x40000c00
 8005e8c:	40010400 	.word	0x40010400
 8005e90:	40014000 	.word	0x40014000
 8005e94:	40001800 	.word	0x40001800

08005e98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b087      	sub	sp, #28
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6a1b      	ldr	r3, [r3, #32]
 8005ea8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	6a1b      	ldr	r3, [r3, #32]
 8005eae:	f023 0201 	bic.w	r2, r3, #1
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	699b      	ldr	r3, [r3, #24]
 8005eba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ec2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	011b      	lsls	r3, r3, #4
 8005ec8:	693a      	ldr	r2, [r7, #16]
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	f023 030a 	bic.w	r3, r3, #10
 8005ed4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ed6:	697a      	ldr	r2, [r7, #20]
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	4313      	orrs	r3, r2
 8005edc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	693a      	ldr	r2, [r7, #16]
 8005ee2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	697a      	ldr	r2, [r7, #20]
 8005ee8:	621a      	str	r2, [r3, #32]
}
 8005eea:	bf00      	nop
 8005eec:	371c      	adds	r7, #28
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr

08005ef6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005ef6:	b480      	push	{r7}
 8005ef8:	b087      	sub	sp, #28
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	60f8      	str	r0, [r7, #12]
 8005efe:	60b9      	str	r1, [r7, #8]
 8005f00:	607a      	str	r2, [r7, #4]
 8005f02:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6a1b      	ldr	r3, [r3, #32]
 8005f08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	6a1b      	ldr	r3, [r3, #32]
 8005f0e:	f023 0210 	bic.w	r2, r3, #16
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	699b      	ldr	r3, [r3, #24]
 8005f1a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	021b      	lsls	r3, r3, #8
 8005f28:	693a      	ldr	r2, [r7, #16]
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	031b      	lsls	r3, r3, #12
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	693a      	ldr	r2, [r7, #16]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005f48:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	011b      	lsls	r3, r3, #4
 8005f4e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005f52:	697a      	ldr	r2, [r7, #20]
 8005f54:	4313      	orrs	r3, r2
 8005f56:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	693a      	ldr	r2, [r7, #16]
 8005f5c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	697a      	ldr	r2, [r7, #20]
 8005f62:	621a      	str	r2, [r3, #32]
}
 8005f64:	bf00      	nop
 8005f66:	371c      	adds	r7, #28
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6e:	4770      	bx	lr

08005f70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b087      	sub	sp, #28
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	60f8      	str	r0, [r7, #12]
 8005f78:	60b9      	str	r1, [r7, #8]
 8005f7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	6a1b      	ldr	r3, [r3, #32]
 8005f80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	6a1b      	ldr	r3, [r3, #32]
 8005f86:	f023 0210 	bic.w	r2, r3, #16
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	699b      	ldr	r3, [r3, #24]
 8005f92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	031b      	lsls	r3, r3, #12
 8005fa0:	693a      	ldr	r2, [r7, #16]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005fac:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	011b      	lsls	r3, r3, #4
 8005fb2:	697a      	ldr	r2, [r7, #20]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	693a      	ldr	r2, [r7, #16]
 8005fbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	697a      	ldr	r2, [r7, #20]
 8005fc2:	621a      	str	r2, [r3, #32]
}
 8005fc4:	bf00      	nop
 8005fc6:	371c      	adds	r7, #28
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr

08005fd0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b087      	sub	sp, #28
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]
 8005fdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6a1b      	ldr	r3, [r3, #32]
 8005fe2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6a1b      	ldr	r3, [r3, #32]
 8005fe8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	69db      	ldr	r3, [r3, #28]
 8005ff4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	f023 0303 	bic.w	r3, r3, #3
 8005ffc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005ffe:	693a      	ldr	r2, [r7, #16]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	4313      	orrs	r3, r2
 8006004:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006006:	693b      	ldr	r3, [r7, #16]
 8006008:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800600c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	011b      	lsls	r3, r3, #4
 8006012:	b2db      	uxtb	r3, r3
 8006014:	693a      	ldr	r2, [r7, #16]
 8006016:	4313      	orrs	r3, r2
 8006018:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006020:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	021b      	lsls	r3, r3, #8
 8006026:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800602a:	697a      	ldr	r2, [r7, #20]
 800602c:	4313      	orrs	r3, r2
 800602e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	693a      	ldr	r2, [r7, #16]
 8006034:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	697a      	ldr	r2, [r7, #20]
 800603a:	621a      	str	r2, [r3, #32]
}
 800603c:	bf00      	nop
 800603e:	371c      	adds	r7, #28
 8006040:	46bd      	mov	sp, r7
 8006042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006046:	4770      	bx	lr

08006048 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006048:	b480      	push	{r7}
 800604a:	b087      	sub	sp, #28
 800604c:	af00      	add	r7, sp, #0
 800604e:	60f8      	str	r0, [r7, #12]
 8006050:	60b9      	str	r1, [r7, #8]
 8006052:	607a      	str	r2, [r7, #4]
 8006054:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	6a1b      	ldr	r3, [r3, #32]
 800605a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	6a1b      	ldr	r3, [r3, #32]
 8006060:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	69db      	ldr	r3, [r3, #28]
 800606c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006074:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	021b      	lsls	r3, r3, #8
 800607a:	693a      	ldr	r2, [r7, #16]
 800607c:	4313      	orrs	r3, r2
 800607e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006086:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	031b      	lsls	r3, r3, #12
 800608c:	b29b      	uxth	r3, r3
 800608e:	693a      	ldr	r2, [r7, #16]
 8006090:	4313      	orrs	r3, r2
 8006092:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800609a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	031b      	lsls	r3, r3, #12
 80060a0:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80060a4:	697a      	ldr	r2, [r7, #20]
 80060a6:	4313      	orrs	r3, r2
 80060a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	693a      	ldr	r2, [r7, #16]
 80060ae:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	697a      	ldr	r2, [r7, #20]
 80060b4:	621a      	str	r2, [r3, #32]
}
 80060b6:	bf00      	nop
 80060b8:	371c      	adds	r7, #28
 80060ba:	46bd      	mov	sp, r7
 80060bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c0:	4770      	bx	lr

080060c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80060c2:	b480      	push	{r7}
 80060c4:	b085      	sub	sp, #20
 80060c6:	af00      	add	r7, sp, #0
 80060c8:	6078      	str	r0, [r7, #4]
 80060ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80060da:	683a      	ldr	r2, [r7, #0]
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	4313      	orrs	r3, r2
 80060e0:	f043 0307 	orr.w	r3, r3, #7
 80060e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	68fa      	ldr	r2, [r7, #12]
 80060ea:	609a      	str	r2, [r3, #8]
}
 80060ec:	bf00      	nop
 80060ee:	3714      	adds	r7, #20
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr

080060f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b087      	sub	sp, #28
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	607a      	str	r2, [r7, #4]
 8006104:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006112:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	021a      	lsls	r2, r3, #8
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	431a      	orrs	r2, r3
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	4313      	orrs	r3, r2
 8006120:	697a      	ldr	r2, [r7, #20]
 8006122:	4313      	orrs	r3, r2
 8006124:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	609a      	str	r2, [r3, #8]
}
 800612c:	bf00      	nop
 800612e:	371c      	adds	r7, #28
 8006130:	46bd      	mov	sp, r7
 8006132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006136:	4770      	bx	lr

08006138 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006138:	b480      	push	{r7}
 800613a:	b087      	sub	sp, #28
 800613c:	af00      	add	r7, sp, #0
 800613e:	60f8      	str	r0, [r7, #12]
 8006140:	60b9      	str	r1, [r7, #8]
 8006142:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	f003 031f 	and.w	r3, r3, #31
 800614a:	2201      	movs	r2, #1
 800614c:	fa02 f303 	lsl.w	r3, r2, r3
 8006150:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	6a1a      	ldr	r2, [r3, #32]
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	43db      	mvns	r3, r3
 800615a:	401a      	ands	r2, r3
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6a1a      	ldr	r2, [r3, #32]
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	f003 031f 	and.w	r3, r3, #31
 800616a:	6879      	ldr	r1, [r7, #4]
 800616c:	fa01 f303 	lsl.w	r3, r1, r3
 8006170:	431a      	orrs	r2, r3
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	621a      	str	r2, [r3, #32]
}
 8006176:	bf00      	nop
 8006178:	371c      	adds	r7, #28
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
	...

08006184 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006184:	b480      	push	{r7}
 8006186:	b085      	sub	sp, #20
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006194:	2b01      	cmp	r3, #1
 8006196:	d101      	bne.n	800619c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006198:	2302      	movs	r3, #2
 800619a:	e06d      	b.n	8006278 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2202      	movs	r2, #2
 80061a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a30      	ldr	r2, [pc, #192]	@ (8006284 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d004      	beq.n	80061d0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a2f      	ldr	r2, [pc, #188]	@ (8006288 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d108      	bne.n	80061e2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80061d6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	685b      	ldr	r3, [r3, #4]
 80061dc:	68fa      	ldr	r2, [r7, #12]
 80061de:	4313      	orrs	r3, r2
 80061e0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061e8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	68fa      	ldr	r2, [r7, #12]
 80061f0:	4313      	orrs	r3, r2
 80061f2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	68fa      	ldr	r2, [r7, #12]
 80061fa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a20      	ldr	r2, [pc, #128]	@ (8006284 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d022      	beq.n	800624c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800620e:	d01d      	beq.n	800624c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a1d      	ldr	r2, [pc, #116]	@ (800628c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d018      	beq.n	800624c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a1c      	ldr	r2, [pc, #112]	@ (8006290 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d013      	beq.n	800624c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a1a      	ldr	r2, [pc, #104]	@ (8006294 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d00e      	beq.n	800624c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a15      	ldr	r2, [pc, #84]	@ (8006288 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d009      	beq.n	800624c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a16      	ldr	r2, [pc, #88]	@ (8006298 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d004      	beq.n	800624c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a15      	ldr	r2, [pc, #84]	@ (800629c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d10c      	bne.n	8006266 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006252:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	689b      	ldr	r3, [r3, #8]
 8006258:	68ba      	ldr	r2, [r7, #8]
 800625a:	4313      	orrs	r3, r2
 800625c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	68ba      	ldr	r2, [r7, #8]
 8006264:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2201      	movs	r2, #1
 800626a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2200      	movs	r2, #0
 8006272:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006276:	2300      	movs	r3, #0
}
 8006278:	4618      	mov	r0, r3
 800627a:	3714      	adds	r7, #20
 800627c:	46bd      	mov	sp, r7
 800627e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006282:	4770      	bx	lr
 8006284:	40010000 	.word	0x40010000
 8006288:	40010400 	.word	0x40010400
 800628c:	40000400 	.word	0x40000400
 8006290:	40000800 	.word	0x40000800
 8006294:	40000c00 	.word	0x40000c00
 8006298:	40014000 	.word	0x40014000
 800629c:	40001800 	.word	0x40001800

080062a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062a8:	bf00      	nop
 80062aa:	370c      	adds	r7, #12
 80062ac:	46bd      	mov	sp, r7
 80062ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b2:	4770      	bx	lr

080062b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062b4:	b480      	push	{r7}
 80062b6:	b083      	sub	sp, #12
 80062b8:	af00      	add	r7, sp, #0
 80062ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062bc:	bf00      	nop
 80062be:	370c      	adds	r7, #12
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr

080062c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80062d0:	bf00      	nop
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b082      	sub	sp, #8
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d101      	bne.n	80062ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	e040      	b.n	8006370 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d106      	bne.n	8006304 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f7fb fece 	bl	80020a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2224      	movs	r2, #36	@ 0x24
 8006308:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	681a      	ldr	r2, [r3, #0]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f022 0201 	bic.w	r2, r2, #1
 8006318:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800631e:	2b00      	cmp	r3, #0
 8006320:	d002      	beq.n	8006328 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f000 fddc 	bl	8006ee0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f000 fb75 	bl	8006a18 <UART_SetConfig>
 800632e:	4603      	mov	r3, r0
 8006330:	2b01      	cmp	r3, #1
 8006332:	d101      	bne.n	8006338 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006334:	2301      	movs	r3, #1
 8006336:	e01b      	b.n	8006370 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	685a      	ldr	r2, [r3, #4]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006346:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	689a      	ldr	r2, [r3, #8]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006356:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	681a      	ldr	r2, [r3, #0]
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f042 0201 	orr.w	r2, r2, #1
 8006366:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f000 fe5b 	bl	8007024 <UART_CheckIdleState>
 800636e:	4603      	mov	r3, r0
}
 8006370:	4618      	mov	r0, r3
 8006372:	3708      	adds	r7, #8
 8006374:	46bd      	mov	sp, r7
 8006376:	bd80      	pop	{r7, pc}

08006378 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b08a      	sub	sp, #40	@ 0x28
 800637c:	af00      	add	r7, sp, #0
 800637e:	60f8      	str	r0, [r7, #12]
 8006380:	60b9      	str	r1, [r7, #8]
 8006382:	4613      	mov	r3, r2
 8006384:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800638c:	2b20      	cmp	r3, #32
 800638e:	d132      	bne.n	80063f6 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d002      	beq.n	800639c <HAL_UART_Receive_IT+0x24>
 8006396:	88fb      	ldrh	r3, [r7, #6]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d101      	bne.n	80063a0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	e02b      	b.n	80063f8 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2200      	movs	r2, #0
 80063a4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d018      	beq.n	80063e6 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	e853 3f00 	ldrex	r3, [r3]
 80063c0:	613b      	str	r3, [r7, #16]
   return(result);
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80063c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	461a      	mov	r2, r3
 80063d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d2:	623b      	str	r3, [r7, #32]
 80063d4:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063d6:	69f9      	ldr	r1, [r7, #28]
 80063d8:	6a3a      	ldr	r2, [r7, #32]
 80063da:	e841 2300 	strex	r3, r2, [r1]
 80063de:	61bb      	str	r3, [r7, #24]
   return(result);
 80063e0:	69bb      	ldr	r3, [r7, #24]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d1e6      	bne.n	80063b4 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80063e6:	88fb      	ldrh	r3, [r7, #6]
 80063e8:	461a      	mov	r2, r3
 80063ea:	68b9      	ldr	r1, [r7, #8]
 80063ec:	68f8      	ldr	r0, [r7, #12]
 80063ee:	f000 fedd 	bl	80071ac <UART_Start_Receive_IT>
 80063f2:	4603      	mov	r3, r0
 80063f4:	e000      	b.n	80063f8 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80063f6:	2302      	movs	r3, #2
  }
}
 80063f8:	4618      	mov	r0, r3
 80063fa:	3728      	adds	r7, #40	@ 0x28
 80063fc:	46bd      	mov	sp, r7
 80063fe:	bd80      	pop	{r7, pc}

08006400 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b0ba      	sub	sp, #232	@ 0xe8
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	69db      	ldr	r3, [r3, #28]
 800640e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	689b      	ldr	r3, [r3, #8]
 8006422:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006426:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800642a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800642e:	4013      	ands	r3, r2
 8006430:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006434:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006438:	2b00      	cmp	r3, #0
 800643a:	d115      	bne.n	8006468 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800643c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006440:	f003 0320 	and.w	r3, r3, #32
 8006444:	2b00      	cmp	r3, #0
 8006446:	d00f      	beq.n	8006468 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006448:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800644c:	f003 0320 	and.w	r3, r3, #32
 8006450:	2b00      	cmp	r3, #0
 8006452:	d009      	beq.n	8006468 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006458:	2b00      	cmp	r3, #0
 800645a:	f000 82b1 	beq.w	80069c0 <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	4798      	blx	r3
      }
      return;
 8006466:	e2ab      	b.n	80069c0 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006468:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800646c:	2b00      	cmp	r3, #0
 800646e:	f000 8117 	beq.w	80066a0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006472:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006476:	f003 0301 	and.w	r3, r3, #1
 800647a:	2b00      	cmp	r3, #0
 800647c:	d106      	bne.n	800648c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800647e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006482:	4b85      	ldr	r3, [pc, #532]	@ (8006698 <HAL_UART_IRQHandler+0x298>)
 8006484:	4013      	ands	r3, r2
 8006486:	2b00      	cmp	r3, #0
 8006488:	f000 810a 	beq.w	80066a0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800648c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006490:	f003 0301 	and.w	r3, r3, #1
 8006494:	2b00      	cmp	r3, #0
 8006496:	d011      	beq.n	80064bc <HAL_UART_IRQHandler+0xbc>
 8006498:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800649c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d00b      	beq.n	80064bc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2201      	movs	r2, #1
 80064aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80064b2:	f043 0201 	orr.w	r2, r3, #1
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80064bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064c0:	f003 0302 	and.w	r3, r3, #2
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d011      	beq.n	80064ec <HAL_UART_IRQHandler+0xec>
 80064c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064cc:	f003 0301 	and.w	r3, r3, #1
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d00b      	beq.n	80064ec <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	2202      	movs	r2, #2
 80064da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80064e2:	f043 0204 	orr.w	r2, r3, #4
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80064ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064f0:	f003 0304 	and.w	r3, r3, #4
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d011      	beq.n	800651c <HAL_UART_IRQHandler+0x11c>
 80064f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064fc:	f003 0301 	and.w	r3, r3, #1
 8006500:	2b00      	cmp	r3, #0
 8006502:	d00b      	beq.n	800651c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	2204      	movs	r2, #4
 800650a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006512:	f043 0202 	orr.w	r2, r3, #2
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800651c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006520:	f003 0308 	and.w	r3, r3, #8
 8006524:	2b00      	cmp	r3, #0
 8006526:	d017      	beq.n	8006558 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006528:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800652c:	f003 0320 	and.w	r3, r3, #32
 8006530:	2b00      	cmp	r3, #0
 8006532:	d105      	bne.n	8006540 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006534:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006538:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800653c:	2b00      	cmp	r3, #0
 800653e:	d00b      	beq.n	8006558 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	2208      	movs	r2, #8
 8006546:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800654e:	f043 0208 	orr.w	r2, r3, #8
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006558:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800655c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006560:	2b00      	cmp	r3, #0
 8006562:	d012      	beq.n	800658a <HAL_UART_IRQHandler+0x18a>
 8006564:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006568:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800656c:	2b00      	cmp	r3, #0
 800656e:	d00c      	beq.n	800658a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006578:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006580:	f043 0220 	orr.w	r2, r3, #32
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006590:	2b00      	cmp	r3, #0
 8006592:	f000 8217 	beq.w	80069c4 <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006596:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800659a:	f003 0320 	and.w	r3, r3, #32
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00d      	beq.n	80065be <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80065a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065a6:	f003 0320 	and.w	r3, r3, #32
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d007      	beq.n	80065be <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d003      	beq.n	80065be <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065c4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065d2:	2b40      	cmp	r3, #64	@ 0x40
 80065d4:	d005      	beq.n	80065e2 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80065d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80065da:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d04f      	beq.n	8006682 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80065e2:	6878      	ldr	r0, [r7, #4]
 80065e4:	f000 fea8 	bl	8007338 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	689b      	ldr	r3, [r3, #8]
 80065ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065f2:	2b40      	cmp	r3, #64	@ 0x40
 80065f4:	d141      	bne.n	800667a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	3308      	adds	r3, #8
 80065fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006600:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006604:	e853 3f00 	ldrex	r3, [r3]
 8006608:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800660c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006610:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006614:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	3308      	adds	r3, #8
 800661e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006622:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006626:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800662a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800662e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006632:	e841 2300 	strex	r3, r2, [r1]
 8006636:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800663a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800663e:	2b00      	cmp	r3, #0
 8006640:	d1d9      	bne.n	80065f6 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006646:	2b00      	cmp	r3, #0
 8006648:	d013      	beq.n	8006672 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800664e:	4a13      	ldr	r2, [pc, #76]	@ (800669c <HAL_UART_IRQHandler+0x29c>)
 8006650:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006656:	4618      	mov	r0, r3
 8006658:	f7fc f85d 	bl	8002716 <HAL_DMA_Abort_IT>
 800665c:	4603      	mov	r3, r0
 800665e:	2b00      	cmp	r3, #0
 8006660:	d017      	beq.n	8006692 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006666:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006668:	687a      	ldr	r2, [r7, #4]
 800666a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800666c:	4610      	mov	r0, r2
 800666e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006670:	e00f      	b.n	8006692 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 f9ba 	bl	80069ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006678:	e00b      	b.n	8006692 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 f9b6 	bl	80069ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006680:	e007      	b.n	8006692 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 f9b2 	bl	80069ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2200      	movs	r2, #0
 800668c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8006690:	e198      	b.n	80069c4 <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006692:	bf00      	nop
    return;
 8006694:	e196      	b.n	80069c4 <HAL_UART_IRQHandler+0x5c4>
 8006696:	bf00      	nop
 8006698:	04000120 	.word	0x04000120
 800669c:	08007401 	.word	0x08007401

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	f040 8166 	bne.w	8006976 <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80066aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066ae:	f003 0310 	and.w	r3, r3, #16
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	f000 815f 	beq.w	8006976 <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80066b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066bc:	f003 0310 	and.w	r3, r3, #16
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	f000 8158 	beq.w	8006976 <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	2210      	movs	r2, #16
 80066cc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066d8:	2b40      	cmp	r3, #64	@ 0x40
 80066da:	f040 80d0 	bne.w	800687e <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80066ea:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	f000 80ab 	beq.w	800684a <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80066fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80066fe:	429a      	cmp	r2, r3
 8006700:	f080 80a3 	bcs.w	800684a <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800670a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006712:	69db      	ldr	r3, [r3, #28]
 8006714:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006718:	f000 8086 	beq.w	8006828 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006724:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006728:	e853 3f00 	ldrex	r3, [r3]
 800672c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006730:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006734:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006738:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	461a      	mov	r2, r3
 8006742:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006746:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800674a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800674e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006752:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006756:	e841 2300 	strex	r3, r2, [r1]
 800675a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800675e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006762:	2b00      	cmp	r3, #0
 8006764:	d1da      	bne.n	800671c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	3308      	adds	r3, #8
 800676c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800676e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006770:	e853 3f00 	ldrex	r3, [r3]
 8006774:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006776:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006778:	f023 0301 	bic.w	r3, r3, #1
 800677c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	3308      	adds	r3, #8
 8006786:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800678a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800678e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006790:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006792:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006796:	e841 2300 	strex	r3, r2, [r1]
 800679a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800679c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d1e1      	bne.n	8006766 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	3308      	adds	r3, #8
 80067a8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80067ac:	e853 3f00 	ldrex	r3, [r3]
 80067b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80067b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80067b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	3308      	adds	r3, #8
 80067c2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80067c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80067c8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ca:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80067cc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80067ce:	e841 2300 	strex	r3, r2, [r1]
 80067d2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80067d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d1e3      	bne.n	80067a2 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2220      	movs	r2, #32
 80067de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067f0:	e853 3f00 	ldrex	r3, [r3]
 80067f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80067f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067f8:	f023 0310 	bic.w	r3, r3, #16
 80067fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	461a      	mov	r2, r3
 8006806:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800680a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800680c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800680e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006810:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006812:	e841 2300 	strex	r3, r2, [r1]
 8006816:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006818:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800681a:	2b00      	cmp	r3, #0
 800681c:	d1e4      	bne.n	80067e8 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006822:	4618      	mov	r0, r3
 8006824:	f7fb ff07 	bl	8002636 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2202      	movs	r2, #2
 800682c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800683a:	b29b      	uxth	r3, r3
 800683c:	1ad3      	subs	r3, r2, r3
 800683e:	b29b      	uxth	r3, r3
 8006840:	4619      	mov	r1, r3
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f000 f8dc 	bl	8006a00 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006848:	e0be      	b.n	80069c8 <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006850:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006854:	429a      	cmp	r2, r3
 8006856:	f040 80b7 	bne.w	80069c8 <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800685e:	69db      	ldr	r3, [r3, #28]
 8006860:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006864:	f040 80b0 	bne.w	80069c8 <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2202      	movs	r2, #2
 800686c:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006874:	4619      	mov	r1, r3
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f000 f8c2 	bl	8006a00 <HAL_UARTEx_RxEventCallback>
      return;
 800687c:	e0a4      	b.n	80069c8 <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800688a:	b29b      	uxth	r3, r3
 800688c:	1ad3      	subs	r3, r2, r3
 800688e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006898:	b29b      	uxth	r3, r3
 800689a:	2b00      	cmp	r3, #0
 800689c:	f000 8096 	beq.w	80069cc <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 80068a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	f000 8091 	beq.w	80069cc <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068b2:	e853 3f00 	ldrex	r3, [r3]
 80068b6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80068b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80068be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	461a      	mov	r2, r3
 80068c8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80068cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80068ce:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80068d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80068d4:	e841 2300 	strex	r3, r2, [r1]
 80068d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80068da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d1e4      	bne.n	80068aa <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	3308      	adds	r3, #8
 80068e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ea:	e853 3f00 	ldrex	r3, [r3]
 80068ee:	623b      	str	r3, [r7, #32]
   return(result);
 80068f0:	6a3b      	ldr	r3, [r7, #32]
 80068f2:	f023 0301 	bic.w	r3, r3, #1
 80068f6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	3308      	adds	r3, #8
 8006900:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006904:	633a      	str	r2, [r7, #48]	@ 0x30
 8006906:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006908:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800690a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800690c:	e841 2300 	strex	r3, r2, [r1]
 8006910:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006914:	2b00      	cmp	r3, #0
 8006916:	d1e3      	bne.n	80068e0 <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2220      	movs	r2, #32
 800691c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2200      	movs	r2, #0
 8006924:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2200      	movs	r2, #0
 800692a:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006932:	693b      	ldr	r3, [r7, #16]
 8006934:	e853 3f00 	ldrex	r3, [r3]
 8006938:	60fb      	str	r3, [r7, #12]
   return(result);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	f023 0310 	bic.w	r3, r3, #16
 8006940:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	461a      	mov	r2, r3
 800694a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800694e:	61fb      	str	r3, [r7, #28]
 8006950:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006952:	69b9      	ldr	r1, [r7, #24]
 8006954:	69fa      	ldr	r2, [r7, #28]
 8006956:	e841 2300 	strex	r3, r2, [r1]
 800695a:	617b      	str	r3, [r7, #20]
   return(result);
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d1e4      	bne.n	800692c <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2202      	movs	r2, #2
 8006966:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006968:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800696c:	4619      	mov	r1, r3
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 f846 	bl	8006a00 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006974:	e02a      	b.n	80069cc <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006976:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800697a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800697e:	2b00      	cmp	r3, #0
 8006980:	d00e      	beq.n	80069a0 <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006982:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006986:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800698a:	2b00      	cmp	r3, #0
 800698c:	d008      	beq.n	80069a0 <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006992:	2b00      	cmp	r3, #0
 8006994:	d01c      	beq.n	80069d0 <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	4798      	blx	r3
    }
    return;
 800699e:	e017      	b.n	80069d0 <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80069a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d012      	beq.n	80069d2 <HAL_UART_IRQHandler+0x5d2>
 80069ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d00c      	beq.n	80069d2 <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f000 fd33 	bl	8007424 <UART_EndTransmit_IT>
    return;
 80069be:	e008      	b.n	80069d2 <HAL_UART_IRQHandler+0x5d2>
      return;
 80069c0:	bf00      	nop
 80069c2:	e006      	b.n	80069d2 <HAL_UART_IRQHandler+0x5d2>
    return;
 80069c4:	bf00      	nop
 80069c6:	e004      	b.n	80069d2 <HAL_UART_IRQHandler+0x5d2>
      return;
 80069c8:	bf00      	nop
 80069ca:	e002      	b.n	80069d2 <HAL_UART_IRQHandler+0x5d2>
      return;
 80069cc:	bf00      	nop
 80069ce:	e000      	b.n	80069d2 <HAL_UART_IRQHandler+0x5d2>
    return;
 80069d0:	bf00      	nop
  }

}
 80069d2:	37e8      	adds	r7, #232	@ 0xe8
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}

080069d8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80069d8:	b480      	push	{r7}
 80069da:	b083      	sub	sp, #12
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80069e0:	bf00      	nop
 80069e2:	370c      	adds	r7, #12
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr

080069ec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80069ec:	b480      	push	{r7}
 80069ee:	b083      	sub	sp, #12
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80069f4:	bf00      	nop
 80069f6:	370c      	adds	r7, #12
 80069f8:	46bd      	mov	sp, r7
 80069fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fe:	4770      	bx	lr

08006a00 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b083      	sub	sp, #12
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	460b      	mov	r3, r1
 8006a0a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006a0c:	bf00      	nop
 8006a0e:	370c      	adds	r7, #12
 8006a10:	46bd      	mov	sp, r7
 8006a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a16:	4770      	bx	lr

08006a18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b088      	sub	sp, #32
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a20:	2300      	movs	r3, #0
 8006a22:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	689a      	ldr	r2, [r3, #8]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	691b      	ldr	r3, [r3, #16]
 8006a2c:	431a      	orrs	r2, r3
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	695b      	ldr	r3, [r3, #20]
 8006a32:	431a      	orrs	r2, r3
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	69db      	ldr	r3, [r3, #28]
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	681a      	ldr	r2, [r3, #0]
 8006a42:	4ba6      	ldr	r3, [pc, #664]	@ (8006cdc <UART_SetConfig+0x2c4>)
 8006a44:	4013      	ands	r3, r2
 8006a46:	687a      	ldr	r2, [r7, #4]
 8006a48:	6812      	ldr	r2, [r2, #0]
 8006a4a:	6979      	ldr	r1, [r7, #20]
 8006a4c:	430b      	orrs	r3, r1
 8006a4e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	68da      	ldr	r2, [r3, #12]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	430a      	orrs	r2, r1
 8006a64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	699b      	ldr	r3, [r3, #24]
 8006a6a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6a1b      	ldr	r3, [r3, #32]
 8006a70:	697a      	ldr	r2, [r7, #20]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	697a      	ldr	r2, [r7, #20]
 8006a86:	430a      	orrs	r2, r1
 8006a88:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a94      	ldr	r2, [pc, #592]	@ (8006ce0 <UART_SetConfig+0x2c8>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d120      	bne.n	8006ad6 <UART_SetConfig+0xbe>
 8006a94:	4b93      	ldr	r3, [pc, #588]	@ (8006ce4 <UART_SetConfig+0x2cc>)
 8006a96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a9a:	f003 0303 	and.w	r3, r3, #3
 8006a9e:	2b03      	cmp	r3, #3
 8006aa0:	d816      	bhi.n	8006ad0 <UART_SetConfig+0xb8>
 8006aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8006aa8 <UART_SetConfig+0x90>)
 8006aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aa8:	08006ab9 	.word	0x08006ab9
 8006aac:	08006ac5 	.word	0x08006ac5
 8006ab0:	08006abf 	.word	0x08006abf
 8006ab4:	08006acb 	.word	0x08006acb
 8006ab8:	2301      	movs	r3, #1
 8006aba:	77fb      	strb	r3, [r7, #31]
 8006abc:	e150      	b.n	8006d60 <UART_SetConfig+0x348>
 8006abe:	2302      	movs	r3, #2
 8006ac0:	77fb      	strb	r3, [r7, #31]
 8006ac2:	e14d      	b.n	8006d60 <UART_SetConfig+0x348>
 8006ac4:	2304      	movs	r3, #4
 8006ac6:	77fb      	strb	r3, [r7, #31]
 8006ac8:	e14a      	b.n	8006d60 <UART_SetConfig+0x348>
 8006aca:	2308      	movs	r3, #8
 8006acc:	77fb      	strb	r3, [r7, #31]
 8006ace:	e147      	b.n	8006d60 <UART_SetConfig+0x348>
 8006ad0:	2310      	movs	r3, #16
 8006ad2:	77fb      	strb	r3, [r7, #31]
 8006ad4:	e144      	b.n	8006d60 <UART_SetConfig+0x348>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a83      	ldr	r2, [pc, #524]	@ (8006ce8 <UART_SetConfig+0x2d0>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d132      	bne.n	8006b46 <UART_SetConfig+0x12e>
 8006ae0:	4b80      	ldr	r3, [pc, #512]	@ (8006ce4 <UART_SetConfig+0x2cc>)
 8006ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ae6:	f003 030c 	and.w	r3, r3, #12
 8006aea:	2b0c      	cmp	r3, #12
 8006aec:	d828      	bhi.n	8006b40 <UART_SetConfig+0x128>
 8006aee:	a201      	add	r2, pc, #4	@ (adr r2, 8006af4 <UART_SetConfig+0xdc>)
 8006af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006af4:	08006b29 	.word	0x08006b29
 8006af8:	08006b41 	.word	0x08006b41
 8006afc:	08006b41 	.word	0x08006b41
 8006b00:	08006b41 	.word	0x08006b41
 8006b04:	08006b35 	.word	0x08006b35
 8006b08:	08006b41 	.word	0x08006b41
 8006b0c:	08006b41 	.word	0x08006b41
 8006b10:	08006b41 	.word	0x08006b41
 8006b14:	08006b2f 	.word	0x08006b2f
 8006b18:	08006b41 	.word	0x08006b41
 8006b1c:	08006b41 	.word	0x08006b41
 8006b20:	08006b41 	.word	0x08006b41
 8006b24:	08006b3b 	.word	0x08006b3b
 8006b28:	2300      	movs	r3, #0
 8006b2a:	77fb      	strb	r3, [r7, #31]
 8006b2c:	e118      	b.n	8006d60 <UART_SetConfig+0x348>
 8006b2e:	2302      	movs	r3, #2
 8006b30:	77fb      	strb	r3, [r7, #31]
 8006b32:	e115      	b.n	8006d60 <UART_SetConfig+0x348>
 8006b34:	2304      	movs	r3, #4
 8006b36:	77fb      	strb	r3, [r7, #31]
 8006b38:	e112      	b.n	8006d60 <UART_SetConfig+0x348>
 8006b3a:	2308      	movs	r3, #8
 8006b3c:	77fb      	strb	r3, [r7, #31]
 8006b3e:	e10f      	b.n	8006d60 <UART_SetConfig+0x348>
 8006b40:	2310      	movs	r3, #16
 8006b42:	77fb      	strb	r3, [r7, #31]
 8006b44:	e10c      	b.n	8006d60 <UART_SetConfig+0x348>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a68      	ldr	r2, [pc, #416]	@ (8006cec <UART_SetConfig+0x2d4>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d120      	bne.n	8006b92 <UART_SetConfig+0x17a>
 8006b50:	4b64      	ldr	r3, [pc, #400]	@ (8006ce4 <UART_SetConfig+0x2cc>)
 8006b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b56:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006b5a:	2b30      	cmp	r3, #48	@ 0x30
 8006b5c:	d013      	beq.n	8006b86 <UART_SetConfig+0x16e>
 8006b5e:	2b30      	cmp	r3, #48	@ 0x30
 8006b60:	d814      	bhi.n	8006b8c <UART_SetConfig+0x174>
 8006b62:	2b20      	cmp	r3, #32
 8006b64:	d009      	beq.n	8006b7a <UART_SetConfig+0x162>
 8006b66:	2b20      	cmp	r3, #32
 8006b68:	d810      	bhi.n	8006b8c <UART_SetConfig+0x174>
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d002      	beq.n	8006b74 <UART_SetConfig+0x15c>
 8006b6e:	2b10      	cmp	r3, #16
 8006b70:	d006      	beq.n	8006b80 <UART_SetConfig+0x168>
 8006b72:	e00b      	b.n	8006b8c <UART_SetConfig+0x174>
 8006b74:	2300      	movs	r3, #0
 8006b76:	77fb      	strb	r3, [r7, #31]
 8006b78:	e0f2      	b.n	8006d60 <UART_SetConfig+0x348>
 8006b7a:	2302      	movs	r3, #2
 8006b7c:	77fb      	strb	r3, [r7, #31]
 8006b7e:	e0ef      	b.n	8006d60 <UART_SetConfig+0x348>
 8006b80:	2304      	movs	r3, #4
 8006b82:	77fb      	strb	r3, [r7, #31]
 8006b84:	e0ec      	b.n	8006d60 <UART_SetConfig+0x348>
 8006b86:	2308      	movs	r3, #8
 8006b88:	77fb      	strb	r3, [r7, #31]
 8006b8a:	e0e9      	b.n	8006d60 <UART_SetConfig+0x348>
 8006b8c:	2310      	movs	r3, #16
 8006b8e:	77fb      	strb	r3, [r7, #31]
 8006b90:	e0e6      	b.n	8006d60 <UART_SetConfig+0x348>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a56      	ldr	r2, [pc, #344]	@ (8006cf0 <UART_SetConfig+0x2d8>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d120      	bne.n	8006bde <UART_SetConfig+0x1c6>
 8006b9c:	4b51      	ldr	r3, [pc, #324]	@ (8006ce4 <UART_SetConfig+0x2cc>)
 8006b9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ba2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006ba6:	2bc0      	cmp	r3, #192	@ 0xc0
 8006ba8:	d013      	beq.n	8006bd2 <UART_SetConfig+0x1ba>
 8006baa:	2bc0      	cmp	r3, #192	@ 0xc0
 8006bac:	d814      	bhi.n	8006bd8 <UART_SetConfig+0x1c0>
 8006bae:	2b80      	cmp	r3, #128	@ 0x80
 8006bb0:	d009      	beq.n	8006bc6 <UART_SetConfig+0x1ae>
 8006bb2:	2b80      	cmp	r3, #128	@ 0x80
 8006bb4:	d810      	bhi.n	8006bd8 <UART_SetConfig+0x1c0>
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d002      	beq.n	8006bc0 <UART_SetConfig+0x1a8>
 8006bba:	2b40      	cmp	r3, #64	@ 0x40
 8006bbc:	d006      	beq.n	8006bcc <UART_SetConfig+0x1b4>
 8006bbe:	e00b      	b.n	8006bd8 <UART_SetConfig+0x1c0>
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	77fb      	strb	r3, [r7, #31]
 8006bc4:	e0cc      	b.n	8006d60 <UART_SetConfig+0x348>
 8006bc6:	2302      	movs	r3, #2
 8006bc8:	77fb      	strb	r3, [r7, #31]
 8006bca:	e0c9      	b.n	8006d60 <UART_SetConfig+0x348>
 8006bcc:	2304      	movs	r3, #4
 8006bce:	77fb      	strb	r3, [r7, #31]
 8006bd0:	e0c6      	b.n	8006d60 <UART_SetConfig+0x348>
 8006bd2:	2308      	movs	r3, #8
 8006bd4:	77fb      	strb	r3, [r7, #31]
 8006bd6:	e0c3      	b.n	8006d60 <UART_SetConfig+0x348>
 8006bd8:	2310      	movs	r3, #16
 8006bda:	77fb      	strb	r3, [r7, #31]
 8006bdc:	e0c0      	b.n	8006d60 <UART_SetConfig+0x348>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a44      	ldr	r2, [pc, #272]	@ (8006cf4 <UART_SetConfig+0x2dc>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d125      	bne.n	8006c34 <UART_SetConfig+0x21c>
 8006be8:	4b3e      	ldr	r3, [pc, #248]	@ (8006ce4 <UART_SetConfig+0x2cc>)
 8006bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bf2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006bf6:	d017      	beq.n	8006c28 <UART_SetConfig+0x210>
 8006bf8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006bfc:	d817      	bhi.n	8006c2e <UART_SetConfig+0x216>
 8006bfe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c02:	d00b      	beq.n	8006c1c <UART_SetConfig+0x204>
 8006c04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c08:	d811      	bhi.n	8006c2e <UART_SetConfig+0x216>
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d003      	beq.n	8006c16 <UART_SetConfig+0x1fe>
 8006c0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c12:	d006      	beq.n	8006c22 <UART_SetConfig+0x20a>
 8006c14:	e00b      	b.n	8006c2e <UART_SetConfig+0x216>
 8006c16:	2300      	movs	r3, #0
 8006c18:	77fb      	strb	r3, [r7, #31]
 8006c1a:	e0a1      	b.n	8006d60 <UART_SetConfig+0x348>
 8006c1c:	2302      	movs	r3, #2
 8006c1e:	77fb      	strb	r3, [r7, #31]
 8006c20:	e09e      	b.n	8006d60 <UART_SetConfig+0x348>
 8006c22:	2304      	movs	r3, #4
 8006c24:	77fb      	strb	r3, [r7, #31]
 8006c26:	e09b      	b.n	8006d60 <UART_SetConfig+0x348>
 8006c28:	2308      	movs	r3, #8
 8006c2a:	77fb      	strb	r3, [r7, #31]
 8006c2c:	e098      	b.n	8006d60 <UART_SetConfig+0x348>
 8006c2e:	2310      	movs	r3, #16
 8006c30:	77fb      	strb	r3, [r7, #31]
 8006c32:	e095      	b.n	8006d60 <UART_SetConfig+0x348>
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	4a2f      	ldr	r2, [pc, #188]	@ (8006cf8 <UART_SetConfig+0x2e0>)
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d125      	bne.n	8006c8a <UART_SetConfig+0x272>
 8006c3e:	4b29      	ldr	r3, [pc, #164]	@ (8006ce4 <UART_SetConfig+0x2cc>)
 8006c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c44:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006c48:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006c4c:	d017      	beq.n	8006c7e <UART_SetConfig+0x266>
 8006c4e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006c52:	d817      	bhi.n	8006c84 <UART_SetConfig+0x26c>
 8006c54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c58:	d00b      	beq.n	8006c72 <UART_SetConfig+0x25a>
 8006c5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006c5e:	d811      	bhi.n	8006c84 <UART_SetConfig+0x26c>
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d003      	beq.n	8006c6c <UART_SetConfig+0x254>
 8006c64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c68:	d006      	beq.n	8006c78 <UART_SetConfig+0x260>
 8006c6a:	e00b      	b.n	8006c84 <UART_SetConfig+0x26c>
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	77fb      	strb	r3, [r7, #31]
 8006c70:	e076      	b.n	8006d60 <UART_SetConfig+0x348>
 8006c72:	2302      	movs	r3, #2
 8006c74:	77fb      	strb	r3, [r7, #31]
 8006c76:	e073      	b.n	8006d60 <UART_SetConfig+0x348>
 8006c78:	2304      	movs	r3, #4
 8006c7a:	77fb      	strb	r3, [r7, #31]
 8006c7c:	e070      	b.n	8006d60 <UART_SetConfig+0x348>
 8006c7e:	2308      	movs	r3, #8
 8006c80:	77fb      	strb	r3, [r7, #31]
 8006c82:	e06d      	b.n	8006d60 <UART_SetConfig+0x348>
 8006c84:	2310      	movs	r3, #16
 8006c86:	77fb      	strb	r3, [r7, #31]
 8006c88:	e06a      	b.n	8006d60 <UART_SetConfig+0x348>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a1b      	ldr	r2, [pc, #108]	@ (8006cfc <UART_SetConfig+0x2e4>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d138      	bne.n	8006d06 <UART_SetConfig+0x2ee>
 8006c94:	4b13      	ldr	r3, [pc, #76]	@ (8006ce4 <UART_SetConfig+0x2cc>)
 8006c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c9a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006c9e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006ca2:	d017      	beq.n	8006cd4 <UART_SetConfig+0x2bc>
 8006ca4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006ca8:	d82a      	bhi.n	8006d00 <UART_SetConfig+0x2e8>
 8006caa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cae:	d00b      	beq.n	8006cc8 <UART_SetConfig+0x2b0>
 8006cb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cb4:	d824      	bhi.n	8006d00 <UART_SetConfig+0x2e8>
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d003      	beq.n	8006cc2 <UART_SetConfig+0x2aa>
 8006cba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cbe:	d006      	beq.n	8006cce <UART_SetConfig+0x2b6>
 8006cc0:	e01e      	b.n	8006d00 <UART_SetConfig+0x2e8>
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	77fb      	strb	r3, [r7, #31]
 8006cc6:	e04b      	b.n	8006d60 <UART_SetConfig+0x348>
 8006cc8:	2302      	movs	r3, #2
 8006cca:	77fb      	strb	r3, [r7, #31]
 8006ccc:	e048      	b.n	8006d60 <UART_SetConfig+0x348>
 8006cce:	2304      	movs	r3, #4
 8006cd0:	77fb      	strb	r3, [r7, #31]
 8006cd2:	e045      	b.n	8006d60 <UART_SetConfig+0x348>
 8006cd4:	2308      	movs	r3, #8
 8006cd6:	77fb      	strb	r3, [r7, #31]
 8006cd8:	e042      	b.n	8006d60 <UART_SetConfig+0x348>
 8006cda:	bf00      	nop
 8006cdc:	efff69f3 	.word	0xefff69f3
 8006ce0:	40011000 	.word	0x40011000
 8006ce4:	40023800 	.word	0x40023800
 8006ce8:	40004400 	.word	0x40004400
 8006cec:	40004800 	.word	0x40004800
 8006cf0:	40004c00 	.word	0x40004c00
 8006cf4:	40005000 	.word	0x40005000
 8006cf8:	40011400 	.word	0x40011400
 8006cfc:	40007800 	.word	0x40007800
 8006d00:	2310      	movs	r3, #16
 8006d02:	77fb      	strb	r3, [r7, #31]
 8006d04:	e02c      	b.n	8006d60 <UART_SetConfig+0x348>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a72      	ldr	r2, [pc, #456]	@ (8006ed4 <UART_SetConfig+0x4bc>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d125      	bne.n	8006d5c <UART_SetConfig+0x344>
 8006d10:	4b71      	ldr	r3, [pc, #452]	@ (8006ed8 <UART_SetConfig+0x4c0>)
 8006d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d16:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006d1a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006d1e:	d017      	beq.n	8006d50 <UART_SetConfig+0x338>
 8006d20:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006d24:	d817      	bhi.n	8006d56 <UART_SetConfig+0x33e>
 8006d26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d2a:	d00b      	beq.n	8006d44 <UART_SetConfig+0x32c>
 8006d2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d30:	d811      	bhi.n	8006d56 <UART_SetConfig+0x33e>
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d003      	beq.n	8006d3e <UART_SetConfig+0x326>
 8006d36:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d3a:	d006      	beq.n	8006d4a <UART_SetConfig+0x332>
 8006d3c:	e00b      	b.n	8006d56 <UART_SetConfig+0x33e>
 8006d3e:	2300      	movs	r3, #0
 8006d40:	77fb      	strb	r3, [r7, #31]
 8006d42:	e00d      	b.n	8006d60 <UART_SetConfig+0x348>
 8006d44:	2302      	movs	r3, #2
 8006d46:	77fb      	strb	r3, [r7, #31]
 8006d48:	e00a      	b.n	8006d60 <UART_SetConfig+0x348>
 8006d4a:	2304      	movs	r3, #4
 8006d4c:	77fb      	strb	r3, [r7, #31]
 8006d4e:	e007      	b.n	8006d60 <UART_SetConfig+0x348>
 8006d50:	2308      	movs	r3, #8
 8006d52:	77fb      	strb	r3, [r7, #31]
 8006d54:	e004      	b.n	8006d60 <UART_SetConfig+0x348>
 8006d56:	2310      	movs	r3, #16
 8006d58:	77fb      	strb	r3, [r7, #31]
 8006d5a:	e001      	b.n	8006d60 <UART_SetConfig+0x348>
 8006d5c:	2310      	movs	r3, #16
 8006d5e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	69db      	ldr	r3, [r3, #28]
 8006d64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d68:	d15b      	bne.n	8006e22 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006d6a:	7ffb      	ldrb	r3, [r7, #31]
 8006d6c:	2b08      	cmp	r3, #8
 8006d6e:	d828      	bhi.n	8006dc2 <UART_SetConfig+0x3aa>
 8006d70:	a201      	add	r2, pc, #4	@ (adr r2, 8006d78 <UART_SetConfig+0x360>)
 8006d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d76:	bf00      	nop
 8006d78:	08006d9d 	.word	0x08006d9d
 8006d7c:	08006da5 	.word	0x08006da5
 8006d80:	08006dad 	.word	0x08006dad
 8006d84:	08006dc3 	.word	0x08006dc3
 8006d88:	08006db3 	.word	0x08006db3
 8006d8c:	08006dc3 	.word	0x08006dc3
 8006d90:	08006dc3 	.word	0x08006dc3
 8006d94:	08006dc3 	.word	0x08006dc3
 8006d98:	08006dbb 	.word	0x08006dbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d9c:	f7fd f92a 	bl	8003ff4 <HAL_RCC_GetPCLK1Freq>
 8006da0:	61b8      	str	r0, [r7, #24]
        break;
 8006da2:	e013      	b.n	8006dcc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006da4:	f7fd f93a 	bl	800401c <HAL_RCC_GetPCLK2Freq>
 8006da8:	61b8      	str	r0, [r7, #24]
        break;
 8006daa:	e00f      	b.n	8006dcc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006dac:	4b4b      	ldr	r3, [pc, #300]	@ (8006edc <UART_SetConfig+0x4c4>)
 8006dae:	61bb      	str	r3, [r7, #24]
        break;
 8006db0:	e00c      	b.n	8006dcc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006db2:	f7fd f80d 	bl	8003dd0 <HAL_RCC_GetSysClockFreq>
 8006db6:	61b8      	str	r0, [r7, #24]
        break;
 8006db8:	e008      	b.n	8006dcc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006dba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006dbe:	61bb      	str	r3, [r7, #24]
        break;
 8006dc0:	e004      	b.n	8006dcc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	77bb      	strb	r3, [r7, #30]
        break;
 8006dca:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006dcc:	69bb      	ldr	r3, [r7, #24]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d074      	beq.n	8006ebc <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	005a      	lsls	r2, r3, #1
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	085b      	lsrs	r3, r3, #1
 8006ddc:	441a      	add	r2, r3
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006de6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	2b0f      	cmp	r3, #15
 8006dec:	d916      	bls.n	8006e1c <UART_SetConfig+0x404>
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006df4:	d212      	bcs.n	8006e1c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	b29b      	uxth	r3, r3
 8006dfa:	f023 030f 	bic.w	r3, r3, #15
 8006dfe:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	085b      	lsrs	r3, r3, #1
 8006e04:	b29b      	uxth	r3, r3
 8006e06:	f003 0307 	and.w	r3, r3, #7
 8006e0a:	b29a      	uxth	r2, r3
 8006e0c:	89fb      	ldrh	r3, [r7, #14]
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	89fa      	ldrh	r2, [r7, #14]
 8006e18:	60da      	str	r2, [r3, #12]
 8006e1a:	e04f      	b.n	8006ebc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	77bb      	strb	r3, [r7, #30]
 8006e20:	e04c      	b.n	8006ebc <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006e22:	7ffb      	ldrb	r3, [r7, #31]
 8006e24:	2b08      	cmp	r3, #8
 8006e26:	d828      	bhi.n	8006e7a <UART_SetConfig+0x462>
 8006e28:	a201      	add	r2, pc, #4	@ (adr r2, 8006e30 <UART_SetConfig+0x418>)
 8006e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e2e:	bf00      	nop
 8006e30:	08006e55 	.word	0x08006e55
 8006e34:	08006e5d 	.word	0x08006e5d
 8006e38:	08006e65 	.word	0x08006e65
 8006e3c:	08006e7b 	.word	0x08006e7b
 8006e40:	08006e6b 	.word	0x08006e6b
 8006e44:	08006e7b 	.word	0x08006e7b
 8006e48:	08006e7b 	.word	0x08006e7b
 8006e4c:	08006e7b 	.word	0x08006e7b
 8006e50:	08006e73 	.word	0x08006e73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e54:	f7fd f8ce 	bl	8003ff4 <HAL_RCC_GetPCLK1Freq>
 8006e58:	61b8      	str	r0, [r7, #24]
        break;
 8006e5a:	e013      	b.n	8006e84 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e5c:	f7fd f8de 	bl	800401c <HAL_RCC_GetPCLK2Freq>
 8006e60:	61b8      	str	r0, [r7, #24]
        break;
 8006e62:	e00f      	b.n	8006e84 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e64:	4b1d      	ldr	r3, [pc, #116]	@ (8006edc <UART_SetConfig+0x4c4>)
 8006e66:	61bb      	str	r3, [r7, #24]
        break;
 8006e68:	e00c      	b.n	8006e84 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e6a:	f7fc ffb1 	bl	8003dd0 <HAL_RCC_GetSysClockFreq>
 8006e6e:	61b8      	str	r0, [r7, #24]
        break;
 8006e70:	e008      	b.n	8006e84 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e76:	61bb      	str	r3, [r7, #24]
        break;
 8006e78:	e004      	b.n	8006e84 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	77bb      	strb	r3, [r7, #30]
        break;
 8006e82:	bf00      	nop
    }

    if (pclk != 0U)
 8006e84:	69bb      	ldr	r3, [r7, #24]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d018      	beq.n	8006ebc <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	085a      	lsrs	r2, r3, #1
 8006e90:	69bb      	ldr	r3, [r7, #24]
 8006e92:	441a      	add	r2, r3
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e9c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	2b0f      	cmp	r3, #15
 8006ea2:	d909      	bls.n	8006eb8 <UART_SetConfig+0x4a0>
 8006ea4:	693b      	ldr	r3, [r7, #16]
 8006ea6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006eaa:	d205      	bcs.n	8006eb8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006eac:	693b      	ldr	r3, [r7, #16]
 8006eae:	b29a      	uxth	r2, r3
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	60da      	str	r2, [r3, #12]
 8006eb6:	e001      	b.n	8006ebc <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006ec8:	7fbb      	ldrb	r3, [r7, #30]
}
 8006eca:	4618      	mov	r0, r3
 8006ecc:	3720      	adds	r7, #32
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}
 8006ed2:	bf00      	nop
 8006ed4:	40007c00 	.word	0x40007c00
 8006ed8:	40023800 	.word	0x40023800
 8006edc:	00f42400 	.word	0x00f42400

08006ee0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b083      	sub	sp, #12
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eec:	f003 0308 	and.w	r3, r3, #8
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d00a      	beq.n	8006f0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	430a      	orrs	r2, r1
 8006f08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f0e:	f003 0301 	and.w	r3, r3, #1
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d00a      	beq.n	8006f2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	430a      	orrs	r2, r1
 8006f2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f30:	f003 0302 	and.w	r3, r3, #2
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d00a      	beq.n	8006f4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	430a      	orrs	r2, r1
 8006f4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f52:	f003 0304 	and.w	r3, r3, #4
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d00a      	beq.n	8006f70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	430a      	orrs	r2, r1
 8006f6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f74:	f003 0310 	and.w	r3, r3, #16
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d00a      	beq.n	8006f92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	689b      	ldr	r3, [r3, #8]
 8006f82:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	430a      	orrs	r2, r1
 8006f90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f96:	f003 0320 	and.w	r3, r3, #32
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d00a      	beq.n	8006fb4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	689b      	ldr	r3, [r3, #8]
 8006fa4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	430a      	orrs	r2, r1
 8006fb2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d01a      	beq.n	8006ff6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	685b      	ldr	r3, [r3, #4]
 8006fc6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	430a      	orrs	r2, r1
 8006fd4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006fde:	d10a      	bne.n	8006ff6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	685b      	ldr	r3, [r3, #4]
 8006fe6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	430a      	orrs	r2, r1
 8006ff4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ffa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d00a      	beq.n	8007018 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	430a      	orrs	r2, r1
 8007016:	605a      	str	r2, [r3, #4]
  }
}
 8007018:	bf00      	nop
 800701a:	370c      	adds	r7, #12
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr

08007024 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b08c      	sub	sp, #48	@ 0x30
 8007028:	af02      	add	r7, sp, #8
 800702a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2200      	movs	r2, #0
 8007030:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007034:	f7fb f9be 	bl	80023b4 <HAL_GetTick>
 8007038:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f003 0308 	and.w	r3, r3, #8
 8007044:	2b08      	cmp	r3, #8
 8007046:	d12e      	bne.n	80070a6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007048:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800704c:	9300      	str	r3, [sp, #0]
 800704e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007050:	2200      	movs	r2, #0
 8007052:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f000 f83b 	bl	80070d2 <UART_WaitOnFlagUntilTimeout>
 800705c:	4603      	mov	r3, r0
 800705e:	2b00      	cmp	r3, #0
 8007060:	d021      	beq.n	80070a6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007068:	693b      	ldr	r3, [r7, #16]
 800706a:	e853 3f00 	ldrex	r3, [r3]
 800706e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007076:	623b      	str	r3, [r7, #32]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	461a      	mov	r2, r3
 800707e:	6a3b      	ldr	r3, [r7, #32]
 8007080:	61fb      	str	r3, [r7, #28]
 8007082:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007084:	69b9      	ldr	r1, [r7, #24]
 8007086:	69fa      	ldr	r2, [r7, #28]
 8007088:	e841 2300 	strex	r3, r2, [r1]
 800708c:	617b      	str	r3, [r7, #20]
   return(result);
 800708e:	697b      	ldr	r3, [r7, #20]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d1e6      	bne.n	8007062 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2220      	movs	r2, #32
 8007098:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80070a2:	2303      	movs	r3, #3
 80070a4:	e011      	b.n	80070ca <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2220      	movs	r2, #32
 80070aa:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2220      	movs	r2, #32
 80070b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2200      	movs	r2, #0
 80070b8:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2200      	movs	r2, #0
 80070be:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2200      	movs	r2, #0
 80070c4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80070c8:	2300      	movs	r3, #0
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3728      	adds	r7, #40	@ 0x28
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}

080070d2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80070d2:	b580      	push	{r7, lr}
 80070d4:	b084      	sub	sp, #16
 80070d6:	af00      	add	r7, sp, #0
 80070d8:	60f8      	str	r0, [r7, #12]
 80070da:	60b9      	str	r1, [r7, #8]
 80070dc:	603b      	str	r3, [r7, #0]
 80070de:	4613      	mov	r3, r2
 80070e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070e2:	e04f      	b.n	8007184 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070e4:	69bb      	ldr	r3, [r7, #24]
 80070e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070ea:	d04b      	beq.n	8007184 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070ec:	f7fb f962 	bl	80023b4 <HAL_GetTick>
 80070f0:	4602      	mov	r2, r0
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	1ad3      	subs	r3, r2, r3
 80070f6:	69ba      	ldr	r2, [r7, #24]
 80070f8:	429a      	cmp	r2, r3
 80070fa:	d302      	bcc.n	8007102 <UART_WaitOnFlagUntilTimeout+0x30>
 80070fc:	69bb      	ldr	r3, [r7, #24]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d101      	bne.n	8007106 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007102:	2303      	movs	r3, #3
 8007104:	e04e      	b.n	80071a4 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f003 0304 	and.w	r3, r3, #4
 8007110:	2b00      	cmp	r3, #0
 8007112:	d037      	beq.n	8007184 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	2b80      	cmp	r3, #128	@ 0x80
 8007118:	d034      	beq.n	8007184 <UART_WaitOnFlagUntilTimeout+0xb2>
 800711a:	68bb      	ldr	r3, [r7, #8]
 800711c:	2b40      	cmp	r3, #64	@ 0x40
 800711e:	d031      	beq.n	8007184 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	69db      	ldr	r3, [r3, #28]
 8007126:	f003 0308 	and.w	r3, r3, #8
 800712a:	2b08      	cmp	r3, #8
 800712c:	d110      	bne.n	8007150 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	2208      	movs	r2, #8
 8007134:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007136:	68f8      	ldr	r0, [r7, #12]
 8007138:	f000 f8fe 	bl	8007338 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2208      	movs	r2, #8
 8007140:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	2200      	movs	r2, #0
 8007148:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800714c:	2301      	movs	r3, #1
 800714e:	e029      	b.n	80071a4 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	69db      	ldr	r3, [r3, #28]
 8007156:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800715a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800715e:	d111      	bne.n	8007184 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007168:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800716a:	68f8      	ldr	r0, [r7, #12]
 800716c:	f000 f8e4 	bl	8007338 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2220      	movs	r2, #32
 8007174:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2200      	movs	r2, #0
 800717c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007180:	2303      	movs	r3, #3
 8007182:	e00f      	b.n	80071a4 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	69da      	ldr	r2, [r3, #28]
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	4013      	ands	r3, r2
 800718e:	68ba      	ldr	r2, [r7, #8]
 8007190:	429a      	cmp	r2, r3
 8007192:	bf0c      	ite	eq
 8007194:	2301      	moveq	r3, #1
 8007196:	2300      	movne	r3, #0
 8007198:	b2db      	uxtb	r3, r3
 800719a:	461a      	mov	r2, r3
 800719c:	79fb      	ldrb	r3, [r7, #7]
 800719e:	429a      	cmp	r2, r3
 80071a0:	d0a0      	beq.n	80070e4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80071a2:	2300      	movs	r3, #0
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	3710      	adds	r7, #16
 80071a8:	46bd      	mov	sp, r7
 80071aa:	bd80      	pop	{r7, pc}

080071ac <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b097      	sub	sp, #92	@ 0x5c
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	60f8      	str	r0, [r7, #12]
 80071b4:	60b9      	str	r1, [r7, #8]
 80071b6:	4613      	mov	r3, r2
 80071b8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	68ba      	ldr	r2, [r7, #8]
 80071be:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	88fa      	ldrh	r2, [r7, #6]
 80071c4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	88fa      	ldrh	r2, [r7, #6]
 80071cc:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2200      	movs	r2, #0
 80071d4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	689b      	ldr	r3, [r3, #8]
 80071da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071de:	d10e      	bne.n	80071fe <UART_Start_Receive_IT+0x52>
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	691b      	ldr	r3, [r3, #16]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d105      	bne.n	80071f4 <UART_Start_Receive_IT+0x48>
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80071ee:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80071f2:	e02d      	b.n	8007250 <UART_Start_Receive_IT+0xa4>
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	22ff      	movs	r2, #255	@ 0xff
 80071f8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80071fc:	e028      	b.n	8007250 <UART_Start_Receive_IT+0xa4>
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d10d      	bne.n	8007222 <UART_Start_Receive_IT+0x76>
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d104      	bne.n	8007218 <UART_Start_Receive_IT+0x6c>
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	22ff      	movs	r2, #255	@ 0xff
 8007212:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007216:	e01b      	b.n	8007250 <UART_Start_Receive_IT+0xa4>
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	227f      	movs	r2, #127	@ 0x7f
 800721c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007220:	e016      	b.n	8007250 <UART_Start_Receive_IT+0xa4>
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800722a:	d10d      	bne.n	8007248 <UART_Start_Receive_IT+0x9c>
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	691b      	ldr	r3, [r3, #16]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d104      	bne.n	800723e <UART_Start_Receive_IT+0x92>
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	227f      	movs	r2, #127	@ 0x7f
 8007238:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800723c:	e008      	b.n	8007250 <UART_Start_Receive_IT+0xa4>
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	223f      	movs	r2, #63	@ 0x3f
 8007242:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007246:	e003      	b.n	8007250 <UART_Start_Receive_IT+0xa4>
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	2200      	movs	r2, #0
 800724c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	2200      	movs	r2, #0
 8007254:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	2222      	movs	r2, #34	@ 0x22
 800725c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	3308      	adds	r3, #8
 8007266:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007268:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800726a:	e853 3f00 	ldrex	r3, [r3]
 800726e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007272:	f043 0301 	orr.w	r3, r3, #1
 8007276:	657b      	str	r3, [r7, #84]	@ 0x54
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	3308      	adds	r3, #8
 800727e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007280:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007282:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007284:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007286:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007288:	e841 2300 	strex	r3, r2, [r1]
 800728c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800728e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007290:	2b00      	cmp	r3, #0
 8007292:	d1e5      	bne.n	8007260 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	689b      	ldr	r3, [r3, #8]
 8007298:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800729c:	d107      	bne.n	80072ae <UART_Start_Receive_IT+0x102>
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	691b      	ldr	r3, [r3, #16]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d103      	bne.n	80072ae <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	4a21      	ldr	r2, [pc, #132]	@ (8007330 <UART_Start_Receive_IT+0x184>)
 80072aa:	669a      	str	r2, [r3, #104]	@ 0x68
 80072ac:	e002      	b.n	80072b4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	4a20      	ldr	r2, [pc, #128]	@ (8007334 <UART_Start_Receive_IT+0x188>)
 80072b2:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	691b      	ldr	r3, [r3, #16]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d019      	beq.n	80072f0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072c4:	e853 3f00 	ldrex	r3, [r3]
 80072c8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80072ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072cc:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80072d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	461a      	mov	r2, r3
 80072d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072da:	637b      	str	r3, [r7, #52]	@ 0x34
 80072dc:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072de:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80072e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80072e2:	e841 2300 	strex	r3, r2, [r1]
 80072e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80072e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d1e6      	bne.n	80072bc <UART_Start_Receive_IT+0x110>
 80072ee:	e018      	b.n	8007322 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	e853 3f00 	ldrex	r3, [r3]
 80072fc:	613b      	str	r3, [r7, #16]
   return(result);
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	f043 0320 	orr.w	r3, r3, #32
 8007304:	653b      	str	r3, [r7, #80]	@ 0x50
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	461a      	mov	r2, r3
 800730c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800730e:	623b      	str	r3, [r7, #32]
 8007310:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007312:	69f9      	ldr	r1, [r7, #28]
 8007314:	6a3a      	ldr	r2, [r7, #32]
 8007316:	e841 2300 	strex	r3, r2, [r1]
 800731a:	61bb      	str	r3, [r7, #24]
   return(result);
 800731c:	69bb      	ldr	r3, [r7, #24]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d1e6      	bne.n	80072f0 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8007322:	2300      	movs	r3, #0
}
 8007324:	4618      	mov	r0, r3
 8007326:	375c      	adds	r7, #92	@ 0x5c
 8007328:	46bd      	mov	sp, r7
 800732a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732e:	4770      	bx	lr
 8007330:	08007621 	.word	0x08007621
 8007334:	08007479 	.word	0x08007479

08007338 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007338:	b480      	push	{r7}
 800733a:	b095      	sub	sp, #84	@ 0x54
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007346:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007348:	e853 3f00 	ldrex	r3, [r3]
 800734c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800734e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007350:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007354:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	461a      	mov	r2, r3
 800735c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800735e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007360:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007362:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007364:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007366:	e841 2300 	strex	r3, r2, [r1]
 800736a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800736c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800736e:	2b00      	cmp	r3, #0
 8007370:	d1e6      	bne.n	8007340 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	3308      	adds	r3, #8
 8007378:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800737a:	6a3b      	ldr	r3, [r7, #32]
 800737c:	e853 3f00 	ldrex	r3, [r3]
 8007380:	61fb      	str	r3, [r7, #28]
   return(result);
 8007382:	69fb      	ldr	r3, [r7, #28]
 8007384:	f023 0301 	bic.w	r3, r3, #1
 8007388:	64bb      	str	r3, [r7, #72]	@ 0x48
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	3308      	adds	r3, #8
 8007390:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007392:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007394:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007396:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007398:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800739a:	e841 2300 	strex	r3, r2, [r1]
 800739e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80073a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1e5      	bne.n	8007372 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d118      	bne.n	80073e0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	e853 3f00 	ldrex	r3, [r3]
 80073ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	f023 0310 	bic.w	r3, r3, #16
 80073c2:	647b      	str	r3, [r7, #68]	@ 0x44
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	461a      	mov	r2, r3
 80073ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073cc:	61bb      	str	r3, [r7, #24]
 80073ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d0:	6979      	ldr	r1, [r7, #20]
 80073d2:	69ba      	ldr	r2, [r7, #24]
 80073d4:	e841 2300 	strex	r3, r2, [r1]
 80073d8:	613b      	str	r3, [r7, #16]
   return(result);
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d1e6      	bne.n	80073ae <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2220      	movs	r2, #32
 80073e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2200      	movs	r2, #0
 80073ec:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2200      	movs	r2, #0
 80073f2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80073f4:	bf00      	nop
 80073f6:	3754      	adds	r7, #84	@ 0x54
 80073f8:	46bd      	mov	sp, r7
 80073fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fe:	4770      	bx	lr

08007400 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b084      	sub	sp, #16
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800740c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	2200      	movs	r2, #0
 8007412:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007416:	68f8      	ldr	r0, [r7, #12]
 8007418:	f7ff fae8 	bl	80069ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800741c:	bf00      	nop
 800741e:	3710      	adds	r7, #16
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}

08007424 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b088      	sub	sp, #32
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	e853 3f00 	ldrex	r3, [r3]
 8007438:	60bb      	str	r3, [r7, #8]
   return(result);
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007440:	61fb      	str	r3, [r7, #28]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	461a      	mov	r2, r3
 8007448:	69fb      	ldr	r3, [r7, #28]
 800744a:	61bb      	str	r3, [r7, #24]
 800744c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800744e:	6979      	ldr	r1, [r7, #20]
 8007450:	69ba      	ldr	r2, [r7, #24]
 8007452:	e841 2300 	strex	r3, r2, [r1]
 8007456:	613b      	str	r3, [r7, #16]
   return(result);
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d1e6      	bne.n	800742c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2220      	movs	r2, #32
 8007462:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2200      	movs	r2, #0
 8007468:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f7ff fab4 	bl	80069d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007470:	bf00      	nop
 8007472:	3720      	adds	r7, #32
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}

08007478 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b09c      	sub	sp, #112	@ 0x70
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007486:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007490:	2b22      	cmp	r3, #34	@ 0x22
 8007492:	f040 80b9 	bne.w	8007608 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800749c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80074a0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80074a4:	b2d9      	uxtb	r1, r3
 80074a6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80074aa:	b2da      	uxtb	r2, r3
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074b0:	400a      	ands	r2, r1
 80074b2:	b2d2      	uxtb	r2, r2
 80074b4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074ba:	1c5a      	adds	r2, r3, #1
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	3b01      	subs	r3, #1
 80074ca:	b29a      	uxth	r2, r3
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80074d8:	b29b      	uxth	r3, r3
 80074da:	2b00      	cmp	r3, #0
 80074dc:	f040 809c 	bne.w	8007618 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074e8:	e853 3f00 	ldrex	r3, [r3]
 80074ec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80074ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	461a      	mov	r2, r3
 80074fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80074fe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007500:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007502:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007504:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007506:	e841 2300 	strex	r3, r2, [r1]
 800750a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800750c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800750e:	2b00      	cmp	r3, #0
 8007510:	d1e6      	bne.n	80074e0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	3308      	adds	r3, #8
 8007518:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800751a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800751c:	e853 3f00 	ldrex	r3, [r3]
 8007520:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007522:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007524:	f023 0301 	bic.w	r3, r3, #1
 8007528:	667b      	str	r3, [r7, #100]	@ 0x64
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	3308      	adds	r3, #8
 8007530:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007532:	647a      	str	r2, [r7, #68]	@ 0x44
 8007534:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007536:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007538:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800753a:	e841 2300 	strex	r3, r2, [r1]
 800753e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007540:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007542:	2b00      	cmp	r3, #0
 8007544:	d1e5      	bne.n	8007512 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2220      	movs	r2, #32
 800754a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2200      	movs	r2, #0
 8007552:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2200      	movs	r2, #0
 8007558:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	685b      	ldr	r3, [r3, #4]
 8007560:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007564:	2b00      	cmp	r3, #0
 8007566:	d018      	beq.n	800759a <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800756e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007570:	e853 3f00 	ldrex	r3, [r3]
 8007574:	623b      	str	r3, [r7, #32]
   return(result);
 8007576:	6a3b      	ldr	r3, [r7, #32]
 8007578:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800757c:	663b      	str	r3, [r7, #96]	@ 0x60
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	461a      	mov	r2, r3
 8007584:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007586:	633b      	str	r3, [r7, #48]	@ 0x30
 8007588:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800758a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800758c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800758e:	e841 2300 	strex	r3, r2, [r1]
 8007592:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007596:	2b00      	cmp	r3, #0
 8007598:	d1e6      	bne.n	8007568 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800759e:	2b01      	cmp	r3, #1
 80075a0:	d12e      	bne.n	8007600 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2200      	movs	r2, #0
 80075a6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	e853 3f00 	ldrex	r3, [r3]
 80075b4:	60fb      	str	r3, [r7, #12]
   return(result);
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	f023 0310 	bic.w	r3, r3, #16
 80075bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	461a      	mov	r2, r3
 80075c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075c6:	61fb      	str	r3, [r7, #28]
 80075c8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ca:	69b9      	ldr	r1, [r7, #24]
 80075cc:	69fa      	ldr	r2, [r7, #28]
 80075ce:	e841 2300 	strex	r3, r2, [r1]
 80075d2:	617b      	str	r3, [r7, #20]
   return(result);
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d1e6      	bne.n	80075a8 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	69db      	ldr	r3, [r3, #28]
 80075e0:	f003 0310 	and.w	r3, r3, #16
 80075e4:	2b10      	cmp	r3, #16
 80075e6:	d103      	bne.n	80075f0 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	2210      	movs	r2, #16
 80075ee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80075f6:	4619      	mov	r1, r3
 80075f8:	6878      	ldr	r0, [r7, #4]
 80075fa:	f7ff fa01 	bl	8006a00 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80075fe:	e00b      	b.n	8007618 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8007600:	6878      	ldr	r0, [r7, #4]
 8007602:	f7fa f8db 	bl	80017bc <HAL_UART_RxCpltCallback>
}
 8007606:	e007      	b.n	8007618 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	699a      	ldr	r2, [r3, #24]
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f042 0208 	orr.w	r2, r2, #8
 8007616:	619a      	str	r2, [r3, #24]
}
 8007618:	bf00      	nop
 800761a:	3770      	adds	r7, #112	@ 0x70
 800761c:	46bd      	mov	sp, r7
 800761e:	bd80      	pop	{r7, pc}

08007620 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b09c      	sub	sp, #112	@ 0x70
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800762e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007638:	2b22      	cmp	r3, #34	@ 0x22
 800763a:	f040 80b9 	bne.w	80077b0 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007644:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800764c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800764e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8007652:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007656:	4013      	ands	r3, r2
 8007658:	b29a      	uxth	r2, r3
 800765a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800765c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007662:	1c9a      	adds	r2, r3, #2
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800766e:	b29b      	uxth	r3, r3
 8007670:	3b01      	subs	r3, #1
 8007672:	b29a      	uxth	r2, r3
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007680:	b29b      	uxth	r3, r3
 8007682:	2b00      	cmp	r3, #0
 8007684:	f040 809c 	bne.w	80077c0 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800768e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007690:	e853 3f00 	ldrex	r3, [r3]
 8007694:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007696:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007698:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800769c:	667b      	str	r3, [r7, #100]	@ 0x64
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	461a      	mov	r2, r3
 80076a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80076a6:	657b      	str	r3, [r7, #84]	@ 0x54
 80076a8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076aa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80076ac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80076ae:	e841 2300 	strex	r3, r2, [r1]
 80076b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80076b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d1e6      	bne.n	8007688 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	3308      	adds	r3, #8
 80076c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076c4:	e853 3f00 	ldrex	r3, [r3]
 80076c8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80076ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076cc:	f023 0301 	bic.w	r3, r3, #1
 80076d0:	663b      	str	r3, [r7, #96]	@ 0x60
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	3308      	adds	r3, #8
 80076d8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80076da:	643a      	str	r2, [r7, #64]	@ 0x40
 80076dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076de:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80076e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80076e2:	e841 2300 	strex	r3, r2, [r1]
 80076e6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80076e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d1e5      	bne.n	80076ba <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2220      	movs	r2, #32
 80076f2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2200      	movs	r2, #0
 80076fa:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2200      	movs	r2, #0
 8007700:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800770c:	2b00      	cmp	r3, #0
 800770e:	d018      	beq.n	8007742 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007716:	6a3b      	ldr	r3, [r7, #32]
 8007718:	e853 3f00 	ldrex	r3, [r3]
 800771c:	61fb      	str	r3, [r7, #28]
   return(result);
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007724:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	461a      	mov	r2, r3
 800772c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800772e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007730:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007732:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007734:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007736:	e841 2300 	strex	r3, r2, [r1]
 800773a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800773c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800773e:	2b00      	cmp	r3, #0
 8007740:	d1e6      	bne.n	8007710 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007746:	2b01      	cmp	r3, #1
 8007748:	d12e      	bne.n	80077a8 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2200      	movs	r2, #0
 800774e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	e853 3f00 	ldrex	r3, [r3]
 800775c:	60bb      	str	r3, [r7, #8]
   return(result);
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	f023 0310 	bic.w	r3, r3, #16
 8007764:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	461a      	mov	r2, r3
 800776c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800776e:	61bb      	str	r3, [r7, #24]
 8007770:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007772:	6979      	ldr	r1, [r7, #20]
 8007774:	69ba      	ldr	r2, [r7, #24]
 8007776:	e841 2300 	strex	r3, r2, [r1]
 800777a:	613b      	str	r3, [r7, #16]
   return(result);
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d1e6      	bne.n	8007750 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	69db      	ldr	r3, [r3, #28]
 8007788:	f003 0310 	and.w	r3, r3, #16
 800778c:	2b10      	cmp	r3, #16
 800778e:	d103      	bne.n	8007798 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	2210      	movs	r2, #16
 8007796:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800779e:	4619      	mov	r1, r3
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f7ff f92d 	bl	8006a00 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80077a6:	e00b      	b.n	80077c0 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80077a8:	6878      	ldr	r0, [r7, #4]
 80077aa:	f7fa f807 	bl	80017bc <HAL_UART_RxCpltCallback>
}
 80077ae:	e007      	b.n	80077c0 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	699a      	ldr	r2, [r3, #24]
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f042 0208 	orr.w	r2, r2, #8
 80077be:	619a      	str	r2, [r3, #24]
}
 80077c0:	bf00      	nop
 80077c2:	3770      	adds	r7, #112	@ 0x70
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}

080077c8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80077c8:	b084      	sub	sp, #16
 80077ca:	b580      	push	{r7, lr}
 80077cc:	b084      	sub	sp, #16
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
 80077d2:	f107 001c 	add.w	r0, r7, #28
 80077d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80077da:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80077de:	2b01      	cmp	r3, #1
 80077e0:	d121      	bne.n	8007826 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077e6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	68da      	ldr	r2, [r3, #12]
 80077f2:	4b21      	ldr	r3, [pc, #132]	@ (8007878 <USB_CoreInit+0xb0>)
 80077f4:	4013      	ands	r3, r2
 80077f6:	687a      	ldr	r2, [r7, #4]
 80077f8:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	68db      	ldr	r3, [r3, #12]
 80077fe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007806:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800780a:	2b01      	cmp	r3, #1
 800780c:	d105      	bne.n	800781a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	68db      	ldr	r3, [r3, #12]
 8007812:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f000 fa92 	bl	8007d44 <USB_CoreReset>
 8007820:	4603      	mov	r3, r0
 8007822:	73fb      	strb	r3, [r7, #15]
 8007824:	e010      	b.n	8007848 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	68db      	ldr	r3, [r3, #12]
 800782a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f000 fa86 	bl	8007d44 <USB_CoreReset>
 8007838:	4603      	mov	r3, r0
 800783a:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007840:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8007848:	7fbb      	ldrb	r3, [r7, #30]
 800784a:	2b01      	cmp	r3, #1
 800784c:	d10b      	bne.n	8007866 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	f043 0206 	orr.w	r2, r3, #6
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	689b      	ldr	r3, [r3, #8]
 800785e:	f043 0220 	orr.w	r2, r3, #32
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007866:	7bfb      	ldrb	r3, [r7, #15]
}
 8007868:	4618      	mov	r0, r3
 800786a:	3710      	adds	r7, #16
 800786c:	46bd      	mov	sp, r7
 800786e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007872:	b004      	add	sp, #16
 8007874:	4770      	bx	lr
 8007876:	bf00      	nop
 8007878:	ffbdffbf 	.word	0xffbdffbf

0800787c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800787c:	b480      	push	{r7}
 800787e:	b083      	sub	sp, #12
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	f023 0201 	bic.w	r2, r3, #1
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007890:	2300      	movs	r3, #0
}
 8007892:	4618      	mov	r0, r3
 8007894:	370c      	adds	r7, #12
 8007896:	46bd      	mov	sp, r7
 8007898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789c:	4770      	bx	lr

0800789e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800789e:	b580      	push	{r7, lr}
 80078a0:	b084      	sub	sp, #16
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	6078      	str	r0, [r7, #4]
 80078a6:	460b      	mov	r3, r1
 80078a8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80078aa:	2300      	movs	r3, #0
 80078ac:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	68db      	ldr	r3, [r3, #12]
 80078b2:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80078ba:	78fb      	ldrb	r3, [r7, #3]
 80078bc:	2b01      	cmp	r3, #1
 80078be:	d115      	bne.n	80078ec <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	68db      	ldr	r3, [r3, #12]
 80078c4:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80078cc:	200a      	movs	r0, #10
 80078ce:	f7fa fd7d 	bl	80023cc <HAL_Delay>
      ms += 10U;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	330a      	adds	r3, #10
 80078d6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f000 fa25 	bl	8007d28 <USB_GetMode>
 80078de:	4603      	mov	r3, r0
 80078e0:	2b01      	cmp	r3, #1
 80078e2:	d01e      	beq.n	8007922 <USB_SetCurrentMode+0x84>
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2bc7      	cmp	r3, #199	@ 0xc7
 80078e8:	d9f0      	bls.n	80078cc <USB_SetCurrentMode+0x2e>
 80078ea:	e01a      	b.n	8007922 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80078ec:	78fb      	ldrb	r3, [r7, #3]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d115      	bne.n	800791e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	68db      	ldr	r3, [r3, #12]
 80078f6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80078fe:	200a      	movs	r0, #10
 8007900:	f7fa fd64 	bl	80023cc <HAL_Delay>
      ms += 10U;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	330a      	adds	r3, #10
 8007908:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800790a:	6878      	ldr	r0, [r7, #4]
 800790c:	f000 fa0c 	bl	8007d28 <USB_GetMode>
 8007910:	4603      	mov	r3, r0
 8007912:	2b00      	cmp	r3, #0
 8007914:	d005      	beq.n	8007922 <USB_SetCurrentMode+0x84>
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2bc7      	cmp	r3, #199	@ 0xc7
 800791a:	d9f0      	bls.n	80078fe <USB_SetCurrentMode+0x60>
 800791c:	e001      	b.n	8007922 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800791e:	2301      	movs	r3, #1
 8007920:	e005      	b.n	800792e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2bc8      	cmp	r3, #200	@ 0xc8
 8007926:	d101      	bne.n	800792c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007928:	2301      	movs	r3, #1
 800792a:	e000      	b.n	800792e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800792c:	2300      	movs	r3, #0
}
 800792e:	4618      	mov	r0, r3
 8007930:	3710      	adds	r7, #16
 8007932:	46bd      	mov	sp, r7
 8007934:	bd80      	pop	{r7, pc}
	...

08007938 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007938:	b084      	sub	sp, #16
 800793a:	b580      	push	{r7, lr}
 800793c:	b086      	sub	sp, #24
 800793e:	af00      	add	r7, sp, #0
 8007940:	6078      	str	r0, [r7, #4]
 8007942:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007946:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800794a:	2300      	movs	r3, #0
 800794c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007952:	2300      	movs	r3, #0
 8007954:	613b      	str	r3, [r7, #16]
 8007956:	e009      	b.n	800796c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007958:	687a      	ldr	r2, [r7, #4]
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	3340      	adds	r3, #64	@ 0x40
 800795e:	009b      	lsls	r3, r3, #2
 8007960:	4413      	add	r3, r2
 8007962:	2200      	movs	r2, #0
 8007964:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	3301      	adds	r3, #1
 800796a:	613b      	str	r3, [r7, #16]
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	2b0e      	cmp	r3, #14
 8007970:	d9f2      	bls.n	8007958 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007972:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007976:	2b00      	cmp	r3, #0
 8007978:	d11c      	bne.n	80079b4 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	68fa      	ldr	r2, [r7, #12]
 8007984:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007988:	f043 0302 	orr.w	r3, r3, #2
 800798c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007992:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	601a      	str	r2, [r3, #0]
 80079b2:	e005      	b.n	80079c0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079b8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80079c6:	461a      	mov	r2, r3
 80079c8:	2300      	movs	r3, #0
 80079ca:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80079cc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80079d0:	2b01      	cmp	r3, #1
 80079d2:	d10d      	bne.n	80079f0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80079d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d104      	bne.n	80079e6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80079dc:	2100      	movs	r1, #0
 80079de:	6878      	ldr	r0, [r7, #4]
 80079e0:	f000 f968 	bl	8007cb4 <USB_SetDevSpeed>
 80079e4:	e008      	b.n	80079f8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80079e6:	2101      	movs	r1, #1
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	f000 f963 	bl	8007cb4 <USB_SetDevSpeed>
 80079ee:	e003      	b.n	80079f8 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80079f0:	2103      	movs	r1, #3
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f000 f95e 	bl	8007cb4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80079f8:	2110      	movs	r1, #16
 80079fa:	6878      	ldr	r0, [r7, #4]
 80079fc:	f000 f8fa 	bl	8007bf4 <USB_FlushTxFifo>
 8007a00:	4603      	mov	r3, r0
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d001      	beq.n	8007a0a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f000 f924 	bl	8007c58 <USB_FlushRxFifo>
 8007a10:	4603      	mov	r3, r0
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d001      	beq.n	8007a1a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8007a16:	2301      	movs	r3, #1
 8007a18:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a20:	461a      	mov	r2, r3
 8007a22:	2300      	movs	r3, #0
 8007a24:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a2c:	461a      	mov	r2, r3
 8007a2e:	2300      	movs	r3, #0
 8007a30:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a38:	461a      	mov	r2, r3
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a3e:	2300      	movs	r3, #0
 8007a40:	613b      	str	r3, [r7, #16]
 8007a42:	e043      	b.n	8007acc <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007a44:	693b      	ldr	r3, [r7, #16]
 8007a46:	015a      	lsls	r2, r3, #5
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	4413      	add	r3, r2
 8007a4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a56:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a5a:	d118      	bne.n	8007a8e <USB_DevInit+0x156>
    {
      if (i == 0U)
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d10a      	bne.n	8007a78 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	015a      	lsls	r2, r3, #5
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	4413      	add	r3, r2
 8007a6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a6e:	461a      	mov	r2, r3
 8007a70:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007a74:	6013      	str	r3, [r2, #0]
 8007a76:	e013      	b.n	8007aa0 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	015a      	lsls	r2, r3, #5
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	4413      	add	r3, r2
 8007a80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a84:	461a      	mov	r2, r3
 8007a86:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007a8a:	6013      	str	r3, [r2, #0]
 8007a8c:	e008      	b.n	8007aa0 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007a8e:	693b      	ldr	r3, [r7, #16]
 8007a90:	015a      	lsls	r2, r3, #5
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	4413      	add	r3, r2
 8007a96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a9a:	461a      	mov	r2, r3
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	015a      	lsls	r2, r3, #5
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	4413      	add	r3, r2
 8007aa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aac:	461a      	mov	r2, r3
 8007aae:	2300      	movs	r3, #0
 8007ab0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	015a      	lsls	r2, r3, #5
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	4413      	add	r3, r2
 8007aba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007abe:	461a      	mov	r2, r3
 8007ac0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007ac4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	3301      	adds	r3, #1
 8007aca:	613b      	str	r3, [r7, #16]
 8007acc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007ad0:	461a      	mov	r2, r3
 8007ad2:	693b      	ldr	r3, [r7, #16]
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d3b5      	bcc.n	8007a44 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007ad8:	2300      	movs	r3, #0
 8007ada:	613b      	str	r3, [r7, #16]
 8007adc:	e043      	b.n	8007b66 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	015a      	lsls	r2, r3, #5
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	4413      	add	r3, r2
 8007ae6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007af0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007af4:	d118      	bne.n	8007b28 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8007af6:	693b      	ldr	r3, [r7, #16]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d10a      	bne.n	8007b12 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	015a      	lsls	r2, r3, #5
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	4413      	add	r3, r2
 8007b04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b08:	461a      	mov	r2, r3
 8007b0a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007b0e:	6013      	str	r3, [r2, #0]
 8007b10:	e013      	b.n	8007b3a <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	015a      	lsls	r2, r3, #5
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	4413      	add	r3, r2
 8007b1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b1e:	461a      	mov	r2, r3
 8007b20:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007b24:	6013      	str	r3, [r2, #0]
 8007b26:	e008      	b.n	8007b3a <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	015a      	lsls	r2, r3, #5
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	4413      	add	r3, r2
 8007b30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b34:	461a      	mov	r2, r3
 8007b36:	2300      	movs	r3, #0
 8007b38:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	015a      	lsls	r2, r3, #5
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	4413      	add	r3, r2
 8007b42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b46:	461a      	mov	r2, r3
 8007b48:	2300      	movs	r3, #0
 8007b4a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	015a      	lsls	r2, r3, #5
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	4413      	add	r3, r2
 8007b54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b58:	461a      	mov	r2, r3
 8007b5a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007b5e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	3301      	adds	r3, #1
 8007b64:	613b      	str	r3, [r7, #16]
 8007b66:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007b6a:	461a      	mov	r2, r3
 8007b6c:	693b      	ldr	r3, [r7, #16]
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d3b5      	bcc.n	8007ade <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b78:	691b      	ldr	r3, [r3, #16]
 8007b7a:	68fa      	ldr	r2, [r7, #12]
 8007b7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007b80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b84:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007b92:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007b94:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d105      	bne.n	8007ba8 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	699b      	ldr	r3, [r3, #24]
 8007ba0:	f043 0210 	orr.w	r2, r3, #16
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	699a      	ldr	r2, [r3, #24]
 8007bac:	4b0f      	ldr	r3, [pc, #60]	@ (8007bec <USB_DevInit+0x2b4>)
 8007bae:	4313      	orrs	r3, r2
 8007bb0:	687a      	ldr	r2, [r7, #4]
 8007bb2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007bb4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d005      	beq.n	8007bc8 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	699b      	ldr	r3, [r3, #24]
 8007bc0:	f043 0208 	orr.w	r2, r3, #8
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007bc8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	d105      	bne.n	8007bdc <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	699a      	ldr	r2, [r3, #24]
 8007bd4:	4b06      	ldr	r3, [pc, #24]	@ (8007bf0 <USB_DevInit+0x2b8>)
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007bdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bde:	4618      	mov	r0, r3
 8007be0:	3718      	adds	r7, #24
 8007be2:	46bd      	mov	sp, r7
 8007be4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007be8:	b004      	add	sp, #16
 8007bea:	4770      	bx	lr
 8007bec:	803c3800 	.word	0x803c3800
 8007bf0:	40000004 	.word	0x40000004

08007bf4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b085      	sub	sp, #20
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	3301      	adds	r3, #1
 8007c06:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c0e:	d901      	bls.n	8007c14 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007c10:	2303      	movs	r3, #3
 8007c12:	e01b      	b.n	8007c4c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	691b      	ldr	r3, [r3, #16]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	daf2      	bge.n	8007c02 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	019b      	lsls	r3, r3, #6
 8007c24:	f043 0220 	orr.w	r2, r3, #32
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	3301      	adds	r3, #1
 8007c30:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c38:	d901      	bls.n	8007c3e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007c3a:	2303      	movs	r3, #3
 8007c3c:	e006      	b.n	8007c4c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	691b      	ldr	r3, [r3, #16]
 8007c42:	f003 0320 	and.w	r3, r3, #32
 8007c46:	2b20      	cmp	r3, #32
 8007c48:	d0f0      	beq.n	8007c2c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007c4a:	2300      	movs	r3, #0
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	3714      	adds	r7, #20
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr

08007c58 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b085      	sub	sp, #20
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c60:	2300      	movs	r3, #0
 8007c62:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	3301      	adds	r3, #1
 8007c68:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c70:	d901      	bls.n	8007c76 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007c72:	2303      	movs	r3, #3
 8007c74:	e018      	b.n	8007ca8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	691b      	ldr	r3, [r3, #16]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	daf2      	bge.n	8007c64 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2210      	movs	r2, #16
 8007c86:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	3301      	adds	r3, #1
 8007c8c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007c94:	d901      	bls.n	8007c9a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007c96:	2303      	movs	r3, #3
 8007c98:	e006      	b.n	8007ca8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	691b      	ldr	r3, [r3, #16]
 8007c9e:	f003 0310 	and.w	r3, r3, #16
 8007ca2:	2b10      	cmp	r3, #16
 8007ca4:	d0f0      	beq.n	8007c88 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007ca6:	2300      	movs	r3, #0
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3714      	adds	r7, #20
 8007cac:	46bd      	mov	sp, r7
 8007cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb2:	4770      	bx	lr

08007cb4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b085      	sub	sp, #20
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
 8007cbc:	460b      	mov	r3, r1
 8007cbe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	78fb      	ldrb	r3, [r7, #3]
 8007cce:	68f9      	ldr	r1, [r7, #12]
 8007cd0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007cd4:	4313      	orrs	r3, r2
 8007cd6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007cd8:	2300      	movs	r3, #0
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3714      	adds	r7, #20
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce4:	4770      	bx	lr

08007ce6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007ce6:	b480      	push	{r7}
 8007ce8:	b085      	sub	sp, #20
 8007cea:	af00      	add	r7, sp, #0
 8007cec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	68fa      	ldr	r2, [r7, #12]
 8007cfc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007d00:	f023 0303 	bic.w	r3, r3, #3
 8007d04:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	68fa      	ldr	r2, [r7, #12]
 8007d10:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007d14:	f043 0302 	orr.w	r3, r3, #2
 8007d18:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007d1a:	2300      	movs	r3, #0
}
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	3714      	adds	r7, #20
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr

08007d28 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b083      	sub	sp, #12
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	695b      	ldr	r3, [r3, #20]
 8007d34:	f003 0301 	and.w	r3, r3, #1
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	370c      	adds	r7, #12
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d42:	4770      	bx	lr

08007d44 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007d44:	b480      	push	{r7}
 8007d46:	b085      	sub	sp, #20
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	3301      	adds	r3, #1
 8007d54:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007d5c:	d901      	bls.n	8007d62 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007d5e:	2303      	movs	r3, #3
 8007d60:	e022      	b.n	8007da8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	691b      	ldr	r3, [r3, #16]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	daf2      	bge.n	8007d50 <USB_CoreReset+0xc>

  count = 10U;
 8007d6a:	230a      	movs	r3, #10
 8007d6c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007d6e:	e002      	b.n	8007d76 <USB_CoreReset+0x32>
  {
    count--;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	3b01      	subs	r3, #1
 8007d74:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d1f9      	bne.n	8007d70 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	691b      	ldr	r3, [r3, #16]
 8007d80:	f043 0201 	orr.w	r2, r3, #1
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	3301      	adds	r3, #1
 8007d8c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007d94:	d901      	bls.n	8007d9a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007d96:	2303      	movs	r3, #3
 8007d98:	e006      	b.n	8007da8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	691b      	ldr	r3, [r3, #16]
 8007d9e:	f003 0301 	and.w	r3, r3, #1
 8007da2:	2b01      	cmp	r3, #1
 8007da4:	d0f0      	beq.n	8007d88 <USB_CoreReset+0x44>

  return HAL_OK;
 8007da6:	2300      	movs	r3, #0
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3714      	adds	r7, #20
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr

08007db4 <atoi>:
 8007db4:	220a      	movs	r2, #10
 8007db6:	2100      	movs	r1, #0
 8007db8:	f000 b87c 	b.w	8007eb4 <strtol>

08007dbc <_strtol_l.constprop.0>:
 8007dbc:	2b24      	cmp	r3, #36	@ 0x24
 8007dbe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dc2:	4686      	mov	lr, r0
 8007dc4:	4690      	mov	r8, r2
 8007dc6:	d801      	bhi.n	8007dcc <_strtol_l.constprop.0+0x10>
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d106      	bne.n	8007dda <_strtol_l.constprop.0+0x1e>
 8007dcc:	f001 f860 	bl	8008e90 <__errno>
 8007dd0:	2316      	movs	r3, #22
 8007dd2:	6003      	str	r3, [r0, #0]
 8007dd4:	2000      	movs	r0, #0
 8007dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dda:	4834      	ldr	r0, [pc, #208]	@ (8007eac <_strtol_l.constprop.0+0xf0>)
 8007ddc:	460d      	mov	r5, r1
 8007dde:	462a      	mov	r2, r5
 8007de0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007de4:	5d06      	ldrb	r6, [r0, r4]
 8007de6:	f016 0608 	ands.w	r6, r6, #8
 8007dea:	d1f8      	bne.n	8007dde <_strtol_l.constprop.0+0x22>
 8007dec:	2c2d      	cmp	r4, #45	@ 0x2d
 8007dee:	d12d      	bne.n	8007e4c <_strtol_l.constprop.0+0x90>
 8007df0:	782c      	ldrb	r4, [r5, #0]
 8007df2:	2601      	movs	r6, #1
 8007df4:	1c95      	adds	r5, r2, #2
 8007df6:	f033 0210 	bics.w	r2, r3, #16
 8007dfa:	d109      	bne.n	8007e10 <_strtol_l.constprop.0+0x54>
 8007dfc:	2c30      	cmp	r4, #48	@ 0x30
 8007dfe:	d12a      	bne.n	8007e56 <_strtol_l.constprop.0+0x9a>
 8007e00:	782a      	ldrb	r2, [r5, #0]
 8007e02:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007e06:	2a58      	cmp	r2, #88	@ 0x58
 8007e08:	d125      	bne.n	8007e56 <_strtol_l.constprop.0+0x9a>
 8007e0a:	786c      	ldrb	r4, [r5, #1]
 8007e0c:	2310      	movs	r3, #16
 8007e0e:	3502      	adds	r5, #2
 8007e10:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007e14:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007e18:	2200      	movs	r2, #0
 8007e1a:	fbbc f9f3 	udiv	r9, ip, r3
 8007e1e:	4610      	mov	r0, r2
 8007e20:	fb03 ca19 	mls	sl, r3, r9, ip
 8007e24:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007e28:	2f09      	cmp	r7, #9
 8007e2a:	d81b      	bhi.n	8007e64 <_strtol_l.constprop.0+0xa8>
 8007e2c:	463c      	mov	r4, r7
 8007e2e:	42a3      	cmp	r3, r4
 8007e30:	dd27      	ble.n	8007e82 <_strtol_l.constprop.0+0xc6>
 8007e32:	1c57      	adds	r7, r2, #1
 8007e34:	d007      	beq.n	8007e46 <_strtol_l.constprop.0+0x8a>
 8007e36:	4581      	cmp	r9, r0
 8007e38:	d320      	bcc.n	8007e7c <_strtol_l.constprop.0+0xc0>
 8007e3a:	d101      	bne.n	8007e40 <_strtol_l.constprop.0+0x84>
 8007e3c:	45a2      	cmp	sl, r4
 8007e3e:	db1d      	blt.n	8007e7c <_strtol_l.constprop.0+0xc0>
 8007e40:	fb00 4003 	mla	r0, r0, r3, r4
 8007e44:	2201      	movs	r2, #1
 8007e46:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007e4a:	e7eb      	b.n	8007e24 <_strtol_l.constprop.0+0x68>
 8007e4c:	2c2b      	cmp	r4, #43	@ 0x2b
 8007e4e:	bf04      	itt	eq
 8007e50:	782c      	ldrbeq	r4, [r5, #0]
 8007e52:	1c95      	addeq	r5, r2, #2
 8007e54:	e7cf      	b.n	8007df6 <_strtol_l.constprop.0+0x3a>
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d1da      	bne.n	8007e10 <_strtol_l.constprop.0+0x54>
 8007e5a:	2c30      	cmp	r4, #48	@ 0x30
 8007e5c:	bf0c      	ite	eq
 8007e5e:	2308      	moveq	r3, #8
 8007e60:	230a      	movne	r3, #10
 8007e62:	e7d5      	b.n	8007e10 <_strtol_l.constprop.0+0x54>
 8007e64:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007e68:	2f19      	cmp	r7, #25
 8007e6a:	d801      	bhi.n	8007e70 <_strtol_l.constprop.0+0xb4>
 8007e6c:	3c37      	subs	r4, #55	@ 0x37
 8007e6e:	e7de      	b.n	8007e2e <_strtol_l.constprop.0+0x72>
 8007e70:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007e74:	2f19      	cmp	r7, #25
 8007e76:	d804      	bhi.n	8007e82 <_strtol_l.constprop.0+0xc6>
 8007e78:	3c57      	subs	r4, #87	@ 0x57
 8007e7a:	e7d8      	b.n	8007e2e <_strtol_l.constprop.0+0x72>
 8007e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8007e80:	e7e1      	b.n	8007e46 <_strtol_l.constprop.0+0x8a>
 8007e82:	1c53      	adds	r3, r2, #1
 8007e84:	d108      	bne.n	8007e98 <_strtol_l.constprop.0+0xdc>
 8007e86:	2322      	movs	r3, #34	@ 0x22
 8007e88:	f8ce 3000 	str.w	r3, [lr]
 8007e8c:	4660      	mov	r0, ip
 8007e8e:	f1b8 0f00 	cmp.w	r8, #0
 8007e92:	d0a0      	beq.n	8007dd6 <_strtol_l.constprop.0+0x1a>
 8007e94:	1e69      	subs	r1, r5, #1
 8007e96:	e006      	b.n	8007ea6 <_strtol_l.constprop.0+0xea>
 8007e98:	b106      	cbz	r6, 8007e9c <_strtol_l.constprop.0+0xe0>
 8007e9a:	4240      	negs	r0, r0
 8007e9c:	f1b8 0f00 	cmp.w	r8, #0
 8007ea0:	d099      	beq.n	8007dd6 <_strtol_l.constprop.0+0x1a>
 8007ea2:	2a00      	cmp	r2, #0
 8007ea4:	d1f6      	bne.n	8007e94 <_strtol_l.constprop.0+0xd8>
 8007ea6:	f8c8 1000 	str.w	r1, [r8]
 8007eaa:	e794      	b.n	8007dd6 <_strtol_l.constprop.0+0x1a>
 8007eac:	0800c4d1 	.word	0x0800c4d1

08007eb0 <_strtol_r>:
 8007eb0:	f7ff bf84 	b.w	8007dbc <_strtol_l.constprop.0>

08007eb4 <strtol>:
 8007eb4:	4613      	mov	r3, r2
 8007eb6:	460a      	mov	r2, r1
 8007eb8:	4601      	mov	r1, r0
 8007eba:	4802      	ldr	r0, [pc, #8]	@ (8007ec4 <strtol+0x10>)
 8007ebc:	6800      	ldr	r0, [r0, #0]
 8007ebe:	f7ff bf7d 	b.w	8007dbc <_strtol_l.constprop.0>
 8007ec2:	bf00      	nop
 8007ec4:	20000048 	.word	0x20000048

08007ec8 <__cvt>:
 8007ec8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ecc:	ec57 6b10 	vmov	r6, r7, d0
 8007ed0:	2f00      	cmp	r7, #0
 8007ed2:	460c      	mov	r4, r1
 8007ed4:	4619      	mov	r1, r3
 8007ed6:	463b      	mov	r3, r7
 8007ed8:	bfbb      	ittet	lt
 8007eda:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007ede:	461f      	movlt	r7, r3
 8007ee0:	2300      	movge	r3, #0
 8007ee2:	232d      	movlt	r3, #45	@ 0x2d
 8007ee4:	700b      	strb	r3, [r1, #0]
 8007ee6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ee8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007eec:	4691      	mov	r9, r2
 8007eee:	f023 0820 	bic.w	r8, r3, #32
 8007ef2:	bfbc      	itt	lt
 8007ef4:	4632      	movlt	r2, r6
 8007ef6:	4616      	movlt	r6, r2
 8007ef8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007efc:	d005      	beq.n	8007f0a <__cvt+0x42>
 8007efe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007f02:	d100      	bne.n	8007f06 <__cvt+0x3e>
 8007f04:	3401      	adds	r4, #1
 8007f06:	2102      	movs	r1, #2
 8007f08:	e000      	b.n	8007f0c <__cvt+0x44>
 8007f0a:	2103      	movs	r1, #3
 8007f0c:	ab03      	add	r3, sp, #12
 8007f0e:	9301      	str	r3, [sp, #4]
 8007f10:	ab02      	add	r3, sp, #8
 8007f12:	9300      	str	r3, [sp, #0]
 8007f14:	ec47 6b10 	vmov	d0, r6, r7
 8007f18:	4653      	mov	r3, sl
 8007f1a:	4622      	mov	r2, r4
 8007f1c:	f001 f874 	bl	8009008 <_dtoa_r>
 8007f20:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007f24:	4605      	mov	r5, r0
 8007f26:	d119      	bne.n	8007f5c <__cvt+0x94>
 8007f28:	f019 0f01 	tst.w	r9, #1
 8007f2c:	d00e      	beq.n	8007f4c <__cvt+0x84>
 8007f2e:	eb00 0904 	add.w	r9, r0, r4
 8007f32:	2200      	movs	r2, #0
 8007f34:	2300      	movs	r3, #0
 8007f36:	4630      	mov	r0, r6
 8007f38:	4639      	mov	r1, r7
 8007f3a:	f7f8 fde5 	bl	8000b08 <__aeabi_dcmpeq>
 8007f3e:	b108      	cbz	r0, 8007f44 <__cvt+0x7c>
 8007f40:	f8cd 900c 	str.w	r9, [sp, #12]
 8007f44:	2230      	movs	r2, #48	@ 0x30
 8007f46:	9b03      	ldr	r3, [sp, #12]
 8007f48:	454b      	cmp	r3, r9
 8007f4a:	d31e      	bcc.n	8007f8a <__cvt+0xc2>
 8007f4c:	9b03      	ldr	r3, [sp, #12]
 8007f4e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f50:	1b5b      	subs	r3, r3, r5
 8007f52:	4628      	mov	r0, r5
 8007f54:	6013      	str	r3, [r2, #0]
 8007f56:	b004      	add	sp, #16
 8007f58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f5c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007f60:	eb00 0904 	add.w	r9, r0, r4
 8007f64:	d1e5      	bne.n	8007f32 <__cvt+0x6a>
 8007f66:	7803      	ldrb	r3, [r0, #0]
 8007f68:	2b30      	cmp	r3, #48	@ 0x30
 8007f6a:	d10a      	bne.n	8007f82 <__cvt+0xba>
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	2300      	movs	r3, #0
 8007f70:	4630      	mov	r0, r6
 8007f72:	4639      	mov	r1, r7
 8007f74:	f7f8 fdc8 	bl	8000b08 <__aeabi_dcmpeq>
 8007f78:	b918      	cbnz	r0, 8007f82 <__cvt+0xba>
 8007f7a:	f1c4 0401 	rsb	r4, r4, #1
 8007f7e:	f8ca 4000 	str.w	r4, [sl]
 8007f82:	f8da 3000 	ldr.w	r3, [sl]
 8007f86:	4499      	add	r9, r3
 8007f88:	e7d3      	b.n	8007f32 <__cvt+0x6a>
 8007f8a:	1c59      	adds	r1, r3, #1
 8007f8c:	9103      	str	r1, [sp, #12]
 8007f8e:	701a      	strb	r2, [r3, #0]
 8007f90:	e7d9      	b.n	8007f46 <__cvt+0x7e>

08007f92 <__exponent>:
 8007f92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f94:	2900      	cmp	r1, #0
 8007f96:	bfba      	itte	lt
 8007f98:	4249      	neglt	r1, r1
 8007f9a:	232d      	movlt	r3, #45	@ 0x2d
 8007f9c:	232b      	movge	r3, #43	@ 0x2b
 8007f9e:	2909      	cmp	r1, #9
 8007fa0:	7002      	strb	r2, [r0, #0]
 8007fa2:	7043      	strb	r3, [r0, #1]
 8007fa4:	dd29      	ble.n	8007ffa <__exponent+0x68>
 8007fa6:	f10d 0307 	add.w	r3, sp, #7
 8007faa:	461d      	mov	r5, r3
 8007fac:	270a      	movs	r7, #10
 8007fae:	461a      	mov	r2, r3
 8007fb0:	fbb1 f6f7 	udiv	r6, r1, r7
 8007fb4:	fb07 1416 	mls	r4, r7, r6, r1
 8007fb8:	3430      	adds	r4, #48	@ 0x30
 8007fba:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007fbe:	460c      	mov	r4, r1
 8007fc0:	2c63      	cmp	r4, #99	@ 0x63
 8007fc2:	f103 33ff 	add.w	r3, r3, #4294967295
 8007fc6:	4631      	mov	r1, r6
 8007fc8:	dcf1      	bgt.n	8007fae <__exponent+0x1c>
 8007fca:	3130      	adds	r1, #48	@ 0x30
 8007fcc:	1e94      	subs	r4, r2, #2
 8007fce:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007fd2:	1c41      	adds	r1, r0, #1
 8007fd4:	4623      	mov	r3, r4
 8007fd6:	42ab      	cmp	r3, r5
 8007fd8:	d30a      	bcc.n	8007ff0 <__exponent+0x5e>
 8007fda:	f10d 0309 	add.w	r3, sp, #9
 8007fde:	1a9b      	subs	r3, r3, r2
 8007fe0:	42ac      	cmp	r4, r5
 8007fe2:	bf88      	it	hi
 8007fe4:	2300      	movhi	r3, #0
 8007fe6:	3302      	adds	r3, #2
 8007fe8:	4403      	add	r3, r0
 8007fea:	1a18      	subs	r0, r3, r0
 8007fec:	b003      	add	sp, #12
 8007fee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ff0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007ff4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007ff8:	e7ed      	b.n	8007fd6 <__exponent+0x44>
 8007ffa:	2330      	movs	r3, #48	@ 0x30
 8007ffc:	3130      	adds	r1, #48	@ 0x30
 8007ffe:	7083      	strb	r3, [r0, #2]
 8008000:	70c1      	strb	r1, [r0, #3]
 8008002:	1d03      	adds	r3, r0, #4
 8008004:	e7f1      	b.n	8007fea <__exponent+0x58>
	...

08008008 <_printf_float>:
 8008008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800800c:	b08d      	sub	sp, #52	@ 0x34
 800800e:	460c      	mov	r4, r1
 8008010:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008014:	4616      	mov	r6, r2
 8008016:	461f      	mov	r7, r3
 8008018:	4605      	mov	r5, r0
 800801a:	f000 feef 	bl	8008dfc <_localeconv_r>
 800801e:	6803      	ldr	r3, [r0, #0]
 8008020:	9304      	str	r3, [sp, #16]
 8008022:	4618      	mov	r0, r3
 8008024:	f7f8 f944 	bl	80002b0 <strlen>
 8008028:	2300      	movs	r3, #0
 800802a:	930a      	str	r3, [sp, #40]	@ 0x28
 800802c:	f8d8 3000 	ldr.w	r3, [r8]
 8008030:	9005      	str	r0, [sp, #20]
 8008032:	3307      	adds	r3, #7
 8008034:	f023 0307 	bic.w	r3, r3, #7
 8008038:	f103 0208 	add.w	r2, r3, #8
 800803c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008040:	f8d4 b000 	ldr.w	fp, [r4]
 8008044:	f8c8 2000 	str.w	r2, [r8]
 8008048:	e9d3 8900 	ldrd	r8, r9, [r3]
 800804c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008050:	9307      	str	r3, [sp, #28]
 8008052:	f8cd 8018 	str.w	r8, [sp, #24]
 8008056:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800805a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800805e:	4b9c      	ldr	r3, [pc, #624]	@ (80082d0 <_printf_float+0x2c8>)
 8008060:	f04f 32ff 	mov.w	r2, #4294967295
 8008064:	f7f8 fd82 	bl	8000b6c <__aeabi_dcmpun>
 8008068:	bb70      	cbnz	r0, 80080c8 <_printf_float+0xc0>
 800806a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800806e:	4b98      	ldr	r3, [pc, #608]	@ (80082d0 <_printf_float+0x2c8>)
 8008070:	f04f 32ff 	mov.w	r2, #4294967295
 8008074:	f7f8 fd5c 	bl	8000b30 <__aeabi_dcmple>
 8008078:	bb30      	cbnz	r0, 80080c8 <_printf_float+0xc0>
 800807a:	2200      	movs	r2, #0
 800807c:	2300      	movs	r3, #0
 800807e:	4640      	mov	r0, r8
 8008080:	4649      	mov	r1, r9
 8008082:	f7f8 fd4b 	bl	8000b1c <__aeabi_dcmplt>
 8008086:	b110      	cbz	r0, 800808e <_printf_float+0x86>
 8008088:	232d      	movs	r3, #45	@ 0x2d
 800808a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800808e:	4a91      	ldr	r2, [pc, #580]	@ (80082d4 <_printf_float+0x2cc>)
 8008090:	4b91      	ldr	r3, [pc, #580]	@ (80082d8 <_printf_float+0x2d0>)
 8008092:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008096:	bf94      	ite	ls
 8008098:	4690      	movls	r8, r2
 800809a:	4698      	movhi	r8, r3
 800809c:	2303      	movs	r3, #3
 800809e:	6123      	str	r3, [r4, #16]
 80080a0:	f02b 0304 	bic.w	r3, fp, #4
 80080a4:	6023      	str	r3, [r4, #0]
 80080a6:	f04f 0900 	mov.w	r9, #0
 80080aa:	9700      	str	r7, [sp, #0]
 80080ac:	4633      	mov	r3, r6
 80080ae:	aa0b      	add	r2, sp, #44	@ 0x2c
 80080b0:	4621      	mov	r1, r4
 80080b2:	4628      	mov	r0, r5
 80080b4:	f000 f9d2 	bl	800845c <_printf_common>
 80080b8:	3001      	adds	r0, #1
 80080ba:	f040 808d 	bne.w	80081d8 <_printf_float+0x1d0>
 80080be:	f04f 30ff 	mov.w	r0, #4294967295
 80080c2:	b00d      	add	sp, #52	@ 0x34
 80080c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080c8:	4642      	mov	r2, r8
 80080ca:	464b      	mov	r3, r9
 80080cc:	4640      	mov	r0, r8
 80080ce:	4649      	mov	r1, r9
 80080d0:	f7f8 fd4c 	bl	8000b6c <__aeabi_dcmpun>
 80080d4:	b140      	cbz	r0, 80080e8 <_printf_float+0xe0>
 80080d6:	464b      	mov	r3, r9
 80080d8:	2b00      	cmp	r3, #0
 80080da:	bfbc      	itt	lt
 80080dc:	232d      	movlt	r3, #45	@ 0x2d
 80080de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80080e2:	4a7e      	ldr	r2, [pc, #504]	@ (80082dc <_printf_float+0x2d4>)
 80080e4:	4b7e      	ldr	r3, [pc, #504]	@ (80082e0 <_printf_float+0x2d8>)
 80080e6:	e7d4      	b.n	8008092 <_printf_float+0x8a>
 80080e8:	6863      	ldr	r3, [r4, #4]
 80080ea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80080ee:	9206      	str	r2, [sp, #24]
 80080f0:	1c5a      	adds	r2, r3, #1
 80080f2:	d13b      	bne.n	800816c <_printf_float+0x164>
 80080f4:	2306      	movs	r3, #6
 80080f6:	6063      	str	r3, [r4, #4]
 80080f8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80080fc:	2300      	movs	r3, #0
 80080fe:	6022      	str	r2, [r4, #0]
 8008100:	9303      	str	r3, [sp, #12]
 8008102:	ab0a      	add	r3, sp, #40	@ 0x28
 8008104:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008108:	ab09      	add	r3, sp, #36	@ 0x24
 800810a:	9300      	str	r3, [sp, #0]
 800810c:	6861      	ldr	r1, [r4, #4]
 800810e:	ec49 8b10 	vmov	d0, r8, r9
 8008112:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008116:	4628      	mov	r0, r5
 8008118:	f7ff fed6 	bl	8007ec8 <__cvt>
 800811c:	9b06      	ldr	r3, [sp, #24]
 800811e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008120:	2b47      	cmp	r3, #71	@ 0x47
 8008122:	4680      	mov	r8, r0
 8008124:	d129      	bne.n	800817a <_printf_float+0x172>
 8008126:	1cc8      	adds	r0, r1, #3
 8008128:	db02      	blt.n	8008130 <_printf_float+0x128>
 800812a:	6863      	ldr	r3, [r4, #4]
 800812c:	4299      	cmp	r1, r3
 800812e:	dd41      	ble.n	80081b4 <_printf_float+0x1ac>
 8008130:	f1aa 0a02 	sub.w	sl, sl, #2
 8008134:	fa5f fa8a 	uxtb.w	sl, sl
 8008138:	3901      	subs	r1, #1
 800813a:	4652      	mov	r2, sl
 800813c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008140:	9109      	str	r1, [sp, #36]	@ 0x24
 8008142:	f7ff ff26 	bl	8007f92 <__exponent>
 8008146:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008148:	1813      	adds	r3, r2, r0
 800814a:	2a01      	cmp	r2, #1
 800814c:	4681      	mov	r9, r0
 800814e:	6123      	str	r3, [r4, #16]
 8008150:	dc02      	bgt.n	8008158 <_printf_float+0x150>
 8008152:	6822      	ldr	r2, [r4, #0]
 8008154:	07d2      	lsls	r2, r2, #31
 8008156:	d501      	bpl.n	800815c <_printf_float+0x154>
 8008158:	3301      	adds	r3, #1
 800815a:	6123      	str	r3, [r4, #16]
 800815c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008160:	2b00      	cmp	r3, #0
 8008162:	d0a2      	beq.n	80080aa <_printf_float+0xa2>
 8008164:	232d      	movs	r3, #45	@ 0x2d
 8008166:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800816a:	e79e      	b.n	80080aa <_printf_float+0xa2>
 800816c:	9a06      	ldr	r2, [sp, #24]
 800816e:	2a47      	cmp	r2, #71	@ 0x47
 8008170:	d1c2      	bne.n	80080f8 <_printf_float+0xf0>
 8008172:	2b00      	cmp	r3, #0
 8008174:	d1c0      	bne.n	80080f8 <_printf_float+0xf0>
 8008176:	2301      	movs	r3, #1
 8008178:	e7bd      	b.n	80080f6 <_printf_float+0xee>
 800817a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800817e:	d9db      	bls.n	8008138 <_printf_float+0x130>
 8008180:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008184:	d118      	bne.n	80081b8 <_printf_float+0x1b0>
 8008186:	2900      	cmp	r1, #0
 8008188:	6863      	ldr	r3, [r4, #4]
 800818a:	dd0b      	ble.n	80081a4 <_printf_float+0x19c>
 800818c:	6121      	str	r1, [r4, #16]
 800818e:	b913      	cbnz	r3, 8008196 <_printf_float+0x18e>
 8008190:	6822      	ldr	r2, [r4, #0]
 8008192:	07d0      	lsls	r0, r2, #31
 8008194:	d502      	bpl.n	800819c <_printf_float+0x194>
 8008196:	3301      	adds	r3, #1
 8008198:	440b      	add	r3, r1
 800819a:	6123      	str	r3, [r4, #16]
 800819c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800819e:	f04f 0900 	mov.w	r9, #0
 80081a2:	e7db      	b.n	800815c <_printf_float+0x154>
 80081a4:	b913      	cbnz	r3, 80081ac <_printf_float+0x1a4>
 80081a6:	6822      	ldr	r2, [r4, #0]
 80081a8:	07d2      	lsls	r2, r2, #31
 80081aa:	d501      	bpl.n	80081b0 <_printf_float+0x1a8>
 80081ac:	3302      	adds	r3, #2
 80081ae:	e7f4      	b.n	800819a <_printf_float+0x192>
 80081b0:	2301      	movs	r3, #1
 80081b2:	e7f2      	b.n	800819a <_printf_float+0x192>
 80081b4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80081b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081ba:	4299      	cmp	r1, r3
 80081bc:	db05      	blt.n	80081ca <_printf_float+0x1c2>
 80081be:	6823      	ldr	r3, [r4, #0]
 80081c0:	6121      	str	r1, [r4, #16]
 80081c2:	07d8      	lsls	r0, r3, #31
 80081c4:	d5ea      	bpl.n	800819c <_printf_float+0x194>
 80081c6:	1c4b      	adds	r3, r1, #1
 80081c8:	e7e7      	b.n	800819a <_printf_float+0x192>
 80081ca:	2900      	cmp	r1, #0
 80081cc:	bfd4      	ite	le
 80081ce:	f1c1 0202 	rsble	r2, r1, #2
 80081d2:	2201      	movgt	r2, #1
 80081d4:	4413      	add	r3, r2
 80081d6:	e7e0      	b.n	800819a <_printf_float+0x192>
 80081d8:	6823      	ldr	r3, [r4, #0]
 80081da:	055a      	lsls	r2, r3, #21
 80081dc:	d407      	bmi.n	80081ee <_printf_float+0x1e6>
 80081de:	6923      	ldr	r3, [r4, #16]
 80081e0:	4642      	mov	r2, r8
 80081e2:	4631      	mov	r1, r6
 80081e4:	4628      	mov	r0, r5
 80081e6:	47b8      	blx	r7
 80081e8:	3001      	adds	r0, #1
 80081ea:	d12b      	bne.n	8008244 <_printf_float+0x23c>
 80081ec:	e767      	b.n	80080be <_printf_float+0xb6>
 80081ee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80081f2:	f240 80dd 	bls.w	80083b0 <_printf_float+0x3a8>
 80081f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80081fa:	2200      	movs	r2, #0
 80081fc:	2300      	movs	r3, #0
 80081fe:	f7f8 fc83 	bl	8000b08 <__aeabi_dcmpeq>
 8008202:	2800      	cmp	r0, #0
 8008204:	d033      	beq.n	800826e <_printf_float+0x266>
 8008206:	4a37      	ldr	r2, [pc, #220]	@ (80082e4 <_printf_float+0x2dc>)
 8008208:	2301      	movs	r3, #1
 800820a:	4631      	mov	r1, r6
 800820c:	4628      	mov	r0, r5
 800820e:	47b8      	blx	r7
 8008210:	3001      	adds	r0, #1
 8008212:	f43f af54 	beq.w	80080be <_printf_float+0xb6>
 8008216:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800821a:	4543      	cmp	r3, r8
 800821c:	db02      	blt.n	8008224 <_printf_float+0x21c>
 800821e:	6823      	ldr	r3, [r4, #0]
 8008220:	07d8      	lsls	r0, r3, #31
 8008222:	d50f      	bpl.n	8008244 <_printf_float+0x23c>
 8008224:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008228:	4631      	mov	r1, r6
 800822a:	4628      	mov	r0, r5
 800822c:	47b8      	blx	r7
 800822e:	3001      	adds	r0, #1
 8008230:	f43f af45 	beq.w	80080be <_printf_float+0xb6>
 8008234:	f04f 0900 	mov.w	r9, #0
 8008238:	f108 38ff 	add.w	r8, r8, #4294967295
 800823c:	f104 0a1a 	add.w	sl, r4, #26
 8008240:	45c8      	cmp	r8, r9
 8008242:	dc09      	bgt.n	8008258 <_printf_float+0x250>
 8008244:	6823      	ldr	r3, [r4, #0]
 8008246:	079b      	lsls	r3, r3, #30
 8008248:	f100 8103 	bmi.w	8008452 <_printf_float+0x44a>
 800824c:	68e0      	ldr	r0, [r4, #12]
 800824e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008250:	4298      	cmp	r0, r3
 8008252:	bfb8      	it	lt
 8008254:	4618      	movlt	r0, r3
 8008256:	e734      	b.n	80080c2 <_printf_float+0xba>
 8008258:	2301      	movs	r3, #1
 800825a:	4652      	mov	r2, sl
 800825c:	4631      	mov	r1, r6
 800825e:	4628      	mov	r0, r5
 8008260:	47b8      	blx	r7
 8008262:	3001      	adds	r0, #1
 8008264:	f43f af2b 	beq.w	80080be <_printf_float+0xb6>
 8008268:	f109 0901 	add.w	r9, r9, #1
 800826c:	e7e8      	b.n	8008240 <_printf_float+0x238>
 800826e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008270:	2b00      	cmp	r3, #0
 8008272:	dc39      	bgt.n	80082e8 <_printf_float+0x2e0>
 8008274:	4a1b      	ldr	r2, [pc, #108]	@ (80082e4 <_printf_float+0x2dc>)
 8008276:	2301      	movs	r3, #1
 8008278:	4631      	mov	r1, r6
 800827a:	4628      	mov	r0, r5
 800827c:	47b8      	blx	r7
 800827e:	3001      	adds	r0, #1
 8008280:	f43f af1d 	beq.w	80080be <_printf_float+0xb6>
 8008284:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008288:	ea59 0303 	orrs.w	r3, r9, r3
 800828c:	d102      	bne.n	8008294 <_printf_float+0x28c>
 800828e:	6823      	ldr	r3, [r4, #0]
 8008290:	07d9      	lsls	r1, r3, #31
 8008292:	d5d7      	bpl.n	8008244 <_printf_float+0x23c>
 8008294:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008298:	4631      	mov	r1, r6
 800829a:	4628      	mov	r0, r5
 800829c:	47b8      	blx	r7
 800829e:	3001      	adds	r0, #1
 80082a0:	f43f af0d 	beq.w	80080be <_printf_float+0xb6>
 80082a4:	f04f 0a00 	mov.w	sl, #0
 80082a8:	f104 0b1a 	add.w	fp, r4, #26
 80082ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082ae:	425b      	negs	r3, r3
 80082b0:	4553      	cmp	r3, sl
 80082b2:	dc01      	bgt.n	80082b8 <_printf_float+0x2b0>
 80082b4:	464b      	mov	r3, r9
 80082b6:	e793      	b.n	80081e0 <_printf_float+0x1d8>
 80082b8:	2301      	movs	r3, #1
 80082ba:	465a      	mov	r2, fp
 80082bc:	4631      	mov	r1, r6
 80082be:	4628      	mov	r0, r5
 80082c0:	47b8      	blx	r7
 80082c2:	3001      	adds	r0, #1
 80082c4:	f43f aefb 	beq.w	80080be <_printf_float+0xb6>
 80082c8:	f10a 0a01 	add.w	sl, sl, #1
 80082cc:	e7ee      	b.n	80082ac <_printf_float+0x2a4>
 80082ce:	bf00      	nop
 80082d0:	7fefffff 	.word	0x7fefffff
 80082d4:	0800c5d1 	.word	0x0800c5d1
 80082d8:	0800c5d5 	.word	0x0800c5d5
 80082dc:	0800c5d9 	.word	0x0800c5d9
 80082e0:	0800c5dd 	.word	0x0800c5dd
 80082e4:	0800c5e1 	.word	0x0800c5e1
 80082e8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80082ea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80082ee:	4553      	cmp	r3, sl
 80082f0:	bfa8      	it	ge
 80082f2:	4653      	movge	r3, sl
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	4699      	mov	r9, r3
 80082f8:	dc36      	bgt.n	8008368 <_printf_float+0x360>
 80082fa:	f04f 0b00 	mov.w	fp, #0
 80082fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008302:	f104 021a 	add.w	r2, r4, #26
 8008306:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008308:	9306      	str	r3, [sp, #24]
 800830a:	eba3 0309 	sub.w	r3, r3, r9
 800830e:	455b      	cmp	r3, fp
 8008310:	dc31      	bgt.n	8008376 <_printf_float+0x36e>
 8008312:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008314:	459a      	cmp	sl, r3
 8008316:	dc3a      	bgt.n	800838e <_printf_float+0x386>
 8008318:	6823      	ldr	r3, [r4, #0]
 800831a:	07da      	lsls	r2, r3, #31
 800831c:	d437      	bmi.n	800838e <_printf_float+0x386>
 800831e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008320:	ebaa 0903 	sub.w	r9, sl, r3
 8008324:	9b06      	ldr	r3, [sp, #24]
 8008326:	ebaa 0303 	sub.w	r3, sl, r3
 800832a:	4599      	cmp	r9, r3
 800832c:	bfa8      	it	ge
 800832e:	4699      	movge	r9, r3
 8008330:	f1b9 0f00 	cmp.w	r9, #0
 8008334:	dc33      	bgt.n	800839e <_printf_float+0x396>
 8008336:	f04f 0800 	mov.w	r8, #0
 800833a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800833e:	f104 0b1a 	add.w	fp, r4, #26
 8008342:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008344:	ebaa 0303 	sub.w	r3, sl, r3
 8008348:	eba3 0309 	sub.w	r3, r3, r9
 800834c:	4543      	cmp	r3, r8
 800834e:	f77f af79 	ble.w	8008244 <_printf_float+0x23c>
 8008352:	2301      	movs	r3, #1
 8008354:	465a      	mov	r2, fp
 8008356:	4631      	mov	r1, r6
 8008358:	4628      	mov	r0, r5
 800835a:	47b8      	blx	r7
 800835c:	3001      	adds	r0, #1
 800835e:	f43f aeae 	beq.w	80080be <_printf_float+0xb6>
 8008362:	f108 0801 	add.w	r8, r8, #1
 8008366:	e7ec      	b.n	8008342 <_printf_float+0x33a>
 8008368:	4642      	mov	r2, r8
 800836a:	4631      	mov	r1, r6
 800836c:	4628      	mov	r0, r5
 800836e:	47b8      	blx	r7
 8008370:	3001      	adds	r0, #1
 8008372:	d1c2      	bne.n	80082fa <_printf_float+0x2f2>
 8008374:	e6a3      	b.n	80080be <_printf_float+0xb6>
 8008376:	2301      	movs	r3, #1
 8008378:	4631      	mov	r1, r6
 800837a:	4628      	mov	r0, r5
 800837c:	9206      	str	r2, [sp, #24]
 800837e:	47b8      	blx	r7
 8008380:	3001      	adds	r0, #1
 8008382:	f43f ae9c 	beq.w	80080be <_printf_float+0xb6>
 8008386:	9a06      	ldr	r2, [sp, #24]
 8008388:	f10b 0b01 	add.w	fp, fp, #1
 800838c:	e7bb      	b.n	8008306 <_printf_float+0x2fe>
 800838e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008392:	4631      	mov	r1, r6
 8008394:	4628      	mov	r0, r5
 8008396:	47b8      	blx	r7
 8008398:	3001      	adds	r0, #1
 800839a:	d1c0      	bne.n	800831e <_printf_float+0x316>
 800839c:	e68f      	b.n	80080be <_printf_float+0xb6>
 800839e:	9a06      	ldr	r2, [sp, #24]
 80083a0:	464b      	mov	r3, r9
 80083a2:	4442      	add	r2, r8
 80083a4:	4631      	mov	r1, r6
 80083a6:	4628      	mov	r0, r5
 80083a8:	47b8      	blx	r7
 80083aa:	3001      	adds	r0, #1
 80083ac:	d1c3      	bne.n	8008336 <_printf_float+0x32e>
 80083ae:	e686      	b.n	80080be <_printf_float+0xb6>
 80083b0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80083b4:	f1ba 0f01 	cmp.w	sl, #1
 80083b8:	dc01      	bgt.n	80083be <_printf_float+0x3b6>
 80083ba:	07db      	lsls	r3, r3, #31
 80083bc:	d536      	bpl.n	800842c <_printf_float+0x424>
 80083be:	2301      	movs	r3, #1
 80083c0:	4642      	mov	r2, r8
 80083c2:	4631      	mov	r1, r6
 80083c4:	4628      	mov	r0, r5
 80083c6:	47b8      	blx	r7
 80083c8:	3001      	adds	r0, #1
 80083ca:	f43f ae78 	beq.w	80080be <_printf_float+0xb6>
 80083ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083d2:	4631      	mov	r1, r6
 80083d4:	4628      	mov	r0, r5
 80083d6:	47b8      	blx	r7
 80083d8:	3001      	adds	r0, #1
 80083da:	f43f ae70 	beq.w	80080be <_printf_float+0xb6>
 80083de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80083e2:	2200      	movs	r2, #0
 80083e4:	2300      	movs	r3, #0
 80083e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80083ea:	f7f8 fb8d 	bl	8000b08 <__aeabi_dcmpeq>
 80083ee:	b9c0      	cbnz	r0, 8008422 <_printf_float+0x41a>
 80083f0:	4653      	mov	r3, sl
 80083f2:	f108 0201 	add.w	r2, r8, #1
 80083f6:	4631      	mov	r1, r6
 80083f8:	4628      	mov	r0, r5
 80083fa:	47b8      	blx	r7
 80083fc:	3001      	adds	r0, #1
 80083fe:	d10c      	bne.n	800841a <_printf_float+0x412>
 8008400:	e65d      	b.n	80080be <_printf_float+0xb6>
 8008402:	2301      	movs	r3, #1
 8008404:	465a      	mov	r2, fp
 8008406:	4631      	mov	r1, r6
 8008408:	4628      	mov	r0, r5
 800840a:	47b8      	blx	r7
 800840c:	3001      	adds	r0, #1
 800840e:	f43f ae56 	beq.w	80080be <_printf_float+0xb6>
 8008412:	f108 0801 	add.w	r8, r8, #1
 8008416:	45d0      	cmp	r8, sl
 8008418:	dbf3      	blt.n	8008402 <_printf_float+0x3fa>
 800841a:	464b      	mov	r3, r9
 800841c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008420:	e6df      	b.n	80081e2 <_printf_float+0x1da>
 8008422:	f04f 0800 	mov.w	r8, #0
 8008426:	f104 0b1a 	add.w	fp, r4, #26
 800842a:	e7f4      	b.n	8008416 <_printf_float+0x40e>
 800842c:	2301      	movs	r3, #1
 800842e:	4642      	mov	r2, r8
 8008430:	e7e1      	b.n	80083f6 <_printf_float+0x3ee>
 8008432:	2301      	movs	r3, #1
 8008434:	464a      	mov	r2, r9
 8008436:	4631      	mov	r1, r6
 8008438:	4628      	mov	r0, r5
 800843a:	47b8      	blx	r7
 800843c:	3001      	adds	r0, #1
 800843e:	f43f ae3e 	beq.w	80080be <_printf_float+0xb6>
 8008442:	f108 0801 	add.w	r8, r8, #1
 8008446:	68e3      	ldr	r3, [r4, #12]
 8008448:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800844a:	1a5b      	subs	r3, r3, r1
 800844c:	4543      	cmp	r3, r8
 800844e:	dcf0      	bgt.n	8008432 <_printf_float+0x42a>
 8008450:	e6fc      	b.n	800824c <_printf_float+0x244>
 8008452:	f04f 0800 	mov.w	r8, #0
 8008456:	f104 0919 	add.w	r9, r4, #25
 800845a:	e7f4      	b.n	8008446 <_printf_float+0x43e>

0800845c <_printf_common>:
 800845c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008460:	4616      	mov	r6, r2
 8008462:	4698      	mov	r8, r3
 8008464:	688a      	ldr	r2, [r1, #8]
 8008466:	690b      	ldr	r3, [r1, #16]
 8008468:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800846c:	4293      	cmp	r3, r2
 800846e:	bfb8      	it	lt
 8008470:	4613      	movlt	r3, r2
 8008472:	6033      	str	r3, [r6, #0]
 8008474:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008478:	4607      	mov	r7, r0
 800847a:	460c      	mov	r4, r1
 800847c:	b10a      	cbz	r2, 8008482 <_printf_common+0x26>
 800847e:	3301      	adds	r3, #1
 8008480:	6033      	str	r3, [r6, #0]
 8008482:	6823      	ldr	r3, [r4, #0]
 8008484:	0699      	lsls	r1, r3, #26
 8008486:	bf42      	ittt	mi
 8008488:	6833      	ldrmi	r3, [r6, #0]
 800848a:	3302      	addmi	r3, #2
 800848c:	6033      	strmi	r3, [r6, #0]
 800848e:	6825      	ldr	r5, [r4, #0]
 8008490:	f015 0506 	ands.w	r5, r5, #6
 8008494:	d106      	bne.n	80084a4 <_printf_common+0x48>
 8008496:	f104 0a19 	add.w	sl, r4, #25
 800849a:	68e3      	ldr	r3, [r4, #12]
 800849c:	6832      	ldr	r2, [r6, #0]
 800849e:	1a9b      	subs	r3, r3, r2
 80084a0:	42ab      	cmp	r3, r5
 80084a2:	dc26      	bgt.n	80084f2 <_printf_common+0x96>
 80084a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80084a8:	6822      	ldr	r2, [r4, #0]
 80084aa:	3b00      	subs	r3, #0
 80084ac:	bf18      	it	ne
 80084ae:	2301      	movne	r3, #1
 80084b0:	0692      	lsls	r2, r2, #26
 80084b2:	d42b      	bmi.n	800850c <_printf_common+0xb0>
 80084b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80084b8:	4641      	mov	r1, r8
 80084ba:	4638      	mov	r0, r7
 80084bc:	47c8      	blx	r9
 80084be:	3001      	adds	r0, #1
 80084c0:	d01e      	beq.n	8008500 <_printf_common+0xa4>
 80084c2:	6823      	ldr	r3, [r4, #0]
 80084c4:	6922      	ldr	r2, [r4, #16]
 80084c6:	f003 0306 	and.w	r3, r3, #6
 80084ca:	2b04      	cmp	r3, #4
 80084cc:	bf02      	ittt	eq
 80084ce:	68e5      	ldreq	r5, [r4, #12]
 80084d0:	6833      	ldreq	r3, [r6, #0]
 80084d2:	1aed      	subeq	r5, r5, r3
 80084d4:	68a3      	ldr	r3, [r4, #8]
 80084d6:	bf0c      	ite	eq
 80084d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80084dc:	2500      	movne	r5, #0
 80084de:	4293      	cmp	r3, r2
 80084e0:	bfc4      	itt	gt
 80084e2:	1a9b      	subgt	r3, r3, r2
 80084e4:	18ed      	addgt	r5, r5, r3
 80084e6:	2600      	movs	r6, #0
 80084e8:	341a      	adds	r4, #26
 80084ea:	42b5      	cmp	r5, r6
 80084ec:	d11a      	bne.n	8008524 <_printf_common+0xc8>
 80084ee:	2000      	movs	r0, #0
 80084f0:	e008      	b.n	8008504 <_printf_common+0xa8>
 80084f2:	2301      	movs	r3, #1
 80084f4:	4652      	mov	r2, sl
 80084f6:	4641      	mov	r1, r8
 80084f8:	4638      	mov	r0, r7
 80084fa:	47c8      	blx	r9
 80084fc:	3001      	adds	r0, #1
 80084fe:	d103      	bne.n	8008508 <_printf_common+0xac>
 8008500:	f04f 30ff 	mov.w	r0, #4294967295
 8008504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008508:	3501      	adds	r5, #1
 800850a:	e7c6      	b.n	800849a <_printf_common+0x3e>
 800850c:	18e1      	adds	r1, r4, r3
 800850e:	1c5a      	adds	r2, r3, #1
 8008510:	2030      	movs	r0, #48	@ 0x30
 8008512:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008516:	4422      	add	r2, r4
 8008518:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800851c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008520:	3302      	adds	r3, #2
 8008522:	e7c7      	b.n	80084b4 <_printf_common+0x58>
 8008524:	2301      	movs	r3, #1
 8008526:	4622      	mov	r2, r4
 8008528:	4641      	mov	r1, r8
 800852a:	4638      	mov	r0, r7
 800852c:	47c8      	blx	r9
 800852e:	3001      	adds	r0, #1
 8008530:	d0e6      	beq.n	8008500 <_printf_common+0xa4>
 8008532:	3601      	adds	r6, #1
 8008534:	e7d9      	b.n	80084ea <_printf_common+0x8e>
	...

08008538 <_printf_i>:
 8008538:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800853c:	7e0f      	ldrb	r7, [r1, #24]
 800853e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008540:	2f78      	cmp	r7, #120	@ 0x78
 8008542:	4691      	mov	r9, r2
 8008544:	4680      	mov	r8, r0
 8008546:	460c      	mov	r4, r1
 8008548:	469a      	mov	sl, r3
 800854a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800854e:	d807      	bhi.n	8008560 <_printf_i+0x28>
 8008550:	2f62      	cmp	r7, #98	@ 0x62
 8008552:	d80a      	bhi.n	800856a <_printf_i+0x32>
 8008554:	2f00      	cmp	r7, #0
 8008556:	f000 80d2 	beq.w	80086fe <_printf_i+0x1c6>
 800855a:	2f58      	cmp	r7, #88	@ 0x58
 800855c:	f000 80b9 	beq.w	80086d2 <_printf_i+0x19a>
 8008560:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008564:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008568:	e03a      	b.n	80085e0 <_printf_i+0xa8>
 800856a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800856e:	2b15      	cmp	r3, #21
 8008570:	d8f6      	bhi.n	8008560 <_printf_i+0x28>
 8008572:	a101      	add	r1, pc, #4	@ (adr r1, 8008578 <_printf_i+0x40>)
 8008574:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008578:	080085d1 	.word	0x080085d1
 800857c:	080085e5 	.word	0x080085e5
 8008580:	08008561 	.word	0x08008561
 8008584:	08008561 	.word	0x08008561
 8008588:	08008561 	.word	0x08008561
 800858c:	08008561 	.word	0x08008561
 8008590:	080085e5 	.word	0x080085e5
 8008594:	08008561 	.word	0x08008561
 8008598:	08008561 	.word	0x08008561
 800859c:	08008561 	.word	0x08008561
 80085a0:	08008561 	.word	0x08008561
 80085a4:	080086e5 	.word	0x080086e5
 80085a8:	0800860f 	.word	0x0800860f
 80085ac:	0800869f 	.word	0x0800869f
 80085b0:	08008561 	.word	0x08008561
 80085b4:	08008561 	.word	0x08008561
 80085b8:	08008707 	.word	0x08008707
 80085bc:	08008561 	.word	0x08008561
 80085c0:	0800860f 	.word	0x0800860f
 80085c4:	08008561 	.word	0x08008561
 80085c8:	08008561 	.word	0x08008561
 80085cc:	080086a7 	.word	0x080086a7
 80085d0:	6833      	ldr	r3, [r6, #0]
 80085d2:	1d1a      	adds	r2, r3, #4
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	6032      	str	r2, [r6, #0]
 80085d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80085dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80085e0:	2301      	movs	r3, #1
 80085e2:	e09d      	b.n	8008720 <_printf_i+0x1e8>
 80085e4:	6833      	ldr	r3, [r6, #0]
 80085e6:	6820      	ldr	r0, [r4, #0]
 80085e8:	1d19      	adds	r1, r3, #4
 80085ea:	6031      	str	r1, [r6, #0]
 80085ec:	0606      	lsls	r6, r0, #24
 80085ee:	d501      	bpl.n	80085f4 <_printf_i+0xbc>
 80085f0:	681d      	ldr	r5, [r3, #0]
 80085f2:	e003      	b.n	80085fc <_printf_i+0xc4>
 80085f4:	0645      	lsls	r5, r0, #25
 80085f6:	d5fb      	bpl.n	80085f0 <_printf_i+0xb8>
 80085f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80085fc:	2d00      	cmp	r5, #0
 80085fe:	da03      	bge.n	8008608 <_printf_i+0xd0>
 8008600:	232d      	movs	r3, #45	@ 0x2d
 8008602:	426d      	negs	r5, r5
 8008604:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008608:	4859      	ldr	r0, [pc, #356]	@ (8008770 <_printf_i+0x238>)
 800860a:	230a      	movs	r3, #10
 800860c:	e011      	b.n	8008632 <_printf_i+0xfa>
 800860e:	6821      	ldr	r1, [r4, #0]
 8008610:	6833      	ldr	r3, [r6, #0]
 8008612:	0608      	lsls	r0, r1, #24
 8008614:	f853 5b04 	ldr.w	r5, [r3], #4
 8008618:	d402      	bmi.n	8008620 <_printf_i+0xe8>
 800861a:	0649      	lsls	r1, r1, #25
 800861c:	bf48      	it	mi
 800861e:	b2ad      	uxthmi	r5, r5
 8008620:	2f6f      	cmp	r7, #111	@ 0x6f
 8008622:	4853      	ldr	r0, [pc, #332]	@ (8008770 <_printf_i+0x238>)
 8008624:	6033      	str	r3, [r6, #0]
 8008626:	bf14      	ite	ne
 8008628:	230a      	movne	r3, #10
 800862a:	2308      	moveq	r3, #8
 800862c:	2100      	movs	r1, #0
 800862e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008632:	6866      	ldr	r6, [r4, #4]
 8008634:	60a6      	str	r6, [r4, #8]
 8008636:	2e00      	cmp	r6, #0
 8008638:	bfa2      	ittt	ge
 800863a:	6821      	ldrge	r1, [r4, #0]
 800863c:	f021 0104 	bicge.w	r1, r1, #4
 8008640:	6021      	strge	r1, [r4, #0]
 8008642:	b90d      	cbnz	r5, 8008648 <_printf_i+0x110>
 8008644:	2e00      	cmp	r6, #0
 8008646:	d04b      	beq.n	80086e0 <_printf_i+0x1a8>
 8008648:	4616      	mov	r6, r2
 800864a:	fbb5 f1f3 	udiv	r1, r5, r3
 800864e:	fb03 5711 	mls	r7, r3, r1, r5
 8008652:	5dc7      	ldrb	r7, [r0, r7]
 8008654:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008658:	462f      	mov	r7, r5
 800865a:	42bb      	cmp	r3, r7
 800865c:	460d      	mov	r5, r1
 800865e:	d9f4      	bls.n	800864a <_printf_i+0x112>
 8008660:	2b08      	cmp	r3, #8
 8008662:	d10b      	bne.n	800867c <_printf_i+0x144>
 8008664:	6823      	ldr	r3, [r4, #0]
 8008666:	07df      	lsls	r7, r3, #31
 8008668:	d508      	bpl.n	800867c <_printf_i+0x144>
 800866a:	6923      	ldr	r3, [r4, #16]
 800866c:	6861      	ldr	r1, [r4, #4]
 800866e:	4299      	cmp	r1, r3
 8008670:	bfde      	ittt	le
 8008672:	2330      	movle	r3, #48	@ 0x30
 8008674:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008678:	f106 36ff 	addle.w	r6, r6, #4294967295
 800867c:	1b92      	subs	r2, r2, r6
 800867e:	6122      	str	r2, [r4, #16]
 8008680:	f8cd a000 	str.w	sl, [sp]
 8008684:	464b      	mov	r3, r9
 8008686:	aa03      	add	r2, sp, #12
 8008688:	4621      	mov	r1, r4
 800868a:	4640      	mov	r0, r8
 800868c:	f7ff fee6 	bl	800845c <_printf_common>
 8008690:	3001      	adds	r0, #1
 8008692:	d14a      	bne.n	800872a <_printf_i+0x1f2>
 8008694:	f04f 30ff 	mov.w	r0, #4294967295
 8008698:	b004      	add	sp, #16
 800869a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800869e:	6823      	ldr	r3, [r4, #0]
 80086a0:	f043 0320 	orr.w	r3, r3, #32
 80086a4:	6023      	str	r3, [r4, #0]
 80086a6:	4833      	ldr	r0, [pc, #204]	@ (8008774 <_printf_i+0x23c>)
 80086a8:	2778      	movs	r7, #120	@ 0x78
 80086aa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80086ae:	6823      	ldr	r3, [r4, #0]
 80086b0:	6831      	ldr	r1, [r6, #0]
 80086b2:	061f      	lsls	r7, r3, #24
 80086b4:	f851 5b04 	ldr.w	r5, [r1], #4
 80086b8:	d402      	bmi.n	80086c0 <_printf_i+0x188>
 80086ba:	065f      	lsls	r7, r3, #25
 80086bc:	bf48      	it	mi
 80086be:	b2ad      	uxthmi	r5, r5
 80086c0:	6031      	str	r1, [r6, #0]
 80086c2:	07d9      	lsls	r1, r3, #31
 80086c4:	bf44      	itt	mi
 80086c6:	f043 0320 	orrmi.w	r3, r3, #32
 80086ca:	6023      	strmi	r3, [r4, #0]
 80086cc:	b11d      	cbz	r5, 80086d6 <_printf_i+0x19e>
 80086ce:	2310      	movs	r3, #16
 80086d0:	e7ac      	b.n	800862c <_printf_i+0xf4>
 80086d2:	4827      	ldr	r0, [pc, #156]	@ (8008770 <_printf_i+0x238>)
 80086d4:	e7e9      	b.n	80086aa <_printf_i+0x172>
 80086d6:	6823      	ldr	r3, [r4, #0]
 80086d8:	f023 0320 	bic.w	r3, r3, #32
 80086dc:	6023      	str	r3, [r4, #0]
 80086de:	e7f6      	b.n	80086ce <_printf_i+0x196>
 80086e0:	4616      	mov	r6, r2
 80086e2:	e7bd      	b.n	8008660 <_printf_i+0x128>
 80086e4:	6833      	ldr	r3, [r6, #0]
 80086e6:	6825      	ldr	r5, [r4, #0]
 80086e8:	6961      	ldr	r1, [r4, #20]
 80086ea:	1d18      	adds	r0, r3, #4
 80086ec:	6030      	str	r0, [r6, #0]
 80086ee:	062e      	lsls	r6, r5, #24
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	d501      	bpl.n	80086f8 <_printf_i+0x1c0>
 80086f4:	6019      	str	r1, [r3, #0]
 80086f6:	e002      	b.n	80086fe <_printf_i+0x1c6>
 80086f8:	0668      	lsls	r0, r5, #25
 80086fa:	d5fb      	bpl.n	80086f4 <_printf_i+0x1bc>
 80086fc:	8019      	strh	r1, [r3, #0]
 80086fe:	2300      	movs	r3, #0
 8008700:	6123      	str	r3, [r4, #16]
 8008702:	4616      	mov	r6, r2
 8008704:	e7bc      	b.n	8008680 <_printf_i+0x148>
 8008706:	6833      	ldr	r3, [r6, #0]
 8008708:	1d1a      	adds	r2, r3, #4
 800870a:	6032      	str	r2, [r6, #0]
 800870c:	681e      	ldr	r6, [r3, #0]
 800870e:	6862      	ldr	r2, [r4, #4]
 8008710:	2100      	movs	r1, #0
 8008712:	4630      	mov	r0, r6
 8008714:	f7f7 fd7c 	bl	8000210 <memchr>
 8008718:	b108      	cbz	r0, 800871e <_printf_i+0x1e6>
 800871a:	1b80      	subs	r0, r0, r6
 800871c:	6060      	str	r0, [r4, #4]
 800871e:	6863      	ldr	r3, [r4, #4]
 8008720:	6123      	str	r3, [r4, #16]
 8008722:	2300      	movs	r3, #0
 8008724:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008728:	e7aa      	b.n	8008680 <_printf_i+0x148>
 800872a:	6923      	ldr	r3, [r4, #16]
 800872c:	4632      	mov	r2, r6
 800872e:	4649      	mov	r1, r9
 8008730:	4640      	mov	r0, r8
 8008732:	47d0      	blx	sl
 8008734:	3001      	adds	r0, #1
 8008736:	d0ad      	beq.n	8008694 <_printf_i+0x15c>
 8008738:	6823      	ldr	r3, [r4, #0]
 800873a:	079b      	lsls	r3, r3, #30
 800873c:	d413      	bmi.n	8008766 <_printf_i+0x22e>
 800873e:	68e0      	ldr	r0, [r4, #12]
 8008740:	9b03      	ldr	r3, [sp, #12]
 8008742:	4298      	cmp	r0, r3
 8008744:	bfb8      	it	lt
 8008746:	4618      	movlt	r0, r3
 8008748:	e7a6      	b.n	8008698 <_printf_i+0x160>
 800874a:	2301      	movs	r3, #1
 800874c:	4632      	mov	r2, r6
 800874e:	4649      	mov	r1, r9
 8008750:	4640      	mov	r0, r8
 8008752:	47d0      	blx	sl
 8008754:	3001      	adds	r0, #1
 8008756:	d09d      	beq.n	8008694 <_printf_i+0x15c>
 8008758:	3501      	adds	r5, #1
 800875a:	68e3      	ldr	r3, [r4, #12]
 800875c:	9903      	ldr	r1, [sp, #12]
 800875e:	1a5b      	subs	r3, r3, r1
 8008760:	42ab      	cmp	r3, r5
 8008762:	dcf2      	bgt.n	800874a <_printf_i+0x212>
 8008764:	e7eb      	b.n	800873e <_printf_i+0x206>
 8008766:	2500      	movs	r5, #0
 8008768:	f104 0619 	add.w	r6, r4, #25
 800876c:	e7f5      	b.n	800875a <_printf_i+0x222>
 800876e:	bf00      	nop
 8008770:	0800c5e3 	.word	0x0800c5e3
 8008774:	0800c5f4 	.word	0x0800c5f4

08008778 <_scanf_float>:
 8008778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800877c:	b087      	sub	sp, #28
 800877e:	4617      	mov	r7, r2
 8008780:	9303      	str	r3, [sp, #12]
 8008782:	688b      	ldr	r3, [r1, #8]
 8008784:	1e5a      	subs	r2, r3, #1
 8008786:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800878a:	bf81      	itttt	hi
 800878c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008790:	eb03 0b05 	addhi.w	fp, r3, r5
 8008794:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008798:	608b      	strhi	r3, [r1, #8]
 800879a:	680b      	ldr	r3, [r1, #0]
 800879c:	460a      	mov	r2, r1
 800879e:	f04f 0500 	mov.w	r5, #0
 80087a2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80087a6:	f842 3b1c 	str.w	r3, [r2], #28
 80087aa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80087ae:	4680      	mov	r8, r0
 80087b0:	460c      	mov	r4, r1
 80087b2:	bf98      	it	ls
 80087b4:	f04f 0b00 	movls.w	fp, #0
 80087b8:	9201      	str	r2, [sp, #4]
 80087ba:	4616      	mov	r6, r2
 80087bc:	46aa      	mov	sl, r5
 80087be:	46a9      	mov	r9, r5
 80087c0:	9502      	str	r5, [sp, #8]
 80087c2:	68a2      	ldr	r2, [r4, #8]
 80087c4:	b152      	cbz	r2, 80087dc <_scanf_float+0x64>
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	781b      	ldrb	r3, [r3, #0]
 80087ca:	2b4e      	cmp	r3, #78	@ 0x4e
 80087cc:	d864      	bhi.n	8008898 <_scanf_float+0x120>
 80087ce:	2b40      	cmp	r3, #64	@ 0x40
 80087d0:	d83c      	bhi.n	800884c <_scanf_float+0xd4>
 80087d2:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80087d6:	b2c8      	uxtb	r0, r1
 80087d8:	280e      	cmp	r0, #14
 80087da:	d93a      	bls.n	8008852 <_scanf_float+0xda>
 80087dc:	f1b9 0f00 	cmp.w	r9, #0
 80087e0:	d003      	beq.n	80087ea <_scanf_float+0x72>
 80087e2:	6823      	ldr	r3, [r4, #0]
 80087e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80087e8:	6023      	str	r3, [r4, #0]
 80087ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80087ee:	f1ba 0f01 	cmp.w	sl, #1
 80087f2:	f200 8117 	bhi.w	8008a24 <_scanf_float+0x2ac>
 80087f6:	9b01      	ldr	r3, [sp, #4]
 80087f8:	429e      	cmp	r6, r3
 80087fa:	f200 8108 	bhi.w	8008a0e <_scanf_float+0x296>
 80087fe:	2001      	movs	r0, #1
 8008800:	b007      	add	sp, #28
 8008802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008806:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800880a:	2a0d      	cmp	r2, #13
 800880c:	d8e6      	bhi.n	80087dc <_scanf_float+0x64>
 800880e:	a101      	add	r1, pc, #4	@ (adr r1, 8008814 <_scanf_float+0x9c>)
 8008810:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008814:	0800895b 	.word	0x0800895b
 8008818:	080087dd 	.word	0x080087dd
 800881c:	080087dd 	.word	0x080087dd
 8008820:	080087dd 	.word	0x080087dd
 8008824:	080089bb 	.word	0x080089bb
 8008828:	08008993 	.word	0x08008993
 800882c:	080087dd 	.word	0x080087dd
 8008830:	080087dd 	.word	0x080087dd
 8008834:	08008969 	.word	0x08008969
 8008838:	080087dd 	.word	0x080087dd
 800883c:	080087dd 	.word	0x080087dd
 8008840:	080087dd 	.word	0x080087dd
 8008844:	080087dd 	.word	0x080087dd
 8008848:	08008921 	.word	0x08008921
 800884c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008850:	e7db      	b.n	800880a <_scanf_float+0x92>
 8008852:	290e      	cmp	r1, #14
 8008854:	d8c2      	bhi.n	80087dc <_scanf_float+0x64>
 8008856:	a001      	add	r0, pc, #4	@ (adr r0, 800885c <_scanf_float+0xe4>)
 8008858:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800885c:	08008911 	.word	0x08008911
 8008860:	080087dd 	.word	0x080087dd
 8008864:	08008911 	.word	0x08008911
 8008868:	080089a7 	.word	0x080089a7
 800886c:	080087dd 	.word	0x080087dd
 8008870:	080088b9 	.word	0x080088b9
 8008874:	080088f7 	.word	0x080088f7
 8008878:	080088f7 	.word	0x080088f7
 800887c:	080088f7 	.word	0x080088f7
 8008880:	080088f7 	.word	0x080088f7
 8008884:	080088f7 	.word	0x080088f7
 8008888:	080088f7 	.word	0x080088f7
 800888c:	080088f7 	.word	0x080088f7
 8008890:	080088f7 	.word	0x080088f7
 8008894:	080088f7 	.word	0x080088f7
 8008898:	2b6e      	cmp	r3, #110	@ 0x6e
 800889a:	d809      	bhi.n	80088b0 <_scanf_float+0x138>
 800889c:	2b60      	cmp	r3, #96	@ 0x60
 800889e:	d8b2      	bhi.n	8008806 <_scanf_float+0x8e>
 80088a0:	2b54      	cmp	r3, #84	@ 0x54
 80088a2:	d07b      	beq.n	800899c <_scanf_float+0x224>
 80088a4:	2b59      	cmp	r3, #89	@ 0x59
 80088a6:	d199      	bne.n	80087dc <_scanf_float+0x64>
 80088a8:	2d07      	cmp	r5, #7
 80088aa:	d197      	bne.n	80087dc <_scanf_float+0x64>
 80088ac:	2508      	movs	r5, #8
 80088ae:	e02c      	b.n	800890a <_scanf_float+0x192>
 80088b0:	2b74      	cmp	r3, #116	@ 0x74
 80088b2:	d073      	beq.n	800899c <_scanf_float+0x224>
 80088b4:	2b79      	cmp	r3, #121	@ 0x79
 80088b6:	e7f6      	b.n	80088a6 <_scanf_float+0x12e>
 80088b8:	6821      	ldr	r1, [r4, #0]
 80088ba:	05c8      	lsls	r0, r1, #23
 80088bc:	d51b      	bpl.n	80088f6 <_scanf_float+0x17e>
 80088be:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80088c2:	6021      	str	r1, [r4, #0]
 80088c4:	f109 0901 	add.w	r9, r9, #1
 80088c8:	f1bb 0f00 	cmp.w	fp, #0
 80088cc:	d003      	beq.n	80088d6 <_scanf_float+0x15e>
 80088ce:	3201      	adds	r2, #1
 80088d0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80088d4:	60a2      	str	r2, [r4, #8]
 80088d6:	68a3      	ldr	r3, [r4, #8]
 80088d8:	3b01      	subs	r3, #1
 80088da:	60a3      	str	r3, [r4, #8]
 80088dc:	6923      	ldr	r3, [r4, #16]
 80088de:	3301      	adds	r3, #1
 80088e0:	6123      	str	r3, [r4, #16]
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	3b01      	subs	r3, #1
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	607b      	str	r3, [r7, #4]
 80088ea:	f340 8087 	ble.w	80089fc <_scanf_float+0x284>
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	3301      	adds	r3, #1
 80088f2:	603b      	str	r3, [r7, #0]
 80088f4:	e765      	b.n	80087c2 <_scanf_float+0x4a>
 80088f6:	eb1a 0105 	adds.w	r1, sl, r5
 80088fa:	f47f af6f 	bne.w	80087dc <_scanf_float+0x64>
 80088fe:	6822      	ldr	r2, [r4, #0]
 8008900:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008904:	6022      	str	r2, [r4, #0]
 8008906:	460d      	mov	r5, r1
 8008908:	468a      	mov	sl, r1
 800890a:	f806 3b01 	strb.w	r3, [r6], #1
 800890e:	e7e2      	b.n	80088d6 <_scanf_float+0x15e>
 8008910:	6822      	ldr	r2, [r4, #0]
 8008912:	0610      	lsls	r0, r2, #24
 8008914:	f57f af62 	bpl.w	80087dc <_scanf_float+0x64>
 8008918:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800891c:	6022      	str	r2, [r4, #0]
 800891e:	e7f4      	b.n	800890a <_scanf_float+0x192>
 8008920:	f1ba 0f00 	cmp.w	sl, #0
 8008924:	d10e      	bne.n	8008944 <_scanf_float+0x1cc>
 8008926:	f1b9 0f00 	cmp.w	r9, #0
 800892a:	d10e      	bne.n	800894a <_scanf_float+0x1d2>
 800892c:	6822      	ldr	r2, [r4, #0]
 800892e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008932:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008936:	d108      	bne.n	800894a <_scanf_float+0x1d2>
 8008938:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800893c:	6022      	str	r2, [r4, #0]
 800893e:	f04f 0a01 	mov.w	sl, #1
 8008942:	e7e2      	b.n	800890a <_scanf_float+0x192>
 8008944:	f1ba 0f02 	cmp.w	sl, #2
 8008948:	d055      	beq.n	80089f6 <_scanf_float+0x27e>
 800894a:	2d01      	cmp	r5, #1
 800894c:	d002      	beq.n	8008954 <_scanf_float+0x1dc>
 800894e:	2d04      	cmp	r5, #4
 8008950:	f47f af44 	bne.w	80087dc <_scanf_float+0x64>
 8008954:	3501      	adds	r5, #1
 8008956:	b2ed      	uxtb	r5, r5
 8008958:	e7d7      	b.n	800890a <_scanf_float+0x192>
 800895a:	f1ba 0f01 	cmp.w	sl, #1
 800895e:	f47f af3d 	bne.w	80087dc <_scanf_float+0x64>
 8008962:	f04f 0a02 	mov.w	sl, #2
 8008966:	e7d0      	b.n	800890a <_scanf_float+0x192>
 8008968:	b97d      	cbnz	r5, 800898a <_scanf_float+0x212>
 800896a:	f1b9 0f00 	cmp.w	r9, #0
 800896e:	f47f af38 	bne.w	80087e2 <_scanf_float+0x6a>
 8008972:	6822      	ldr	r2, [r4, #0]
 8008974:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008978:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800897c:	f040 8108 	bne.w	8008b90 <_scanf_float+0x418>
 8008980:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008984:	6022      	str	r2, [r4, #0]
 8008986:	2501      	movs	r5, #1
 8008988:	e7bf      	b.n	800890a <_scanf_float+0x192>
 800898a:	2d03      	cmp	r5, #3
 800898c:	d0e2      	beq.n	8008954 <_scanf_float+0x1dc>
 800898e:	2d05      	cmp	r5, #5
 8008990:	e7de      	b.n	8008950 <_scanf_float+0x1d8>
 8008992:	2d02      	cmp	r5, #2
 8008994:	f47f af22 	bne.w	80087dc <_scanf_float+0x64>
 8008998:	2503      	movs	r5, #3
 800899a:	e7b6      	b.n	800890a <_scanf_float+0x192>
 800899c:	2d06      	cmp	r5, #6
 800899e:	f47f af1d 	bne.w	80087dc <_scanf_float+0x64>
 80089a2:	2507      	movs	r5, #7
 80089a4:	e7b1      	b.n	800890a <_scanf_float+0x192>
 80089a6:	6822      	ldr	r2, [r4, #0]
 80089a8:	0591      	lsls	r1, r2, #22
 80089aa:	f57f af17 	bpl.w	80087dc <_scanf_float+0x64>
 80089ae:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80089b2:	6022      	str	r2, [r4, #0]
 80089b4:	f8cd 9008 	str.w	r9, [sp, #8]
 80089b8:	e7a7      	b.n	800890a <_scanf_float+0x192>
 80089ba:	6822      	ldr	r2, [r4, #0]
 80089bc:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80089c0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80089c4:	d006      	beq.n	80089d4 <_scanf_float+0x25c>
 80089c6:	0550      	lsls	r0, r2, #21
 80089c8:	f57f af08 	bpl.w	80087dc <_scanf_float+0x64>
 80089cc:	f1b9 0f00 	cmp.w	r9, #0
 80089d0:	f000 80de 	beq.w	8008b90 <_scanf_float+0x418>
 80089d4:	0591      	lsls	r1, r2, #22
 80089d6:	bf58      	it	pl
 80089d8:	9902      	ldrpl	r1, [sp, #8]
 80089da:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80089de:	bf58      	it	pl
 80089e0:	eba9 0101 	subpl.w	r1, r9, r1
 80089e4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80089e8:	bf58      	it	pl
 80089ea:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80089ee:	6022      	str	r2, [r4, #0]
 80089f0:	f04f 0900 	mov.w	r9, #0
 80089f4:	e789      	b.n	800890a <_scanf_float+0x192>
 80089f6:	f04f 0a03 	mov.w	sl, #3
 80089fa:	e786      	b.n	800890a <_scanf_float+0x192>
 80089fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008a00:	4639      	mov	r1, r7
 8008a02:	4640      	mov	r0, r8
 8008a04:	4798      	blx	r3
 8008a06:	2800      	cmp	r0, #0
 8008a08:	f43f aedb 	beq.w	80087c2 <_scanf_float+0x4a>
 8008a0c:	e6e6      	b.n	80087dc <_scanf_float+0x64>
 8008a0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008a12:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008a16:	463a      	mov	r2, r7
 8008a18:	4640      	mov	r0, r8
 8008a1a:	4798      	blx	r3
 8008a1c:	6923      	ldr	r3, [r4, #16]
 8008a1e:	3b01      	subs	r3, #1
 8008a20:	6123      	str	r3, [r4, #16]
 8008a22:	e6e8      	b.n	80087f6 <_scanf_float+0x7e>
 8008a24:	1e6b      	subs	r3, r5, #1
 8008a26:	2b06      	cmp	r3, #6
 8008a28:	d824      	bhi.n	8008a74 <_scanf_float+0x2fc>
 8008a2a:	2d02      	cmp	r5, #2
 8008a2c:	d836      	bhi.n	8008a9c <_scanf_float+0x324>
 8008a2e:	9b01      	ldr	r3, [sp, #4]
 8008a30:	429e      	cmp	r6, r3
 8008a32:	f67f aee4 	bls.w	80087fe <_scanf_float+0x86>
 8008a36:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008a3a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008a3e:	463a      	mov	r2, r7
 8008a40:	4640      	mov	r0, r8
 8008a42:	4798      	blx	r3
 8008a44:	6923      	ldr	r3, [r4, #16]
 8008a46:	3b01      	subs	r3, #1
 8008a48:	6123      	str	r3, [r4, #16]
 8008a4a:	e7f0      	b.n	8008a2e <_scanf_float+0x2b6>
 8008a4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008a50:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008a54:	463a      	mov	r2, r7
 8008a56:	4640      	mov	r0, r8
 8008a58:	4798      	blx	r3
 8008a5a:	6923      	ldr	r3, [r4, #16]
 8008a5c:	3b01      	subs	r3, #1
 8008a5e:	6123      	str	r3, [r4, #16]
 8008a60:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008a64:	fa5f fa8a 	uxtb.w	sl, sl
 8008a68:	f1ba 0f02 	cmp.w	sl, #2
 8008a6c:	d1ee      	bne.n	8008a4c <_scanf_float+0x2d4>
 8008a6e:	3d03      	subs	r5, #3
 8008a70:	b2ed      	uxtb	r5, r5
 8008a72:	1b76      	subs	r6, r6, r5
 8008a74:	6823      	ldr	r3, [r4, #0]
 8008a76:	05da      	lsls	r2, r3, #23
 8008a78:	d530      	bpl.n	8008adc <_scanf_float+0x364>
 8008a7a:	055b      	lsls	r3, r3, #21
 8008a7c:	d511      	bpl.n	8008aa2 <_scanf_float+0x32a>
 8008a7e:	9b01      	ldr	r3, [sp, #4]
 8008a80:	429e      	cmp	r6, r3
 8008a82:	f67f aebc 	bls.w	80087fe <_scanf_float+0x86>
 8008a86:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008a8a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008a8e:	463a      	mov	r2, r7
 8008a90:	4640      	mov	r0, r8
 8008a92:	4798      	blx	r3
 8008a94:	6923      	ldr	r3, [r4, #16]
 8008a96:	3b01      	subs	r3, #1
 8008a98:	6123      	str	r3, [r4, #16]
 8008a9a:	e7f0      	b.n	8008a7e <_scanf_float+0x306>
 8008a9c:	46aa      	mov	sl, r5
 8008a9e:	46b3      	mov	fp, r6
 8008aa0:	e7de      	b.n	8008a60 <_scanf_float+0x2e8>
 8008aa2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008aa6:	6923      	ldr	r3, [r4, #16]
 8008aa8:	2965      	cmp	r1, #101	@ 0x65
 8008aaa:	f103 33ff 	add.w	r3, r3, #4294967295
 8008aae:	f106 35ff 	add.w	r5, r6, #4294967295
 8008ab2:	6123      	str	r3, [r4, #16]
 8008ab4:	d00c      	beq.n	8008ad0 <_scanf_float+0x358>
 8008ab6:	2945      	cmp	r1, #69	@ 0x45
 8008ab8:	d00a      	beq.n	8008ad0 <_scanf_float+0x358>
 8008aba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008abe:	463a      	mov	r2, r7
 8008ac0:	4640      	mov	r0, r8
 8008ac2:	4798      	blx	r3
 8008ac4:	6923      	ldr	r3, [r4, #16]
 8008ac6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008aca:	3b01      	subs	r3, #1
 8008acc:	1eb5      	subs	r5, r6, #2
 8008ace:	6123      	str	r3, [r4, #16]
 8008ad0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ad4:	463a      	mov	r2, r7
 8008ad6:	4640      	mov	r0, r8
 8008ad8:	4798      	blx	r3
 8008ada:	462e      	mov	r6, r5
 8008adc:	6822      	ldr	r2, [r4, #0]
 8008ade:	f012 0210 	ands.w	r2, r2, #16
 8008ae2:	d001      	beq.n	8008ae8 <_scanf_float+0x370>
 8008ae4:	2000      	movs	r0, #0
 8008ae6:	e68b      	b.n	8008800 <_scanf_float+0x88>
 8008ae8:	7032      	strb	r2, [r6, #0]
 8008aea:	6823      	ldr	r3, [r4, #0]
 8008aec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008af0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008af4:	d11c      	bne.n	8008b30 <_scanf_float+0x3b8>
 8008af6:	9b02      	ldr	r3, [sp, #8]
 8008af8:	454b      	cmp	r3, r9
 8008afa:	eba3 0209 	sub.w	r2, r3, r9
 8008afe:	d123      	bne.n	8008b48 <_scanf_float+0x3d0>
 8008b00:	9901      	ldr	r1, [sp, #4]
 8008b02:	2200      	movs	r2, #0
 8008b04:	4640      	mov	r0, r8
 8008b06:	f002 fbf7 	bl	800b2f8 <_strtod_r>
 8008b0a:	9b03      	ldr	r3, [sp, #12]
 8008b0c:	6821      	ldr	r1, [r4, #0]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f011 0f02 	tst.w	r1, #2
 8008b14:	ec57 6b10 	vmov	r6, r7, d0
 8008b18:	f103 0204 	add.w	r2, r3, #4
 8008b1c:	d01f      	beq.n	8008b5e <_scanf_float+0x3e6>
 8008b1e:	9903      	ldr	r1, [sp, #12]
 8008b20:	600a      	str	r2, [r1, #0]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	e9c3 6700 	strd	r6, r7, [r3]
 8008b28:	68e3      	ldr	r3, [r4, #12]
 8008b2a:	3301      	adds	r3, #1
 8008b2c:	60e3      	str	r3, [r4, #12]
 8008b2e:	e7d9      	b.n	8008ae4 <_scanf_float+0x36c>
 8008b30:	9b04      	ldr	r3, [sp, #16]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d0e4      	beq.n	8008b00 <_scanf_float+0x388>
 8008b36:	9905      	ldr	r1, [sp, #20]
 8008b38:	230a      	movs	r3, #10
 8008b3a:	3101      	adds	r1, #1
 8008b3c:	4640      	mov	r0, r8
 8008b3e:	f7ff f9b7 	bl	8007eb0 <_strtol_r>
 8008b42:	9b04      	ldr	r3, [sp, #16]
 8008b44:	9e05      	ldr	r6, [sp, #20]
 8008b46:	1ac2      	subs	r2, r0, r3
 8008b48:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008b4c:	429e      	cmp	r6, r3
 8008b4e:	bf28      	it	cs
 8008b50:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008b54:	4910      	ldr	r1, [pc, #64]	@ (8008b98 <_scanf_float+0x420>)
 8008b56:	4630      	mov	r0, r6
 8008b58:	f000 f8e4 	bl	8008d24 <siprintf>
 8008b5c:	e7d0      	b.n	8008b00 <_scanf_float+0x388>
 8008b5e:	f011 0f04 	tst.w	r1, #4
 8008b62:	9903      	ldr	r1, [sp, #12]
 8008b64:	600a      	str	r2, [r1, #0]
 8008b66:	d1dc      	bne.n	8008b22 <_scanf_float+0x3aa>
 8008b68:	681d      	ldr	r5, [r3, #0]
 8008b6a:	4632      	mov	r2, r6
 8008b6c:	463b      	mov	r3, r7
 8008b6e:	4630      	mov	r0, r6
 8008b70:	4639      	mov	r1, r7
 8008b72:	f7f7 fffb 	bl	8000b6c <__aeabi_dcmpun>
 8008b76:	b128      	cbz	r0, 8008b84 <_scanf_float+0x40c>
 8008b78:	4808      	ldr	r0, [pc, #32]	@ (8008b9c <_scanf_float+0x424>)
 8008b7a:	f000 f9b7 	bl	8008eec <nanf>
 8008b7e:	ed85 0a00 	vstr	s0, [r5]
 8008b82:	e7d1      	b.n	8008b28 <_scanf_float+0x3b0>
 8008b84:	4630      	mov	r0, r6
 8008b86:	4639      	mov	r1, r7
 8008b88:	f7f8 f84e 	bl	8000c28 <__aeabi_d2f>
 8008b8c:	6028      	str	r0, [r5, #0]
 8008b8e:	e7cb      	b.n	8008b28 <_scanf_float+0x3b0>
 8008b90:	f04f 0900 	mov.w	r9, #0
 8008b94:	e629      	b.n	80087ea <_scanf_float+0x72>
 8008b96:	bf00      	nop
 8008b98:	0800c605 	.word	0x0800c605
 8008b9c:	0800c89c 	.word	0x0800c89c

08008ba0 <std>:
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	b510      	push	{r4, lr}
 8008ba4:	4604      	mov	r4, r0
 8008ba6:	e9c0 3300 	strd	r3, r3, [r0]
 8008baa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008bae:	6083      	str	r3, [r0, #8]
 8008bb0:	8181      	strh	r1, [r0, #12]
 8008bb2:	6643      	str	r3, [r0, #100]	@ 0x64
 8008bb4:	81c2      	strh	r2, [r0, #14]
 8008bb6:	6183      	str	r3, [r0, #24]
 8008bb8:	4619      	mov	r1, r3
 8008bba:	2208      	movs	r2, #8
 8008bbc:	305c      	adds	r0, #92	@ 0x5c
 8008bbe:	f000 f914 	bl	8008dea <memset>
 8008bc2:	4b0d      	ldr	r3, [pc, #52]	@ (8008bf8 <std+0x58>)
 8008bc4:	6263      	str	r3, [r4, #36]	@ 0x24
 8008bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8008bfc <std+0x5c>)
 8008bc8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008bca:	4b0d      	ldr	r3, [pc, #52]	@ (8008c00 <std+0x60>)
 8008bcc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008bce:	4b0d      	ldr	r3, [pc, #52]	@ (8008c04 <std+0x64>)
 8008bd0:	6323      	str	r3, [r4, #48]	@ 0x30
 8008bd2:	4b0d      	ldr	r3, [pc, #52]	@ (8008c08 <std+0x68>)
 8008bd4:	6224      	str	r4, [r4, #32]
 8008bd6:	429c      	cmp	r4, r3
 8008bd8:	d006      	beq.n	8008be8 <std+0x48>
 8008bda:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008bde:	4294      	cmp	r4, r2
 8008be0:	d002      	beq.n	8008be8 <std+0x48>
 8008be2:	33d0      	adds	r3, #208	@ 0xd0
 8008be4:	429c      	cmp	r4, r3
 8008be6:	d105      	bne.n	8008bf4 <std+0x54>
 8008be8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008bec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008bf0:	f000 b978 	b.w	8008ee4 <__retarget_lock_init_recursive>
 8008bf4:	bd10      	pop	{r4, pc}
 8008bf6:	bf00      	nop
 8008bf8:	08008d65 	.word	0x08008d65
 8008bfc:	08008d87 	.word	0x08008d87
 8008c00:	08008dbf 	.word	0x08008dbf
 8008c04:	08008de3 	.word	0x08008de3
 8008c08:	20000b08 	.word	0x20000b08

08008c0c <stdio_exit_handler>:
 8008c0c:	4a02      	ldr	r2, [pc, #8]	@ (8008c18 <stdio_exit_handler+0xc>)
 8008c0e:	4903      	ldr	r1, [pc, #12]	@ (8008c1c <stdio_exit_handler+0x10>)
 8008c10:	4803      	ldr	r0, [pc, #12]	@ (8008c20 <stdio_exit_handler+0x14>)
 8008c12:	f000 b869 	b.w	8008ce8 <_fwalk_sglue>
 8008c16:	bf00      	nop
 8008c18:	2000003c 	.word	0x2000003c
 8008c1c:	0800b6bd 	.word	0x0800b6bd
 8008c20:	2000004c 	.word	0x2000004c

08008c24 <cleanup_stdio>:
 8008c24:	6841      	ldr	r1, [r0, #4]
 8008c26:	4b0c      	ldr	r3, [pc, #48]	@ (8008c58 <cleanup_stdio+0x34>)
 8008c28:	4299      	cmp	r1, r3
 8008c2a:	b510      	push	{r4, lr}
 8008c2c:	4604      	mov	r4, r0
 8008c2e:	d001      	beq.n	8008c34 <cleanup_stdio+0x10>
 8008c30:	f002 fd44 	bl	800b6bc <_fflush_r>
 8008c34:	68a1      	ldr	r1, [r4, #8]
 8008c36:	4b09      	ldr	r3, [pc, #36]	@ (8008c5c <cleanup_stdio+0x38>)
 8008c38:	4299      	cmp	r1, r3
 8008c3a:	d002      	beq.n	8008c42 <cleanup_stdio+0x1e>
 8008c3c:	4620      	mov	r0, r4
 8008c3e:	f002 fd3d 	bl	800b6bc <_fflush_r>
 8008c42:	68e1      	ldr	r1, [r4, #12]
 8008c44:	4b06      	ldr	r3, [pc, #24]	@ (8008c60 <cleanup_stdio+0x3c>)
 8008c46:	4299      	cmp	r1, r3
 8008c48:	d004      	beq.n	8008c54 <cleanup_stdio+0x30>
 8008c4a:	4620      	mov	r0, r4
 8008c4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c50:	f002 bd34 	b.w	800b6bc <_fflush_r>
 8008c54:	bd10      	pop	{r4, pc}
 8008c56:	bf00      	nop
 8008c58:	20000b08 	.word	0x20000b08
 8008c5c:	20000b70 	.word	0x20000b70
 8008c60:	20000bd8 	.word	0x20000bd8

08008c64 <global_stdio_init.part.0>:
 8008c64:	b510      	push	{r4, lr}
 8008c66:	4b0b      	ldr	r3, [pc, #44]	@ (8008c94 <global_stdio_init.part.0+0x30>)
 8008c68:	4c0b      	ldr	r4, [pc, #44]	@ (8008c98 <global_stdio_init.part.0+0x34>)
 8008c6a:	4a0c      	ldr	r2, [pc, #48]	@ (8008c9c <global_stdio_init.part.0+0x38>)
 8008c6c:	601a      	str	r2, [r3, #0]
 8008c6e:	4620      	mov	r0, r4
 8008c70:	2200      	movs	r2, #0
 8008c72:	2104      	movs	r1, #4
 8008c74:	f7ff ff94 	bl	8008ba0 <std>
 8008c78:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008c7c:	2201      	movs	r2, #1
 8008c7e:	2109      	movs	r1, #9
 8008c80:	f7ff ff8e 	bl	8008ba0 <std>
 8008c84:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008c88:	2202      	movs	r2, #2
 8008c8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008c8e:	2112      	movs	r1, #18
 8008c90:	f7ff bf86 	b.w	8008ba0 <std>
 8008c94:	20000c40 	.word	0x20000c40
 8008c98:	20000b08 	.word	0x20000b08
 8008c9c:	08008c0d 	.word	0x08008c0d

08008ca0 <__sfp_lock_acquire>:
 8008ca0:	4801      	ldr	r0, [pc, #4]	@ (8008ca8 <__sfp_lock_acquire+0x8>)
 8008ca2:	f000 b920 	b.w	8008ee6 <__retarget_lock_acquire_recursive>
 8008ca6:	bf00      	nop
 8008ca8:	20000c49 	.word	0x20000c49

08008cac <__sfp_lock_release>:
 8008cac:	4801      	ldr	r0, [pc, #4]	@ (8008cb4 <__sfp_lock_release+0x8>)
 8008cae:	f000 b91b 	b.w	8008ee8 <__retarget_lock_release_recursive>
 8008cb2:	bf00      	nop
 8008cb4:	20000c49 	.word	0x20000c49

08008cb8 <__sinit>:
 8008cb8:	b510      	push	{r4, lr}
 8008cba:	4604      	mov	r4, r0
 8008cbc:	f7ff fff0 	bl	8008ca0 <__sfp_lock_acquire>
 8008cc0:	6a23      	ldr	r3, [r4, #32]
 8008cc2:	b11b      	cbz	r3, 8008ccc <__sinit+0x14>
 8008cc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008cc8:	f7ff bff0 	b.w	8008cac <__sfp_lock_release>
 8008ccc:	4b04      	ldr	r3, [pc, #16]	@ (8008ce0 <__sinit+0x28>)
 8008cce:	6223      	str	r3, [r4, #32]
 8008cd0:	4b04      	ldr	r3, [pc, #16]	@ (8008ce4 <__sinit+0x2c>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d1f5      	bne.n	8008cc4 <__sinit+0xc>
 8008cd8:	f7ff ffc4 	bl	8008c64 <global_stdio_init.part.0>
 8008cdc:	e7f2      	b.n	8008cc4 <__sinit+0xc>
 8008cde:	bf00      	nop
 8008ce0:	08008c25 	.word	0x08008c25
 8008ce4:	20000c40 	.word	0x20000c40

08008ce8 <_fwalk_sglue>:
 8008ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008cec:	4607      	mov	r7, r0
 8008cee:	4688      	mov	r8, r1
 8008cf0:	4614      	mov	r4, r2
 8008cf2:	2600      	movs	r6, #0
 8008cf4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008cf8:	f1b9 0901 	subs.w	r9, r9, #1
 8008cfc:	d505      	bpl.n	8008d0a <_fwalk_sglue+0x22>
 8008cfe:	6824      	ldr	r4, [r4, #0]
 8008d00:	2c00      	cmp	r4, #0
 8008d02:	d1f7      	bne.n	8008cf4 <_fwalk_sglue+0xc>
 8008d04:	4630      	mov	r0, r6
 8008d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d0a:	89ab      	ldrh	r3, [r5, #12]
 8008d0c:	2b01      	cmp	r3, #1
 8008d0e:	d907      	bls.n	8008d20 <_fwalk_sglue+0x38>
 8008d10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008d14:	3301      	adds	r3, #1
 8008d16:	d003      	beq.n	8008d20 <_fwalk_sglue+0x38>
 8008d18:	4629      	mov	r1, r5
 8008d1a:	4638      	mov	r0, r7
 8008d1c:	47c0      	blx	r8
 8008d1e:	4306      	orrs	r6, r0
 8008d20:	3568      	adds	r5, #104	@ 0x68
 8008d22:	e7e9      	b.n	8008cf8 <_fwalk_sglue+0x10>

08008d24 <siprintf>:
 8008d24:	b40e      	push	{r1, r2, r3}
 8008d26:	b500      	push	{lr}
 8008d28:	b09c      	sub	sp, #112	@ 0x70
 8008d2a:	ab1d      	add	r3, sp, #116	@ 0x74
 8008d2c:	9002      	str	r0, [sp, #8]
 8008d2e:	9006      	str	r0, [sp, #24]
 8008d30:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008d34:	4809      	ldr	r0, [pc, #36]	@ (8008d5c <siprintf+0x38>)
 8008d36:	9107      	str	r1, [sp, #28]
 8008d38:	9104      	str	r1, [sp, #16]
 8008d3a:	4909      	ldr	r1, [pc, #36]	@ (8008d60 <siprintf+0x3c>)
 8008d3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d40:	9105      	str	r1, [sp, #20]
 8008d42:	6800      	ldr	r0, [r0, #0]
 8008d44:	9301      	str	r3, [sp, #4]
 8008d46:	a902      	add	r1, sp, #8
 8008d48:	f002 fb38 	bl	800b3bc <_svfiprintf_r>
 8008d4c:	9b02      	ldr	r3, [sp, #8]
 8008d4e:	2200      	movs	r2, #0
 8008d50:	701a      	strb	r2, [r3, #0]
 8008d52:	b01c      	add	sp, #112	@ 0x70
 8008d54:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d58:	b003      	add	sp, #12
 8008d5a:	4770      	bx	lr
 8008d5c:	20000048 	.word	0x20000048
 8008d60:	ffff0208 	.word	0xffff0208

08008d64 <__sread>:
 8008d64:	b510      	push	{r4, lr}
 8008d66:	460c      	mov	r4, r1
 8008d68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d6c:	f000 f86c 	bl	8008e48 <_read_r>
 8008d70:	2800      	cmp	r0, #0
 8008d72:	bfab      	itete	ge
 8008d74:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008d76:	89a3      	ldrhlt	r3, [r4, #12]
 8008d78:	181b      	addge	r3, r3, r0
 8008d7a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008d7e:	bfac      	ite	ge
 8008d80:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008d82:	81a3      	strhlt	r3, [r4, #12]
 8008d84:	bd10      	pop	{r4, pc}

08008d86 <__swrite>:
 8008d86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d8a:	461f      	mov	r7, r3
 8008d8c:	898b      	ldrh	r3, [r1, #12]
 8008d8e:	05db      	lsls	r3, r3, #23
 8008d90:	4605      	mov	r5, r0
 8008d92:	460c      	mov	r4, r1
 8008d94:	4616      	mov	r6, r2
 8008d96:	d505      	bpl.n	8008da4 <__swrite+0x1e>
 8008d98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d9c:	2302      	movs	r3, #2
 8008d9e:	2200      	movs	r2, #0
 8008da0:	f000 f840 	bl	8008e24 <_lseek_r>
 8008da4:	89a3      	ldrh	r3, [r4, #12]
 8008da6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008daa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008dae:	81a3      	strh	r3, [r4, #12]
 8008db0:	4632      	mov	r2, r6
 8008db2:	463b      	mov	r3, r7
 8008db4:	4628      	mov	r0, r5
 8008db6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008dba:	f000 b857 	b.w	8008e6c <_write_r>

08008dbe <__sseek>:
 8008dbe:	b510      	push	{r4, lr}
 8008dc0:	460c      	mov	r4, r1
 8008dc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008dc6:	f000 f82d 	bl	8008e24 <_lseek_r>
 8008dca:	1c43      	adds	r3, r0, #1
 8008dcc:	89a3      	ldrh	r3, [r4, #12]
 8008dce:	bf15      	itete	ne
 8008dd0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008dd2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008dd6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008dda:	81a3      	strheq	r3, [r4, #12]
 8008ddc:	bf18      	it	ne
 8008dde:	81a3      	strhne	r3, [r4, #12]
 8008de0:	bd10      	pop	{r4, pc}

08008de2 <__sclose>:
 8008de2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008de6:	f000 b80d 	b.w	8008e04 <_close_r>

08008dea <memset>:
 8008dea:	4402      	add	r2, r0
 8008dec:	4603      	mov	r3, r0
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d100      	bne.n	8008df4 <memset+0xa>
 8008df2:	4770      	bx	lr
 8008df4:	f803 1b01 	strb.w	r1, [r3], #1
 8008df8:	e7f9      	b.n	8008dee <memset+0x4>
	...

08008dfc <_localeconv_r>:
 8008dfc:	4800      	ldr	r0, [pc, #0]	@ (8008e00 <_localeconv_r+0x4>)
 8008dfe:	4770      	bx	lr
 8008e00:	20000188 	.word	0x20000188

08008e04 <_close_r>:
 8008e04:	b538      	push	{r3, r4, r5, lr}
 8008e06:	4d06      	ldr	r5, [pc, #24]	@ (8008e20 <_close_r+0x1c>)
 8008e08:	2300      	movs	r3, #0
 8008e0a:	4604      	mov	r4, r0
 8008e0c:	4608      	mov	r0, r1
 8008e0e:	602b      	str	r3, [r5, #0]
 8008e10:	f7f8 febe 	bl	8001b90 <_close>
 8008e14:	1c43      	adds	r3, r0, #1
 8008e16:	d102      	bne.n	8008e1e <_close_r+0x1a>
 8008e18:	682b      	ldr	r3, [r5, #0]
 8008e1a:	b103      	cbz	r3, 8008e1e <_close_r+0x1a>
 8008e1c:	6023      	str	r3, [r4, #0]
 8008e1e:	bd38      	pop	{r3, r4, r5, pc}
 8008e20:	20000c44 	.word	0x20000c44

08008e24 <_lseek_r>:
 8008e24:	b538      	push	{r3, r4, r5, lr}
 8008e26:	4d07      	ldr	r5, [pc, #28]	@ (8008e44 <_lseek_r+0x20>)
 8008e28:	4604      	mov	r4, r0
 8008e2a:	4608      	mov	r0, r1
 8008e2c:	4611      	mov	r1, r2
 8008e2e:	2200      	movs	r2, #0
 8008e30:	602a      	str	r2, [r5, #0]
 8008e32:	461a      	mov	r2, r3
 8008e34:	f7f8 fed3 	bl	8001bde <_lseek>
 8008e38:	1c43      	adds	r3, r0, #1
 8008e3a:	d102      	bne.n	8008e42 <_lseek_r+0x1e>
 8008e3c:	682b      	ldr	r3, [r5, #0]
 8008e3e:	b103      	cbz	r3, 8008e42 <_lseek_r+0x1e>
 8008e40:	6023      	str	r3, [r4, #0]
 8008e42:	bd38      	pop	{r3, r4, r5, pc}
 8008e44:	20000c44 	.word	0x20000c44

08008e48 <_read_r>:
 8008e48:	b538      	push	{r3, r4, r5, lr}
 8008e4a:	4d07      	ldr	r5, [pc, #28]	@ (8008e68 <_read_r+0x20>)
 8008e4c:	4604      	mov	r4, r0
 8008e4e:	4608      	mov	r0, r1
 8008e50:	4611      	mov	r1, r2
 8008e52:	2200      	movs	r2, #0
 8008e54:	602a      	str	r2, [r5, #0]
 8008e56:	461a      	mov	r2, r3
 8008e58:	f7f8 fe61 	bl	8001b1e <_read>
 8008e5c:	1c43      	adds	r3, r0, #1
 8008e5e:	d102      	bne.n	8008e66 <_read_r+0x1e>
 8008e60:	682b      	ldr	r3, [r5, #0]
 8008e62:	b103      	cbz	r3, 8008e66 <_read_r+0x1e>
 8008e64:	6023      	str	r3, [r4, #0]
 8008e66:	bd38      	pop	{r3, r4, r5, pc}
 8008e68:	20000c44 	.word	0x20000c44

08008e6c <_write_r>:
 8008e6c:	b538      	push	{r3, r4, r5, lr}
 8008e6e:	4d07      	ldr	r5, [pc, #28]	@ (8008e8c <_write_r+0x20>)
 8008e70:	4604      	mov	r4, r0
 8008e72:	4608      	mov	r0, r1
 8008e74:	4611      	mov	r1, r2
 8008e76:	2200      	movs	r2, #0
 8008e78:	602a      	str	r2, [r5, #0]
 8008e7a:	461a      	mov	r2, r3
 8008e7c:	f7f8 fe6c 	bl	8001b58 <_write>
 8008e80:	1c43      	adds	r3, r0, #1
 8008e82:	d102      	bne.n	8008e8a <_write_r+0x1e>
 8008e84:	682b      	ldr	r3, [r5, #0]
 8008e86:	b103      	cbz	r3, 8008e8a <_write_r+0x1e>
 8008e88:	6023      	str	r3, [r4, #0]
 8008e8a:	bd38      	pop	{r3, r4, r5, pc}
 8008e8c:	20000c44 	.word	0x20000c44

08008e90 <__errno>:
 8008e90:	4b01      	ldr	r3, [pc, #4]	@ (8008e98 <__errno+0x8>)
 8008e92:	6818      	ldr	r0, [r3, #0]
 8008e94:	4770      	bx	lr
 8008e96:	bf00      	nop
 8008e98:	20000048 	.word	0x20000048

08008e9c <__libc_init_array>:
 8008e9c:	b570      	push	{r4, r5, r6, lr}
 8008e9e:	4d0d      	ldr	r5, [pc, #52]	@ (8008ed4 <__libc_init_array+0x38>)
 8008ea0:	4c0d      	ldr	r4, [pc, #52]	@ (8008ed8 <__libc_init_array+0x3c>)
 8008ea2:	1b64      	subs	r4, r4, r5
 8008ea4:	10a4      	asrs	r4, r4, #2
 8008ea6:	2600      	movs	r6, #0
 8008ea8:	42a6      	cmp	r6, r4
 8008eaa:	d109      	bne.n	8008ec0 <__libc_init_array+0x24>
 8008eac:	4d0b      	ldr	r5, [pc, #44]	@ (8008edc <__libc_init_array+0x40>)
 8008eae:	4c0c      	ldr	r4, [pc, #48]	@ (8008ee0 <__libc_init_array+0x44>)
 8008eb0:	f003 faf4 	bl	800c49c <_init>
 8008eb4:	1b64      	subs	r4, r4, r5
 8008eb6:	10a4      	asrs	r4, r4, #2
 8008eb8:	2600      	movs	r6, #0
 8008eba:	42a6      	cmp	r6, r4
 8008ebc:	d105      	bne.n	8008eca <__libc_init_array+0x2e>
 8008ebe:	bd70      	pop	{r4, r5, r6, pc}
 8008ec0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ec4:	4798      	blx	r3
 8008ec6:	3601      	adds	r6, #1
 8008ec8:	e7ee      	b.n	8008ea8 <__libc_init_array+0xc>
 8008eca:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ece:	4798      	blx	r3
 8008ed0:	3601      	adds	r6, #1
 8008ed2:	e7f2      	b.n	8008eba <__libc_init_array+0x1e>
 8008ed4:	0800c908 	.word	0x0800c908
 8008ed8:	0800c908 	.word	0x0800c908
 8008edc:	0800c908 	.word	0x0800c908
 8008ee0:	0800c90c 	.word	0x0800c90c

08008ee4 <__retarget_lock_init_recursive>:
 8008ee4:	4770      	bx	lr

08008ee6 <__retarget_lock_acquire_recursive>:
 8008ee6:	4770      	bx	lr

08008ee8 <__retarget_lock_release_recursive>:
 8008ee8:	4770      	bx	lr
	...

08008eec <nanf>:
 8008eec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008ef4 <nanf+0x8>
 8008ef0:	4770      	bx	lr
 8008ef2:	bf00      	nop
 8008ef4:	7fc00000 	.word	0x7fc00000

08008ef8 <quorem>:
 8008ef8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008efc:	6903      	ldr	r3, [r0, #16]
 8008efe:	690c      	ldr	r4, [r1, #16]
 8008f00:	42a3      	cmp	r3, r4
 8008f02:	4607      	mov	r7, r0
 8008f04:	db7e      	blt.n	8009004 <quorem+0x10c>
 8008f06:	3c01      	subs	r4, #1
 8008f08:	f101 0814 	add.w	r8, r1, #20
 8008f0c:	00a3      	lsls	r3, r4, #2
 8008f0e:	f100 0514 	add.w	r5, r0, #20
 8008f12:	9300      	str	r3, [sp, #0]
 8008f14:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008f18:	9301      	str	r3, [sp, #4]
 8008f1a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008f1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008f22:	3301      	adds	r3, #1
 8008f24:	429a      	cmp	r2, r3
 8008f26:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008f2a:	fbb2 f6f3 	udiv	r6, r2, r3
 8008f2e:	d32e      	bcc.n	8008f8e <quorem+0x96>
 8008f30:	f04f 0a00 	mov.w	sl, #0
 8008f34:	46c4      	mov	ip, r8
 8008f36:	46ae      	mov	lr, r5
 8008f38:	46d3      	mov	fp, sl
 8008f3a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008f3e:	b298      	uxth	r0, r3
 8008f40:	fb06 a000 	mla	r0, r6, r0, sl
 8008f44:	0c02      	lsrs	r2, r0, #16
 8008f46:	0c1b      	lsrs	r3, r3, #16
 8008f48:	fb06 2303 	mla	r3, r6, r3, r2
 8008f4c:	f8de 2000 	ldr.w	r2, [lr]
 8008f50:	b280      	uxth	r0, r0
 8008f52:	b292      	uxth	r2, r2
 8008f54:	1a12      	subs	r2, r2, r0
 8008f56:	445a      	add	r2, fp
 8008f58:	f8de 0000 	ldr.w	r0, [lr]
 8008f5c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f60:	b29b      	uxth	r3, r3
 8008f62:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008f66:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008f6a:	b292      	uxth	r2, r2
 8008f6c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008f70:	45e1      	cmp	r9, ip
 8008f72:	f84e 2b04 	str.w	r2, [lr], #4
 8008f76:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008f7a:	d2de      	bcs.n	8008f3a <quorem+0x42>
 8008f7c:	9b00      	ldr	r3, [sp, #0]
 8008f7e:	58eb      	ldr	r3, [r5, r3]
 8008f80:	b92b      	cbnz	r3, 8008f8e <quorem+0x96>
 8008f82:	9b01      	ldr	r3, [sp, #4]
 8008f84:	3b04      	subs	r3, #4
 8008f86:	429d      	cmp	r5, r3
 8008f88:	461a      	mov	r2, r3
 8008f8a:	d32f      	bcc.n	8008fec <quorem+0xf4>
 8008f8c:	613c      	str	r4, [r7, #16]
 8008f8e:	4638      	mov	r0, r7
 8008f90:	f001 f9c2 	bl	800a318 <__mcmp>
 8008f94:	2800      	cmp	r0, #0
 8008f96:	db25      	blt.n	8008fe4 <quorem+0xec>
 8008f98:	4629      	mov	r1, r5
 8008f9a:	2000      	movs	r0, #0
 8008f9c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008fa0:	f8d1 c000 	ldr.w	ip, [r1]
 8008fa4:	fa1f fe82 	uxth.w	lr, r2
 8008fa8:	fa1f f38c 	uxth.w	r3, ip
 8008fac:	eba3 030e 	sub.w	r3, r3, lr
 8008fb0:	4403      	add	r3, r0
 8008fb2:	0c12      	lsrs	r2, r2, #16
 8008fb4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008fb8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008fbc:	b29b      	uxth	r3, r3
 8008fbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008fc2:	45c1      	cmp	r9, r8
 8008fc4:	f841 3b04 	str.w	r3, [r1], #4
 8008fc8:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008fcc:	d2e6      	bcs.n	8008f9c <quorem+0xa4>
 8008fce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008fd2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008fd6:	b922      	cbnz	r2, 8008fe2 <quorem+0xea>
 8008fd8:	3b04      	subs	r3, #4
 8008fda:	429d      	cmp	r5, r3
 8008fdc:	461a      	mov	r2, r3
 8008fde:	d30b      	bcc.n	8008ff8 <quorem+0x100>
 8008fe0:	613c      	str	r4, [r7, #16]
 8008fe2:	3601      	adds	r6, #1
 8008fe4:	4630      	mov	r0, r6
 8008fe6:	b003      	add	sp, #12
 8008fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fec:	6812      	ldr	r2, [r2, #0]
 8008fee:	3b04      	subs	r3, #4
 8008ff0:	2a00      	cmp	r2, #0
 8008ff2:	d1cb      	bne.n	8008f8c <quorem+0x94>
 8008ff4:	3c01      	subs	r4, #1
 8008ff6:	e7c6      	b.n	8008f86 <quorem+0x8e>
 8008ff8:	6812      	ldr	r2, [r2, #0]
 8008ffa:	3b04      	subs	r3, #4
 8008ffc:	2a00      	cmp	r2, #0
 8008ffe:	d1ef      	bne.n	8008fe0 <quorem+0xe8>
 8009000:	3c01      	subs	r4, #1
 8009002:	e7ea      	b.n	8008fda <quorem+0xe2>
 8009004:	2000      	movs	r0, #0
 8009006:	e7ee      	b.n	8008fe6 <quorem+0xee>

08009008 <_dtoa_r>:
 8009008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800900c:	69c7      	ldr	r7, [r0, #28]
 800900e:	b099      	sub	sp, #100	@ 0x64
 8009010:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009014:	ec55 4b10 	vmov	r4, r5, d0
 8009018:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800901a:	9109      	str	r1, [sp, #36]	@ 0x24
 800901c:	4683      	mov	fp, r0
 800901e:	920e      	str	r2, [sp, #56]	@ 0x38
 8009020:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009022:	b97f      	cbnz	r7, 8009044 <_dtoa_r+0x3c>
 8009024:	2010      	movs	r0, #16
 8009026:	f000 fdfd 	bl	8009c24 <malloc>
 800902a:	4602      	mov	r2, r0
 800902c:	f8cb 001c 	str.w	r0, [fp, #28]
 8009030:	b920      	cbnz	r0, 800903c <_dtoa_r+0x34>
 8009032:	4ba7      	ldr	r3, [pc, #668]	@ (80092d0 <_dtoa_r+0x2c8>)
 8009034:	21ef      	movs	r1, #239	@ 0xef
 8009036:	48a7      	ldr	r0, [pc, #668]	@ (80092d4 <_dtoa_r+0x2cc>)
 8009038:	f002 fbba 	bl	800b7b0 <__assert_func>
 800903c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009040:	6007      	str	r7, [r0, #0]
 8009042:	60c7      	str	r7, [r0, #12]
 8009044:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009048:	6819      	ldr	r1, [r3, #0]
 800904a:	b159      	cbz	r1, 8009064 <_dtoa_r+0x5c>
 800904c:	685a      	ldr	r2, [r3, #4]
 800904e:	604a      	str	r2, [r1, #4]
 8009050:	2301      	movs	r3, #1
 8009052:	4093      	lsls	r3, r2
 8009054:	608b      	str	r3, [r1, #8]
 8009056:	4658      	mov	r0, fp
 8009058:	f000 feda 	bl	8009e10 <_Bfree>
 800905c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009060:	2200      	movs	r2, #0
 8009062:	601a      	str	r2, [r3, #0]
 8009064:	1e2b      	subs	r3, r5, #0
 8009066:	bfb9      	ittee	lt
 8009068:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800906c:	9303      	strlt	r3, [sp, #12]
 800906e:	2300      	movge	r3, #0
 8009070:	6033      	strge	r3, [r6, #0]
 8009072:	9f03      	ldr	r7, [sp, #12]
 8009074:	4b98      	ldr	r3, [pc, #608]	@ (80092d8 <_dtoa_r+0x2d0>)
 8009076:	bfbc      	itt	lt
 8009078:	2201      	movlt	r2, #1
 800907a:	6032      	strlt	r2, [r6, #0]
 800907c:	43bb      	bics	r3, r7
 800907e:	d112      	bne.n	80090a6 <_dtoa_r+0x9e>
 8009080:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009082:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009086:	6013      	str	r3, [r2, #0]
 8009088:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800908c:	4323      	orrs	r3, r4
 800908e:	f000 854d 	beq.w	8009b2c <_dtoa_r+0xb24>
 8009092:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009094:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80092ec <_dtoa_r+0x2e4>
 8009098:	2b00      	cmp	r3, #0
 800909a:	f000 854f 	beq.w	8009b3c <_dtoa_r+0xb34>
 800909e:	f10a 0303 	add.w	r3, sl, #3
 80090a2:	f000 bd49 	b.w	8009b38 <_dtoa_r+0xb30>
 80090a6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80090aa:	2200      	movs	r2, #0
 80090ac:	ec51 0b17 	vmov	r0, r1, d7
 80090b0:	2300      	movs	r3, #0
 80090b2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80090b6:	f7f7 fd27 	bl	8000b08 <__aeabi_dcmpeq>
 80090ba:	4680      	mov	r8, r0
 80090bc:	b158      	cbz	r0, 80090d6 <_dtoa_r+0xce>
 80090be:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80090c0:	2301      	movs	r3, #1
 80090c2:	6013      	str	r3, [r2, #0]
 80090c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80090c6:	b113      	cbz	r3, 80090ce <_dtoa_r+0xc6>
 80090c8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80090ca:	4b84      	ldr	r3, [pc, #528]	@ (80092dc <_dtoa_r+0x2d4>)
 80090cc:	6013      	str	r3, [r2, #0]
 80090ce:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80092f0 <_dtoa_r+0x2e8>
 80090d2:	f000 bd33 	b.w	8009b3c <_dtoa_r+0xb34>
 80090d6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80090da:	aa16      	add	r2, sp, #88	@ 0x58
 80090dc:	a917      	add	r1, sp, #92	@ 0x5c
 80090de:	4658      	mov	r0, fp
 80090e0:	f001 fa3a 	bl	800a558 <__d2b>
 80090e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80090e8:	4681      	mov	r9, r0
 80090ea:	2e00      	cmp	r6, #0
 80090ec:	d077      	beq.n	80091de <_dtoa_r+0x1d6>
 80090ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80090f0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80090f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80090f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80090fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009100:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009104:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009108:	4619      	mov	r1, r3
 800910a:	2200      	movs	r2, #0
 800910c:	4b74      	ldr	r3, [pc, #464]	@ (80092e0 <_dtoa_r+0x2d8>)
 800910e:	f7f7 f8db 	bl	80002c8 <__aeabi_dsub>
 8009112:	a369      	add	r3, pc, #420	@ (adr r3, 80092b8 <_dtoa_r+0x2b0>)
 8009114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009118:	f7f7 fa8e 	bl	8000638 <__aeabi_dmul>
 800911c:	a368      	add	r3, pc, #416	@ (adr r3, 80092c0 <_dtoa_r+0x2b8>)
 800911e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009122:	f7f7 f8d3 	bl	80002cc <__adddf3>
 8009126:	4604      	mov	r4, r0
 8009128:	4630      	mov	r0, r6
 800912a:	460d      	mov	r5, r1
 800912c:	f7f7 fa1a 	bl	8000564 <__aeabi_i2d>
 8009130:	a365      	add	r3, pc, #404	@ (adr r3, 80092c8 <_dtoa_r+0x2c0>)
 8009132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009136:	f7f7 fa7f 	bl	8000638 <__aeabi_dmul>
 800913a:	4602      	mov	r2, r0
 800913c:	460b      	mov	r3, r1
 800913e:	4620      	mov	r0, r4
 8009140:	4629      	mov	r1, r5
 8009142:	f7f7 f8c3 	bl	80002cc <__adddf3>
 8009146:	4604      	mov	r4, r0
 8009148:	460d      	mov	r5, r1
 800914a:	f7f7 fd25 	bl	8000b98 <__aeabi_d2iz>
 800914e:	2200      	movs	r2, #0
 8009150:	4607      	mov	r7, r0
 8009152:	2300      	movs	r3, #0
 8009154:	4620      	mov	r0, r4
 8009156:	4629      	mov	r1, r5
 8009158:	f7f7 fce0 	bl	8000b1c <__aeabi_dcmplt>
 800915c:	b140      	cbz	r0, 8009170 <_dtoa_r+0x168>
 800915e:	4638      	mov	r0, r7
 8009160:	f7f7 fa00 	bl	8000564 <__aeabi_i2d>
 8009164:	4622      	mov	r2, r4
 8009166:	462b      	mov	r3, r5
 8009168:	f7f7 fcce 	bl	8000b08 <__aeabi_dcmpeq>
 800916c:	b900      	cbnz	r0, 8009170 <_dtoa_r+0x168>
 800916e:	3f01      	subs	r7, #1
 8009170:	2f16      	cmp	r7, #22
 8009172:	d851      	bhi.n	8009218 <_dtoa_r+0x210>
 8009174:	4b5b      	ldr	r3, [pc, #364]	@ (80092e4 <_dtoa_r+0x2dc>)
 8009176:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800917a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800917e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009182:	f7f7 fccb 	bl	8000b1c <__aeabi_dcmplt>
 8009186:	2800      	cmp	r0, #0
 8009188:	d048      	beq.n	800921c <_dtoa_r+0x214>
 800918a:	3f01      	subs	r7, #1
 800918c:	2300      	movs	r3, #0
 800918e:	9312      	str	r3, [sp, #72]	@ 0x48
 8009190:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009192:	1b9b      	subs	r3, r3, r6
 8009194:	1e5a      	subs	r2, r3, #1
 8009196:	bf44      	itt	mi
 8009198:	f1c3 0801 	rsbmi	r8, r3, #1
 800919c:	2300      	movmi	r3, #0
 800919e:	9208      	str	r2, [sp, #32]
 80091a0:	bf54      	ite	pl
 80091a2:	f04f 0800 	movpl.w	r8, #0
 80091a6:	9308      	strmi	r3, [sp, #32]
 80091a8:	2f00      	cmp	r7, #0
 80091aa:	db39      	blt.n	8009220 <_dtoa_r+0x218>
 80091ac:	9b08      	ldr	r3, [sp, #32]
 80091ae:	970f      	str	r7, [sp, #60]	@ 0x3c
 80091b0:	443b      	add	r3, r7
 80091b2:	9308      	str	r3, [sp, #32]
 80091b4:	2300      	movs	r3, #0
 80091b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80091b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091ba:	2b09      	cmp	r3, #9
 80091bc:	d864      	bhi.n	8009288 <_dtoa_r+0x280>
 80091be:	2b05      	cmp	r3, #5
 80091c0:	bfc4      	itt	gt
 80091c2:	3b04      	subgt	r3, #4
 80091c4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80091c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091c8:	f1a3 0302 	sub.w	r3, r3, #2
 80091cc:	bfcc      	ite	gt
 80091ce:	2400      	movgt	r4, #0
 80091d0:	2401      	movle	r4, #1
 80091d2:	2b03      	cmp	r3, #3
 80091d4:	d863      	bhi.n	800929e <_dtoa_r+0x296>
 80091d6:	e8df f003 	tbb	[pc, r3]
 80091da:	372a      	.short	0x372a
 80091dc:	5535      	.short	0x5535
 80091de:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80091e2:	441e      	add	r6, r3
 80091e4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80091e8:	2b20      	cmp	r3, #32
 80091ea:	bfc1      	itttt	gt
 80091ec:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80091f0:	409f      	lslgt	r7, r3
 80091f2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80091f6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80091fa:	bfd6      	itet	le
 80091fc:	f1c3 0320 	rsble	r3, r3, #32
 8009200:	ea47 0003 	orrgt.w	r0, r7, r3
 8009204:	fa04 f003 	lslle.w	r0, r4, r3
 8009208:	f7f7 f99c 	bl	8000544 <__aeabi_ui2d>
 800920c:	2201      	movs	r2, #1
 800920e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009212:	3e01      	subs	r6, #1
 8009214:	9214      	str	r2, [sp, #80]	@ 0x50
 8009216:	e777      	b.n	8009108 <_dtoa_r+0x100>
 8009218:	2301      	movs	r3, #1
 800921a:	e7b8      	b.n	800918e <_dtoa_r+0x186>
 800921c:	9012      	str	r0, [sp, #72]	@ 0x48
 800921e:	e7b7      	b.n	8009190 <_dtoa_r+0x188>
 8009220:	427b      	negs	r3, r7
 8009222:	930a      	str	r3, [sp, #40]	@ 0x28
 8009224:	2300      	movs	r3, #0
 8009226:	eba8 0807 	sub.w	r8, r8, r7
 800922a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800922c:	e7c4      	b.n	80091b8 <_dtoa_r+0x1b0>
 800922e:	2300      	movs	r3, #0
 8009230:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009232:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009234:	2b00      	cmp	r3, #0
 8009236:	dc35      	bgt.n	80092a4 <_dtoa_r+0x29c>
 8009238:	2301      	movs	r3, #1
 800923a:	9300      	str	r3, [sp, #0]
 800923c:	9307      	str	r3, [sp, #28]
 800923e:	461a      	mov	r2, r3
 8009240:	920e      	str	r2, [sp, #56]	@ 0x38
 8009242:	e00b      	b.n	800925c <_dtoa_r+0x254>
 8009244:	2301      	movs	r3, #1
 8009246:	e7f3      	b.n	8009230 <_dtoa_r+0x228>
 8009248:	2300      	movs	r3, #0
 800924a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800924c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800924e:	18fb      	adds	r3, r7, r3
 8009250:	9300      	str	r3, [sp, #0]
 8009252:	3301      	adds	r3, #1
 8009254:	2b01      	cmp	r3, #1
 8009256:	9307      	str	r3, [sp, #28]
 8009258:	bfb8      	it	lt
 800925a:	2301      	movlt	r3, #1
 800925c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009260:	2100      	movs	r1, #0
 8009262:	2204      	movs	r2, #4
 8009264:	f102 0514 	add.w	r5, r2, #20
 8009268:	429d      	cmp	r5, r3
 800926a:	d91f      	bls.n	80092ac <_dtoa_r+0x2a4>
 800926c:	6041      	str	r1, [r0, #4]
 800926e:	4658      	mov	r0, fp
 8009270:	f000 fd8e 	bl	8009d90 <_Balloc>
 8009274:	4682      	mov	sl, r0
 8009276:	2800      	cmp	r0, #0
 8009278:	d13c      	bne.n	80092f4 <_dtoa_r+0x2ec>
 800927a:	4b1b      	ldr	r3, [pc, #108]	@ (80092e8 <_dtoa_r+0x2e0>)
 800927c:	4602      	mov	r2, r0
 800927e:	f240 11af 	movw	r1, #431	@ 0x1af
 8009282:	e6d8      	b.n	8009036 <_dtoa_r+0x2e>
 8009284:	2301      	movs	r3, #1
 8009286:	e7e0      	b.n	800924a <_dtoa_r+0x242>
 8009288:	2401      	movs	r4, #1
 800928a:	2300      	movs	r3, #0
 800928c:	9309      	str	r3, [sp, #36]	@ 0x24
 800928e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009290:	f04f 33ff 	mov.w	r3, #4294967295
 8009294:	9300      	str	r3, [sp, #0]
 8009296:	9307      	str	r3, [sp, #28]
 8009298:	2200      	movs	r2, #0
 800929a:	2312      	movs	r3, #18
 800929c:	e7d0      	b.n	8009240 <_dtoa_r+0x238>
 800929e:	2301      	movs	r3, #1
 80092a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80092a2:	e7f5      	b.n	8009290 <_dtoa_r+0x288>
 80092a4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80092a6:	9300      	str	r3, [sp, #0]
 80092a8:	9307      	str	r3, [sp, #28]
 80092aa:	e7d7      	b.n	800925c <_dtoa_r+0x254>
 80092ac:	3101      	adds	r1, #1
 80092ae:	0052      	lsls	r2, r2, #1
 80092b0:	e7d8      	b.n	8009264 <_dtoa_r+0x25c>
 80092b2:	bf00      	nop
 80092b4:	f3af 8000 	nop.w
 80092b8:	636f4361 	.word	0x636f4361
 80092bc:	3fd287a7 	.word	0x3fd287a7
 80092c0:	8b60c8b3 	.word	0x8b60c8b3
 80092c4:	3fc68a28 	.word	0x3fc68a28
 80092c8:	509f79fb 	.word	0x509f79fb
 80092cc:	3fd34413 	.word	0x3fd34413
 80092d0:	0800c617 	.word	0x0800c617
 80092d4:	0800c62e 	.word	0x0800c62e
 80092d8:	7ff00000 	.word	0x7ff00000
 80092dc:	0800c5e2 	.word	0x0800c5e2
 80092e0:	3ff80000 	.word	0x3ff80000
 80092e4:	0800c728 	.word	0x0800c728
 80092e8:	0800c686 	.word	0x0800c686
 80092ec:	0800c613 	.word	0x0800c613
 80092f0:	0800c5e1 	.word	0x0800c5e1
 80092f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80092f8:	6018      	str	r0, [r3, #0]
 80092fa:	9b07      	ldr	r3, [sp, #28]
 80092fc:	2b0e      	cmp	r3, #14
 80092fe:	f200 80a4 	bhi.w	800944a <_dtoa_r+0x442>
 8009302:	2c00      	cmp	r4, #0
 8009304:	f000 80a1 	beq.w	800944a <_dtoa_r+0x442>
 8009308:	2f00      	cmp	r7, #0
 800930a:	dd33      	ble.n	8009374 <_dtoa_r+0x36c>
 800930c:	4bad      	ldr	r3, [pc, #692]	@ (80095c4 <_dtoa_r+0x5bc>)
 800930e:	f007 020f 	and.w	r2, r7, #15
 8009312:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009316:	ed93 7b00 	vldr	d7, [r3]
 800931a:	05f8      	lsls	r0, r7, #23
 800931c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009320:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009324:	d516      	bpl.n	8009354 <_dtoa_r+0x34c>
 8009326:	4ba8      	ldr	r3, [pc, #672]	@ (80095c8 <_dtoa_r+0x5c0>)
 8009328:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800932c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009330:	f7f7 faac 	bl	800088c <__aeabi_ddiv>
 8009334:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009338:	f004 040f 	and.w	r4, r4, #15
 800933c:	2603      	movs	r6, #3
 800933e:	4da2      	ldr	r5, [pc, #648]	@ (80095c8 <_dtoa_r+0x5c0>)
 8009340:	b954      	cbnz	r4, 8009358 <_dtoa_r+0x350>
 8009342:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009346:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800934a:	f7f7 fa9f 	bl	800088c <__aeabi_ddiv>
 800934e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009352:	e028      	b.n	80093a6 <_dtoa_r+0x39e>
 8009354:	2602      	movs	r6, #2
 8009356:	e7f2      	b.n	800933e <_dtoa_r+0x336>
 8009358:	07e1      	lsls	r1, r4, #31
 800935a:	d508      	bpl.n	800936e <_dtoa_r+0x366>
 800935c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009360:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009364:	f7f7 f968 	bl	8000638 <__aeabi_dmul>
 8009368:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800936c:	3601      	adds	r6, #1
 800936e:	1064      	asrs	r4, r4, #1
 8009370:	3508      	adds	r5, #8
 8009372:	e7e5      	b.n	8009340 <_dtoa_r+0x338>
 8009374:	f000 80d2 	beq.w	800951c <_dtoa_r+0x514>
 8009378:	427c      	negs	r4, r7
 800937a:	4b92      	ldr	r3, [pc, #584]	@ (80095c4 <_dtoa_r+0x5bc>)
 800937c:	4d92      	ldr	r5, [pc, #584]	@ (80095c8 <_dtoa_r+0x5c0>)
 800937e:	f004 020f 	and.w	r2, r4, #15
 8009382:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800938a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800938e:	f7f7 f953 	bl	8000638 <__aeabi_dmul>
 8009392:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009396:	1124      	asrs	r4, r4, #4
 8009398:	2300      	movs	r3, #0
 800939a:	2602      	movs	r6, #2
 800939c:	2c00      	cmp	r4, #0
 800939e:	f040 80b2 	bne.w	8009506 <_dtoa_r+0x4fe>
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d1d3      	bne.n	800934e <_dtoa_r+0x346>
 80093a6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80093a8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	f000 80b7 	beq.w	8009520 <_dtoa_r+0x518>
 80093b2:	4b86      	ldr	r3, [pc, #536]	@ (80095cc <_dtoa_r+0x5c4>)
 80093b4:	2200      	movs	r2, #0
 80093b6:	4620      	mov	r0, r4
 80093b8:	4629      	mov	r1, r5
 80093ba:	f7f7 fbaf 	bl	8000b1c <__aeabi_dcmplt>
 80093be:	2800      	cmp	r0, #0
 80093c0:	f000 80ae 	beq.w	8009520 <_dtoa_r+0x518>
 80093c4:	9b07      	ldr	r3, [sp, #28]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	f000 80aa 	beq.w	8009520 <_dtoa_r+0x518>
 80093cc:	9b00      	ldr	r3, [sp, #0]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	dd37      	ble.n	8009442 <_dtoa_r+0x43a>
 80093d2:	1e7b      	subs	r3, r7, #1
 80093d4:	9304      	str	r3, [sp, #16]
 80093d6:	4620      	mov	r0, r4
 80093d8:	4b7d      	ldr	r3, [pc, #500]	@ (80095d0 <_dtoa_r+0x5c8>)
 80093da:	2200      	movs	r2, #0
 80093dc:	4629      	mov	r1, r5
 80093de:	f7f7 f92b 	bl	8000638 <__aeabi_dmul>
 80093e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80093e6:	9c00      	ldr	r4, [sp, #0]
 80093e8:	3601      	adds	r6, #1
 80093ea:	4630      	mov	r0, r6
 80093ec:	f7f7 f8ba 	bl	8000564 <__aeabi_i2d>
 80093f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80093f4:	f7f7 f920 	bl	8000638 <__aeabi_dmul>
 80093f8:	4b76      	ldr	r3, [pc, #472]	@ (80095d4 <_dtoa_r+0x5cc>)
 80093fa:	2200      	movs	r2, #0
 80093fc:	f7f6 ff66 	bl	80002cc <__adddf3>
 8009400:	4605      	mov	r5, r0
 8009402:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009406:	2c00      	cmp	r4, #0
 8009408:	f040 808d 	bne.w	8009526 <_dtoa_r+0x51e>
 800940c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009410:	4b71      	ldr	r3, [pc, #452]	@ (80095d8 <_dtoa_r+0x5d0>)
 8009412:	2200      	movs	r2, #0
 8009414:	f7f6 ff58 	bl	80002c8 <__aeabi_dsub>
 8009418:	4602      	mov	r2, r0
 800941a:	460b      	mov	r3, r1
 800941c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009420:	462a      	mov	r2, r5
 8009422:	4633      	mov	r3, r6
 8009424:	f7f7 fb98 	bl	8000b58 <__aeabi_dcmpgt>
 8009428:	2800      	cmp	r0, #0
 800942a:	f040 828b 	bne.w	8009944 <_dtoa_r+0x93c>
 800942e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009432:	462a      	mov	r2, r5
 8009434:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009438:	f7f7 fb70 	bl	8000b1c <__aeabi_dcmplt>
 800943c:	2800      	cmp	r0, #0
 800943e:	f040 8128 	bne.w	8009692 <_dtoa_r+0x68a>
 8009442:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009446:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800944a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800944c:	2b00      	cmp	r3, #0
 800944e:	f2c0 815a 	blt.w	8009706 <_dtoa_r+0x6fe>
 8009452:	2f0e      	cmp	r7, #14
 8009454:	f300 8157 	bgt.w	8009706 <_dtoa_r+0x6fe>
 8009458:	4b5a      	ldr	r3, [pc, #360]	@ (80095c4 <_dtoa_r+0x5bc>)
 800945a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800945e:	ed93 7b00 	vldr	d7, [r3]
 8009462:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009464:	2b00      	cmp	r3, #0
 8009466:	ed8d 7b00 	vstr	d7, [sp]
 800946a:	da03      	bge.n	8009474 <_dtoa_r+0x46c>
 800946c:	9b07      	ldr	r3, [sp, #28]
 800946e:	2b00      	cmp	r3, #0
 8009470:	f340 8101 	ble.w	8009676 <_dtoa_r+0x66e>
 8009474:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009478:	4656      	mov	r6, sl
 800947a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800947e:	4620      	mov	r0, r4
 8009480:	4629      	mov	r1, r5
 8009482:	f7f7 fa03 	bl	800088c <__aeabi_ddiv>
 8009486:	f7f7 fb87 	bl	8000b98 <__aeabi_d2iz>
 800948a:	4680      	mov	r8, r0
 800948c:	f7f7 f86a 	bl	8000564 <__aeabi_i2d>
 8009490:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009494:	f7f7 f8d0 	bl	8000638 <__aeabi_dmul>
 8009498:	4602      	mov	r2, r0
 800949a:	460b      	mov	r3, r1
 800949c:	4620      	mov	r0, r4
 800949e:	4629      	mov	r1, r5
 80094a0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80094a4:	f7f6 ff10 	bl	80002c8 <__aeabi_dsub>
 80094a8:	f806 4b01 	strb.w	r4, [r6], #1
 80094ac:	9d07      	ldr	r5, [sp, #28]
 80094ae:	eba6 040a 	sub.w	r4, r6, sl
 80094b2:	42a5      	cmp	r5, r4
 80094b4:	4602      	mov	r2, r0
 80094b6:	460b      	mov	r3, r1
 80094b8:	f040 8117 	bne.w	80096ea <_dtoa_r+0x6e2>
 80094bc:	f7f6 ff06 	bl	80002cc <__adddf3>
 80094c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80094c4:	4604      	mov	r4, r0
 80094c6:	460d      	mov	r5, r1
 80094c8:	f7f7 fb46 	bl	8000b58 <__aeabi_dcmpgt>
 80094cc:	2800      	cmp	r0, #0
 80094ce:	f040 80f9 	bne.w	80096c4 <_dtoa_r+0x6bc>
 80094d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80094d6:	4620      	mov	r0, r4
 80094d8:	4629      	mov	r1, r5
 80094da:	f7f7 fb15 	bl	8000b08 <__aeabi_dcmpeq>
 80094de:	b118      	cbz	r0, 80094e8 <_dtoa_r+0x4e0>
 80094e0:	f018 0f01 	tst.w	r8, #1
 80094e4:	f040 80ee 	bne.w	80096c4 <_dtoa_r+0x6bc>
 80094e8:	4649      	mov	r1, r9
 80094ea:	4658      	mov	r0, fp
 80094ec:	f000 fc90 	bl	8009e10 <_Bfree>
 80094f0:	2300      	movs	r3, #0
 80094f2:	7033      	strb	r3, [r6, #0]
 80094f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80094f6:	3701      	adds	r7, #1
 80094f8:	601f      	str	r7, [r3, #0]
 80094fa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	f000 831d 	beq.w	8009b3c <_dtoa_r+0xb34>
 8009502:	601e      	str	r6, [r3, #0]
 8009504:	e31a      	b.n	8009b3c <_dtoa_r+0xb34>
 8009506:	07e2      	lsls	r2, r4, #31
 8009508:	d505      	bpl.n	8009516 <_dtoa_r+0x50e>
 800950a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800950e:	f7f7 f893 	bl	8000638 <__aeabi_dmul>
 8009512:	3601      	adds	r6, #1
 8009514:	2301      	movs	r3, #1
 8009516:	1064      	asrs	r4, r4, #1
 8009518:	3508      	adds	r5, #8
 800951a:	e73f      	b.n	800939c <_dtoa_r+0x394>
 800951c:	2602      	movs	r6, #2
 800951e:	e742      	b.n	80093a6 <_dtoa_r+0x39e>
 8009520:	9c07      	ldr	r4, [sp, #28]
 8009522:	9704      	str	r7, [sp, #16]
 8009524:	e761      	b.n	80093ea <_dtoa_r+0x3e2>
 8009526:	4b27      	ldr	r3, [pc, #156]	@ (80095c4 <_dtoa_r+0x5bc>)
 8009528:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800952a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800952e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009532:	4454      	add	r4, sl
 8009534:	2900      	cmp	r1, #0
 8009536:	d053      	beq.n	80095e0 <_dtoa_r+0x5d8>
 8009538:	4928      	ldr	r1, [pc, #160]	@ (80095dc <_dtoa_r+0x5d4>)
 800953a:	2000      	movs	r0, #0
 800953c:	f7f7 f9a6 	bl	800088c <__aeabi_ddiv>
 8009540:	4633      	mov	r3, r6
 8009542:	462a      	mov	r2, r5
 8009544:	f7f6 fec0 	bl	80002c8 <__aeabi_dsub>
 8009548:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800954c:	4656      	mov	r6, sl
 800954e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009552:	f7f7 fb21 	bl	8000b98 <__aeabi_d2iz>
 8009556:	4605      	mov	r5, r0
 8009558:	f7f7 f804 	bl	8000564 <__aeabi_i2d>
 800955c:	4602      	mov	r2, r0
 800955e:	460b      	mov	r3, r1
 8009560:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009564:	f7f6 feb0 	bl	80002c8 <__aeabi_dsub>
 8009568:	3530      	adds	r5, #48	@ 0x30
 800956a:	4602      	mov	r2, r0
 800956c:	460b      	mov	r3, r1
 800956e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009572:	f806 5b01 	strb.w	r5, [r6], #1
 8009576:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800957a:	f7f7 facf 	bl	8000b1c <__aeabi_dcmplt>
 800957e:	2800      	cmp	r0, #0
 8009580:	d171      	bne.n	8009666 <_dtoa_r+0x65e>
 8009582:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009586:	4911      	ldr	r1, [pc, #68]	@ (80095cc <_dtoa_r+0x5c4>)
 8009588:	2000      	movs	r0, #0
 800958a:	f7f6 fe9d 	bl	80002c8 <__aeabi_dsub>
 800958e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009592:	f7f7 fac3 	bl	8000b1c <__aeabi_dcmplt>
 8009596:	2800      	cmp	r0, #0
 8009598:	f040 8095 	bne.w	80096c6 <_dtoa_r+0x6be>
 800959c:	42a6      	cmp	r6, r4
 800959e:	f43f af50 	beq.w	8009442 <_dtoa_r+0x43a>
 80095a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80095a6:	4b0a      	ldr	r3, [pc, #40]	@ (80095d0 <_dtoa_r+0x5c8>)
 80095a8:	2200      	movs	r2, #0
 80095aa:	f7f7 f845 	bl	8000638 <__aeabi_dmul>
 80095ae:	4b08      	ldr	r3, [pc, #32]	@ (80095d0 <_dtoa_r+0x5c8>)
 80095b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80095b4:	2200      	movs	r2, #0
 80095b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80095ba:	f7f7 f83d 	bl	8000638 <__aeabi_dmul>
 80095be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80095c2:	e7c4      	b.n	800954e <_dtoa_r+0x546>
 80095c4:	0800c728 	.word	0x0800c728
 80095c8:	0800c700 	.word	0x0800c700
 80095cc:	3ff00000 	.word	0x3ff00000
 80095d0:	40240000 	.word	0x40240000
 80095d4:	401c0000 	.word	0x401c0000
 80095d8:	40140000 	.word	0x40140000
 80095dc:	3fe00000 	.word	0x3fe00000
 80095e0:	4631      	mov	r1, r6
 80095e2:	4628      	mov	r0, r5
 80095e4:	f7f7 f828 	bl	8000638 <__aeabi_dmul>
 80095e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80095ec:	9415      	str	r4, [sp, #84]	@ 0x54
 80095ee:	4656      	mov	r6, sl
 80095f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80095f4:	f7f7 fad0 	bl	8000b98 <__aeabi_d2iz>
 80095f8:	4605      	mov	r5, r0
 80095fa:	f7f6 ffb3 	bl	8000564 <__aeabi_i2d>
 80095fe:	4602      	mov	r2, r0
 8009600:	460b      	mov	r3, r1
 8009602:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009606:	f7f6 fe5f 	bl	80002c8 <__aeabi_dsub>
 800960a:	3530      	adds	r5, #48	@ 0x30
 800960c:	f806 5b01 	strb.w	r5, [r6], #1
 8009610:	4602      	mov	r2, r0
 8009612:	460b      	mov	r3, r1
 8009614:	42a6      	cmp	r6, r4
 8009616:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800961a:	f04f 0200 	mov.w	r2, #0
 800961e:	d124      	bne.n	800966a <_dtoa_r+0x662>
 8009620:	4bac      	ldr	r3, [pc, #688]	@ (80098d4 <_dtoa_r+0x8cc>)
 8009622:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009626:	f7f6 fe51 	bl	80002cc <__adddf3>
 800962a:	4602      	mov	r2, r0
 800962c:	460b      	mov	r3, r1
 800962e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009632:	f7f7 fa91 	bl	8000b58 <__aeabi_dcmpgt>
 8009636:	2800      	cmp	r0, #0
 8009638:	d145      	bne.n	80096c6 <_dtoa_r+0x6be>
 800963a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800963e:	49a5      	ldr	r1, [pc, #660]	@ (80098d4 <_dtoa_r+0x8cc>)
 8009640:	2000      	movs	r0, #0
 8009642:	f7f6 fe41 	bl	80002c8 <__aeabi_dsub>
 8009646:	4602      	mov	r2, r0
 8009648:	460b      	mov	r3, r1
 800964a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800964e:	f7f7 fa65 	bl	8000b1c <__aeabi_dcmplt>
 8009652:	2800      	cmp	r0, #0
 8009654:	f43f aef5 	beq.w	8009442 <_dtoa_r+0x43a>
 8009658:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800965a:	1e73      	subs	r3, r6, #1
 800965c:	9315      	str	r3, [sp, #84]	@ 0x54
 800965e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009662:	2b30      	cmp	r3, #48	@ 0x30
 8009664:	d0f8      	beq.n	8009658 <_dtoa_r+0x650>
 8009666:	9f04      	ldr	r7, [sp, #16]
 8009668:	e73e      	b.n	80094e8 <_dtoa_r+0x4e0>
 800966a:	4b9b      	ldr	r3, [pc, #620]	@ (80098d8 <_dtoa_r+0x8d0>)
 800966c:	f7f6 ffe4 	bl	8000638 <__aeabi_dmul>
 8009670:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009674:	e7bc      	b.n	80095f0 <_dtoa_r+0x5e8>
 8009676:	d10c      	bne.n	8009692 <_dtoa_r+0x68a>
 8009678:	4b98      	ldr	r3, [pc, #608]	@ (80098dc <_dtoa_r+0x8d4>)
 800967a:	2200      	movs	r2, #0
 800967c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009680:	f7f6 ffda 	bl	8000638 <__aeabi_dmul>
 8009684:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009688:	f7f7 fa5c 	bl	8000b44 <__aeabi_dcmpge>
 800968c:	2800      	cmp	r0, #0
 800968e:	f000 8157 	beq.w	8009940 <_dtoa_r+0x938>
 8009692:	2400      	movs	r4, #0
 8009694:	4625      	mov	r5, r4
 8009696:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009698:	43db      	mvns	r3, r3
 800969a:	9304      	str	r3, [sp, #16]
 800969c:	4656      	mov	r6, sl
 800969e:	2700      	movs	r7, #0
 80096a0:	4621      	mov	r1, r4
 80096a2:	4658      	mov	r0, fp
 80096a4:	f000 fbb4 	bl	8009e10 <_Bfree>
 80096a8:	2d00      	cmp	r5, #0
 80096aa:	d0dc      	beq.n	8009666 <_dtoa_r+0x65e>
 80096ac:	b12f      	cbz	r7, 80096ba <_dtoa_r+0x6b2>
 80096ae:	42af      	cmp	r7, r5
 80096b0:	d003      	beq.n	80096ba <_dtoa_r+0x6b2>
 80096b2:	4639      	mov	r1, r7
 80096b4:	4658      	mov	r0, fp
 80096b6:	f000 fbab 	bl	8009e10 <_Bfree>
 80096ba:	4629      	mov	r1, r5
 80096bc:	4658      	mov	r0, fp
 80096be:	f000 fba7 	bl	8009e10 <_Bfree>
 80096c2:	e7d0      	b.n	8009666 <_dtoa_r+0x65e>
 80096c4:	9704      	str	r7, [sp, #16]
 80096c6:	4633      	mov	r3, r6
 80096c8:	461e      	mov	r6, r3
 80096ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80096ce:	2a39      	cmp	r2, #57	@ 0x39
 80096d0:	d107      	bne.n	80096e2 <_dtoa_r+0x6da>
 80096d2:	459a      	cmp	sl, r3
 80096d4:	d1f8      	bne.n	80096c8 <_dtoa_r+0x6c0>
 80096d6:	9a04      	ldr	r2, [sp, #16]
 80096d8:	3201      	adds	r2, #1
 80096da:	9204      	str	r2, [sp, #16]
 80096dc:	2230      	movs	r2, #48	@ 0x30
 80096de:	f88a 2000 	strb.w	r2, [sl]
 80096e2:	781a      	ldrb	r2, [r3, #0]
 80096e4:	3201      	adds	r2, #1
 80096e6:	701a      	strb	r2, [r3, #0]
 80096e8:	e7bd      	b.n	8009666 <_dtoa_r+0x65e>
 80096ea:	4b7b      	ldr	r3, [pc, #492]	@ (80098d8 <_dtoa_r+0x8d0>)
 80096ec:	2200      	movs	r2, #0
 80096ee:	f7f6 ffa3 	bl	8000638 <__aeabi_dmul>
 80096f2:	2200      	movs	r2, #0
 80096f4:	2300      	movs	r3, #0
 80096f6:	4604      	mov	r4, r0
 80096f8:	460d      	mov	r5, r1
 80096fa:	f7f7 fa05 	bl	8000b08 <__aeabi_dcmpeq>
 80096fe:	2800      	cmp	r0, #0
 8009700:	f43f aebb 	beq.w	800947a <_dtoa_r+0x472>
 8009704:	e6f0      	b.n	80094e8 <_dtoa_r+0x4e0>
 8009706:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009708:	2a00      	cmp	r2, #0
 800970a:	f000 80db 	beq.w	80098c4 <_dtoa_r+0x8bc>
 800970e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009710:	2a01      	cmp	r2, #1
 8009712:	f300 80bf 	bgt.w	8009894 <_dtoa_r+0x88c>
 8009716:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009718:	2a00      	cmp	r2, #0
 800971a:	f000 80b7 	beq.w	800988c <_dtoa_r+0x884>
 800971e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009722:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009724:	4646      	mov	r6, r8
 8009726:	9a08      	ldr	r2, [sp, #32]
 8009728:	2101      	movs	r1, #1
 800972a:	441a      	add	r2, r3
 800972c:	4658      	mov	r0, fp
 800972e:	4498      	add	r8, r3
 8009730:	9208      	str	r2, [sp, #32]
 8009732:	f000 fc6b 	bl	800a00c <__i2b>
 8009736:	4605      	mov	r5, r0
 8009738:	b15e      	cbz	r6, 8009752 <_dtoa_r+0x74a>
 800973a:	9b08      	ldr	r3, [sp, #32]
 800973c:	2b00      	cmp	r3, #0
 800973e:	dd08      	ble.n	8009752 <_dtoa_r+0x74a>
 8009740:	42b3      	cmp	r3, r6
 8009742:	9a08      	ldr	r2, [sp, #32]
 8009744:	bfa8      	it	ge
 8009746:	4633      	movge	r3, r6
 8009748:	eba8 0803 	sub.w	r8, r8, r3
 800974c:	1af6      	subs	r6, r6, r3
 800974e:	1ad3      	subs	r3, r2, r3
 8009750:	9308      	str	r3, [sp, #32]
 8009752:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009754:	b1f3      	cbz	r3, 8009794 <_dtoa_r+0x78c>
 8009756:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009758:	2b00      	cmp	r3, #0
 800975a:	f000 80b7 	beq.w	80098cc <_dtoa_r+0x8c4>
 800975e:	b18c      	cbz	r4, 8009784 <_dtoa_r+0x77c>
 8009760:	4629      	mov	r1, r5
 8009762:	4622      	mov	r2, r4
 8009764:	4658      	mov	r0, fp
 8009766:	f000 fd11 	bl	800a18c <__pow5mult>
 800976a:	464a      	mov	r2, r9
 800976c:	4601      	mov	r1, r0
 800976e:	4605      	mov	r5, r0
 8009770:	4658      	mov	r0, fp
 8009772:	f000 fc61 	bl	800a038 <__multiply>
 8009776:	4649      	mov	r1, r9
 8009778:	9004      	str	r0, [sp, #16]
 800977a:	4658      	mov	r0, fp
 800977c:	f000 fb48 	bl	8009e10 <_Bfree>
 8009780:	9b04      	ldr	r3, [sp, #16]
 8009782:	4699      	mov	r9, r3
 8009784:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009786:	1b1a      	subs	r2, r3, r4
 8009788:	d004      	beq.n	8009794 <_dtoa_r+0x78c>
 800978a:	4649      	mov	r1, r9
 800978c:	4658      	mov	r0, fp
 800978e:	f000 fcfd 	bl	800a18c <__pow5mult>
 8009792:	4681      	mov	r9, r0
 8009794:	2101      	movs	r1, #1
 8009796:	4658      	mov	r0, fp
 8009798:	f000 fc38 	bl	800a00c <__i2b>
 800979c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800979e:	4604      	mov	r4, r0
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	f000 81cf 	beq.w	8009b44 <_dtoa_r+0xb3c>
 80097a6:	461a      	mov	r2, r3
 80097a8:	4601      	mov	r1, r0
 80097aa:	4658      	mov	r0, fp
 80097ac:	f000 fcee 	bl	800a18c <__pow5mult>
 80097b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097b2:	2b01      	cmp	r3, #1
 80097b4:	4604      	mov	r4, r0
 80097b6:	f300 8095 	bgt.w	80098e4 <_dtoa_r+0x8dc>
 80097ba:	9b02      	ldr	r3, [sp, #8]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	f040 8087 	bne.w	80098d0 <_dtoa_r+0x8c8>
 80097c2:	9b03      	ldr	r3, [sp, #12]
 80097c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	f040 8089 	bne.w	80098e0 <_dtoa_r+0x8d8>
 80097ce:	9b03      	ldr	r3, [sp, #12]
 80097d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80097d4:	0d1b      	lsrs	r3, r3, #20
 80097d6:	051b      	lsls	r3, r3, #20
 80097d8:	b12b      	cbz	r3, 80097e6 <_dtoa_r+0x7de>
 80097da:	9b08      	ldr	r3, [sp, #32]
 80097dc:	3301      	adds	r3, #1
 80097de:	9308      	str	r3, [sp, #32]
 80097e0:	f108 0801 	add.w	r8, r8, #1
 80097e4:	2301      	movs	r3, #1
 80097e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80097e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	f000 81b0 	beq.w	8009b50 <_dtoa_r+0xb48>
 80097f0:	6923      	ldr	r3, [r4, #16]
 80097f2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80097f6:	6918      	ldr	r0, [r3, #16]
 80097f8:	f000 fbbc 	bl	8009f74 <__hi0bits>
 80097fc:	f1c0 0020 	rsb	r0, r0, #32
 8009800:	9b08      	ldr	r3, [sp, #32]
 8009802:	4418      	add	r0, r3
 8009804:	f010 001f 	ands.w	r0, r0, #31
 8009808:	d077      	beq.n	80098fa <_dtoa_r+0x8f2>
 800980a:	f1c0 0320 	rsb	r3, r0, #32
 800980e:	2b04      	cmp	r3, #4
 8009810:	dd6b      	ble.n	80098ea <_dtoa_r+0x8e2>
 8009812:	9b08      	ldr	r3, [sp, #32]
 8009814:	f1c0 001c 	rsb	r0, r0, #28
 8009818:	4403      	add	r3, r0
 800981a:	4480      	add	r8, r0
 800981c:	4406      	add	r6, r0
 800981e:	9308      	str	r3, [sp, #32]
 8009820:	f1b8 0f00 	cmp.w	r8, #0
 8009824:	dd05      	ble.n	8009832 <_dtoa_r+0x82a>
 8009826:	4649      	mov	r1, r9
 8009828:	4642      	mov	r2, r8
 800982a:	4658      	mov	r0, fp
 800982c:	f000 fd08 	bl	800a240 <__lshift>
 8009830:	4681      	mov	r9, r0
 8009832:	9b08      	ldr	r3, [sp, #32]
 8009834:	2b00      	cmp	r3, #0
 8009836:	dd05      	ble.n	8009844 <_dtoa_r+0x83c>
 8009838:	4621      	mov	r1, r4
 800983a:	461a      	mov	r2, r3
 800983c:	4658      	mov	r0, fp
 800983e:	f000 fcff 	bl	800a240 <__lshift>
 8009842:	4604      	mov	r4, r0
 8009844:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009846:	2b00      	cmp	r3, #0
 8009848:	d059      	beq.n	80098fe <_dtoa_r+0x8f6>
 800984a:	4621      	mov	r1, r4
 800984c:	4648      	mov	r0, r9
 800984e:	f000 fd63 	bl	800a318 <__mcmp>
 8009852:	2800      	cmp	r0, #0
 8009854:	da53      	bge.n	80098fe <_dtoa_r+0x8f6>
 8009856:	1e7b      	subs	r3, r7, #1
 8009858:	9304      	str	r3, [sp, #16]
 800985a:	4649      	mov	r1, r9
 800985c:	2300      	movs	r3, #0
 800985e:	220a      	movs	r2, #10
 8009860:	4658      	mov	r0, fp
 8009862:	f000 faf7 	bl	8009e54 <__multadd>
 8009866:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009868:	4681      	mov	r9, r0
 800986a:	2b00      	cmp	r3, #0
 800986c:	f000 8172 	beq.w	8009b54 <_dtoa_r+0xb4c>
 8009870:	2300      	movs	r3, #0
 8009872:	4629      	mov	r1, r5
 8009874:	220a      	movs	r2, #10
 8009876:	4658      	mov	r0, fp
 8009878:	f000 faec 	bl	8009e54 <__multadd>
 800987c:	9b00      	ldr	r3, [sp, #0]
 800987e:	2b00      	cmp	r3, #0
 8009880:	4605      	mov	r5, r0
 8009882:	dc67      	bgt.n	8009954 <_dtoa_r+0x94c>
 8009884:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009886:	2b02      	cmp	r3, #2
 8009888:	dc41      	bgt.n	800990e <_dtoa_r+0x906>
 800988a:	e063      	b.n	8009954 <_dtoa_r+0x94c>
 800988c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800988e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009892:	e746      	b.n	8009722 <_dtoa_r+0x71a>
 8009894:	9b07      	ldr	r3, [sp, #28]
 8009896:	1e5c      	subs	r4, r3, #1
 8009898:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800989a:	42a3      	cmp	r3, r4
 800989c:	bfbf      	itttt	lt
 800989e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80098a0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80098a2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80098a4:	1ae3      	sublt	r3, r4, r3
 80098a6:	bfb4      	ite	lt
 80098a8:	18d2      	addlt	r2, r2, r3
 80098aa:	1b1c      	subge	r4, r3, r4
 80098ac:	9b07      	ldr	r3, [sp, #28]
 80098ae:	bfbc      	itt	lt
 80098b0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80098b2:	2400      	movlt	r4, #0
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	bfb5      	itete	lt
 80098b8:	eba8 0603 	sublt.w	r6, r8, r3
 80098bc:	9b07      	ldrge	r3, [sp, #28]
 80098be:	2300      	movlt	r3, #0
 80098c0:	4646      	movge	r6, r8
 80098c2:	e730      	b.n	8009726 <_dtoa_r+0x71e>
 80098c4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80098c6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80098c8:	4646      	mov	r6, r8
 80098ca:	e735      	b.n	8009738 <_dtoa_r+0x730>
 80098cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80098ce:	e75c      	b.n	800978a <_dtoa_r+0x782>
 80098d0:	2300      	movs	r3, #0
 80098d2:	e788      	b.n	80097e6 <_dtoa_r+0x7de>
 80098d4:	3fe00000 	.word	0x3fe00000
 80098d8:	40240000 	.word	0x40240000
 80098dc:	40140000 	.word	0x40140000
 80098e0:	9b02      	ldr	r3, [sp, #8]
 80098e2:	e780      	b.n	80097e6 <_dtoa_r+0x7de>
 80098e4:	2300      	movs	r3, #0
 80098e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80098e8:	e782      	b.n	80097f0 <_dtoa_r+0x7e8>
 80098ea:	d099      	beq.n	8009820 <_dtoa_r+0x818>
 80098ec:	9a08      	ldr	r2, [sp, #32]
 80098ee:	331c      	adds	r3, #28
 80098f0:	441a      	add	r2, r3
 80098f2:	4498      	add	r8, r3
 80098f4:	441e      	add	r6, r3
 80098f6:	9208      	str	r2, [sp, #32]
 80098f8:	e792      	b.n	8009820 <_dtoa_r+0x818>
 80098fa:	4603      	mov	r3, r0
 80098fc:	e7f6      	b.n	80098ec <_dtoa_r+0x8e4>
 80098fe:	9b07      	ldr	r3, [sp, #28]
 8009900:	9704      	str	r7, [sp, #16]
 8009902:	2b00      	cmp	r3, #0
 8009904:	dc20      	bgt.n	8009948 <_dtoa_r+0x940>
 8009906:	9300      	str	r3, [sp, #0]
 8009908:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800990a:	2b02      	cmp	r3, #2
 800990c:	dd1e      	ble.n	800994c <_dtoa_r+0x944>
 800990e:	9b00      	ldr	r3, [sp, #0]
 8009910:	2b00      	cmp	r3, #0
 8009912:	f47f aec0 	bne.w	8009696 <_dtoa_r+0x68e>
 8009916:	4621      	mov	r1, r4
 8009918:	2205      	movs	r2, #5
 800991a:	4658      	mov	r0, fp
 800991c:	f000 fa9a 	bl	8009e54 <__multadd>
 8009920:	4601      	mov	r1, r0
 8009922:	4604      	mov	r4, r0
 8009924:	4648      	mov	r0, r9
 8009926:	f000 fcf7 	bl	800a318 <__mcmp>
 800992a:	2800      	cmp	r0, #0
 800992c:	f77f aeb3 	ble.w	8009696 <_dtoa_r+0x68e>
 8009930:	4656      	mov	r6, sl
 8009932:	2331      	movs	r3, #49	@ 0x31
 8009934:	f806 3b01 	strb.w	r3, [r6], #1
 8009938:	9b04      	ldr	r3, [sp, #16]
 800993a:	3301      	adds	r3, #1
 800993c:	9304      	str	r3, [sp, #16]
 800993e:	e6ae      	b.n	800969e <_dtoa_r+0x696>
 8009940:	9c07      	ldr	r4, [sp, #28]
 8009942:	9704      	str	r7, [sp, #16]
 8009944:	4625      	mov	r5, r4
 8009946:	e7f3      	b.n	8009930 <_dtoa_r+0x928>
 8009948:	9b07      	ldr	r3, [sp, #28]
 800994a:	9300      	str	r3, [sp, #0]
 800994c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800994e:	2b00      	cmp	r3, #0
 8009950:	f000 8104 	beq.w	8009b5c <_dtoa_r+0xb54>
 8009954:	2e00      	cmp	r6, #0
 8009956:	dd05      	ble.n	8009964 <_dtoa_r+0x95c>
 8009958:	4629      	mov	r1, r5
 800995a:	4632      	mov	r2, r6
 800995c:	4658      	mov	r0, fp
 800995e:	f000 fc6f 	bl	800a240 <__lshift>
 8009962:	4605      	mov	r5, r0
 8009964:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009966:	2b00      	cmp	r3, #0
 8009968:	d05a      	beq.n	8009a20 <_dtoa_r+0xa18>
 800996a:	6869      	ldr	r1, [r5, #4]
 800996c:	4658      	mov	r0, fp
 800996e:	f000 fa0f 	bl	8009d90 <_Balloc>
 8009972:	4606      	mov	r6, r0
 8009974:	b928      	cbnz	r0, 8009982 <_dtoa_r+0x97a>
 8009976:	4b84      	ldr	r3, [pc, #528]	@ (8009b88 <_dtoa_r+0xb80>)
 8009978:	4602      	mov	r2, r0
 800997a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800997e:	f7ff bb5a 	b.w	8009036 <_dtoa_r+0x2e>
 8009982:	692a      	ldr	r2, [r5, #16]
 8009984:	3202      	adds	r2, #2
 8009986:	0092      	lsls	r2, r2, #2
 8009988:	f105 010c 	add.w	r1, r5, #12
 800998c:	300c      	adds	r0, #12
 800998e:	f001 fef9 	bl	800b784 <memcpy>
 8009992:	2201      	movs	r2, #1
 8009994:	4631      	mov	r1, r6
 8009996:	4658      	mov	r0, fp
 8009998:	f000 fc52 	bl	800a240 <__lshift>
 800999c:	f10a 0301 	add.w	r3, sl, #1
 80099a0:	9307      	str	r3, [sp, #28]
 80099a2:	9b00      	ldr	r3, [sp, #0]
 80099a4:	4453      	add	r3, sl
 80099a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80099a8:	9b02      	ldr	r3, [sp, #8]
 80099aa:	f003 0301 	and.w	r3, r3, #1
 80099ae:	462f      	mov	r7, r5
 80099b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80099b2:	4605      	mov	r5, r0
 80099b4:	9b07      	ldr	r3, [sp, #28]
 80099b6:	4621      	mov	r1, r4
 80099b8:	3b01      	subs	r3, #1
 80099ba:	4648      	mov	r0, r9
 80099bc:	9300      	str	r3, [sp, #0]
 80099be:	f7ff fa9b 	bl	8008ef8 <quorem>
 80099c2:	4639      	mov	r1, r7
 80099c4:	9002      	str	r0, [sp, #8]
 80099c6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80099ca:	4648      	mov	r0, r9
 80099cc:	f000 fca4 	bl	800a318 <__mcmp>
 80099d0:	462a      	mov	r2, r5
 80099d2:	9008      	str	r0, [sp, #32]
 80099d4:	4621      	mov	r1, r4
 80099d6:	4658      	mov	r0, fp
 80099d8:	f000 fcba 	bl	800a350 <__mdiff>
 80099dc:	68c2      	ldr	r2, [r0, #12]
 80099de:	4606      	mov	r6, r0
 80099e0:	bb02      	cbnz	r2, 8009a24 <_dtoa_r+0xa1c>
 80099e2:	4601      	mov	r1, r0
 80099e4:	4648      	mov	r0, r9
 80099e6:	f000 fc97 	bl	800a318 <__mcmp>
 80099ea:	4602      	mov	r2, r0
 80099ec:	4631      	mov	r1, r6
 80099ee:	4658      	mov	r0, fp
 80099f0:	920e      	str	r2, [sp, #56]	@ 0x38
 80099f2:	f000 fa0d 	bl	8009e10 <_Bfree>
 80099f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099f8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80099fa:	9e07      	ldr	r6, [sp, #28]
 80099fc:	ea43 0102 	orr.w	r1, r3, r2
 8009a00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a02:	4319      	orrs	r1, r3
 8009a04:	d110      	bne.n	8009a28 <_dtoa_r+0xa20>
 8009a06:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009a0a:	d029      	beq.n	8009a60 <_dtoa_r+0xa58>
 8009a0c:	9b08      	ldr	r3, [sp, #32]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	dd02      	ble.n	8009a18 <_dtoa_r+0xa10>
 8009a12:	9b02      	ldr	r3, [sp, #8]
 8009a14:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009a18:	9b00      	ldr	r3, [sp, #0]
 8009a1a:	f883 8000 	strb.w	r8, [r3]
 8009a1e:	e63f      	b.n	80096a0 <_dtoa_r+0x698>
 8009a20:	4628      	mov	r0, r5
 8009a22:	e7bb      	b.n	800999c <_dtoa_r+0x994>
 8009a24:	2201      	movs	r2, #1
 8009a26:	e7e1      	b.n	80099ec <_dtoa_r+0x9e4>
 8009a28:	9b08      	ldr	r3, [sp, #32]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	db04      	blt.n	8009a38 <_dtoa_r+0xa30>
 8009a2e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009a30:	430b      	orrs	r3, r1
 8009a32:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009a34:	430b      	orrs	r3, r1
 8009a36:	d120      	bne.n	8009a7a <_dtoa_r+0xa72>
 8009a38:	2a00      	cmp	r2, #0
 8009a3a:	dded      	ble.n	8009a18 <_dtoa_r+0xa10>
 8009a3c:	4649      	mov	r1, r9
 8009a3e:	2201      	movs	r2, #1
 8009a40:	4658      	mov	r0, fp
 8009a42:	f000 fbfd 	bl	800a240 <__lshift>
 8009a46:	4621      	mov	r1, r4
 8009a48:	4681      	mov	r9, r0
 8009a4a:	f000 fc65 	bl	800a318 <__mcmp>
 8009a4e:	2800      	cmp	r0, #0
 8009a50:	dc03      	bgt.n	8009a5a <_dtoa_r+0xa52>
 8009a52:	d1e1      	bne.n	8009a18 <_dtoa_r+0xa10>
 8009a54:	f018 0f01 	tst.w	r8, #1
 8009a58:	d0de      	beq.n	8009a18 <_dtoa_r+0xa10>
 8009a5a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009a5e:	d1d8      	bne.n	8009a12 <_dtoa_r+0xa0a>
 8009a60:	9a00      	ldr	r2, [sp, #0]
 8009a62:	2339      	movs	r3, #57	@ 0x39
 8009a64:	7013      	strb	r3, [r2, #0]
 8009a66:	4633      	mov	r3, r6
 8009a68:	461e      	mov	r6, r3
 8009a6a:	3b01      	subs	r3, #1
 8009a6c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009a70:	2a39      	cmp	r2, #57	@ 0x39
 8009a72:	d052      	beq.n	8009b1a <_dtoa_r+0xb12>
 8009a74:	3201      	adds	r2, #1
 8009a76:	701a      	strb	r2, [r3, #0]
 8009a78:	e612      	b.n	80096a0 <_dtoa_r+0x698>
 8009a7a:	2a00      	cmp	r2, #0
 8009a7c:	dd07      	ble.n	8009a8e <_dtoa_r+0xa86>
 8009a7e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009a82:	d0ed      	beq.n	8009a60 <_dtoa_r+0xa58>
 8009a84:	9a00      	ldr	r2, [sp, #0]
 8009a86:	f108 0301 	add.w	r3, r8, #1
 8009a8a:	7013      	strb	r3, [r2, #0]
 8009a8c:	e608      	b.n	80096a0 <_dtoa_r+0x698>
 8009a8e:	9b07      	ldr	r3, [sp, #28]
 8009a90:	9a07      	ldr	r2, [sp, #28]
 8009a92:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009a96:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a98:	4293      	cmp	r3, r2
 8009a9a:	d028      	beq.n	8009aee <_dtoa_r+0xae6>
 8009a9c:	4649      	mov	r1, r9
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	220a      	movs	r2, #10
 8009aa2:	4658      	mov	r0, fp
 8009aa4:	f000 f9d6 	bl	8009e54 <__multadd>
 8009aa8:	42af      	cmp	r7, r5
 8009aaa:	4681      	mov	r9, r0
 8009aac:	f04f 0300 	mov.w	r3, #0
 8009ab0:	f04f 020a 	mov.w	r2, #10
 8009ab4:	4639      	mov	r1, r7
 8009ab6:	4658      	mov	r0, fp
 8009ab8:	d107      	bne.n	8009aca <_dtoa_r+0xac2>
 8009aba:	f000 f9cb 	bl	8009e54 <__multadd>
 8009abe:	4607      	mov	r7, r0
 8009ac0:	4605      	mov	r5, r0
 8009ac2:	9b07      	ldr	r3, [sp, #28]
 8009ac4:	3301      	adds	r3, #1
 8009ac6:	9307      	str	r3, [sp, #28]
 8009ac8:	e774      	b.n	80099b4 <_dtoa_r+0x9ac>
 8009aca:	f000 f9c3 	bl	8009e54 <__multadd>
 8009ace:	4629      	mov	r1, r5
 8009ad0:	4607      	mov	r7, r0
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	220a      	movs	r2, #10
 8009ad6:	4658      	mov	r0, fp
 8009ad8:	f000 f9bc 	bl	8009e54 <__multadd>
 8009adc:	4605      	mov	r5, r0
 8009ade:	e7f0      	b.n	8009ac2 <_dtoa_r+0xaba>
 8009ae0:	9b00      	ldr	r3, [sp, #0]
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	bfcc      	ite	gt
 8009ae6:	461e      	movgt	r6, r3
 8009ae8:	2601      	movle	r6, #1
 8009aea:	4456      	add	r6, sl
 8009aec:	2700      	movs	r7, #0
 8009aee:	4649      	mov	r1, r9
 8009af0:	2201      	movs	r2, #1
 8009af2:	4658      	mov	r0, fp
 8009af4:	f000 fba4 	bl	800a240 <__lshift>
 8009af8:	4621      	mov	r1, r4
 8009afa:	4681      	mov	r9, r0
 8009afc:	f000 fc0c 	bl	800a318 <__mcmp>
 8009b00:	2800      	cmp	r0, #0
 8009b02:	dcb0      	bgt.n	8009a66 <_dtoa_r+0xa5e>
 8009b04:	d102      	bne.n	8009b0c <_dtoa_r+0xb04>
 8009b06:	f018 0f01 	tst.w	r8, #1
 8009b0a:	d1ac      	bne.n	8009a66 <_dtoa_r+0xa5e>
 8009b0c:	4633      	mov	r3, r6
 8009b0e:	461e      	mov	r6, r3
 8009b10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009b14:	2a30      	cmp	r2, #48	@ 0x30
 8009b16:	d0fa      	beq.n	8009b0e <_dtoa_r+0xb06>
 8009b18:	e5c2      	b.n	80096a0 <_dtoa_r+0x698>
 8009b1a:	459a      	cmp	sl, r3
 8009b1c:	d1a4      	bne.n	8009a68 <_dtoa_r+0xa60>
 8009b1e:	9b04      	ldr	r3, [sp, #16]
 8009b20:	3301      	adds	r3, #1
 8009b22:	9304      	str	r3, [sp, #16]
 8009b24:	2331      	movs	r3, #49	@ 0x31
 8009b26:	f88a 3000 	strb.w	r3, [sl]
 8009b2a:	e5b9      	b.n	80096a0 <_dtoa_r+0x698>
 8009b2c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009b2e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009b8c <_dtoa_r+0xb84>
 8009b32:	b11b      	cbz	r3, 8009b3c <_dtoa_r+0xb34>
 8009b34:	f10a 0308 	add.w	r3, sl, #8
 8009b38:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009b3a:	6013      	str	r3, [r2, #0]
 8009b3c:	4650      	mov	r0, sl
 8009b3e:	b019      	add	sp, #100	@ 0x64
 8009b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b46:	2b01      	cmp	r3, #1
 8009b48:	f77f ae37 	ble.w	80097ba <_dtoa_r+0x7b2>
 8009b4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009b50:	2001      	movs	r0, #1
 8009b52:	e655      	b.n	8009800 <_dtoa_r+0x7f8>
 8009b54:	9b00      	ldr	r3, [sp, #0]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	f77f aed6 	ble.w	8009908 <_dtoa_r+0x900>
 8009b5c:	4656      	mov	r6, sl
 8009b5e:	4621      	mov	r1, r4
 8009b60:	4648      	mov	r0, r9
 8009b62:	f7ff f9c9 	bl	8008ef8 <quorem>
 8009b66:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009b6a:	f806 8b01 	strb.w	r8, [r6], #1
 8009b6e:	9b00      	ldr	r3, [sp, #0]
 8009b70:	eba6 020a 	sub.w	r2, r6, sl
 8009b74:	4293      	cmp	r3, r2
 8009b76:	ddb3      	ble.n	8009ae0 <_dtoa_r+0xad8>
 8009b78:	4649      	mov	r1, r9
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	220a      	movs	r2, #10
 8009b7e:	4658      	mov	r0, fp
 8009b80:	f000 f968 	bl	8009e54 <__multadd>
 8009b84:	4681      	mov	r9, r0
 8009b86:	e7ea      	b.n	8009b5e <_dtoa_r+0xb56>
 8009b88:	0800c686 	.word	0x0800c686
 8009b8c:	0800c60a 	.word	0x0800c60a

08009b90 <_free_r>:
 8009b90:	b538      	push	{r3, r4, r5, lr}
 8009b92:	4605      	mov	r5, r0
 8009b94:	2900      	cmp	r1, #0
 8009b96:	d041      	beq.n	8009c1c <_free_r+0x8c>
 8009b98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b9c:	1f0c      	subs	r4, r1, #4
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	bfb8      	it	lt
 8009ba2:	18e4      	addlt	r4, r4, r3
 8009ba4:	f000 f8e8 	bl	8009d78 <__malloc_lock>
 8009ba8:	4a1d      	ldr	r2, [pc, #116]	@ (8009c20 <_free_r+0x90>)
 8009baa:	6813      	ldr	r3, [r2, #0]
 8009bac:	b933      	cbnz	r3, 8009bbc <_free_r+0x2c>
 8009bae:	6063      	str	r3, [r4, #4]
 8009bb0:	6014      	str	r4, [r2, #0]
 8009bb2:	4628      	mov	r0, r5
 8009bb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009bb8:	f000 b8e4 	b.w	8009d84 <__malloc_unlock>
 8009bbc:	42a3      	cmp	r3, r4
 8009bbe:	d908      	bls.n	8009bd2 <_free_r+0x42>
 8009bc0:	6820      	ldr	r0, [r4, #0]
 8009bc2:	1821      	adds	r1, r4, r0
 8009bc4:	428b      	cmp	r3, r1
 8009bc6:	bf01      	itttt	eq
 8009bc8:	6819      	ldreq	r1, [r3, #0]
 8009bca:	685b      	ldreq	r3, [r3, #4]
 8009bcc:	1809      	addeq	r1, r1, r0
 8009bce:	6021      	streq	r1, [r4, #0]
 8009bd0:	e7ed      	b.n	8009bae <_free_r+0x1e>
 8009bd2:	461a      	mov	r2, r3
 8009bd4:	685b      	ldr	r3, [r3, #4]
 8009bd6:	b10b      	cbz	r3, 8009bdc <_free_r+0x4c>
 8009bd8:	42a3      	cmp	r3, r4
 8009bda:	d9fa      	bls.n	8009bd2 <_free_r+0x42>
 8009bdc:	6811      	ldr	r1, [r2, #0]
 8009bde:	1850      	adds	r0, r2, r1
 8009be0:	42a0      	cmp	r0, r4
 8009be2:	d10b      	bne.n	8009bfc <_free_r+0x6c>
 8009be4:	6820      	ldr	r0, [r4, #0]
 8009be6:	4401      	add	r1, r0
 8009be8:	1850      	adds	r0, r2, r1
 8009bea:	4283      	cmp	r3, r0
 8009bec:	6011      	str	r1, [r2, #0]
 8009bee:	d1e0      	bne.n	8009bb2 <_free_r+0x22>
 8009bf0:	6818      	ldr	r0, [r3, #0]
 8009bf2:	685b      	ldr	r3, [r3, #4]
 8009bf4:	6053      	str	r3, [r2, #4]
 8009bf6:	4408      	add	r0, r1
 8009bf8:	6010      	str	r0, [r2, #0]
 8009bfa:	e7da      	b.n	8009bb2 <_free_r+0x22>
 8009bfc:	d902      	bls.n	8009c04 <_free_r+0x74>
 8009bfe:	230c      	movs	r3, #12
 8009c00:	602b      	str	r3, [r5, #0]
 8009c02:	e7d6      	b.n	8009bb2 <_free_r+0x22>
 8009c04:	6820      	ldr	r0, [r4, #0]
 8009c06:	1821      	adds	r1, r4, r0
 8009c08:	428b      	cmp	r3, r1
 8009c0a:	bf04      	itt	eq
 8009c0c:	6819      	ldreq	r1, [r3, #0]
 8009c0e:	685b      	ldreq	r3, [r3, #4]
 8009c10:	6063      	str	r3, [r4, #4]
 8009c12:	bf04      	itt	eq
 8009c14:	1809      	addeq	r1, r1, r0
 8009c16:	6021      	streq	r1, [r4, #0]
 8009c18:	6054      	str	r4, [r2, #4]
 8009c1a:	e7ca      	b.n	8009bb2 <_free_r+0x22>
 8009c1c:	bd38      	pop	{r3, r4, r5, pc}
 8009c1e:	bf00      	nop
 8009c20:	20000c50 	.word	0x20000c50

08009c24 <malloc>:
 8009c24:	4b02      	ldr	r3, [pc, #8]	@ (8009c30 <malloc+0xc>)
 8009c26:	4601      	mov	r1, r0
 8009c28:	6818      	ldr	r0, [r3, #0]
 8009c2a:	f000 b825 	b.w	8009c78 <_malloc_r>
 8009c2e:	bf00      	nop
 8009c30:	20000048 	.word	0x20000048

08009c34 <sbrk_aligned>:
 8009c34:	b570      	push	{r4, r5, r6, lr}
 8009c36:	4e0f      	ldr	r6, [pc, #60]	@ (8009c74 <sbrk_aligned+0x40>)
 8009c38:	460c      	mov	r4, r1
 8009c3a:	6831      	ldr	r1, [r6, #0]
 8009c3c:	4605      	mov	r5, r0
 8009c3e:	b911      	cbnz	r1, 8009c46 <sbrk_aligned+0x12>
 8009c40:	f001 fd90 	bl	800b764 <_sbrk_r>
 8009c44:	6030      	str	r0, [r6, #0]
 8009c46:	4621      	mov	r1, r4
 8009c48:	4628      	mov	r0, r5
 8009c4a:	f001 fd8b 	bl	800b764 <_sbrk_r>
 8009c4e:	1c43      	adds	r3, r0, #1
 8009c50:	d103      	bne.n	8009c5a <sbrk_aligned+0x26>
 8009c52:	f04f 34ff 	mov.w	r4, #4294967295
 8009c56:	4620      	mov	r0, r4
 8009c58:	bd70      	pop	{r4, r5, r6, pc}
 8009c5a:	1cc4      	adds	r4, r0, #3
 8009c5c:	f024 0403 	bic.w	r4, r4, #3
 8009c60:	42a0      	cmp	r0, r4
 8009c62:	d0f8      	beq.n	8009c56 <sbrk_aligned+0x22>
 8009c64:	1a21      	subs	r1, r4, r0
 8009c66:	4628      	mov	r0, r5
 8009c68:	f001 fd7c 	bl	800b764 <_sbrk_r>
 8009c6c:	3001      	adds	r0, #1
 8009c6e:	d1f2      	bne.n	8009c56 <sbrk_aligned+0x22>
 8009c70:	e7ef      	b.n	8009c52 <sbrk_aligned+0x1e>
 8009c72:	bf00      	nop
 8009c74:	20000c4c 	.word	0x20000c4c

08009c78 <_malloc_r>:
 8009c78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c7c:	1ccd      	adds	r5, r1, #3
 8009c7e:	f025 0503 	bic.w	r5, r5, #3
 8009c82:	3508      	adds	r5, #8
 8009c84:	2d0c      	cmp	r5, #12
 8009c86:	bf38      	it	cc
 8009c88:	250c      	movcc	r5, #12
 8009c8a:	2d00      	cmp	r5, #0
 8009c8c:	4606      	mov	r6, r0
 8009c8e:	db01      	blt.n	8009c94 <_malloc_r+0x1c>
 8009c90:	42a9      	cmp	r1, r5
 8009c92:	d904      	bls.n	8009c9e <_malloc_r+0x26>
 8009c94:	230c      	movs	r3, #12
 8009c96:	6033      	str	r3, [r6, #0]
 8009c98:	2000      	movs	r0, #0
 8009c9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009d74 <_malloc_r+0xfc>
 8009ca2:	f000 f869 	bl	8009d78 <__malloc_lock>
 8009ca6:	f8d8 3000 	ldr.w	r3, [r8]
 8009caa:	461c      	mov	r4, r3
 8009cac:	bb44      	cbnz	r4, 8009d00 <_malloc_r+0x88>
 8009cae:	4629      	mov	r1, r5
 8009cb0:	4630      	mov	r0, r6
 8009cb2:	f7ff ffbf 	bl	8009c34 <sbrk_aligned>
 8009cb6:	1c43      	adds	r3, r0, #1
 8009cb8:	4604      	mov	r4, r0
 8009cba:	d158      	bne.n	8009d6e <_malloc_r+0xf6>
 8009cbc:	f8d8 4000 	ldr.w	r4, [r8]
 8009cc0:	4627      	mov	r7, r4
 8009cc2:	2f00      	cmp	r7, #0
 8009cc4:	d143      	bne.n	8009d4e <_malloc_r+0xd6>
 8009cc6:	2c00      	cmp	r4, #0
 8009cc8:	d04b      	beq.n	8009d62 <_malloc_r+0xea>
 8009cca:	6823      	ldr	r3, [r4, #0]
 8009ccc:	4639      	mov	r1, r7
 8009cce:	4630      	mov	r0, r6
 8009cd0:	eb04 0903 	add.w	r9, r4, r3
 8009cd4:	f001 fd46 	bl	800b764 <_sbrk_r>
 8009cd8:	4581      	cmp	r9, r0
 8009cda:	d142      	bne.n	8009d62 <_malloc_r+0xea>
 8009cdc:	6821      	ldr	r1, [r4, #0]
 8009cde:	1a6d      	subs	r5, r5, r1
 8009ce0:	4629      	mov	r1, r5
 8009ce2:	4630      	mov	r0, r6
 8009ce4:	f7ff ffa6 	bl	8009c34 <sbrk_aligned>
 8009ce8:	3001      	adds	r0, #1
 8009cea:	d03a      	beq.n	8009d62 <_malloc_r+0xea>
 8009cec:	6823      	ldr	r3, [r4, #0]
 8009cee:	442b      	add	r3, r5
 8009cf0:	6023      	str	r3, [r4, #0]
 8009cf2:	f8d8 3000 	ldr.w	r3, [r8]
 8009cf6:	685a      	ldr	r2, [r3, #4]
 8009cf8:	bb62      	cbnz	r2, 8009d54 <_malloc_r+0xdc>
 8009cfa:	f8c8 7000 	str.w	r7, [r8]
 8009cfe:	e00f      	b.n	8009d20 <_malloc_r+0xa8>
 8009d00:	6822      	ldr	r2, [r4, #0]
 8009d02:	1b52      	subs	r2, r2, r5
 8009d04:	d420      	bmi.n	8009d48 <_malloc_r+0xd0>
 8009d06:	2a0b      	cmp	r2, #11
 8009d08:	d917      	bls.n	8009d3a <_malloc_r+0xc2>
 8009d0a:	1961      	adds	r1, r4, r5
 8009d0c:	42a3      	cmp	r3, r4
 8009d0e:	6025      	str	r5, [r4, #0]
 8009d10:	bf18      	it	ne
 8009d12:	6059      	strne	r1, [r3, #4]
 8009d14:	6863      	ldr	r3, [r4, #4]
 8009d16:	bf08      	it	eq
 8009d18:	f8c8 1000 	streq.w	r1, [r8]
 8009d1c:	5162      	str	r2, [r4, r5]
 8009d1e:	604b      	str	r3, [r1, #4]
 8009d20:	4630      	mov	r0, r6
 8009d22:	f000 f82f 	bl	8009d84 <__malloc_unlock>
 8009d26:	f104 000b 	add.w	r0, r4, #11
 8009d2a:	1d23      	adds	r3, r4, #4
 8009d2c:	f020 0007 	bic.w	r0, r0, #7
 8009d30:	1ac2      	subs	r2, r0, r3
 8009d32:	bf1c      	itt	ne
 8009d34:	1a1b      	subne	r3, r3, r0
 8009d36:	50a3      	strne	r3, [r4, r2]
 8009d38:	e7af      	b.n	8009c9a <_malloc_r+0x22>
 8009d3a:	6862      	ldr	r2, [r4, #4]
 8009d3c:	42a3      	cmp	r3, r4
 8009d3e:	bf0c      	ite	eq
 8009d40:	f8c8 2000 	streq.w	r2, [r8]
 8009d44:	605a      	strne	r2, [r3, #4]
 8009d46:	e7eb      	b.n	8009d20 <_malloc_r+0xa8>
 8009d48:	4623      	mov	r3, r4
 8009d4a:	6864      	ldr	r4, [r4, #4]
 8009d4c:	e7ae      	b.n	8009cac <_malloc_r+0x34>
 8009d4e:	463c      	mov	r4, r7
 8009d50:	687f      	ldr	r7, [r7, #4]
 8009d52:	e7b6      	b.n	8009cc2 <_malloc_r+0x4a>
 8009d54:	461a      	mov	r2, r3
 8009d56:	685b      	ldr	r3, [r3, #4]
 8009d58:	42a3      	cmp	r3, r4
 8009d5a:	d1fb      	bne.n	8009d54 <_malloc_r+0xdc>
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	6053      	str	r3, [r2, #4]
 8009d60:	e7de      	b.n	8009d20 <_malloc_r+0xa8>
 8009d62:	230c      	movs	r3, #12
 8009d64:	6033      	str	r3, [r6, #0]
 8009d66:	4630      	mov	r0, r6
 8009d68:	f000 f80c 	bl	8009d84 <__malloc_unlock>
 8009d6c:	e794      	b.n	8009c98 <_malloc_r+0x20>
 8009d6e:	6005      	str	r5, [r0, #0]
 8009d70:	e7d6      	b.n	8009d20 <_malloc_r+0xa8>
 8009d72:	bf00      	nop
 8009d74:	20000c50 	.word	0x20000c50

08009d78 <__malloc_lock>:
 8009d78:	4801      	ldr	r0, [pc, #4]	@ (8009d80 <__malloc_lock+0x8>)
 8009d7a:	f7ff b8b4 	b.w	8008ee6 <__retarget_lock_acquire_recursive>
 8009d7e:	bf00      	nop
 8009d80:	20000c48 	.word	0x20000c48

08009d84 <__malloc_unlock>:
 8009d84:	4801      	ldr	r0, [pc, #4]	@ (8009d8c <__malloc_unlock+0x8>)
 8009d86:	f7ff b8af 	b.w	8008ee8 <__retarget_lock_release_recursive>
 8009d8a:	bf00      	nop
 8009d8c:	20000c48 	.word	0x20000c48

08009d90 <_Balloc>:
 8009d90:	b570      	push	{r4, r5, r6, lr}
 8009d92:	69c6      	ldr	r6, [r0, #28]
 8009d94:	4604      	mov	r4, r0
 8009d96:	460d      	mov	r5, r1
 8009d98:	b976      	cbnz	r6, 8009db8 <_Balloc+0x28>
 8009d9a:	2010      	movs	r0, #16
 8009d9c:	f7ff ff42 	bl	8009c24 <malloc>
 8009da0:	4602      	mov	r2, r0
 8009da2:	61e0      	str	r0, [r4, #28]
 8009da4:	b920      	cbnz	r0, 8009db0 <_Balloc+0x20>
 8009da6:	4b18      	ldr	r3, [pc, #96]	@ (8009e08 <_Balloc+0x78>)
 8009da8:	4818      	ldr	r0, [pc, #96]	@ (8009e0c <_Balloc+0x7c>)
 8009daa:	216b      	movs	r1, #107	@ 0x6b
 8009dac:	f001 fd00 	bl	800b7b0 <__assert_func>
 8009db0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009db4:	6006      	str	r6, [r0, #0]
 8009db6:	60c6      	str	r6, [r0, #12]
 8009db8:	69e6      	ldr	r6, [r4, #28]
 8009dba:	68f3      	ldr	r3, [r6, #12]
 8009dbc:	b183      	cbz	r3, 8009de0 <_Balloc+0x50>
 8009dbe:	69e3      	ldr	r3, [r4, #28]
 8009dc0:	68db      	ldr	r3, [r3, #12]
 8009dc2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009dc6:	b9b8      	cbnz	r0, 8009df8 <_Balloc+0x68>
 8009dc8:	2101      	movs	r1, #1
 8009dca:	fa01 f605 	lsl.w	r6, r1, r5
 8009dce:	1d72      	adds	r2, r6, #5
 8009dd0:	0092      	lsls	r2, r2, #2
 8009dd2:	4620      	mov	r0, r4
 8009dd4:	f001 fd0a 	bl	800b7ec <_calloc_r>
 8009dd8:	b160      	cbz	r0, 8009df4 <_Balloc+0x64>
 8009dda:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009dde:	e00e      	b.n	8009dfe <_Balloc+0x6e>
 8009de0:	2221      	movs	r2, #33	@ 0x21
 8009de2:	2104      	movs	r1, #4
 8009de4:	4620      	mov	r0, r4
 8009de6:	f001 fd01 	bl	800b7ec <_calloc_r>
 8009dea:	69e3      	ldr	r3, [r4, #28]
 8009dec:	60f0      	str	r0, [r6, #12]
 8009dee:	68db      	ldr	r3, [r3, #12]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d1e4      	bne.n	8009dbe <_Balloc+0x2e>
 8009df4:	2000      	movs	r0, #0
 8009df6:	bd70      	pop	{r4, r5, r6, pc}
 8009df8:	6802      	ldr	r2, [r0, #0]
 8009dfa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009dfe:	2300      	movs	r3, #0
 8009e00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009e04:	e7f7      	b.n	8009df6 <_Balloc+0x66>
 8009e06:	bf00      	nop
 8009e08:	0800c617 	.word	0x0800c617
 8009e0c:	0800c697 	.word	0x0800c697

08009e10 <_Bfree>:
 8009e10:	b570      	push	{r4, r5, r6, lr}
 8009e12:	69c6      	ldr	r6, [r0, #28]
 8009e14:	4605      	mov	r5, r0
 8009e16:	460c      	mov	r4, r1
 8009e18:	b976      	cbnz	r6, 8009e38 <_Bfree+0x28>
 8009e1a:	2010      	movs	r0, #16
 8009e1c:	f7ff ff02 	bl	8009c24 <malloc>
 8009e20:	4602      	mov	r2, r0
 8009e22:	61e8      	str	r0, [r5, #28]
 8009e24:	b920      	cbnz	r0, 8009e30 <_Bfree+0x20>
 8009e26:	4b09      	ldr	r3, [pc, #36]	@ (8009e4c <_Bfree+0x3c>)
 8009e28:	4809      	ldr	r0, [pc, #36]	@ (8009e50 <_Bfree+0x40>)
 8009e2a:	218f      	movs	r1, #143	@ 0x8f
 8009e2c:	f001 fcc0 	bl	800b7b0 <__assert_func>
 8009e30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009e34:	6006      	str	r6, [r0, #0]
 8009e36:	60c6      	str	r6, [r0, #12]
 8009e38:	b13c      	cbz	r4, 8009e4a <_Bfree+0x3a>
 8009e3a:	69eb      	ldr	r3, [r5, #28]
 8009e3c:	6862      	ldr	r2, [r4, #4]
 8009e3e:	68db      	ldr	r3, [r3, #12]
 8009e40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009e44:	6021      	str	r1, [r4, #0]
 8009e46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009e4a:	bd70      	pop	{r4, r5, r6, pc}
 8009e4c:	0800c617 	.word	0x0800c617
 8009e50:	0800c697 	.word	0x0800c697

08009e54 <__multadd>:
 8009e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e58:	690d      	ldr	r5, [r1, #16]
 8009e5a:	4607      	mov	r7, r0
 8009e5c:	460c      	mov	r4, r1
 8009e5e:	461e      	mov	r6, r3
 8009e60:	f101 0c14 	add.w	ip, r1, #20
 8009e64:	2000      	movs	r0, #0
 8009e66:	f8dc 3000 	ldr.w	r3, [ip]
 8009e6a:	b299      	uxth	r1, r3
 8009e6c:	fb02 6101 	mla	r1, r2, r1, r6
 8009e70:	0c1e      	lsrs	r6, r3, #16
 8009e72:	0c0b      	lsrs	r3, r1, #16
 8009e74:	fb02 3306 	mla	r3, r2, r6, r3
 8009e78:	b289      	uxth	r1, r1
 8009e7a:	3001      	adds	r0, #1
 8009e7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009e80:	4285      	cmp	r5, r0
 8009e82:	f84c 1b04 	str.w	r1, [ip], #4
 8009e86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009e8a:	dcec      	bgt.n	8009e66 <__multadd+0x12>
 8009e8c:	b30e      	cbz	r6, 8009ed2 <__multadd+0x7e>
 8009e8e:	68a3      	ldr	r3, [r4, #8]
 8009e90:	42ab      	cmp	r3, r5
 8009e92:	dc19      	bgt.n	8009ec8 <__multadd+0x74>
 8009e94:	6861      	ldr	r1, [r4, #4]
 8009e96:	4638      	mov	r0, r7
 8009e98:	3101      	adds	r1, #1
 8009e9a:	f7ff ff79 	bl	8009d90 <_Balloc>
 8009e9e:	4680      	mov	r8, r0
 8009ea0:	b928      	cbnz	r0, 8009eae <__multadd+0x5a>
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8009ed8 <__multadd+0x84>)
 8009ea6:	480d      	ldr	r0, [pc, #52]	@ (8009edc <__multadd+0x88>)
 8009ea8:	21ba      	movs	r1, #186	@ 0xba
 8009eaa:	f001 fc81 	bl	800b7b0 <__assert_func>
 8009eae:	6922      	ldr	r2, [r4, #16]
 8009eb0:	3202      	adds	r2, #2
 8009eb2:	f104 010c 	add.w	r1, r4, #12
 8009eb6:	0092      	lsls	r2, r2, #2
 8009eb8:	300c      	adds	r0, #12
 8009eba:	f001 fc63 	bl	800b784 <memcpy>
 8009ebe:	4621      	mov	r1, r4
 8009ec0:	4638      	mov	r0, r7
 8009ec2:	f7ff ffa5 	bl	8009e10 <_Bfree>
 8009ec6:	4644      	mov	r4, r8
 8009ec8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009ecc:	3501      	adds	r5, #1
 8009ece:	615e      	str	r6, [r3, #20]
 8009ed0:	6125      	str	r5, [r4, #16]
 8009ed2:	4620      	mov	r0, r4
 8009ed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ed8:	0800c686 	.word	0x0800c686
 8009edc:	0800c697 	.word	0x0800c697

08009ee0 <__s2b>:
 8009ee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ee4:	460c      	mov	r4, r1
 8009ee6:	4615      	mov	r5, r2
 8009ee8:	461f      	mov	r7, r3
 8009eea:	2209      	movs	r2, #9
 8009eec:	3308      	adds	r3, #8
 8009eee:	4606      	mov	r6, r0
 8009ef0:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ef4:	2100      	movs	r1, #0
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	429a      	cmp	r2, r3
 8009efa:	db09      	blt.n	8009f10 <__s2b+0x30>
 8009efc:	4630      	mov	r0, r6
 8009efe:	f7ff ff47 	bl	8009d90 <_Balloc>
 8009f02:	b940      	cbnz	r0, 8009f16 <__s2b+0x36>
 8009f04:	4602      	mov	r2, r0
 8009f06:	4b19      	ldr	r3, [pc, #100]	@ (8009f6c <__s2b+0x8c>)
 8009f08:	4819      	ldr	r0, [pc, #100]	@ (8009f70 <__s2b+0x90>)
 8009f0a:	21d3      	movs	r1, #211	@ 0xd3
 8009f0c:	f001 fc50 	bl	800b7b0 <__assert_func>
 8009f10:	0052      	lsls	r2, r2, #1
 8009f12:	3101      	adds	r1, #1
 8009f14:	e7f0      	b.n	8009ef8 <__s2b+0x18>
 8009f16:	9b08      	ldr	r3, [sp, #32]
 8009f18:	6143      	str	r3, [r0, #20]
 8009f1a:	2d09      	cmp	r5, #9
 8009f1c:	f04f 0301 	mov.w	r3, #1
 8009f20:	6103      	str	r3, [r0, #16]
 8009f22:	dd16      	ble.n	8009f52 <__s2b+0x72>
 8009f24:	f104 0909 	add.w	r9, r4, #9
 8009f28:	46c8      	mov	r8, r9
 8009f2a:	442c      	add	r4, r5
 8009f2c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009f30:	4601      	mov	r1, r0
 8009f32:	3b30      	subs	r3, #48	@ 0x30
 8009f34:	220a      	movs	r2, #10
 8009f36:	4630      	mov	r0, r6
 8009f38:	f7ff ff8c 	bl	8009e54 <__multadd>
 8009f3c:	45a0      	cmp	r8, r4
 8009f3e:	d1f5      	bne.n	8009f2c <__s2b+0x4c>
 8009f40:	f1a5 0408 	sub.w	r4, r5, #8
 8009f44:	444c      	add	r4, r9
 8009f46:	1b2d      	subs	r5, r5, r4
 8009f48:	1963      	adds	r3, r4, r5
 8009f4a:	42bb      	cmp	r3, r7
 8009f4c:	db04      	blt.n	8009f58 <__s2b+0x78>
 8009f4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f52:	340a      	adds	r4, #10
 8009f54:	2509      	movs	r5, #9
 8009f56:	e7f6      	b.n	8009f46 <__s2b+0x66>
 8009f58:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009f5c:	4601      	mov	r1, r0
 8009f5e:	3b30      	subs	r3, #48	@ 0x30
 8009f60:	220a      	movs	r2, #10
 8009f62:	4630      	mov	r0, r6
 8009f64:	f7ff ff76 	bl	8009e54 <__multadd>
 8009f68:	e7ee      	b.n	8009f48 <__s2b+0x68>
 8009f6a:	bf00      	nop
 8009f6c:	0800c686 	.word	0x0800c686
 8009f70:	0800c697 	.word	0x0800c697

08009f74 <__hi0bits>:
 8009f74:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009f78:	4603      	mov	r3, r0
 8009f7a:	bf36      	itet	cc
 8009f7c:	0403      	lslcc	r3, r0, #16
 8009f7e:	2000      	movcs	r0, #0
 8009f80:	2010      	movcc	r0, #16
 8009f82:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009f86:	bf3c      	itt	cc
 8009f88:	021b      	lslcc	r3, r3, #8
 8009f8a:	3008      	addcc	r0, #8
 8009f8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009f90:	bf3c      	itt	cc
 8009f92:	011b      	lslcc	r3, r3, #4
 8009f94:	3004      	addcc	r0, #4
 8009f96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f9a:	bf3c      	itt	cc
 8009f9c:	009b      	lslcc	r3, r3, #2
 8009f9e:	3002      	addcc	r0, #2
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	db05      	blt.n	8009fb0 <__hi0bits+0x3c>
 8009fa4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009fa8:	f100 0001 	add.w	r0, r0, #1
 8009fac:	bf08      	it	eq
 8009fae:	2020      	moveq	r0, #32
 8009fb0:	4770      	bx	lr

08009fb2 <__lo0bits>:
 8009fb2:	6803      	ldr	r3, [r0, #0]
 8009fb4:	4602      	mov	r2, r0
 8009fb6:	f013 0007 	ands.w	r0, r3, #7
 8009fba:	d00b      	beq.n	8009fd4 <__lo0bits+0x22>
 8009fbc:	07d9      	lsls	r1, r3, #31
 8009fbe:	d421      	bmi.n	800a004 <__lo0bits+0x52>
 8009fc0:	0798      	lsls	r0, r3, #30
 8009fc2:	bf49      	itett	mi
 8009fc4:	085b      	lsrmi	r3, r3, #1
 8009fc6:	089b      	lsrpl	r3, r3, #2
 8009fc8:	2001      	movmi	r0, #1
 8009fca:	6013      	strmi	r3, [r2, #0]
 8009fcc:	bf5c      	itt	pl
 8009fce:	6013      	strpl	r3, [r2, #0]
 8009fd0:	2002      	movpl	r0, #2
 8009fd2:	4770      	bx	lr
 8009fd4:	b299      	uxth	r1, r3
 8009fd6:	b909      	cbnz	r1, 8009fdc <__lo0bits+0x2a>
 8009fd8:	0c1b      	lsrs	r3, r3, #16
 8009fda:	2010      	movs	r0, #16
 8009fdc:	b2d9      	uxtb	r1, r3
 8009fde:	b909      	cbnz	r1, 8009fe4 <__lo0bits+0x32>
 8009fe0:	3008      	adds	r0, #8
 8009fe2:	0a1b      	lsrs	r3, r3, #8
 8009fe4:	0719      	lsls	r1, r3, #28
 8009fe6:	bf04      	itt	eq
 8009fe8:	091b      	lsreq	r3, r3, #4
 8009fea:	3004      	addeq	r0, #4
 8009fec:	0799      	lsls	r1, r3, #30
 8009fee:	bf04      	itt	eq
 8009ff0:	089b      	lsreq	r3, r3, #2
 8009ff2:	3002      	addeq	r0, #2
 8009ff4:	07d9      	lsls	r1, r3, #31
 8009ff6:	d403      	bmi.n	800a000 <__lo0bits+0x4e>
 8009ff8:	085b      	lsrs	r3, r3, #1
 8009ffa:	f100 0001 	add.w	r0, r0, #1
 8009ffe:	d003      	beq.n	800a008 <__lo0bits+0x56>
 800a000:	6013      	str	r3, [r2, #0]
 800a002:	4770      	bx	lr
 800a004:	2000      	movs	r0, #0
 800a006:	4770      	bx	lr
 800a008:	2020      	movs	r0, #32
 800a00a:	4770      	bx	lr

0800a00c <__i2b>:
 800a00c:	b510      	push	{r4, lr}
 800a00e:	460c      	mov	r4, r1
 800a010:	2101      	movs	r1, #1
 800a012:	f7ff febd 	bl	8009d90 <_Balloc>
 800a016:	4602      	mov	r2, r0
 800a018:	b928      	cbnz	r0, 800a026 <__i2b+0x1a>
 800a01a:	4b05      	ldr	r3, [pc, #20]	@ (800a030 <__i2b+0x24>)
 800a01c:	4805      	ldr	r0, [pc, #20]	@ (800a034 <__i2b+0x28>)
 800a01e:	f240 1145 	movw	r1, #325	@ 0x145
 800a022:	f001 fbc5 	bl	800b7b0 <__assert_func>
 800a026:	2301      	movs	r3, #1
 800a028:	6144      	str	r4, [r0, #20]
 800a02a:	6103      	str	r3, [r0, #16]
 800a02c:	bd10      	pop	{r4, pc}
 800a02e:	bf00      	nop
 800a030:	0800c686 	.word	0x0800c686
 800a034:	0800c697 	.word	0x0800c697

0800a038 <__multiply>:
 800a038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a03c:	4614      	mov	r4, r2
 800a03e:	690a      	ldr	r2, [r1, #16]
 800a040:	6923      	ldr	r3, [r4, #16]
 800a042:	429a      	cmp	r2, r3
 800a044:	bfa8      	it	ge
 800a046:	4623      	movge	r3, r4
 800a048:	460f      	mov	r7, r1
 800a04a:	bfa4      	itt	ge
 800a04c:	460c      	movge	r4, r1
 800a04e:	461f      	movge	r7, r3
 800a050:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a054:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a058:	68a3      	ldr	r3, [r4, #8]
 800a05a:	6861      	ldr	r1, [r4, #4]
 800a05c:	eb0a 0609 	add.w	r6, sl, r9
 800a060:	42b3      	cmp	r3, r6
 800a062:	b085      	sub	sp, #20
 800a064:	bfb8      	it	lt
 800a066:	3101      	addlt	r1, #1
 800a068:	f7ff fe92 	bl	8009d90 <_Balloc>
 800a06c:	b930      	cbnz	r0, 800a07c <__multiply+0x44>
 800a06e:	4602      	mov	r2, r0
 800a070:	4b44      	ldr	r3, [pc, #272]	@ (800a184 <__multiply+0x14c>)
 800a072:	4845      	ldr	r0, [pc, #276]	@ (800a188 <__multiply+0x150>)
 800a074:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a078:	f001 fb9a 	bl	800b7b0 <__assert_func>
 800a07c:	f100 0514 	add.w	r5, r0, #20
 800a080:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a084:	462b      	mov	r3, r5
 800a086:	2200      	movs	r2, #0
 800a088:	4543      	cmp	r3, r8
 800a08a:	d321      	bcc.n	800a0d0 <__multiply+0x98>
 800a08c:	f107 0114 	add.w	r1, r7, #20
 800a090:	f104 0214 	add.w	r2, r4, #20
 800a094:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a098:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a09c:	9302      	str	r3, [sp, #8]
 800a09e:	1b13      	subs	r3, r2, r4
 800a0a0:	3b15      	subs	r3, #21
 800a0a2:	f023 0303 	bic.w	r3, r3, #3
 800a0a6:	3304      	adds	r3, #4
 800a0a8:	f104 0715 	add.w	r7, r4, #21
 800a0ac:	42ba      	cmp	r2, r7
 800a0ae:	bf38      	it	cc
 800a0b0:	2304      	movcc	r3, #4
 800a0b2:	9301      	str	r3, [sp, #4]
 800a0b4:	9b02      	ldr	r3, [sp, #8]
 800a0b6:	9103      	str	r1, [sp, #12]
 800a0b8:	428b      	cmp	r3, r1
 800a0ba:	d80c      	bhi.n	800a0d6 <__multiply+0x9e>
 800a0bc:	2e00      	cmp	r6, #0
 800a0be:	dd03      	ble.n	800a0c8 <__multiply+0x90>
 800a0c0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d05b      	beq.n	800a180 <__multiply+0x148>
 800a0c8:	6106      	str	r6, [r0, #16]
 800a0ca:	b005      	add	sp, #20
 800a0cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0d0:	f843 2b04 	str.w	r2, [r3], #4
 800a0d4:	e7d8      	b.n	800a088 <__multiply+0x50>
 800a0d6:	f8b1 a000 	ldrh.w	sl, [r1]
 800a0da:	f1ba 0f00 	cmp.w	sl, #0
 800a0de:	d024      	beq.n	800a12a <__multiply+0xf2>
 800a0e0:	f104 0e14 	add.w	lr, r4, #20
 800a0e4:	46a9      	mov	r9, r5
 800a0e6:	f04f 0c00 	mov.w	ip, #0
 800a0ea:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a0ee:	f8d9 3000 	ldr.w	r3, [r9]
 800a0f2:	fa1f fb87 	uxth.w	fp, r7
 800a0f6:	b29b      	uxth	r3, r3
 800a0f8:	fb0a 330b 	mla	r3, sl, fp, r3
 800a0fc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a100:	f8d9 7000 	ldr.w	r7, [r9]
 800a104:	4463      	add	r3, ip
 800a106:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a10a:	fb0a c70b 	mla	r7, sl, fp, ip
 800a10e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a112:	b29b      	uxth	r3, r3
 800a114:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a118:	4572      	cmp	r2, lr
 800a11a:	f849 3b04 	str.w	r3, [r9], #4
 800a11e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a122:	d8e2      	bhi.n	800a0ea <__multiply+0xb2>
 800a124:	9b01      	ldr	r3, [sp, #4]
 800a126:	f845 c003 	str.w	ip, [r5, r3]
 800a12a:	9b03      	ldr	r3, [sp, #12]
 800a12c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a130:	3104      	adds	r1, #4
 800a132:	f1b9 0f00 	cmp.w	r9, #0
 800a136:	d021      	beq.n	800a17c <__multiply+0x144>
 800a138:	682b      	ldr	r3, [r5, #0]
 800a13a:	f104 0c14 	add.w	ip, r4, #20
 800a13e:	46ae      	mov	lr, r5
 800a140:	f04f 0a00 	mov.w	sl, #0
 800a144:	f8bc b000 	ldrh.w	fp, [ip]
 800a148:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a14c:	fb09 770b 	mla	r7, r9, fp, r7
 800a150:	4457      	add	r7, sl
 800a152:	b29b      	uxth	r3, r3
 800a154:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a158:	f84e 3b04 	str.w	r3, [lr], #4
 800a15c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a160:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a164:	f8be 3000 	ldrh.w	r3, [lr]
 800a168:	fb09 330a 	mla	r3, r9, sl, r3
 800a16c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a170:	4562      	cmp	r2, ip
 800a172:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a176:	d8e5      	bhi.n	800a144 <__multiply+0x10c>
 800a178:	9f01      	ldr	r7, [sp, #4]
 800a17a:	51eb      	str	r3, [r5, r7]
 800a17c:	3504      	adds	r5, #4
 800a17e:	e799      	b.n	800a0b4 <__multiply+0x7c>
 800a180:	3e01      	subs	r6, #1
 800a182:	e79b      	b.n	800a0bc <__multiply+0x84>
 800a184:	0800c686 	.word	0x0800c686
 800a188:	0800c697 	.word	0x0800c697

0800a18c <__pow5mult>:
 800a18c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a190:	4615      	mov	r5, r2
 800a192:	f012 0203 	ands.w	r2, r2, #3
 800a196:	4607      	mov	r7, r0
 800a198:	460e      	mov	r6, r1
 800a19a:	d007      	beq.n	800a1ac <__pow5mult+0x20>
 800a19c:	4c25      	ldr	r4, [pc, #148]	@ (800a234 <__pow5mult+0xa8>)
 800a19e:	3a01      	subs	r2, #1
 800a1a0:	2300      	movs	r3, #0
 800a1a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a1a6:	f7ff fe55 	bl	8009e54 <__multadd>
 800a1aa:	4606      	mov	r6, r0
 800a1ac:	10ad      	asrs	r5, r5, #2
 800a1ae:	d03d      	beq.n	800a22c <__pow5mult+0xa0>
 800a1b0:	69fc      	ldr	r4, [r7, #28]
 800a1b2:	b97c      	cbnz	r4, 800a1d4 <__pow5mult+0x48>
 800a1b4:	2010      	movs	r0, #16
 800a1b6:	f7ff fd35 	bl	8009c24 <malloc>
 800a1ba:	4602      	mov	r2, r0
 800a1bc:	61f8      	str	r0, [r7, #28]
 800a1be:	b928      	cbnz	r0, 800a1cc <__pow5mult+0x40>
 800a1c0:	4b1d      	ldr	r3, [pc, #116]	@ (800a238 <__pow5mult+0xac>)
 800a1c2:	481e      	ldr	r0, [pc, #120]	@ (800a23c <__pow5mult+0xb0>)
 800a1c4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a1c8:	f001 faf2 	bl	800b7b0 <__assert_func>
 800a1cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a1d0:	6004      	str	r4, [r0, #0]
 800a1d2:	60c4      	str	r4, [r0, #12]
 800a1d4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a1d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a1dc:	b94c      	cbnz	r4, 800a1f2 <__pow5mult+0x66>
 800a1de:	f240 2171 	movw	r1, #625	@ 0x271
 800a1e2:	4638      	mov	r0, r7
 800a1e4:	f7ff ff12 	bl	800a00c <__i2b>
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	f8c8 0008 	str.w	r0, [r8, #8]
 800a1ee:	4604      	mov	r4, r0
 800a1f0:	6003      	str	r3, [r0, #0]
 800a1f2:	f04f 0900 	mov.w	r9, #0
 800a1f6:	07eb      	lsls	r3, r5, #31
 800a1f8:	d50a      	bpl.n	800a210 <__pow5mult+0x84>
 800a1fa:	4631      	mov	r1, r6
 800a1fc:	4622      	mov	r2, r4
 800a1fe:	4638      	mov	r0, r7
 800a200:	f7ff ff1a 	bl	800a038 <__multiply>
 800a204:	4631      	mov	r1, r6
 800a206:	4680      	mov	r8, r0
 800a208:	4638      	mov	r0, r7
 800a20a:	f7ff fe01 	bl	8009e10 <_Bfree>
 800a20e:	4646      	mov	r6, r8
 800a210:	106d      	asrs	r5, r5, #1
 800a212:	d00b      	beq.n	800a22c <__pow5mult+0xa0>
 800a214:	6820      	ldr	r0, [r4, #0]
 800a216:	b938      	cbnz	r0, 800a228 <__pow5mult+0x9c>
 800a218:	4622      	mov	r2, r4
 800a21a:	4621      	mov	r1, r4
 800a21c:	4638      	mov	r0, r7
 800a21e:	f7ff ff0b 	bl	800a038 <__multiply>
 800a222:	6020      	str	r0, [r4, #0]
 800a224:	f8c0 9000 	str.w	r9, [r0]
 800a228:	4604      	mov	r4, r0
 800a22a:	e7e4      	b.n	800a1f6 <__pow5mult+0x6a>
 800a22c:	4630      	mov	r0, r6
 800a22e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a232:	bf00      	nop
 800a234:	0800c6f0 	.word	0x0800c6f0
 800a238:	0800c617 	.word	0x0800c617
 800a23c:	0800c697 	.word	0x0800c697

0800a240 <__lshift>:
 800a240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a244:	460c      	mov	r4, r1
 800a246:	6849      	ldr	r1, [r1, #4]
 800a248:	6923      	ldr	r3, [r4, #16]
 800a24a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a24e:	68a3      	ldr	r3, [r4, #8]
 800a250:	4607      	mov	r7, r0
 800a252:	4691      	mov	r9, r2
 800a254:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a258:	f108 0601 	add.w	r6, r8, #1
 800a25c:	42b3      	cmp	r3, r6
 800a25e:	db0b      	blt.n	800a278 <__lshift+0x38>
 800a260:	4638      	mov	r0, r7
 800a262:	f7ff fd95 	bl	8009d90 <_Balloc>
 800a266:	4605      	mov	r5, r0
 800a268:	b948      	cbnz	r0, 800a27e <__lshift+0x3e>
 800a26a:	4602      	mov	r2, r0
 800a26c:	4b28      	ldr	r3, [pc, #160]	@ (800a310 <__lshift+0xd0>)
 800a26e:	4829      	ldr	r0, [pc, #164]	@ (800a314 <__lshift+0xd4>)
 800a270:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a274:	f001 fa9c 	bl	800b7b0 <__assert_func>
 800a278:	3101      	adds	r1, #1
 800a27a:	005b      	lsls	r3, r3, #1
 800a27c:	e7ee      	b.n	800a25c <__lshift+0x1c>
 800a27e:	2300      	movs	r3, #0
 800a280:	f100 0114 	add.w	r1, r0, #20
 800a284:	f100 0210 	add.w	r2, r0, #16
 800a288:	4618      	mov	r0, r3
 800a28a:	4553      	cmp	r3, sl
 800a28c:	db33      	blt.n	800a2f6 <__lshift+0xb6>
 800a28e:	6920      	ldr	r0, [r4, #16]
 800a290:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a294:	f104 0314 	add.w	r3, r4, #20
 800a298:	f019 091f 	ands.w	r9, r9, #31
 800a29c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a2a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a2a4:	d02b      	beq.n	800a2fe <__lshift+0xbe>
 800a2a6:	f1c9 0e20 	rsb	lr, r9, #32
 800a2aa:	468a      	mov	sl, r1
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	6818      	ldr	r0, [r3, #0]
 800a2b0:	fa00 f009 	lsl.w	r0, r0, r9
 800a2b4:	4310      	orrs	r0, r2
 800a2b6:	f84a 0b04 	str.w	r0, [sl], #4
 800a2ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2be:	459c      	cmp	ip, r3
 800a2c0:	fa22 f20e 	lsr.w	r2, r2, lr
 800a2c4:	d8f3      	bhi.n	800a2ae <__lshift+0x6e>
 800a2c6:	ebac 0304 	sub.w	r3, ip, r4
 800a2ca:	3b15      	subs	r3, #21
 800a2cc:	f023 0303 	bic.w	r3, r3, #3
 800a2d0:	3304      	adds	r3, #4
 800a2d2:	f104 0015 	add.w	r0, r4, #21
 800a2d6:	4584      	cmp	ip, r0
 800a2d8:	bf38      	it	cc
 800a2da:	2304      	movcc	r3, #4
 800a2dc:	50ca      	str	r2, [r1, r3]
 800a2de:	b10a      	cbz	r2, 800a2e4 <__lshift+0xa4>
 800a2e0:	f108 0602 	add.w	r6, r8, #2
 800a2e4:	3e01      	subs	r6, #1
 800a2e6:	4638      	mov	r0, r7
 800a2e8:	612e      	str	r6, [r5, #16]
 800a2ea:	4621      	mov	r1, r4
 800a2ec:	f7ff fd90 	bl	8009e10 <_Bfree>
 800a2f0:	4628      	mov	r0, r5
 800a2f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2f6:	f842 0f04 	str.w	r0, [r2, #4]!
 800a2fa:	3301      	adds	r3, #1
 800a2fc:	e7c5      	b.n	800a28a <__lshift+0x4a>
 800a2fe:	3904      	subs	r1, #4
 800a300:	f853 2b04 	ldr.w	r2, [r3], #4
 800a304:	f841 2f04 	str.w	r2, [r1, #4]!
 800a308:	459c      	cmp	ip, r3
 800a30a:	d8f9      	bhi.n	800a300 <__lshift+0xc0>
 800a30c:	e7ea      	b.n	800a2e4 <__lshift+0xa4>
 800a30e:	bf00      	nop
 800a310:	0800c686 	.word	0x0800c686
 800a314:	0800c697 	.word	0x0800c697

0800a318 <__mcmp>:
 800a318:	690a      	ldr	r2, [r1, #16]
 800a31a:	4603      	mov	r3, r0
 800a31c:	6900      	ldr	r0, [r0, #16]
 800a31e:	1a80      	subs	r0, r0, r2
 800a320:	b530      	push	{r4, r5, lr}
 800a322:	d10e      	bne.n	800a342 <__mcmp+0x2a>
 800a324:	3314      	adds	r3, #20
 800a326:	3114      	adds	r1, #20
 800a328:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a32c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a330:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a334:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a338:	4295      	cmp	r5, r2
 800a33a:	d003      	beq.n	800a344 <__mcmp+0x2c>
 800a33c:	d205      	bcs.n	800a34a <__mcmp+0x32>
 800a33e:	f04f 30ff 	mov.w	r0, #4294967295
 800a342:	bd30      	pop	{r4, r5, pc}
 800a344:	42a3      	cmp	r3, r4
 800a346:	d3f3      	bcc.n	800a330 <__mcmp+0x18>
 800a348:	e7fb      	b.n	800a342 <__mcmp+0x2a>
 800a34a:	2001      	movs	r0, #1
 800a34c:	e7f9      	b.n	800a342 <__mcmp+0x2a>
	...

0800a350 <__mdiff>:
 800a350:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a354:	4689      	mov	r9, r1
 800a356:	4606      	mov	r6, r0
 800a358:	4611      	mov	r1, r2
 800a35a:	4648      	mov	r0, r9
 800a35c:	4614      	mov	r4, r2
 800a35e:	f7ff ffdb 	bl	800a318 <__mcmp>
 800a362:	1e05      	subs	r5, r0, #0
 800a364:	d112      	bne.n	800a38c <__mdiff+0x3c>
 800a366:	4629      	mov	r1, r5
 800a368:	4630      	mov	r0, r6
 800a36a:	f7ff fd11 	bl	8009d90 <_Balloc>
 800a36e:	4602      	mov	r2, r0
 800a370:	b928      	cbnz	r0, 800a37e <__mdiff+0x2e>
 800a372:	4b3f      	ldr	r3, [pc, #252]	@ (800a470 <__mdiff+0x120>)
 800a374:	f240 2137 	movw	r1, #567	@ 0x237
 800a378:	483e      	ldr	r0, [pc, #248]	@ (800a474 <__mdiff+0x124>)
 800a37a:	f001 fa19 	bl	800b7b0 <__assert_func>
 800a37e:	2301      	movs	r3, #1
 800a380:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a384:	4610      	mov	r0, r2
 800a386:	b003      	add	sp, #12
 800a388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a38c:	bfbc      	itt	lt
 800a38e:	464b      	movlt	r3, r9
 800a390:	46a1      	movlt	r9, r4
 800a392:	4630      	mov	r0, r6
 800a394:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a398:	bfba      	itte	lt
 800a39a:	461c      	movlt	r4, r3
 800a39c:	2501      	movlt	r5, #1
 800a39e:	2500      	movge	r5, #0
 800a3a0:	f7ff fcf6 	bl	8009d90 <_Balloc>
 800a3a4:	4602      	mov	r2, r0
 800a3a6:	b918      	cbnz	r0, 800a3b0 <__mdiff+0x60>
 800a3a8:	4b31      	ldr	r3, [pc, #196]	@ (800a470 <__mdiff+0x120>)
 800a3aa:	f240 2145 	movw	r1, #581	@ 0x245
 800a3ae:	e7e3      	b.n	800a378 <__mdiff+0x28>
 800a3b0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a3b4:	6926      	ldr	r6, [r4, #16]
 800a3b6:	60c5      	str	r5, [r0, #12]
 800a3b8:	f109 0310 	add.w	r3, r9, #16
 800a3bc:	f109 0514 	add.w	r5, r9, #20
 800a3c0:	f104 0e14 	add.w	lr, r4, #20
 800a3c4:	f100 0b14 	add.w	fp, r0, #20
 800a3c8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a3cc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a3d0:	9301      	str	r3, [sp, #4]
 800a3d2:	46d9      	mov	r9, fp
 800a3d4:	f04f 0c00 	mov.w	ip, #0
 800a3d8:	9b01      	ldr	r3, [sp, #4]
 800a3da:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a3de:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a3e2:	9301      	str	r3, [sp, #4]
 800a3e4:	fa1f f38a 	uxth.w	r3, sl
 800a3e8:	4619      	mov	r1, r3
 800a3ea:	b283      	uxth	r3, r0
 800a3ec:	1acb      	subs	r3, r1, r3
 800a3ee:	0c00      	lsrs	r0, r0, #16
 800a3f0:	4463      	add	r3, ip
 800a3f2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a3f6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a3fa:	b29b      	uxth	r3, r3
 800a3fc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a400:	4576      	cmp	r6, lr
 800a402:	f849 3b04 	str.w	r3, [r9], #4
 800a406:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a40a:	d8e5      	bhi.n	800a3d8 <__mdiff+0x88>
 800a40c:	1b33      	subs	r3, r6, r4
 800a40e:	3b15      	subs	r3, #21
 800a410:	f023 0303 	bic.w	r3, r3, #3
 800a414:	3415      	adds	r4, #21
 800a416:	3304      	adds	r3, #4
 800a418:	42a6      	cmp	r6, r4
 800a41a:	bf38      	it	cc
 800a41c:	2304      	movcc	r3, #4
 800a41e:	441d      	add	r5, r3
 800a420:	445b      	add	r3, fp
 800a422:	461e      	mov	r6, r3
 800a424:	462c      	mov	r4, r5
 800a426:	4544      	cmp	r4, r8
 800a428:	d30e      	bcc.n	800a448 <__mdiff+0xf8>
 800a42a:	f108 0103 	add.w	r1, r8, #3
 800a42e:	1b49      	subs	r1, r1, r5
 800a430:	f021 0103 	bic.w	r1, r1, #3
 800a434:	3d03      	subs	r5, #3
 800a436:	45a8      	cmp	r8, r5
 800a438:	bf38      	it	cc
 800a43a:	2100      	movcc	r1, #0
 800a43c:	440b      	add	r3, r1
 800a43e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a442:	b191      	cbz	r1, 800a46a <__mdiff+0x11a>
 800a444:	6117      	str	r7, [r2, #16]
 800a446:	e79d      	b.n	800a384 <__mdiff+0x34>
 800a448:	f854 1b04 	ldr.w	r1, [r4], #4
 800a44c:	46e6      	mov	lr, ip
 800a44e:	0c08      	lsrs	r0, r1, #16
 800a450:	fa1c fc81 	uxtah	ip, ip, r1
 800a454:	4471      	add	r1, lr
 800a456:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a45a:	b289      	uxth	r1, r1
 800a45c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a460:	f846 1b04 	str.w	r1, [r6], #4
 800a464:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a468:	e7dd      	b.n	800a426 <__mdiff+0xd6>
 800a46a:	3f01      	subs	r7, #1
 800a46c:	e7e7      	b.n	800a43e <__mdiff+0xee>
 800a46e:	bf00      	nop
 800a470:	0800c686 	.word	0x0800c686
 800a474:	0800c697 	.word	0x0800c697

0800a478 <__ulp>:
 800a478:	b082      	sub	sp, #8
 800a47a:	ed8d 0b00 	vstr	d0, [sp]
 800a47e:	9a01      	ldr	r2, [sp, #4]
 800a480:	4b0f      	ldr	r3, [pc, #60]	@ (800a4c0 <__ulp+0x48>)
 800a482:	4013      	ands	r3, r2
 800a484:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800a488:	2b00      	cmp	r3, #0
 800a48a:	dc08      	bgt.n	800a49e <__ulp+0x26>
 800a48c:	425b      	negs	r3, r3
 800a48e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800a492:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a496:	da04      	bge.n	800a4a2 <__ulp+0x2a>
 800a498:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a49c:	4113      	asrs	r3, r2
 800a49e:	2200      	movs	r2, #0
 800a4a0:	e008      	b.n	800a4b4 <__ulp+0x3c>
 800a4a2:	f1a2 0314 	sub.w	r3, r2, #20
 800a4a6:	2b1e      	cmp	r3, #30
 800a4a8:	bfda      	itte	le
 800a4aa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800a4ae:	40da      	lsrle	r2, r3
 800a4b0:	2201      	movgt	r2, #1
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	4619      	mov	r1, r3
 800a4b6:	4610      	mov	r0, r2
 800a4b8:	ec41 0b10 	vmov	d0, r0, r1
 800a4bc:	b002      	add	sp, #8
 800a4be:	4770      	bx	lr
 800a4c0:	7ff00000 	.word	0x7ff00000

0800a4c4 <__b2d>:
 800a4c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4c8:	6906      	ldr	r6, [r0, #16]
 800a4ca:	f100 0814 	add.w	r8, r0, #20
 800a4ce:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800a4d2:	1f37      	subs	r7, r6, #4
 800a4d4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a4d8:	4610      	mov	r0, r2
 800a4da:	f7ff fd4b 	bl	8009f74 <__hi0bits>
 800a4de:	f1c0 0320 	rsb	r3, r0, #32
 800a4e2:	280a      	cmp	r0, #10
 800a4e4:	600b      	str	r3, [r1, #0]
 800a4e6:	491b      	ldr	r1, [pc, #108]	@ (800a554 <__b2d+0x90>)
 800a4e8:	dc15      	bgt.n	800a516 <__b2d+0x52>
 800a4ea:	f1c0 0c0b 	rsb	ip, r0, #11
 800a4ee:	fa22 f30c 	lsr.w	r3, r2, ip
 800a4f2:	45b8      	cmp	r8, r7
 800a4f4:	ea43 0501 	orr.w	r5, r3, r1
 800a4f8:	bf34      	ite	cc
 800a4fa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a4fe:	2300      	movcs	r3, #0
 800a500:	3015      	adds	r0, #21
 800a502:	fa02 f000 	lsl.w	r0, r2, r0
 800a506:	fa23 f30c 	lsr.w	r3, r3, ip
 800a50a:	4303      	orrs	r3, r0
 800a50c:	461c      	mov	r4, r3
 800a50e:	ec45 4b10 	vmov	d0, r4, r5
 800a512:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a516:	45b8      	cmp	r8, r7
 800a518:	bf3a      	itte	cc
 800a51a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800a51e:	f1a6 0708 	subcc.w	r7, r6, #8
 800a522:	2300      	movcs	r3, #0
 800a524:	380b      	subs	r0, #11
 800a526:	d012      	beq.n	800a54e <__b2d+0x8a>
 800a528:	f1c0 0120 	rsb	r1, r0, #32
 800a52c:	fa23 f401 	lsr.w	r4, r3, r1
 800a530:	4082      	lsls	r2, r0
 800a532:	4322      	orrs	r2, r4
 800a534:	4547      	cmp	r7, r8
 800a536:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800a53a:	bf8c      	ite	hi
 800a53c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800a540:	2200      	movls	r2, #0
 800a542:	4083      	lsls	r3, r0
 800a544:	40ca      	lsrs	r2, r1
 800a546:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a54a:	4313      	orrs	r3, r2
 800a54c:	e7de      	b.n	800a50c <__b2d+0x48>
 800a54e:	ea42 0501 	orr.w	r5, r2, r1
 800a552:	e7db      	b.n	800a50c <__b2d+0x48>
 800a554:	3ff00000 	.word	0x3ff00000

0800a558 <__d2b>:
 800a558:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a55c:	460f      	mov	r7, r1
 800a55e:	2101      	movs	r1, #1
 800a560:	ec59 8b10 	vmov	r8, r9, d0
 800a564:	4616      	mov	r6, r2
 800a566:	f7ff fc13 	bl	8009d90 <_Balloc>
 800a56a:	4604      	mov	r4, r0
 800a56c:	b930      	cbnz	r0, 800a57c <__d2b+0x24>
 800a56e:	4602      	mov	r2, r0
 800a570:	4b23      	ldr	r3, [pc, #140]	@ (800a600 <__d2b+0xa8>)
 800a572:	4824      	ldr	r0, [pc, #144]	@ (800a604 <__d2b+0xac>)
 800a574:	f240 310f 	movw	r1, #783	@ 0x30f
 800a578:	f001 f91a 	bl	800b7b0 <__assert_func>
 800a57c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a580:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a584:	b10d      	cbz	r5, 800a58a <__d2b+0x32>
 800a586:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a58a:	9301      	str	r3, [sp, #4]
 800a58c:	f1b8 0300 	subs.w	r3, r8, #0
 800a590:	d023      	beq.n	800a5da <__d2b+0x82>
 800a592:	4668      	mov	r0, sp
 800a594:	9300      	str	r3, [sp, #0]
 800a596:	f7ff fd0c 	bl	8009fb2 <__lo0bits>
 800a59a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a59e:	b1d0      	cbz	r0, 800a5d6 <__d2b+0x7e>
 800a5a0:	f1c0 0320 	rsb	r3, r0, #32
 800a5a4:	fa02 f303 	lsl.w	r3, r2, r3
 800a5a8:	430b      	orrs	r3, r1
 800a5aa:	40c2      	lsrs	r2, r0
 800a5ac:	6163      	str	r3, [r4, #20]
 800a5ae:	9201      	str	r2, [sp, #4]
 800a5b0:	9b01      	ldr	r3, [sp, #4]
 800a5b2:	61a3      	str	r3, [r4, #24]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	bf0c      	ite	eq
 800a5b8:	2201      	moveq	r2, #1
 800a5ba:	2202      	movne	r2, #2
 800a5bc:	6122      	str	r2, [r4, #16]
 800a5be:	b1a5      	cbz	r5, 800a5ea <__d2b+0x92>
 800a5c0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a5c4:	4405      	add	r5, r0
 800a5c6:	603d      	str	r5, [r7, #0]
 800a5c8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a5cc:	6030      	str	r0, [r6, #0]
 800a5ce:	4620      	mov	r0, r4
 800a5d0:	b003      	add	sp, #12
 800a5d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5d6:	6161      	str	r1, [r4, #20]
 800a5d8:	e7ea      	b.n	800a5b0 <__d2b+0x58>
 800a5da:	a801      	add	r0, sp, #4
 800a5dc:	f7ff fce9 	bl	8009fb2 <__lo0bits>
 800a5e0:	9b01      	ldr	r3, [sp, #4]
 800a5e2:	6163      	str	r3, [r4, #20]
 800a5e4:	3020      	adds	r0, #32
 800a5e6:	2201      	movs	r2, #1
 800a5e8:	e7e8      	b.n	800a5bc <__d2b+0x64>
 800a5ea:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a5ee:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a5f2:	6038      	str	r0, [r7, #0]
 800a5f4:	6918      	ldr	r0, [r3, #16]
 800a5f6:	f7ff fcbd 	bl	8009f74 <__hi0bits>
 800a5fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a5fe:	e7e5      	b.n	800a5cc <__d2b+0x74>
 800a600:	0800c686 	.word	0x0800c686
 800a604:	0800c697 	.word	0x0800c697

0800a608 <__ratio>:
 800a608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a60c:	b085      	sub	sp, #20
 800a60e:	e9cd 1000 	strd	r1, r0, [sp]
 800a612:	a902      	add	r1, sp, #8
 800a614:	f7ff ff56 	bl	800a4c4 <__b2d>
 800a618:	9800      	ldr	r0, [sp, #0]
 800a61a:	a903      	add	r1, sp, #12
 800a61c:	ec55 4b10 	vmov	r4, r5, d0
 800a620:	f7ff ff50 	bl	800a4c4 <__b2d>
 800a624:	9b01      	ldr	r3, [sp, #4]
 800a626:	6919      	ldr	r1, [r3, #16]
 800a628:	9b00      	ldr	r3, [sp, #0]
 800a62a:	691b      	ldr	r3, [r3, #16]
 800a62c:	1ac9      	subs	r1, r1, r3
 800a62e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a632:	1a9b      	subs	r3, r3, r2
 800a634:	ec5b ab10 	vmov	sl, fp, d0
 800a638:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	bfce      	itee	gt
 800a640:	462a      	movgt	r2, r5
 800a642:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a646:	465a      	movle	r2, fp
 800a648:	462f      	mov	r7, r5
 800a64a:	46d9      	mov	r9, fp
 800a64c:	bfcc      	ite	gt
 800a64e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a652:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a656:	464b      	mov	r3, r9
 800a658:	4652      	mov	r2, sl
 800a65a:	4620      	mov	r0, r4
 800a65c:	4639      	mov	r1, r7
 800a65e:	f7f6 f915 	bl	800088c <__aeabi_ddiv>
 800a662:	ec41 0b10 	vmov	d0, r0, r1
 800a666:	b005      	add	sp, #20
 800a668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a66c <__copybits>:
 800a66c:	3901      	subs	r1, #1
 800a66e:	b570      	push	{r4, r5, r6, lr}
 800a670:	1149      	asrs	r1, r1, #5
 800a672:	6914      	ldr	r4, [r2, #16]
 800a674:	3101      	adds	r1, #1
 800a676:	f102 0314 	add.w	r3, r2, #20
 800a67a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a67e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a682:	1f05      	subs	r5, r0, #4
 800a684:	42a3      	cmp	r3, r4
 800a686:	d30c      	bcc.n	800a6a2 <__copybits+0x36>
 800a688:	1aa3      	subs	r3, r4, r2
 800a68a:	3b11      	subs	r3, #17
 800a68c:	f023 0303 	bic.w	r3, r3, #3
 800a690:	3211      	adds	r2, #17
 800a692:	42a2      	cmp	r2, r4
 800a694:	bf88      	it	hi
 800a696:	2300      	movhi	r3, #0
 800a698:	4418      	add	r0, r3
 800a69a:	2300      	movs	r3, #0
 800a69c:	4288      	cmp	r0, r1
 800a69e:	d305      	bcc.n	800a6ac <__copybits+0x40>
 800a6a0:	bd70      	pop	{r4, r5, r6, pc}
 800a6a2:	f853 6b04 	ldr.w	r6, [r3], #4
 800a6a6:	f845 6f04 	str.w	r6, [r5, #4]!
 800a6aa:	e7eb      	b.n	800a684 <__copybits+0x18>
 800a6ac:	f840 3b04 	str.w	r3, [r0], #4
 800a6b0:	e7f4      	b.n	800a69c <__copybits+0x30>

0800a6b2 <__any_on>:
 800a6b2:	f100 0214 	add.w	r2, r0, #20
 800a6b6:	6900      	ldr	r0, [r0, #16]
 800a6b8:	114b      	asrs	r3, r1, #5
 800a6ba:	4298      	cmp	r0, r3
 800a6bc:	b510      	push	{r4, lr}
 800a6be:	db11      	blt.n	800a6e4 <__any_on+0x32>
 800a6c0:	dd0a      	ble.n	800a6d8 <__any_on+0x26>
 800a6c2:	f011 011f 	ands.w	r1, r1, #31
 800a6c6:	d007      	beq.n	800a6d8 <__any_on+0x26>
 800a6c8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a6cc:	fa24 f001 	lsr.w	r0, r4, r1
 800a6d0:	fa00 f101 	lsl.w	r1, r0, r1
 800a6d4:	428c      	cmp	r4, r1
 800a6d6:	d10b      	bne.n	800a6f0 <__any_on+0x3e>
 800a6d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a6dc:	4293      	cmp	r3, r2
 800a6de:	d803      	bhi.n	800a6e8 <__any_on+0x36>
 800a6e0:	2000      	movs	r0, #0
 800a6e2:	bd10      	pop	{r4, pc}
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	e7f7      	b.n	800a6d8 <__any_on+0x26>
 800a6e8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a6ec:	2900      	cmp	r1, #0
 800a6ee:	d0f5      	beq.n	800a6dc <__any_on+0x2a>
 800a6f0:	2001      	movs	r0, #1
 800a6f2:	e7f6      	b.n	800a6e2 <__any_on+0x30>

0800a6f4 <sulp>:
 800a6f4:	b570      	push	{r4, r5, r6, lr}
 800a6f6:	4604      	mov	r4, r0
 800a6f8:	460d      	mov	r5, r1
 800a6fa:	ec45 4b10 	vmov	d0, r4, r5
 800a6fe:	4616      	mov	r6, r2
 800a700:	f7ff feba 	bl	800a478 <__ulp>
 800a704:	ec51 0b10 	vmov	r0, r1, d0
 800a708:	b17e      	cbz	r6, 800a72a <sulp+0x36>
 800a70a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a70e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a712:	2b00      	cmp	r3, #0
 800a714:	dd09      	ble.n	800a72a <sulp+0x36>
 800a716:	051b      	lsls	r3, r3, #20
 800a718:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a71c:	2400      	movs	r4, #0
 800a71e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a722:	4622      	mov	r2, r4
 800a724:	462b      	mov	r3, r5
 800a726:	f7f5 ff87 	bl	8000638 <__aeabi_dmul>
 800a72a:	ec41 0b10 	vmov	d0, r0, r1
 800a72e:	bd70      	pop	{r4, r5, r6, pc}

0800a730 <_strtod_l>:
 800a730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a734:	b09f      	sub	sp, #124	@ 0x7c
 800a736:	460c      	mov	r4, r1
 800a738:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a73a:	2200      	movs	r2, #0
 800a73c:	921a      	str	r2, [sp, #104]	@ 0x68
 800a73e:	9005      	str	r0, [sp, #20]
 800a740:	f04f 0a00 	mov.w	sl, #0
 800a744:	f04f 0b00 	mov.w	fp, #0
 800a748:	460a      	mov	r2, r1
 800a74a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a74c:	7811      	ldrb	r1, [r2, #0]
 800a74e:	292b      	cmp	r1, #43	@ 0x2b
 800a750:	d04a      	beq.n	800a7e8 <_strtod_l+0xb8>
 800a752:	d838      	bhi.n	800a7c6 <_strtod_l+0x96>
 800a754:	290d      	cmp	r1, #13
 800a756:	d832      	bhi.n	800a7be <_strtod_l+0x8e>
 800a758:	2908      	cmp	r1, #8
 800a75a:	d832      	bhi.n	800a7c2 <_strtod_l+0x92>
 800a75c:	2900      	cmp	r1, #0
 800a75e:	d03b      	beq.n	800a7d8 <_strtod_l+0xa8>
 800a760:	2200      	movs	r2, #0
 800a762:	920b      	str	r2, [sp, #44]	@ 0x2c
 800a764:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a766:	782a      	ldrb	r2, [r5, #0]
 800a768:	2a30      	cmp	r2, #48	@ 0x30
 800a76a:	f040 80b3 	bne.w	800a8d4 <_strtod_l+0x1a4>
 800a76e:	786a      	ldrb	r2, [r5, #1]
 800a770:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a774:	2a58      	cmp	r2, #88	@ 0x58
 800a776:	d16e      	bne.n	800a856 <_strtod_l+0x126>
 800a778:	9302      	str	r3, [sp, #8]
 800a77a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a77c:	9301      	str	r3, [sp, #4]
 800a77e:	ab1a      	add	r3, sp, #104	@ 0x68
 800a780:	9300      	str	r3, [sp, #0]
 800a782:	4a8e      	ldr	r2, [pc, #568]	@ (800a9bc <_strtod_l+0x28c>)
 800a784:	9805      	ldr	r0, [sp, #20]
 800a786:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a788:	a919      	add	r1, sp, #100	@ 0x64
 800a78a:	f001 f8ab 	bl	800b8e4 <__gethex>
 800a78e:	f010 060f 	ands.w	r6, r0, #15
 800a792:	4604      	mov	r4, r0
 800a794:	d005      	beq.n	800a7a2 <_strtod_l+0x72>
 800a796:	2e06      	cmp	r6, #6
 800a798:	d128      	bne.n	800a7ec <_strtod_l+0xbc>
 800a79a:	3501      	adds	r5, #1
 800a79c:	2300      	movs	r3, #0
 800a79e:	9519      	str	r5, [sp, #100]	@ 0x64
 800a7a0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a7a2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	f040 858e 	bne.w	800b2c6 <_strtod_l+0xb96>
 800a7aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a7ac:	b1cb      	cbz	r3, 800a7e2 <_strtod_l+0xb2>
 800a7ae:	4652      	mov	r2, sl
 800a7b0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a7b4:	ec43 2b10 	vmov	d0, r2, r3
 800a7b8:	b01f      	add	sp, #124	@ 0x7c
 800a7ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7be:	2920      	cmp	r1, #32
 800a7c0:	d1ce      	bne.n	800a760 <_strtod_l+0x30>
 800a7c2:	3201      	adds	r2, #1
 800a7c4:	e7c1      	b.n	800a74a <_strtod_l+0x1a>
 800a7c6:	292d      	cmp	r1, #45	@ 0x2d
 800a7c8:	d1ca      	bne.n	800a760 <_strtod_l+0x30>
 800a7ca:	2101      	movs	r1, #1
 800a7cc:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a7ce:	1c51      	adds	r1, r2, #1
 800a7d0:	9119      	str	r1, [sp, #100]	@ 0x64
 800a7d2:	7852      	ldrb	r2, [r2, #1]
 800a7d4:	2a00      	cmp	r2, #0
 800a7d6:	d1c5      	bne.n	800a764 <_strtod_l+0x34>
 800a7d8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a7da:	9419      	str	r4, [sp, #100]	@ 0x64
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	f040 8570 	bne.w	800b2c2 <_strtod_l+0xb92>
 800a7e2:	4652      	mov	r2, sl
 800a7e4:	465b      	mov	r3, fp
 800a7e6:	e7e5      	b.n	800a7b4 <_strtod_l+0x84>
 800a7e8:	2100      	movs	r1, #0
 800a7ea:	e7ef      	b.n	800a7cc <_strtod_l+0x9c>
 800a7ec:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a7ee:	b13a      	cbz	r2, 800a800 <_strtod_l+0xd0>
 800a7f0:	2135      	movs	r1, #53	@ 0x35
 800a7f2:	a81c      	add	r0, sp, #112	@ 0x70
 800a7f4:	f7ff ff3a 	bl	800a66c <__copybits>
 800a7f8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a7fa:	9805      	ldr	r0, [sp, #20]
 800a7fc:	f7ff fb08 	bl	8009e10 <_Bfree>
 800a800:	3e01      	subs	r6, #1
 800a802:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a804:	2e04      	cmp	r6, #4
 800a806:	d806      	bhi.n	800a816 <_strtod_l+0xe6>
 800a808:	e8df f006 	tbb	[pc, r6]
 800a80c:	201d0314 	.word	0x201d0314
 800a810:	14          	.byte	0x14
 800a811:	00          	.byte	0x00
 800a812:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a816:	05e1      	lsls	r1, r4, #23
 800a818:	bf48      	it	mi
 800a81a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a81e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a822:	0d1b      	lsrs	r3, r3, #20
 800a824:	051b      	lsls	r3, r3, #20
 800a826:	2b00      	cmp	r3, #0
 800a828:	d1bb      	bne.n	800a7a2 <_strtod_l+0x72>
 800a82a:	f7fe fb31 	bl	8008e90 <__errno>
 800a82e:	2322      	movs	r3, #34	@ 0x22
 800a830:	6003      	str	r3, [r0, #0]
 800a832:	e7b6      	b.n	800a7a2 <_strtod_l+0x72>
 800a834:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a838:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a83c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a840:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a844:	e7e7      	b.n	800a816 <_strtod_l+0xe6>
 800a846:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800a9c4 <_strtod_l+0x294>
 800a84a:	e7e4      	b.n	800a816 <_strtod_l+0xe6>
 800a84c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a850:	f04f 3aff 	mov.w	sl, #4294967295
 800a854:	e7df      	b.n	800a816 <_strtod_l+0xe6>
 800a856:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a858:	1c5a      	adds	r2, r3, #1
 800a85a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a85c:	785b      	ldrb	r3, [r3, #1]
 800a85e:	2b30      	cmp	r3, #48	@ 0x30
 800a860:	d0f9      	beq.n	800a856 <_strtod_l+0x126>
 800a862:	2b00      	cmp	r3, #0
 800a864:	d09d      	beq.n	800a7a2 <_strtod_l+0x72>
 800a866:	2301      	movs	r3, #1
 800a868:	9309      	str	r3, [sp, #36]	@ 0x24
 800a86a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a86c:	930c      	str	r3, [sp, #48]	@ 0x30
 800a86e:	2300      	movs	r3, #0
 800a870:	9308      	str	r3, [sp, #32]
 800a872:	930a      	str	r3, [sp, #40]	@ 0x28
 800a874:	461f      	mov	r7, r3
 800a876:	220a      	movs	r2, #10
 800a878:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a87a:	7805      	ldrb	r5, [r0, #0]
 800a87c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a880:	b2d9      	uxtb	r1, r3
 800a882:	2909      	cmp	r1, #9
 800a884:	d928      	bls.n	800a8d8 <_strtod_l+0x1a8>
 800a886:	494e      	ldr	r1, [pc, #312]	@ (800a9c0 <_strtod_l+0x290>)
 800a888:	2201      	movs	r2, #1
 800a88a:	f000 ff59 	bl	800b740 <strncmp>
 800a88e:	2800      	cmp	r0, #0
 800a890:	d032      	beq.n	800a8f8 <_strtod_l+0x1c8>
 800a892:	2000      	movs	r0, #0
 800a894:	462a      	mov	r2, r5
 800a896:	4681      	mov	r9, r0
 800a898:	463d      	mov	r5, r7
 800a89a:	4603      	mov	r3, r0
 800a89c:	2a65      	cmp	r2, #101	@ 0x65
 800a89e:	d001      	beq.n	800a8a4 <_strtod_l+0x174>
 800a8a0:	2a45      	cmp	r2, #69	@ 0x45
 800a8a2:	d114      	bne.n	800a8ce <_strtod_l+0x19e>
 800a8a4:	b91d      	cbnz	r5, 800a8ae <_strtod_l+0x17e>
 800a8a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a8a8:	4302      	orrs	r2, r0
 800a8aa:	d095      	beq.n	800a7d8 <_strtod_l+0xa8>
 800a8ac:	2500      	movs	r5, #0
 800a8ae:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a8b0:	1c62      	adds	r2, r4, #1
 800a8b2:	9219      	str	r2, [sp, #100]	@ 0x64
 800a8b4:	7862      	ldrb	r2, [r4, #1]
 800a8b6:	2a2b      	cmp	r2, #43	@ 0x2b
 800a8b8:	d077      	beq.n	800a9aa <_strtod_l+0x27a>
 800a8ba:	2a2d      	cmp	r2, #45	@ 0x2d
 800a8bc:	d07b      	beq.n	800a9b6 <_strtod_l+0x286>
 800a8be:	f04f 0c00 	mov.w	ip, #0
 800a8c2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a8c6:	2909      	cmp	r1, #9
 800a8c8:	f240 8082 	bls.w	800a9d0 <_strtod_l+0x2a0>
 800a8cc:	9419      	str	r4, [sp, #100]	@ 0x64
 800a8ce:	f04f 0800 	mov.w	r8, #0
 800a8d2:	e0a2      	b.n	800aa1a <_strtod_l+0x2ea>
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	e7c7      	b.n	800a868 <_strtod_l+0x138>
 800a8d8:	2f08      	cmp	r7, #8
 800a8da:	bfd5      	itete	le
 800a8dc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800a8de:	9908      	ldrgt	r1, [sp, #32]
 800a8e0:	fb02 3301 	mlale	r3, r2, r1, r3
 800a8e4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800a8e8:	f100 0001 	add.w	r0, r0, #1
 800a8ec:	bfd4      	ite	le
 800a8ee:	930a      	strle	r3, [sp, #40]	@ 0x28
 800a8f0:	9308      	strgt	r3, [sp, #32]
 800a8f2:	3701      	adds	r7, #1
 800a8f4:	9019      	str	r0, [sp, #100]	@ 0x64
 800a8f6:	e7bf      	b.n	800a878 <_strtod_l+0x148>
 800a8f8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a8fa:	1c5a      	adds	r2, r3, #1
 800a8fc:	9219      	str	r2, [sp, #100]	@ 0x64
 800a8fe:	785a      	ldrb	r2, [r3, #1]
 800a900:	b37f      	cbz	r7, 800a962 <_strtod_l+0x232>
 800a902:	4681      	mov	r9, r0
 800a904:	463d      	mov	r5, r7
 800a906:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a90a:	2b09      	cmp	r3, #9
 800a90c:	d912      	bls.n	800a934 <_strtod_l+0x204>
 800a90e:	2301      	movs	r3, #1
 800a910:	e7c4      	b.n	800a89c <_strtod_l+0x16c>
 800a912:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a914:	1c5a      	adds	r2, r3, #1
 800a916:	9219      	str	r2, [sp, #100]	@ 0x64
 800a918:	785a      	ldrb	r2, [r3, #1]
 800a91a:	3001      	adds	r0, #1
 800a91c:	2a30      	cmp	r2, #48	@ 0x30
 800a91e:	d0f8      	beq.n	800a912 <_strtod_l+0x1e2>
 800a920:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a924:	2b08      	cmp	r3, #8
 800a926:	f200 84d3 	bhi.w	800b2d0 <_strtod_l+0xba0>
 800a92a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a92c:	930c      	str	r3, [sp, #48]	@ 0x30
 800a92e:	4681      	mov	r9, r0
 800a930:	2000      	movs	r0, #0
 800a932:	4605      	mov	r5, r0
 800a934:	3a30      	subs	r2, #48	@ 0x30
 800a936:	f100 0301 	add.w	r3, r0, #1
 800a93a:	d02a      	beq.n	800a992 <_strtod_l+0x262>
 800a93c:	4499      	add	r9, r3
 800a93e:	eb00 0c05 	add.w	ip, r0, r5
 800a942:	462b      	mov	r3, r5
 800a944:	210a      	movs	r1, #10
 800a946:	4563      	cmp	r3, ip
 800a948:	d10d      	bne.n	800a966 <_strtod_l+0x236>
 800a94a:	1c69      	adds	r1, r5, #1
 800a94c:	4401      	add	r1, r0
 800a94e:	4428      	add	r0, r5
 800a950:	2808      	cmp	r0, #8
 800a952:	dc16      	bgt.n	800a982 <_strtod_l+0x252>
 800a954:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a956:	230a      	movs	r3, #10
 800a958:	fb03 2300 	mla	r3, r3, r0, r2
 800a95c:	930a      	str	r3, [sp, #40]	@ 0x28
 800a95e:	2300      	movs	r3, #0
 800a960:	e018      	b.n	800a994 <_strtod_l+0x264>
 800a962:	4638      	mov	r0, r7
 800a964:	e7da      	b.n	800a91c <_strtod_l+0x1ec>
 800a966:	2b08      	cmp	r3, #8
 800a968:	f103 0301 	add.w	r3, r3, #1
 800a96c:	dc03      	bgt.n	800a976 <_strtod_l+0x246>
 800a96e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800a970:	434e      	muls	r6, r1
 800a972:	960a      	str	r6, [sp, #40]	@ 0x28
 800a974:	e7e7      	b.n	800a946 <_strtod_l+0x216>
 800a976:	2b10      	cmp	r3, #16
 800a978:	bfde      	ittt	le
 800a97a:	9e08      	ldrle	r6, [sp, #32]
 800a97c:	434e      	mulle	r6, r1
 800a97e:	9608      	strle	r6, [sp, #32]
 800a980:	e7e1      	b.n	800a946 <_strtod_l+0x216>
 800a982:	280f      	cmp	r0, #15
 800a984:	dceb      	bgt.n	800a95e <_strtod_l+0x22e>
 800a986:	9808      	ldr	r0, [sp, #32]
 800a988:	230a      	movs	r3, #10
 800a98a:	fb03 2300 	mla	r3, r3, r0, r2
 800a98e:	9308      	str	r3, [sp, #32]
 800a990:	e7e5      	b.n	800a95e <_strtod_l+0x22e>
 800a992:	4629      	mov	r1, r5
 800a994:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a996:	1c50      	adds	r0, r2, #1
 800a998:	9019      	str	r0, [sp, #100]	@ 0x64
 800a99a:	7852      	ldrb	r2, [r2, #1]
 800a99c:	4618      	mov	r0, r3
 800a99e:	460d      	mov	r5, r1
 800a9a0:	e7b1      	b.n	800a906 <_strtod_l+0x1d6>
 800a9a2:	f04f 0900 	mov.w	r9, #0
 800a9a6:	2301      	movs	r3, #1
 800a9a8:	e77d      	b.n	800a8a6 <_strtod_l+0x176>
 800a9aa:	f04f 0c00 	mov.w	ip, #0
 800a9ae:	1ca2      	adds	r2, r4, #2
 800a9b0:	9219      	str	r2, [sp, #100]	@ 0x64
 800a9b2:	78a2      	ldrb	r2, [r4, #2]
 800a9b4:	e785      	b.n	800a8c2 <_strtod_l+0x192>
 800a9b6:	f04f 0c01 	mov.w	ip, #1
 800a9ba:	e7f8      	b.n	800a9ae <_strtod_l+0x27e>
 800a9bc:	0800c808 	.word	0x0800c808
 800a9c0:	0800c7f0 	.word	0x0800c7f0
 800a9c4:	7ff00000 	.word	0x7ff00000
 800a9c8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a9ca:	1c51      	adds	r1, r2, #1
 800a9cc:	9119      	str	r1, [sp, #100]	@ 0x64
 800a9ce:	7852      	ldrb	r2, [r2, #1]
 800a9d0:	2a30      	cmp	r2, #48	@ 0x30
 800a9d2:	d0f9      	beq.n	800a9c8 <_strtod_l+0x298>
 800a9d4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a9d8:	2908      	cmp	r1, #8
 800a9da:	f63f af78 	bhi.w	800a8ce <_strtod_l+0x19e>
 800a9de:	3a30      	subs	r2, #48	@ 0x30
 800a9e0:	920e      	str	r2, [sp, #56]	@ 0x38
 800a9e2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a9e4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a9e6:	f04f 080a 	mov.w	r8, #10
 800a9ea:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a9ec:	1c56      	adds	r6, r2, #1
 800a9ee:	9619      	str	r6, [sp, #100]	@ 0x64
 800a9f0:	7852      	ldrb	r2, [r2, #1]
 800a9f2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a9f6:	f1be 0f09 	cmp.w	lr, #9
 800a9fa:	d939      	bls.n	800aa70 <_strtod_l+0x340>
 800a9fc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a9fe:	1a76      	subs	r6, r6, r1
 800aa00:	2e08      	cmp	r6, #8
 800aa02:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800aa06:	dc03      	bgt.n	800aa10 <_strtod_l+0x2e0>
 800aa08:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800aa0a:	4588      	cmp	r8, r1
 800aa0c:	bfa8      	it	ge
 800aa0e:	4688      	movge	r8, r1
 800aa10:	f1bc 0f00 	cmp.w	ip, #0
 800aa14:	d001      	beq.n	800aa1a <_strtod_l+0x2ea>
 800aa16:	f1c8 0800 	rsb	r8, r8, #0
 800aa1a:	2d00      	cmp	r5, #0
 800aa1c:	d14e      	bne.n	800aabc <_strtod_l+0x38c>
 800aa1e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800aa20:	4308      	orrs	r0, r1
 800aa22:	f47f aebe 	bne.w	800a7a2 <_strtod_l+0x72>
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	f47f aed6 	bne.w	800a7d8 <_strtod_l+0xa8>
 800aa2c:	2a69      	cmp	r2, #105	@ 0x69
 800aa2e:	d028      	beq.n	800aa82 <_strtod_l+0x352>
 800aa30:	dc25      	bgt.n	800aa7e <_strtod_l+0x34e>
 800aa32:	2a49      	cmp	r2, #73	@ 0x49
 800aa34:	d025      	beq.n	800aa82 <_strtod_l+0x352>
 800aa36:	2a4e      	cmp	r2, #78	@ 0x4e
 800aa38:	f47f aece 	bne.w	800a7d8 <_strtod_l+0xa8>
 800aa3c:	499b      	ldr	r1, [pc, #620]	@ (800acac <_strtod_l+0x57c>)
 800aa3e:	a819      	add	r0, sp, #100	@ 0x64
 800aa40:	f001 f972 	bl	800bd28 <__match>
 800aa44:	2800      	cmp	r0, #0
 800aa46:	f43f aec7 	beq.w	800a7d8 <_strtod_l+0xa8>
 800aa4a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aa4c:	781b      	ldrb	r3, [r3, #0]
 800aa4e:	2b28      	cmp	r3, #40	@ 0x28
 800aa50:	d12e      	bne.n	800aab0 <_strtod_l+0x380>
 800aa52:	4997      	ldr	r1, [pc, #604]	@ (800acb0 <_strtod_l+0x580>)
 800aa54:	aa1c      	add	r2, sp, #112	@ 0x70
 800aa56:	a819      	add	r0, sp, #100	@ 0x64
 800aa58:	f001 f97a 	bl	800bd50 <__hexnan>
 800aa5c:	2805      	cmp	r0, #5
 800aa5e:	d127      	bne.n	800aab0 <_strtod_l+0x380>
 800aa60:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800aa62:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800aa66:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800aa6a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800aa6e:	e698      	b.n	800a7a2 <_strtod_l+0x72>
 800aa70:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800aa72:	fb08 2101 	mla	r1, r8, r1, r2
 800aa76:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800aa7a:	920e      	str	r2, [sp, #56]	@ 0x38
 800aa7c:	e7b5      	b.n	800a9ea <_strtod_l+0x2ba>
 800aa7e:	2a6e      	cmp	r2, #110	@ 0x6e
 800aa80:	e7da      	b.n	800aa38 <_strtod_l+0x308>
 800aa82:	498c      	ldr	r1, [pc, #560]	@ (800acb4 <_strtod_l+0x584>)
 800aa84:	a819      	add	r0, sp, #100	@ 0x64
 800aa86:	f001 f94f 	bl	800bd28 <__match>
 800aa8a:	2800      	cmp	r0, #0
 800aa8c:	f43f aea4 	beq.w	800a7d8 <_strtod_l+0xa8>
 800aa90:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aa92:	4989      	ldr	r1, [pc, #548]	@ (800acb8 <_strtod_l+0x588>)
 800aa94:	3b01      	subs	r3, #1
 800aa96:	a819      	add	r0, sp, #100	@ 0x64
 800aa98:	9319      	str	r3, [sp, #100]	@ 0x64
 800aa9a:	f001 f945 	bl	800bd28 <__match>
 800aa9e:	b910      	cbnz	r0, 800aaa6 <_strtod_l+0x376>
 800aaa0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aaa2:	3301      	adds	r3, #1
 800aaa4:	9319      	str	r3, [sp, #100]	@ 0x64
 800aaa6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800acc8 <_strtod_l+0x598>
 800aaaa:	f04f 0a00 	mov.w	sl, #0
 800aaae:	e678      	b.n	800a7a2 <_strtod_l+0x72>
 800aab0:	4882      	ldr	r0, [pc, #520]	@ (800acbc <_strtod_l+0x58c>)
 800aab2:	f000 fe75 	bl	800b7a0 <nan>
 800aab6:	ec5b ab10 	vmov	sl, fp, d0
 800aaba:	e672      	b.n	800a7a2 <_strtod_l+0x72>
 800aabc:	eba8 0309 	sub.w	r3, r8, r9
 800aac0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800aac2:	9309      	str	r3, [sp, #36]	@ 0x24
 800aac4:	2f00      	cmp	r7, #0
 800aac6:	bf08      	it	eq
 800aac8:	462f      	moveq	r7, r5
 800aaca:	2d10      	cmp	r5, #16
 800aacc:	462c      	mov	r4, r5
 800aace:	bfa8      	it	ge
 800aad0:	2410      	movge	r4, #16
 800aad2:	f7f5 fd37 	bl	8000544 <__aeabi_ui2d>
 800aad6:	2d09      	cmp	r5, #9
 800aad8:	4682      	mov	sl, r0
 800aada:	468b      	mov	fp, r1
 800aadc:	dc13      	bgt.n	800ab06 <_strtod_l+0x3d6>
 800aade:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	f43f ae5e 	beq.w	800a7a2 <_strtod_l+0x72>
 800aae6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aae8:	dd78      	ble.n	800abdc <_strtod_l+0x4ac>
 800aaea:	2b16      	cmp	r3, #22
 800aaec:	dc5f      	bgt.n	800abae <_strtod_l+0x47e>
 800aaee:	4974      	ldr	r1, [pc, #464]	@ (800acc0 <_strtod_l+0x590>)
 800aaf0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800aaf4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aaf8:	4652      	mov	r2, sl
 800aafa:	465b      	mov	r3, fp
 800aafc:	f7f5 fd9c 	bl	8000638 <__aeabi_dmul>
 800ab00:	4682      	mov	sl, r0
 800ab02:	468b      	mov	fp, r1
 800ab04:	e64d      	b.n	800a7a2 <_strtod_l+0x72>
 800ab06:	4b6e      	ldr	r3, [pc, #440]	@ (800acc0 <_strtod_l+0x590>)
 800ab08:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ab0c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800ab10:	f7f5 fd92 	bl	8000638 <__aeabi_dmul>
 800ab14:	4682      	mov	sl, r0
 800ab16:	9808      	ldr	r0, [sp, #32]
 800ab18:	468b      	mov	fp, r1
 800ab1a:	f7f5 fd13 	bl	8000544 <__aeabi_ui2d>
 800ab1e:	4602      	mov	r2, r0
 800ab20:	460b      	mov	r3, r1
 800ab22:	4650      	mov	r0, sl
 800ab24:	4659      	mov	r1, fp
 800ab26:	f7f5 fbd1 	bl	80002cc <__adddf3>
 800ab2a:	2d0f      	cmp	r5, #15
 800ab2c:	4682      	mov	sl, r0
 800ab2e:	468b      	mov	fp, r1
 800ab30:	ddd5      	ble.n	800aade <_strtod_l+0x3ae>
 800ab32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab34:	1b2c      	subs	r4, r5, r4
 800ab36:	441c      	add	r4, r3
 800ab38:	2c00      	cmp	r4, #0
 800ab3a:	f340 8096 	ble.w	800ac6a <_strtod_l+0x53a>
 800ab3e:	f014 030f 	ands.w	r3, r4, #15
 800ab42:	d00a      	beq.n	800ab5a <_strtod_l+0x42a>
 800ab44:	495e      	ldr	r1, [pc, #376]	@ (800acc0 <_strtod_l+0x590>)
 800ab46:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ab4a:	4652      	mov	r2, sl
 800ab4c:	465b      	mov	r3, fp
 800ab4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab52:	f7f5 fd71 	bl	8000638 <__aeabi_dmul>
 800ab56:	4682      	mov	sl, r0
 800ab58:	468b      	mov	fp, r1
 800ab5a:	f034 040f 	bics.w	r4, r4, #15
 800ab5e:	d073      	beq.n	800ac48 <_strtod_l+0x518>
 800ab60:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ab64:	dd48      	ble.n	800abf8 <_strtod_l+0x4c8>
 800ab66:	2400      	movs	r4, #0
 800ab68:	46a0      	mov	r8, r4
 800ab6a:	940a      	str	r4, [sp, #40]	@ 0x28
 800ab6c:	46a1      	mov	r9, r4
 800ab6e:	9a05      	ldr	r2, [sp, #20]
 800ab70:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800acc8 <_strtod_l+0x598>
 800ab74:	2322      	movs	r3, #34	@ 0x22
 800ab76:	6013      	str	r3, [r2, #0]
 800ab78:	f04f 0a00 	mov.w	sl, #0
 800ab7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	f43f ae0f 	beq.w	800a7a2 <_strtod_l+0x72>
 800ab84:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ab86:	9805      	ldr	r0, [sp, #20]
 800ab88:	f7ff f942 	bl	8009e10 <_Bfree>
 800ab8c:	9805      	ldr	r0, [sp, #20]
 800ab8e:	4649      	mov	r1, r9
 800ab90:	f7ff f93e 	bl	8009e10 <_Bfree>
 800ab94:	9805      	ldr	r0, [sp, #20]
 800ab96:	4641      	mov	r1, r8
 800ab98:	f7ff f93a 	bl	8009e10 <_Bfree>
 800ab9c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ab9e:	9805      	ldr	r0, [sp, #20]
 800aba0:	f7ff f936 	bl	8009e10 <_Bfree>
 800aba4:	9805      	ldr	r0, [sp, #20]
 800aba6:	4621      	mov	r1, r4
 800aba8:	f7ff f932 	bl	8009e10 <_Bfree>
 800abac:	e5f9      	b.n	800a7a2 <_strtod_l+0x72>
 800abae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abb0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800abb4:	4293      	cmp	r3, r2
 800abb6:	dbbc      	blt.n	800ab32 <_strtod_l+0x402>
 800abb8:	4c41      	ldr	r4, [pc, #260]	@ (800acc0 <_strtod_l+0x590>)
 800abba:	f1c5 050f 	rsb	r5, r5, #15
 800abbe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800abc2:	4652      	mov	r2, sl
 800abc4:	465b      	mov	r3, fp
 800abc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abca:	f7f5 fd35 	bl	8000638 <__aeabi_dmul>
 800abce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abd0:	1b5d      	subs	r5, r3, r5
 800abd2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800abd6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800abda:	e78f      	b.n	800aafc <_strtod_l+0x3cc>
 800abdc:	3316      	adds	r3, #22
 800abde:	dba8      	blt.n	800ab32 <_strtod_l+0x402>
 800abe0:	4b37      	ldr	r3, [pc, #220]	@ (800acc0 <_strtod_l+0x590>)
 800abe2:	eba9 0808 	sub.w	r8, r9, r8
 800abe6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800abea:	e9d8 2300 	ldrd	r2, r3, [r8]
 800abee:	4650      	mov	r0, sl
 800abf0:	4659      	mov	r1, fp
 800abf2:	f7f5 fe4b 	bl	800088c <__aeabi_ddiv>
 800abf6:	e783      	b.n	800ab00 <_strtod_l+0x3d0>
 800abf8:	4b32      	ldr	r3, [pc, #200]	@ (800acc4 <_strtod_l+0x594>)
 800abfa:	9308      	str	r3, [sp, #32]
 800abfc:	2300      	movs	r3, #0
 800abfe:	1124      	asrs	r4, r4, #4
 800ac00:	4650      	mov	r0, sl
 800ac02:	4659      	mov	r1, fp
 800ac04:	461e      	mov	r6, r3
 800ac06:	2c01      	cmp	r4, #1
 800ac08:	dc21      	bgt.n	800ac4e <_strtod_l+0x51e>
 800ac0a:	b10b      	cbz	r3, 800ac10 <_strtod_l+0x4e0>
 800ac0c:	4682      	mov	sl, r0
 800ac0e:	468b      	mov	fp, r1
 800ac10:	492c      	ldr	r1, [pc, #176]	@ (800acc4 <_strtod_l+0x594>)
 800ac12:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800ac16:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800ac1a:	4652      	mov	r2, sl
 800ac1c:	465b      	mov	r3, fp
 800ac1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac22:	f7f5 fd09 	bl	8000638 <__aeabi_dmul>
 800ac26:	4b28      	ldr	r3, [pc, #160]	@ (800acc8 <_strtod_l+0x598>)
 800ac28:	460a      	mov	r2, r1
 800ac2a:	400b      	ands	r3, r1
 800ac2c:	4927      	ldr	r1, [pc, #156]	@ (800accc <_strtod_l+0x59c>)
 800ac2e:	428b      	cmp	r3, r1
 800ac30:	4682      	mov	sl, r0
 800ac32:	d898      	bhi.n	800ab66 <_strtod_l+0x436>
 800ac34:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800ac38:	428b      	cmp	r3, r1
 800ac3a:	bf86      	itte	hi
 800ac3c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800acd0 <_strtod_l+0x5a0>
 800ac40:	f04f 3aff 	movhi.w	sl, #4294967295
 800ac44:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800ac48:	2300      	movs	r3, #0
 800ac4a:	9308      	str	r3, [sp, #32]
 800ac4c:	e07a      	b.n	800ad44 <_strtod_l+0x614>
 800ac4e:	07e2      	lsls	r2, r4, #31
 800ac50:	d505      	bpl.n	800ac5e <_strtod_l+0x52e>
 800ac52:	9b08      	ldr	r3, [sp, #32]
 800ac54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac58:	f7f5 fcee 	bl	8000638 <__aeabi_dmul>
 800ac5c:	2301      	movs	r3, #1
 800ac5e:	9a08      	ldr	r2, [sp, #32]
 800ac60:	3208      	adds	r2, #8
 800ac62:	3601      	adds	r6, #1
 800ac64:	1064      	asrs	r4, r4, #1
 800ac66:	9208      	str	r2, [sp, #32]
 800ac68:	e7cd      	b.n	800ac06 <_strtod_l+0x4d6>
 800ac6a:	d0ed      	beq.n	800ac48 <_strtod_l+0x518>
 800ac6c:	4264      	negs	r4, r4
 800ac6e:	f014 020f 	ands.w	r2, r4, #15
 800ac72:	d00a      	beq.n	800ac8a <_strtod_l+0x55a>
 800ac74:	4b12      	ldr	r3, [pc, #72]	@ (800acc0 <_strtod_l+0x590>)
 800ac76:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac7a:	4650      	mov	r0, sl
 800ac7c:	4659      	mov	r1, fp
 800ac7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac82:	f7f5 fe03 	bl	800088c <__aeabi_ddiv>
 800ac86:	4682      	mov	sl, r0
 800ac88:	468b      	mov	fp, r1
 800ac8a:	1124      	asrs	r4, r4, #4
 800ac8c:	d0dc      	beq.n	800ac48 <_strtod_l+0x518>
 800ac8e:	2c1f      	cmp	r4, #31
 800ac90:	dd20      	ble.n	800acd4 <_strtod_l+0x5a4>
 800ac92:	2400      	movs	r4, #0
 800ac94:	46a0      	mov	r8, r4
 800ac96:	940a      	str	r4, [sp, #40]	@ 0x28
 800ac98:	46a1      	mov	r9, r4
 800ac9a:	9a05      	ldr	r2, [sp, #20]
 800ac9c:	2322      	movs	r3, #34	@ 0x22
 800ac9e:	f04f 0a00 	mov.w	sl, #0
 800aca2:	f04f 0b00 	mov.w	fp, #0
 800aca6:	6013      	str	r3, [r2, #0]
 800aca8:	e768      	b.n	800ab7c <_strtod_l+0x44c>
 800acaa:	bf00      	nop
 800acac:	0800c5de 	.word	0x0800c5de
 800acb0:	0800c7f4 	.word	0x0800c7f4
 800acb4:	0800c5d6 	.word	0x0800c5d6
 800acb8:	0800c60d 	.word	0x0800c60d
 800acbc:	0800c89c 	.word	0x0800c89c
 800acc0:	0800c728 	.word	0x0800c728
 800acc4:	0800c700 	.word	0x0800c700
 800acc8:	7ff00000 	.word	0x7ff00000
 800accc:	7ca00000 	.word	0x7ca00000
 800acd0:	7fefffff 	.word	0x7fefffff
 800acd4:	f014 0310 	ands.w	r3, r4, #16
 800acd8:	bf18      	it	ne
 800acda:	236a      	movne	r3, #106	@ 0x6a
 800acdc:	4ea9      	ldr	r6, [pc, #676]	@ (800af84 <_strtod_l+0x854>)
 800acde:	9308      	str	r3, [sp, #32]
 800ace0:	4650      	mov	r0, sl
 800ace2:	4659      	mov	r1, fp
 800ace4:	2300      	movs	r3, #0
 800ace6:	07e2      	lsls	r2, r4, #31
 800ace8:	d504      	bpl.n	800acf4 <_strtod_l+0x5c4>
 800acea:	e9d6 2300 	ldrd	r2, r3, [r6]
 800acee:	f7f5 fca3 	bl	8000638 <__aeabi_dmul>
 800acf2:	2301      	movs	r3, #1
 800acf4:	1064      	asrs	r4, r4, #1
 800acf6:	f106 0608 	add.w	r6, r6, #8
 800acfa:	d1f4      	bne.n	800ace6 <_strtod_l+0x5b6>
 800acfc:	b10b      	cbz	r3, 800ad02 <_strtod_l+0x5d2>
 800acfe:	4682      	mov	sl, r0
 800ad00:	468b      	mov	fp, r1
 800ad02:	9b08      	ldr	r3, [sp, #32]
 800ad04:	b1b3      	cbz	r3, 800ad34 <_strtod_l+0x604>
 800ad06:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800ad0a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	4659      	mov	r1, fp
 800ad12:	dd0f      	ble.n	800ad34 <_strtod_l+0x604>
 800ad14:	2b1f      	cmp	r3, #31
 800ad16:	dd55      	ble.n	800adc4 <_strtod_l+0x694>
 800ad18:	2b34      	cmp	r3, #52	@ 0x34
 800ad1a:	bfde      	ittt	le
 800ad1c:	f04f 33ff 	movle.w	r3, #4294967295
 800ad20:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800ad24:	4093      	lslle	r3, r2
 800ad26:	f04f 0a00 	mov.w	sl, #0
 800ad2a:	bfcc      	ite	gt
 800ad2c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800ad30:	ea03 0b01 	andle.w	fp, r3, r1
 800ad34:	2200      	movs	r2, #0
 800ad36:	2300      	movs	r3, #0
 800ad38:	4650      	mov	r0, sl
 800ad3a:	4659      	mov	r1, fp
 800ad3c:	f7f5 fee4 	bl	8000b08 <__aeabi_dcmpeq>
 800ad40:	2800      	cmp	r0, #0
 800ad42:	d1a6      	bne.n	800ac92 <_strtod_l+0x562>
 800ad44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad46:	9300      	str	r3, [sp, #0]
 800ad48:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ad4a:	9805      	ldr	r0, [sp, #20]
 800ad4c:	462b      	mov	r3, r5
 800ad4e:	463a      	mov	r2, r7
 800ad50:	f7ff f8c6 	bl	8009ee0 <__s2b>
 800ad54:	900a      	str	r0, [sp, #40]	@ 0x28
 800ad56:	2800      	cmp	r0, #0
 800ad58:	f43f af05 	beq.w	800ab66 <_strtod_l+0x436>
 800ad5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad5e:	2a00      	cmp	r2, #0
 800ad60:	eba9 0308 	sub.w	r3, r9, r8
 800ad64:	bfa8      	it	ge
 800ad66:	2300      	movge	r3, #0
 800ad68:	9312      	str	r3, [sp, #72]	@ 0x48
 800ad6a:	2400      	movs	r4, #0
 800ad6c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ad70:	9316      	str	r3, [sp, #88]	@ 0x58
 800ad72:	46a0      	mov	r8, r4
 800ad74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad76:	9805      	ldr	r0, [sp, #20]
 800ad78:	6859      	ldr	r1, [r3, #4]
 800ad7a:	f7ff f809 	bl	8009d90 <_Balloc>
 800ad7e:	4681      	mov	r9, r0
 800ad80:	2800      	cmp	r0, #0
 800ad82:	f43f aef4 	beq.w	800ab6e <_strtod_l+0x43e>
 800ad86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad88:	691a      	ldr	r2, [r3, #16]
 800ad8a:	3202      	adds	r2, #2
 800ad8c:	f103 010c 	add.w	r1, r3, #12
 800ad90:	0092      	lsls	r2, r2, #2
 800ad92:	300c      	adds	r0, #12
 800ad94:	f000 fcf6 	bl	800b784 <memcpy>
 800ad98:	ec4b ab10 	vmov	d0, sl, fp
 800ad9c:	9805      	ldr	r0, [sp, #20]
 800ad9e:	aa1c      	add	r2, sp, #112	@ 0x70
 800ada0:	a91b      	add	r1, sp, #108	@ 0x6c
 800ada2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ada6:	f7ff fbd7 	bl	800a558 <__d2b>
 800adaa:	901a      	str	r0, [sp, #104]	@ 0x68
 800adac:	2800      	cmp	r0, #0
 800adae:	f43f aede 	beq.w	800ab6e <_strtod_l+0x43e>
 800adb2:	9805      	ldr	r0, [sp, #20]
 800adb4:	2101      	movs	r1, #1
 800adb6:	f7ff f929 	bl	800a00c <__i2b>
 800adba:	4680      	mov	r8, r0
 800adbc:	b948      	cbnz	r0, 800add2 <_strtod_l+0x6a2>
 800adbe:	f04f 0800 	mov.w	r8, #0
 800adc2:	e6d4      	b.n	800ab6e <_strtod_l+0x43e>
 800adc4:	f04f 32ff 	mov.w	r2, #4294967295
 800adc8:	fa02 f303 	lsl.w	r3, r2, r3
 800adcc:	ea03 0a0a 	and.w	sl, r3, sl
 800add0:	e7b0      	b.n	800ad34 <_strtod_l+0x604>
 800add2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800add4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800add6:	2d00      	cmp	r5, #0
 800add8:	bfab      	itete	ge
 800adda:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800addc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800adde:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800ade0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ade2:	bfac      	ite	ge
 800ade4:	18ef      	addge	r7, r5, r3
 800ade6:	1b5e      	sublt	r6, r3, r5
 800ade8:	9b08      	ldr	r3, [sp, #32]
 800adea:	1aed      	subs	r5, r5, r3
 800adec:	4415      	add	r5, r2
 800adee:	4b66      	ldr	r3, [pc, #408]	@ (800af88 <_strtod_l+0x858>)
 800adf0:	3d01      	subs	r5, #1
 800adf2:	429d      	cmp	r5, r3
 800adf4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800adf8:	da50      	bge.n	800ae9c <_strtod_l+0x76c>
 800adfa:	1b5b      	subs	r3, r3, r5
 800adfc:	2b1f      	cmp	r3, #31
 800adfe:	eba2 0203 	sub.w	r2, r2, r3
 800ae02:	f04f 0101 	mov.w	r1, #1
 800ae06:	dc3d      	bgt.n	800ae84 <_strtod_l+0x754>
 800ae08:	fa01 f303 	lsl.w	r3, r1, r3
 800ae0c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ae0e:	2300      	movs	r3, #0
 800ae10:	9310      	str	r3, [sp, #64]	@ 0x40
 800ae12:	18bd      	adds	r5, r7, r2
 800ae14:	9b08      	ldr	r3, [sp, #32]
 800ae16:	42af      	cmp	r7, r5
 800ae18:	4416      	add	r6, r2
 800ae1a:	441e      	add	r6, r3
 800ae1c:	463b      	mov	r3, r7
 800ae1e:	bfa8      	it	ge
 800ae20:	462b      	movge	r3, r5
 800ae22:	42b3      	cmp	r3, r6
 800ae24:	bfa8      	it	ge
 800ae26:	4633      	movge	r3, r6
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	bfc2      	ittt	gt
 800ae2c:	1aed      	subgt	r5, r5, r3
 800ae2e:	1af6      	subgt	r6, r6, r3
 800ae30:	1aff      	subgt	r7, r7, r3
 800ae32:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	dd16      	ble.n	800ae66 <_strtod_l+0x736>
 800ae38:	4641      	mov	r1, r8
 800ae3a:	9805      	ldr	r0, [sp, #20]
 800ae3c:	461a      	mov	r2, r3
 800ae3e:	f7ff f9a5 	bl	800a18c <__pow5mult>
 800ae42:	4680      	mov	r8, r0
 800ae44:	2800      	cmp	r0, #0
 800ae46:	d0ba      	beq.n	800adbe <_strtod_l+0x68e>
 800ae48:	4601      	mov	r1, r0
 800ae4a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ae4c:	9805      	ldr	r0, [sp, #20]
 800ae4e:	f7ff f8f3 	bl	800a038 <__multiply>
 800ae52:	900e      	str	r0, [sp, #56]	@ 0x38
 800ae54:	2800      	cmp	r0, #0
 800ae56:	f43f ae8a 	beq.w	800ab6e <_strtod_l+0x43e>
 800ae5a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ae5c:	9805      	ldr	r0, [sp, #20]
 800ae5e:	f7fe ffd7 	bl	8009e10 <_Bfree>
 800ae62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ae64:	931a      	str	r3, [sp, #104]	@ 0x68
 800ae66:	2d00      	cmp	r5, #0
 800ae68:	dc1d      	bgt.n	800aea6 <_strtod_l+0x776>
 800ae6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	dd23      	ble.n	800aeb8 <_strtod_l+0x788>
 800ae70:	4649      	mov	r1, r9
 800ae72:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ae74:	9805      	ldr	r0, [sp, #20]
 800ae76:	f7ff f989 	bl	800a18c <__pow5mult>
 800ae7a:	4681      	mov	r9, r0
 800ae7c:	b9e0      	cbnz	r0, 800aeb8 <_strtod_l+0x788>
 800ae7e:	f04f 0900 	mov.w	r9, #0
 800ae82:	e674      	b.n	800ab6e <_strtod_l+0x43e>
 800ae84:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ae88:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ae8c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ae90:	35e2      	adds	r5, #226	@ 0xe2
 800ae92:	fa01 f305 	lsl.w	r3, r1, r5
 800ae96:	9310      	str	r3, [sp, #64]	@ 0x40
 800ae98:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ae9a:	e7ba      	b.n	800ae12 <_strtod_l+0x6e2>
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	9310      	str	r3, [sp, #64]	@ 0x40
 800aea0:	2301      	movs	r3, #1
 800aea2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aea4:	e7b5      	b.n	800ae12 <_strtod_l+0x6e2>
 800aea6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aea8:	9805      	ldr	r0, [sp, #20]
 800aeaa:	462a      	mov	r2, r5
 800aeac:	f7ff f9c8 	bl	800a240 <__lshift>
 800aeb0:	901a      	str	r0, [sp, #104]	@ 0x68
 800aeb2:	2800      	cmp	r0, #0
 800aeb4:	d1d9      	bne.n	800ae6a <_strtod_l+0x73a>
 800aeb6:	e65a      	b.n	800ab6e <_strtod_l+0x43e>
 800aeb8:	2e00      	cmp	r6, #0
 800aeba:	dd07      	ble.n	800aecc <_strtod_l+0x79c>
 800aebc:	4649      	mov	r1, r9
 800aebe:	9805      	ldr	r0, [sp, #20]
 800aec0:	4632      	mov	r2, r6
 800aec2:	f7ff f9bd 	bl	800a240 <__lshift>
 800aec6:	4681      	mov	r9, r0
 800aec8:	2800      	cmp	r0, #0
 800aeca:	d0d8      	beq.n	800ae7e <_strtod_l+0x74e>
 800aecc:	2f00      	cmp	r7, #0
 800aece:	dd08      	ble.n	800aee2 <_strtod_l+0x7b2>
 800aed0:	4641      	mov	r1, r8
 800aed2:	9805      	ldr	r0, [sp, #20]
 800aed4:	463a      	mov	r2, r7
 800aed6:	f7ff f9b3 	bl	800a240 <__lshift>
 800aeda:	4680      	mov	r8, r0
 800aedc:	2800      	cmp	r0, #0
 800aede:	f43f ae46 	beq.w	800ab6e <_strtod_l+0x43e>
 800aee2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800aee4:	9805      	ldr	r0, [sp, #20]
 800aee6:	464a      	mov	r2, r9
 800aee8:	f7ff fa32 	bl	800a350 <__mdiff>
 800aeec:	4604      	mov	r4, r0
 800aeee:	2800      	cmp	r0, #0
 800aef0:	f43f ae3d 	beq.w	800ab6e <_strtod_l+0x43e>
 800aef4:	68c3      	ldr	r3, [r0, #12]
 800aef6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aef8:	2300      	movs	r3, #0
 800aefa:	60c3      	str	r3, [r0, #12]
 800aefc:	4641      	mov	r1, r8
 800aefe:	f7ff fa0b 	bl	800a318 <__mcmp>
 800af02:	2800      	cmp	r0, #0
 800af04:	da46      	bge.n	800af94 <_strtod_l+0x864>
 800af06:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800af08:	ea53 030a 	orrs.w	r3, r3, sl
 800af0c:	d16c      	bne.n	800afe8 <_strtod_l+0x8b8>
 800af0e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800af12:	2b00      	cmp	r3, #0
 800af14:	d168      	bne.n	800afe8 <_strtod_l+0x8b8>
 800af16:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800af1a:	0d1b      	lsrs	r3, r3, #20
 800af1c:	051b      	lsls	r3, r3, #20
 800af1e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800af22:	d961      	bls.n	800afe8 <_strtod_l+0x8b8>
 800af24:	6963      	ldr	r3, [r4, #20]
 800af26:	b913      	cbnz	r3, 800af2e <_strtod_l+0x7fe>
 800af28:	6923      	ldr	r3, [r4, #16]
 800af2a:	2b01      	cmp	r3, #1
 800af2c:	dd5c      	ble.n	800afe8 <_strtod_l+0x8b8>
 800af2e:	4621      	mov	r1, r4
 800af30:	2201      	movs	r2, #1
 800af32:	9805      	ldr	r0, [sp, #20]
 800af34:	f7ff f984 	bl	800a240 <__lshift>
 800af38:	4641      	mov	r1, r8
 800af3a:	4604      	mov	r4, r0
 800af3c:	f7ff f9ec 	bl	800a318 <__mcmp>
 800af40:	2800      	cmp	r0, #0
 800af42:	dd51      	ble.n	800afe8 <_strtod_l+0x8b8>
 800af44:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800af48:	9a08      	ldr	r2, [sp, #32]
 800af4a:	0d1b      	lsrs	r3, r3, #20
 800af4c:	051b      	lsls	r3, r3, #20
 800af4e:	2a00      	cmp	r2, #0
 800af50:	d06b      	beq.n	800b02a <_strtod_l+0x8fa>
 800af52:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800af56:	d868      	bhi.n	800b02a <_strtod_l+0x8fa>
 800af58:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800af5c:	f67f ae9d 	bls.w	800ac9a <_strtod_l+0x56a>
 800af60:	4b0a      	ldr	r3, [pc, #40]	@ (800af8c <_strtod_l+0x85c>)
 800af62:	4650      	mov	r0, sl
 800af64:	4659      	mov	r1, fp
 800af66:	2200      	movs	r2, #0
 800af68:	f7f5 fb66 	bl	8000638 <__aeabi_dmul>
 800af6c:	4b08      	ldr	r3, [pc, #32]	@ (800af90 <_strtod_l+0x860>)
 800af6e:	400b      	ands	r3, r1
 800af70:	4682      	mov	sl, r0
 800af72:	468b      	mov	fp, r1
 800af74:	2b00      	cmp	r3, #0
 800af76:	f47f ae05 	bne.w	800ab84 <_strtod_l+0x454>
 800af7a:	9a05      	ldr	r2, [sp, #20]
 800af7c:	2322      	movs	r3, #34	@ 0x22
 800af7e:	6013      	str	r3, [r2, #0]
 800af80:	e600      	b.n	800ab84 <_strtod_l+0x454>
 800af82:	bf00      	nop
 800af84:	0800c820 	.word	0x0800c820
 800af88:	fffffc02 	.word	0xfffffc02
 800af8c:	39500000 	.word	0x39500000
 800af90:	7ff00000 	.word	0x7ff00000
 800af94:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800af98:	d165      	bne.n	800b066 <_strtod_l+0x936>
 800af9a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800af9c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800afa0:	b35a      	cbz	r2, 800affa <_strtod_l+0x8ca>
 800afa2:	4a9f      	ldr	r2, [pc, #636]	@ (800b220 <_strtod_l+0xaf0>)
 800afa4:	4293      	cmp	r3, r2
 800afa6:	d12b      	bne.n	800b000 <_strtod_l+0x8d0>
 800afa8:	9b08      	ldr	r3, [sp, #32]
 800afaa:	4651      	mov	r1, sl
 800afac:	b303      	cbz	r3, 800aff0 <_strtod_l+0x8c0>
 800afae:	4b9d      	ldr	r3, [pc, #628]	@ (800b224 <_strtod_l+0xaf4>)
 800afb0:	465a      	mov	r2, fp
 800afb2:	4013      	ands	r3, r2
 800afb4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800afb8:	f04f 32ff 	mov.w	r2, #4294967295
 800afbc:	d81b      	bhi.n	800aff6 <_strtod_l+0x8c6>
 800afbe:	0d1b      	lsrs	r3, r3, #20
 800afc0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800afc4:	fa02 f303 	lsl.w	r3, r2, r3
 800afc8:	4299      	cmp	r1, r3
 800afca:	d119      	bne.n	800b000 <_strtod_l+0x8d0>
 800afcc:	4b96      	ldr	r3, [pc, #600]	@ (800b228 <_strtod_l+0xaf8>)
 800afce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800afd0:	429a      	cmp	r2, r3
 800afd2:	d102      	bne.n	800afda <_strtod_l+0x8aa>
 800afd4:	3101      	adds	r1, #1
 800afd6:	f43f adca 	beq.w	800ab6e <_strtod_l+0x43e>
 800afda:	4b92      	ldr	r3, [pc, #584]	@ (800b224 <_strtod_l+0xaf4>)
 800afdc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800afde:	401a      	ands	r2, r3
 800afe0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800afe4:	f04f 0a00 	mov.w	sl, #0
 800afe8:	9b08      	ldr	r3, [sp, #32]
 800afea:	2b00      	cmp	r3, #0
 800afec:	d1b8      	bne.n	800af60 <_strtod_l+0x830>
 800afee:	e5c9      	b.n	800ab84 <_strtod_l+0x454>
 800aff0:	f04f 33ff 	mov.w	r3, #4294967295
 800aff4:	e7e8      	b.n	800afc8 <_strtod_l+0x898>
 800aff6:	4613      	mov	r3, r2
 800aff8:	e7e6      	b.n	800afc8 <_strtod_l+0x898>
 800affa:	ea53 030a 	orrs.w	r3, r3, sl
 800affe:	d0a1      	beq.n	800af44 <_strtod_l+0x814>
 800b000:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b002:	b1db      	cbz	r3, 800b03c <_strtod_l+0x90c>
 800b004:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b006:	4213      	tst	r3, r2
 800b008:	d0ee      	beq.n	800afe8 <_strtod_l+0x8b8>
 800b00a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b00c:	9a08      	ldr	r2, [sp, #32]
 800b00e:	4650      	mov	r0, sl
 800b010:	4659      	mov	r1, fp
 800b012:	b1bb      	cbz	r3, 800b044 <_strtod_l+0x914>
 800b014:	f7ff fb6e 	bl	800a6f4 <sulp>
 800b018:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b01c:	ec53 2b10 	vmov	r2, r3, d0
 800b020:	f7f5 f954 	bl	80002cc <__adddf3>
 800b024:	4682      	mov	sl, r0
 800b026:	468b      	mov	fp, r1
 800b028:	e7de      	b.n	800afe8 <_strtod_l+0x8b8>
 800b02a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b02e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b032:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b036:	f04f 3aff 	mov.w	sl, #4294967295
 800b03a:	e7d5      	b.n	800afe8 <_strtod_l+0x8b8>
 800b03c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b03e:	ea13 0f0a 	tst.w	r3, sl
 800b042:	e7e1      	b.n	800b008 <_strtod_l+0x8d8>
 800b044:	f7ff fb56 	bl	800a6f4 <sulp>
 800b048:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b04c:	ec53 2b10 	vmov	r2, r3, d0
 800b050:	f7f5 f93a 	bl	80002c8 <__aeabi_dsub>
 800b054:	2200      	movs	r2, #0
 800b056:	2300      	movs	r3, #0
 800b058:	4682      	mov	sl, r0
 800b05a:	468b      	mov	fp, r1
 800b05c:	f7f5 fd54 	bl	8000b08 <__aeabi_dcmpeq>
 800b060:	2800      	cmp	r0, #0
 800b062:	d0c1      	beq.n	800afe8 <_strtod_l+0x8b8>
 800b064:	e619      	b.n	800ac9a <_strtod_l+0x56a>
 800b066:	4641      	mov	r1, r8
 800b068:	4620      	mov	r0, r4
 800b06a:	f7ff facd 	bl	800a608 <__ratio>
 800b06e:	ec57 6b10 	vmov	r6, r7, d0
 800b072:	2200      	movs	r2, #0
 800b074:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b078:	4630      	mov	r0, r6
 800b07a:	4639      	mov	r1, r7
 800b07c:	f7f5 fd58 	bl	8000b30 <__aeabi_dcmple>
 800b080:	2800      	cmp	r0, #0
 800b082:	d06f      	beq.n	800b164 <_strtod_l+0xa34>
 800b084:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b086:	2b00      	cmp	r3, #0
 800b088:	d17a      	bne.n	800b180 <_strtod_l+0xa50>
 800b08a:	f1ba 0f00 	cmp.w	sl, #0
 800b08e:	d158      	bne.n	800b142 <_strtod_l+0xa12>
 800b090:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b092:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b096:	2b00      	cmp	r3, #0
 800b098:	d15a      	bne.n	800b150 <_strtod_l+0xa20>
 800b09a:	4b64      	ldr	r3, [pc, #400]	@ (800b22c <_strtod_l+0xafc>)
 800b09c:	2200      	movs	r2, #0
 800b09e:	4630      	mov	r0, r6
 800b0a0:	4639      	mov	r1, r7
 800b0a2:	f7f5 fd3b 	bl	8000b1c <__aeabi_dcmplt>
 800b0a6:	2800      	cmp	r0, #0
 800b0a8:	d159      	bne.n	800b15e <_strtod_l+0xa2e>
 800b0aa:	4630      	mov	r0, r6
 800b0ac:	4639      	mov	r1, r7
 800b0ae:	4b60      	ldr	r3, [pc, #384]	@ (800b230 <_strtod_l+0xb00>)
 800b0b0:	2200      	movs	r2, #0
 800b0b2:	f7f5 fac1 	bl	8000638 <__aeabi_dmul>
 800b0b6:	4606      	mov	r6, r0
 800b0b8:	460f      	mov	r7, r1
 800b0ba:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b0be:	9606      	str	r6, [sp, #24]
 800b0c0:	9307      	str	r3, [sp, #28]
 800b0c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b0c6:	4d57      	ldr	r5, [pc, #348]	@ (800b224 <_strtod_l+0xaf4>)
 800b0c8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b0cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b0ce:	401d      	ands	r5, r3
 800b0d0:	4b58      	ldr	r3, [pc, #352]	@ (800b234 <_strtod_l+0xb04>)
 800b0d2:	429d      	cmp	r5, r3
 800b0d4:	f040 80b2 	bne.w	800b23c <_strtod_l+0xb0c>
 800b0d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b0da:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b0de:	ec4b ab10 	vmov	d0, sl, fp
 800b0e2:	f7ff f9c9 	bl	800a478 <__ulp>
 800b0e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b0ea:	ec51 0b10 	vmov	r0, r1, d0
 800b0ee:	f7f5 faa3 	bl	8000638 <__aeabi_dmul>
 800b0f2:	4652      	mov	r2, sl
 800b0f4:	465b      	mov	r3, fp
 800b0f6:	f7f5 f8e9 	bl	80002cc <__adddf3>
 800b0fa:	460b      	mov	r3, r1
 800b0fc:	4949      	ldr	r1, [pc, #292]	@ (800b224 <_strtod_l+0xaf4>)
 800b0fe:	4a4e      	ldr	r2, [pc, #312]	@ (800b238 <_strtod_l+0xb08>)
 800b100:	4019      	ands	r1, r3
 800b102:	4291      	cmp	r1, r2
 800b104:	4682      	mov	sl, r0
 800b106:	d942      	bls.n	800b18e <_strtod_l+0xa5e>
 800b108:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b10a:	4b47      	ldr	r3, [pc, #284]	@ (800b228 <_strtod_l+0xaf8>)
 800b10c:	429a      	cmp	r2, r3
 800b10e:	d103      	bne.n	800b118 <_strtod_l+0x9e8>
 800b110:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b112:	3301      	adds	r3, #1
 800b114:	f43f ad2b 	beq.w	800ab6e <_strtod_l+0x43e>
 800b118:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b228 <_strtod_l+0xaf8>
 800b11c:	f04f 3aff 	mov.w	sl, #4294967295
 800b120:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b122:	9805      	ldr	r0, [sp, #20]
 800b124:	f7fe fe74 	bl	8009e10 <_Bfree>
 800b128:	9805      	ldr	r0, [sp, #20]
 800b12a:	4649      	mov	r1, r9
 800b12c:	f7fe fe70 	bl	8009e10 <_Bfree>
 800b130:	9805      	ldr	r0, [sp, #20]
 800b132:	4641      	mov	r1, r8
 800b134:	f7fe fe6c 	bl	8009e10 <_Bfree>
 800b138:	9805      	ldr	r0, [sp, #20]
 800b13a:	4621      	mov	r1, r4
 800b13c:	f7fe fe68 	bl	8009e10 <_Bfree>
 800b140:	e618      	b.n	800ad74 <_strtod_l+0x644>
 800b142:	f1ba 0f01 	cmp.w	sl, #1
 800b146:	d103      	bne.n	800b150 <_strtod_l+0xa20>
 800b148:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	f43f ada5 	beq.w	800ac9a <_strtod_l+0x56a>
 800b150:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b200 <_strtod_l+0xad0>
 800b154:	4f35      	ldr	r7, [pc, #212]	@ (800b22c <_strtod_l+0xafc>)
 800b156:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b15a:	2600      	movs	r6, #0
 800b15c:	e7b1      	b.n	800b0c2 <_strtod_l+0x992>
 800b15e:	4f34      	ldr	r7, [pc, #208]	@ (800b230 <_strtod_l+0xb00>)
 800b160:	2600      	movs	r6, #0
 800b162:	e7aa      	b.n	800b0ba <_strtod_l+0x98a>
 800b164:	4b32      	ldr	r3, [pc, #200]	@ (800b230 <_strtod_l+0xb00>)
 800b166:	4630      	mov	r0, r6
 800b168:	4639      	mov	r1, r7
 800b16a:	2200      	movs	r2, #0
 800b16c:	f7f5 fa64 	bl	8000638 <__aeabi_dmul>
 800b170:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b172:	4606      	mov	r6, r0
 800b174:	460f      	mov	r7, r1
 800b176:	2b00      	cmp	r3, #0
 800b178:	d09f      	beq.n	800b0ba <_strtod_l+0x98a>
 800b17a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b17e:	e7a0      	b.n	800b0c2 <_strtod_l+0x992>
 800b180:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b208 <_strtod_l+0xad8>
 800b184:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b188:	ec57 6b17 	vmov	r6, r7, d7
 800b18c:	e799      	b.n	800b0c2 <_strtod_l+0x992>
 800b18e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b192:	9b08      	ldr	r3, [sp, #32]
 800b194:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d1c1      	bne.n	800b120 <_strtod_l+0x9f0>
 800b19c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b1a0:	0d1b      	lsrs	r3, r3, #20
 800b1a2:	051b      	lsls	r3, r3, #20
 800b1a4:	429d      	cmp	r5, r3
 800b1a6:	d1bb      	bne.n	800b120 <_strtod_l+0x9f0>
 800b1a8:	4630      	mov	r0, r6
 800b1aa:	4639      	mov	r1, r7
 800b1ac:	f7f5 fda4 	bl	8000cf8 <__aeabi_d2lz>
 800b1b0:	f7f5 fa14 	bl	80005dc <__aeabi_l2d>
 800b1b4:	4602      	mov	r2, r0
 800b1b6:	460b      	mov	r3, r1
 800b1b8:	4630      	mov	r0, r6
 800b1ba:	4639      	mov	r1, r7
 800b1bc:	f7f5 f884 	bl	80002c8 <__aeabi_dsub>
 800b1c0:	460b      	mov	r3, r1
 800b1c2:	4602      	mov	r2, r0
 800b1c4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b1c8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b1cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b1ce:	ea46 060a 	orr.w	r6, r6, sl
 800b1d2:	431e      	orrs	r6, r3
 800b1d4:	d06f      	beq.n	800b2b6 <_strtod_l+0xb86>
 800b1d6:	a30e      	add	r3, pc, #56	@ (adr r3, 800b210 <_strtod_l+0xae0>)
 800b1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1dc:	f7f5 fc9e 	bl	8000b1c <__aeabi_dcmplt>
 800b1e0:	2800      	cmp	r0, #0
 800b1e2:	f47f accf 	bne.w	800ab84 <_strtod_l+0x454>
 800b1e6:	a30c      	add	r3, pc, #48	@ (adr r3, 800b218 <_strtod_l+0xae8>)
 800b1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b1f0:	f7f5 fcb2 	bl	8000b58 <__aeabi_dcmpgt>
 800b1f4:	2800      	cmp	r0, #0
 800b1f6:	d093      	beq.n	800b120 <_strtod_l+0x9f0>
 800b1f8:	e4c4      	b.n	800ab84 <_strtod_l+0x454>
 800b1fa:	bf00      	nop
 800b1fc:	f3af 8000 	nop.w
 800b200:	00000000 	.word	0x00000000
 800b204:	bff00000 	.word	0xbff00000
 800b208:	00000000 	.word	0x00000000
 800b20c:	3ff00000 	.word	0x3ff00000
 800b210:	94a03595 	.word	0x94a03595
 800b214:	3fdfffff 	.word	0x3fdfffff
 800b218:	35afe535 	.word	0x35afe535
 800b21c:	3fe00000 	.word	0x3fe00000
 800b220:	000fffff 	.word	0x000fffff
 800b224:	7ff00000 	.word	0x7ff00000
 800b228:	7fefffff 	.word	0x7fefffff
 800b22c:	3ff00000 	.word	0x3ff00000
 800b230:	3fe00000 	.word	0x3fe00000
 800b234:	7fe00000 	.word	0x7fe00000
 800b238:	7c9fffff 	.word	0x7c9fffff
 800b23c:	9b08      	ldr	r3, [sp, #32]
 800b23e:	b323      	cbz	r3, 800b28a <_strtod_l+0xb5a>
 800b240:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b244:	d821      	bhi.n	800b28a <_strtod_l+0xb5a>
 800b246:	a328      	add	r3, pc, #160	@ (adr r3, 800b2e8 <_strtod_l+0xbb8>)
 800b248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b24c:	4630      	mov	r0, r6
 800b24e:	4639      	mov	r1, r7
 800b250:	f7f5 fc6e 	bl	8000b30 <__aeabi_dcmple>
 800b254:	b1a0      	cbz	r0, 800b280 <_strtod_l+0xb50>
 800b256:	4639      	mov	r1, r7
 800b258:	4630      	mov	r0, r6
 800b25a:	f7f5 fcc5 	bl	8000be8 <__aeabi_d2uiz>
 800b25e:	2801      	cmp	r0, #1
 800b260:	bf38      	it	cc
 800b262:	2001      	movcc	r0, #1
 800b264:	f7f5 f96e 	bl	8000544 <__aeabi_ui2d>
 800b268:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b26a:	4606      	mov	r6, r0
 800b26c:	460f      	mov	r7, r1
 800b26e:	b9fb      	cbnz	r3, 800b2b0 <_strtod_l+0xb80>
 800b270:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b274:	9014      	str	r0, [sp, #80]	@ 0x50
 800b276:	9315      	str	r3, [sp, #84]	@ 0x54
 800b278:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b27c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b280:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b282:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b286:	1b5b      	subs	r3, r3, r5
 800b288:	9311      	str	r3, [sp, #68]	@ 0x44
 800b28a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b28e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b292:	f7ff f8f1 	bl	800a478 <__ulp>
 800b296:	4650      	mov	r0, sl
 800b298:	ec53 2b10 	vmov	r2, r3, d0
 800b29c:	4659      	mov	r1, fp
 800b29e:	f7f5 f9cb 	bl	8000638 <__aeabi_dmul>
 800b2a2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b2a6:	f7f5 f811 	bl	80002cc <__adddf3>
 800b2aa:	4682      	mov	sl, r0
 800b2ac:	468b      	mov	fp, r1
 800b2ae:	e770      	b.n	800b192 <_strtod_l+0xa62>
 800b2b0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b2b4:	e7e0      	b.n	800b278 <_strtod_l+0xb48>
 800b2b6:	a30e      	add	r3, pc, #56	@ (adr r3, 800b2f0 <_strtod_l+0xbc0>)
 800b2b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2bc:	f7f5 fc2e 	bl	8000b1c <__aeabi_dcmplt>
 800b2c0:	e798      	b.n	800b1f4 <_strtod_l+0xac4>
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b2c6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b2c8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b2ca:	6013      	str	r3, [r2, #0]
 800b2cc:	f7ff ba6d 	b.w	800a7aa <_strtod_l+0x7a>
 800b2d0:	2a65      	cmp	r2, #101	@ 0x65
 800b2d2:	f43f ab66 	beq.w	800a9a2 <_strtod_l+0x272>
 800b2d6:	2a45      	cmp	r2, #69	@ 0x45
 800b2d8:	f43f ab63 	beq.w	800a9a2 <_strtod_l+0x272>
 800b2dc:	2301      	movs	r3, #1
 800b2de:	f7ff bb9e 	b.w	800aa1e <_strtod_l+0x2ee>
 800b2e2:	bf00      	nop
 800b2e4:	f3af 8000 	nop.w
 800b2e8:	ffc00000 	.word	0xffc00000
 800b2ec:	41dfffff 	.word	0x41dfffff
 800b2f0:	94a03595 	.word	0x94a03595
 800b2f4:	3fcfffff 	.word	0x3fcfffff

0800b2f8 <_strtod_r>:
 800b2f8:	4b01      	ldr	r3, [pc, #4]	@ (800b300 <_strtod_r+0x8>)
 800b2fa:	f7ff ba19 	b.w	800a730 <_strtod_l>
 800b2fe:	bf00      	nop
 800b300:	20000098 	.word	0x20000098

0800b304 <__ssputs_r>:
 800b304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b308:	688e      	ldr	r6, [r1, #8]
 800b30a:	461f      	mov	r7, r3
 800b30c:	42be      	cmp	r6, r7
 800b30e:	680b      	ldr	r3, [r1, #0]
 800b310:	4682      	mov	sl, r0
 800b312:	460c      	mov	r4, r1
 800b314:	4690      	mov	r8, r2
 800b316:	d82d      	bhi.n	800b374 <__ssputs_r+0x70>
 800b318:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b31c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b320:	d026      	beq.n	800b370 <__ssputs_r+0x6c>
 800b322:	6965      	ldr	r5, [r4, #20]
 800b324:	6909      	ldr	r1, [r1, #16]
 800b326:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b32a:	eba3 0901 	sub.w	r9, r3, r1
 800b32e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b332:	1c7b      	adds	r3, r7, #1
 800b334:	444b      	add	r3, r9
 800b336:	106d      	asrs	r5, r5, #1
 800b338:	429d      	cmp	r5, r3
 800b33a:	bf38      	it	cc
 800b33c:	461d      	movcc	r5, r3
 800b33e:	0553      	lsls	r3, r2, #21
 800b340:	d527      	bpl.n	800b392 <__ssputs_r+0x8e>
 800b342:	4629      	mov	r1, r5
 800b344:	f7fe fc98 	bl	8009c78 <_malloc_r>
 800b348:	4606      	mov	r6, r0
 800b34a:	b360      	cbz	r0, 800b3a6 <__ssputs_r+0xa2>
 800b34c:	6921      	ldr	r1, [r4, #16]
 800b34e:	464a      	mov	r2, r9
 800b350:	f000 fa18 	bl	800b784 <memcpy>
 800b354:	89a3      	ldrh	r3, [r4, #12]
 800b356:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b35a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b35e:	81a3      	strh	r3, [r4, #12]
 800b360:	6126      	str	r6, [r4, #16]
 800b362:	6165      	str	r5, [r4, #20]
 800b364:	444e      	add	r6, r9
 800b366:	eba5 0509 	sub.w	r5, r5, r9
 800b36a:	6026      	str	r6, [r4, #0]
 800b36c:	60a5      	str	r5, [r4, #8]
 800b36e:	463e      	mov	r6, r7
 800b370:	42be      	cmp	r6, r7
 800b372:	d900      	bls.n	800b376 <__ssputs_r+0x72>
 800b374:	463e      	mov	r6, r7
 800b376:	6820      	ldr	r0, [r4, #0]
 800b378:	4632      	mov	r2, r6
 800b37a:	4641      	mov	r1, r8
 800b37c:	f000 f9c6 	bl	800b70c <memmove>
 800b380:	68a3      	ldr	r3, [r4, #8]
 800b382:	1b9b      	subs	r3, r3, r6
 800b384:	60a3      	str	r3, [r4, #8]
 800b386:	6823      	ldr	r3, [r4, #0]
 800b388:	4433      	add	r3, r6
 800b38a:	6023      	str	r3, [r4, #0]
 800b38c:	2000      	movs	r0, #0
 800b38e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b392:	462a      	mov	r2, r5
 800b394:	f000 fd89 	bl	800beaa <_realloc_r>
 800b398:	4606      	mov	r6, r0
 800b39a:	2800      	cmp	r0, #0
 800b39c:	d1e0      	bne.n	800b360 <__ssputs_r+0x5c>
 800b39e:	6921      	ldr	r1, [r4, #16]
 800b3a0:	4650      	mov	r0, sl
 800b3a2:	f7fe fbf5 	bl	8009b90 <_free_r>
 800b3a6:	230c      	movs	r3, #12
 800b3a8:	f8ca 3000 	str.w	r3, [sl]
 800b3ac:	89a3      	ldrh	r3, [r4, #12]
 800b3ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3b2:	81a3      	strh	r3, [r4, #12]
 800b3b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b3b8:	e7e9      	b.n	800b38e <__ssputs_r+0x8a>
	...

0800b3bc <_svfiprintf_r>:
 800b3bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3c0:	4698      	mov	r8, r3
 800b3c2:	898b      	ldrh	r3, [r1, #12]
 800b3c4:	061b      	lsls	r3, r3, #24
 800b3c6:	b09d      	sub	sp, #116	@ 0x74
 800b3c8:	4607      	mov	r7, r0
 800b3ca:	460d      	mov	r5, r1
 800b3cc:	4614      	mov	r4, r2
 800b3ce:	d510      	bpl.n	800b3f2 <_svfiprintf_r+0x36>
 800b3d0:	690b      	ldr	r3, [r1, #16]
 800b3d2:	b973      	cbnz	r3, 800b3f2 <_svfiprintf_r+0x36>
 800b3d4:	2140      	movs	r1, #64	@ 0x40
 800b3d6:	f7fe fc4f 	bl	8009c78 <_malloc_r>
 800b3da:	6028      	str	r0, [r5, #0]
 800b3dc:	6128      	str	r0, [r5, #16]
 800b3de:	b930      	cbnz	r0, 800b3ee <_svfiprintf_r+0x32>
 800b3e0:	230c      	movs	r3, #12
 800b3e2:	603b      	str	r3, [r7, #0]
 800b3e4:	f04f 30ff 	mov.w	r0, #4294967295
 800b3e8:	b01d      	add	sp, #116	@ 0x74
 800b3ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3ee:	2340      	movs	r3, #64	@ 0x40
 800b3f0:	616b      	str	r3, [r5, #20]
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3f6:	2320      	movs	r3, #32
 800b3f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b3fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800b400:	2330      	movs	r3, #48	@ 0x30
 800b402:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b5a0 <_svfiprintf_r+0x1e4>
 800b406:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b40a:	f04f 0901 	mov.w	r9, #1
 800b40e:	4623      	mov	r3, r4
 800b410:	469a      	mov	sl, r3
 800b412:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b416:	b10a      	cbz	r2, 800b41c <_svfiprintf_r+0x60>
 800b418:	2a25      	cmp	r2, #37	@ 0x25
 800b41a:	d1f9      	bne.n	800b410 <_svfiprintf_r+0x54>
 800b41c:	ebba 0b04 	subs.w	fp, sl, r4
 800b420:	d00b      	beq.n	800b43a <_svfiprintf_r+0x7e>
 800b422:	465b      	mov	r3, fp
 800b424:	4622      	mov	r2, r4
 800b426:	4629      	mov	r1, r5
 800b428:	4638      	mov	r0, r7
 800b42a:	f7ff ff6b 	bl	800b304 <__ssputs_r>
 800b42e:	3001      	adds	r0, #1
 800b430:	f000 80a7 	beq.w	800b582 <_svfiprintf_r+0x1c6>
 800b434:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b436:	445a      	add	r2, fp
 800b438:	9209      	str	r2, [sp, #36]	@ 0x24
 800b43a:	f89a 3000 	ldrb.w	r3, [sl]
 800b43e:	2b00      	cmp	r3, #0
 800b440:	f000 809f 	beq.w	800b582 <_svfiprintf_r+0x1c6>
 800b444:	2300      	movs	r3, #0
 800b446:	f04f 32ff 	mov.w	r2, #4294967295
 800b44a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b44e:	f10a 0a01 	add.w	sl, sl, #1
 800b452:	9304      	str	r3, [sp, #16]
 800b454:	9307      	str	r3, [sp, #28]
 800b456:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b45a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b45c:	4654      	mov	r4, sl
 800b45e:	2205      	movs	r2, #5
 800b460:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b464:	484e      	ldr	r0, [pc, #312]	@ (800b5a0 <_svfiprintf_r+0x1e4>)
 800b466:	f7f4 fed3 	bl	8000210 <memchr>
 800b46a:	9a04      	ldr	r2, [sp, #16]
 800b46c:	b9d8      	cbnz	r0, 800b4a6 <_svfiprintf_r+0xea>
 800b46e:	06d0      	lsls	r0, r2, #27
 800b470:	bf44      	itt	mi
 800b472:	2320      	movmi	r3, #32
 800b474:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b478:	0711      	lsls	r1, r2, #28
 800b47a:	bf44      	itt	mi
 800b47c:	232b      	movmi	r3, #43	@ 0x2b
 800b47e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b482:	f89a 3000 	ldrb.w	r3, [sl]
 800b486:	2b2a      	cmp	r3, #42	@ 0x2a
 800b488:	d015      	beq.n	800b4b6 <_svfiprintf_r+0xfa>
 800b48a:	9a07      	ldr	r2, [sp, #28]
 800b48c:	4654      	mov	r4, sl
 800b48e:	2000      	movs	r0, #0
 800b490:	f04f 0c0a 	mov.w	ip, #10
 800b494:	4621      	mov	r1, r4
 800b496:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b49a:	3b30      	subs	r3, #48	@ 0x30
 800b49c:	2b09      	cmp	r3, #9
 800b49e:	d94b      	bls.n	800b538 <_svfiprintf_r+0x17c>
 800b4a0:	b1b0      	cbz	r0, 800b4d0 <_svfiprintf_r+0x114>
 800b4a2:	9207      	str	r2, [sp, #28]
 800b4a4:	e014      	b.n	800b4d0 <_svfiprintf_r+0x114>
 800b4a6:	eba0 0308 	sub.w	r3, r0, r8
 800b4aa:	fa09 f303 	lsl.w	r3, r9, r3
 800b4ae:	4313      	orrs	r3, r2
 800b4b0:	9304      	str	r3, [sp, #16]
 800b4b2:	46a2      	mov	sl, r4
 800b4b4:	e7d2      	b.n	800b45c <_svfiprintf_r+0xa0>
 800b4b6:	9b03      	ldr	r3, [sp, #12]
 800b4b8:	1d19      	adds	r1, r3, #4
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	9103      	str	r1, [sp, #12]
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	bfbb      	ittet	lt
 800b4c2:	425b      	neglt	r3, r3
 800b4c4:	f042 0202 	orrlt.w	r2, r2, #2
 800b4c8:	9307      	strge	r3, [sp, #28]
 800b4ca:	9307      	strlt	r3, [sp, #28]
 800b4cc:	bfb8      	it	lt
 800b4ce:	9204      	strlt	r2, [sp, #16]
 800b4d0:	7823      	ldrb	r3, [r4, #0]
 800b4d2:	2b2e      	cmp	r3, #46	@ 0x2e
 800b4d4:	d10a      	bne.n	800b4ec <_svfiprintf_r+0x130>
 800b4d6:	7863      	ldrb	r3, [r4, #1]
 800b4d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4da:	d132      	bne.n	800b542 <_svfiprintf_r+0x186>
 800b4dc:	9b03      	ldr	r3, [sp, #12]
 800b4de:	1d1a      	adds	r2, r3, #4
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	9203      	str	r2, [sp, #12]
 800b4e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b4e8:	3402      	adds	r4, #2
 800b4ea:	9305      	str	r3, [sp, #20]
 800b4ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b5b0 <_svfiprintf_r+0x1f4>
 800b4f0:	7821      	ldrb	r1, [r4, #0]
 800b4f2:	2203      	movs	r2, #3
 800b4f4:	4650      	mov	r0, sl
 800b4f6:	f7f4 fe8b 	bl	8000210 <memchr>
 800b4fa:	b138      	cbz	r0, 800b50c <_svfiprintf_r+0x150>
 800b4fc:	9b04      	ldr	r3, [sp, #16]
 800b4fe:	eba0 000a 	sub.w	r0, r0, sl
 800b502:	2240      	movs	r2, #64	@ 0x40
 800b504:	4082      	lsls	r2, r0
 800b506:	4313      	orrs	r3, r2
 800b508:	3401      	adds	r4, #1
 800b50a:	9304      	str	r3, [sp, #16]
 800b50c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b510:	4824      	ldr	r0, [pc, #144]	@ (800b5a4 <_svfiprintf_r+0x1e8>)
 800b512:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b516:	2206      	movs	r2, #6
 800b518:	f7f4 fe7a 	bl	8000210 <memchr>
 800b51c:	2800      	cmp	r0, #0
 800b51e:	d036      	beq.n	800b58e <_svfiprintf_r+0x1d2>
 800b520:	4b21      	ldr	r3, [pc, #132]	@ (800b5a8 <_svfiprintf_r+0x1ec>)
 800b522:	bb1b      	cbnz	r3, 800b56c <_svfiprintf_r+0x1b0>
 800b524:	9b03      	ldr	r3, [sp, #12]
 800b526:	3307      	adds	r3, #7
 800b528:	f023 0307 	bic.w	r3, r3, #7
 800b52c:	3308      	adds	r3, #8
 800b52e:	9303      	str	r3, [sp, #12]
 800b530:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b532:	4433      	add	r3, r6
 800b534:	9309      	str	r3, [sp, #36]	@ 0x24
 800b536:	e76a      	b.n	800b40e <_svfiprintf_r+0x52>
 800b538:	fb0c 3202 	mla	r2, ip, r2, r3
 800b53c:	460c      	mov	r4, r1
 800b53e:	2001      	movs	r0, #1
 800b540:	e7a8      	b.n	800b494 <_svfiprintf_r+0xd8>
 800b542:	2300      	movs	r3, #0
 800b544:	3401      	adds	r4, #1
 800b546:	9305      	str	r3, [sp, #20]
 800b548:	4619      	mov	r1, r3
 800b54a:	f04f 0c0a 	mov.w	ip, #10
 800b54e:	4620      	mov	r0, r4
 800b550:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b554:	3a30      	subs	r2, #48	@ 0x30
 800b556:	2a09      	cmp	r2, #9
 800b558:	d903      	bls.n	800b562 <_svfiprintf_r+0x1a6>
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d0c6      	beq.n	800b4ec <_svfiprintf_r+0x130>
 800b55e:	9105      	str	r1, [sp, #20]
 800b560:	e7c4      	b.n	800b4ec <_svfiprintf_r+0x130>
 800b562:	fb0c 2101 	mla	r1, ip, r1, r2
 800b566:	4604      	mov	r4, r0
 800b568:	2301      	movs	r3, #1
 800b56a:	e7f0      	b.n	800b54e <_svfiprintf_r+0x192>
 800b56c:	ab03      	add	r3, sp, #12
 800b56e:	9300      	str	r3, [sp, #0]
 800b570:	462a      	mov	r2, r5
 800b572:	4b0e      	ldr	r3, [pc, #56]	@ (800b5ac <_svfiprintf_r+0x1f0>)
 800b574:	a904      	add	r1, sp, #16
 800b576:	4638      	mov	r0, r7
 800b578:	f7fc fd46 	bl	8008008 <_printf_float>
 800b57c:	1c42      	adds	r2, r0, #1
 800b57e:	4606      	mov	r6, r0
 800b580:	d1d6      	bne.n	800b530 <_svfiprintf_r+0x174>
 800b582:	89ab      	ldrh	r3, [r5, #12]
 800b584:	065b      	lsls	r3, r3, #25
 800b586:	f53f af2d 	bmi.w	800b3e4 <_svfiprintf_r+0x28>
 800b58a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b58c:	e72c      	b.n	800b3e8 <_svfiprintf_r+0x2c>
 800b58e:	ab03      	add	r3, sp, #12
 800b590:	9300      	str	r3, [sp, #0]
 800b592:	462a      	mov	r2, r5
 800b594:	4b05      	ldr	r3, [pc, #20]	@ (800b5ac <_svfiprintf_r+0x1f0>)
 800b596:	a904      	add	r1, sp, #16
 800b598:	4638      	mov	r0, r7
 800b59a:	f7fc ffcd 	bl	8008538 <_printf_i>
 800b59e:	e7ed      	b.n	800b57c <_svfiprintf_r+0x1c0>
 800b5a0:	0800c848 	.word	0x0800c848
 800b5a4:	0800c852 	.word	0x0800c852
 800b5a8:	08008009 	.word	0x08008009
 800b5ac:	0800b305 	.word	0x0800b305
 800b5b0:	0800c84e 	.word	0x0800c84e

0800b5b4 <__sflush_r>:
 800b5b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b5b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5bc:	0716      	lsls	r6, r2, #28
 800b5be:	4605      	mov	r5, r0
 800b5c0:	460c      	mov	r4, r1
 800b5c2:	d454      	bmi.n	800b66e <__sflush_r+0xba>
 800b5c4:	684b      	ldr	r3, [r1, #4]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	dc02      	bgt.n	800b5d0 <__sflush_r+0x1c>
 800b5ca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	dd48      	ble.n	800b662 <__sflush_r+0xae>
 800b5d0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b5d2:	2e00      	cmp	r6, #0
 800b5d4:	d045      	beq.n	800b662 <__sflush_r+0xae>
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b5dc:	682f      	ldr	r7, [r5, #0]
 800b5de:	6a21      	ldr	r1, [r4, #32]
 800b5e0:	602b      	str	r3, [r5, #0]
 800b5e2:	d030      	beq.n	800b646 <__sflush_r+0x92>
 800b5e4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b5e6:	89a3      	ldrh	r3, [r4, #12]
 800b5e8:	0759      	lsls	r1, r3, #29
 800b5ea:	d505      	bpl.n	800b5f8 <__sflush_r+0x44>
 800b5ec:	6863      	ldr	r3, [r4, #4]
 800b5ee:	1ad2      	subs	r2, r2, r3
 800b5f0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b5f2:	b10b      	cbz	r3, 800b5f8 <__sflush_r+0x44>
 800b5f4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b5f6:	1ad2      	subs	r2, r2, r3
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b5fc:	6a21      	ldr	r1, [r4, #32]
 800b5fe:	4628      	mov	r0, r5
 800b600:	47b0      	blx	r6
 800b602:	1c43      	adds	r3, r0, #1
 800b604:	89a3      	ldrh	r3, [r4, #12]
 800b606:	d106      	bne.n	800b616 <__sflush_r+0x62>
 800b608:	6829      	ldr	r1, [r5, #0]
 800b60a:	291d      	cmp	r1, #29
 800b60c:	d82b      	bhi.n	800b666 <__sflush_r+0xb2>
 800b60e:	4a2a      	ldr	r2, [pc, #168]	@ (800b6b8 <__sflush_r+0x104>)
 800b610:	410a      	asrs	r2, r1
 800b612:	07d6      	lsls	r6, r2, #31
 800b614:	d427      	bmi.n	800b666 <__sflush_r+0xb2>
 800b616:	2200      	movs	r2, #0
 800b618:	6062      	str	r2, [r4, #4]
 800b61a:	04d9      	lsls	r1, r3, #19
 800b61c:	6922      	ldr	r2, [r4, #16]
 800b61e:	6022      	str	r2, [r4, #0]
 800b620:	d504      	bpl.n	800b62c <__sflush_r+0x78>
 800b622:	1c42      	adds	r2, r0, #1
 800b624:	d101      	bne.n	800b62a <__sflush_r+0x76>
 800b626:	682b      	ldr	r3, [r5, #0]
 800b628:	b903      	cbnz	r3, 800b62c <__sflush_r+0x78>
 800b62a:	6560      	str	r0, [r4, #84]	@ 0x54
 800b62c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b62e:	602f      	str	r7, [r5, #0]
 800b630:	b1b9      	cbz	r1, 800b662 <__sflush_r+0xae>
 800b632:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b636:	4299      	cmp	r1, r3
 800b638:	d002      	beq.n	800b640 <__sflush_r+0x8c>
 800b63a:	4628      	mov	r0, r5
 800b63c:	f7fe faa8 	bl	8009b90 <_free_r>
 800b640:	2300      	movs	r3, #0
 800b642:	6363      	str	r3, [r4, #52]	@ 0x34
 800b644:	e00d      	b.n	800b662 <__sflush_r+0xae>
 800b646:	2301      	movs	r3, #1
 800b648:	4628      	mov	r0, r5
 800b64a:	47b0      	blx	r6
 800b64c:	4602      	mov	r2, r0
 800b64e:	1c50      	adds	r0, r2, #1
 800b650:	d1c9      	bne.n	800b5e6 <__sflush_r+0x32>
 800b652:	682b      	ldr	r3, [r5, #0]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d0c6      	beq.n	800b5e6 <__sflush_r+0x32>
 800b658:	2b1d      	cmp	r3, #29
 800b65a:	d001      	beq.n	800b660 <__sflush_r+0xac>
 800b65c:	2b16      	cmp	r3, #22
 800b65e:	d11e      	bne.n	800b69e <__sflush_r+0xea>
 800b660:	602f      	str	r7, [r5, #0]
 800b662:	2000      	movs	r0, #0
 800b664:	e022      	b.n	800b6ac <__sflush_r+0xf8>
 800b666:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b66a:	b21b      	sxth	r3, r3
 800b66c:	e01b      	b.n	800b6a6 <__sflush_r+0xf2>
 800b66e:	690f      	ldr	r7, [r1, #16]
 800b670:	2f00      	cmp	r7, #0
 800b672:	d0f6      	beq.n	800b662 <__sflush_r+0xae>
 800b674:	0793      	lsls	r3, r2, #30
 800b676:	680e      	ldr	r6, [r1, #0]
 800b678:	bf08      	it	eq
 800b67a:	694b      	ldreq	r3, [r1, #20]
 800b67c:	600f      	str	r7, [r1, #0]
 800b67e:	bf18      	it	ne
 800b680:	2300      	movne	r3, #0
 800b682:	eba6 0807 	sub.w	r8, r6, r7
 800b686:	608b      	str	r3, [r1, #8]
 800b688:	f1b8 0f00 	cmp.w	r8, #0
 800b68c:	dde9      	ble.n	800b662 <__sflush_r+0xae>
 800b68e:	6a21      	ldr	r1, [r4, #32]
 800b690:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b692:	4643      	mov	r3, r8
 800b694:	463a      	mov	r2, r7
 800b696:	4628      	mov	r0, r5
 800b698:	47b0      	blx	r6
 800b69a:	2800      	cmp	r0, #0
 800b69c:	dc08      	bgt.n	800b6b0 <__sflush_r+0xfc>
 800b69e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b6a6:	81a3      	strh	r3, [r4, #12]
 800b6a8:	f04f 30ff 	mov.w	r0, #4294967295
 800b6ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6b0:	4407      	add	r7, r0
 800b6b2:	eba8 0800 	sub.w	r8, r8, r0
 800b6b6:	e7e7      	b.n	800b688 <__sflush_r+0xd4>
 800b6b8:	dfbffffe 	.word	0xdfbffffe

0800b6bc <_fflush_r>:
 800b6bc:	b538      	push	{r3, r4, r5, lr}
 800b6be:	690b      	ldr	r3, [r1, #16]
 800b6c0:	4605      	mov	r5, r0
 800b6c2:	460c      	mov	r4, r1
 800b6c4:	b913      	cbnz	r3, 800b6cc <_fflush_r+0x10>
 800b6c6:	2500      	movs	r5, #0
 800b6c8:	4628      	mov	r0, r5
 800b6ca:	bd38      	pop	{r3, r4, r5, pc}
 800b6cc:	b118      	cbz	r0, 800b6d6 <_fflush_r+0x1a>
 800b6ce:	6a03      	ldr	r3, [r0, #32]
 800b6d0:	b90b      	cbnz	r3, 800b6d6 <_fflush_r+0x1a>
 800b6d2:	f7fd faf1 	bl	8008cb8 <__sinit>
 800b6d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d0f3      	beq.n	800b6c6 <_fflush_r+0xa>
 800b6de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b6e0:	07d0      	lsls	r0, r2, #31
 800b6e2:	d404      	bmi.n	800b6ee <_fflush_r+0x32>
 800b6e4:	0599      	lsls	r1, r3, #22
 800b6e6:	d402      	bmi.n	800b6ee <_fflush_r+0x32>
 800b6e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b6ea:	f7fd fbfc 	bl	8008ee6 <__retarget_lock_acquire_recursive>
 800b6ee:	4628      	mov	r0, r5
 800b6f0:	4621      	mov	r1, r4
 800b6f2:	f7ff ff5f 	bl	800b5b4 <__sflush_r>
 800b6f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b6f8:	07da      	lsls	r2, r3, #31
 800b6fa:	4605      	mov	r5, r0
 800b6fc:	d4e4      	bmi.n	800b6c8 <_fflush_r+0xc>
 800b6fe:	89a3      	ldrh	r3, [r4, #12]
 800b700:	059b      	lsls	r3, r3, #22
 800b702:	d4e1      	bmi.n	800b6c8 <_fflush_r+0xc>
 800b704:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b706:	f7fd fbef 	bl	8008ee8 <__retarget_lock_release_recursive>
 800b70a:	e7dd      	b.n	800b6c8 <_fflush_r+0xc>

0800b70c <memmove>:
 800b70c:	4288      	cmp	r0, r1
 800b70e:	b510      	push	{r4, lr}
 800b710:	eb01 0402 	add.w	r4, r1, r2
 800b714:	d902      	bls.n	800b71c <memmove+0x10>
 800b716:	4284      	cmp	r4, r0
 800b718:	4623      	mov	r3, r4
 800b71a:	d807      	bhi.n	800b72c <memmove+0x20>
 800b71c:	1e43      	subs	r3, r0, #1
 800b71e:	42a1      	cmp	r1, r4
 800b720:	d008      	beq.n	800b734 <memmove+0x28>
 800b722:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b726:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b72a:	e7f8      	b.n	800b71e <memmove+0x12>
 800b72c:	4402      	add	r2, r0
 800b72e:	4601      	mov	r1, r0
 800b730:	428a      	cmp	r2, r1
 800b732:	d100      	bne.n	800b736 <memmove+0x2a>
 800b734:	bd10      	pop	{r4, pc}
 800b736:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b73a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b73e:	e7f7      	b.n	800b730 <memmove+0x24>

0800b740 <strncmp>:
 800b740:	b510      	push	{r4, lr}
 800b742:	b16a      	cbz	r2, 800b760 <strncmp+0x20>
 800b744:	3901      	subs	r1, #1
 800b746:	1884      	adds	r4, r0, r2
 800b748:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b74c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b750:	429a      	cmp	r2, r3
 800b752:	d103      	bne.n	800b75c <strncmp+0x1c>
 800b754:	42a0      	cmp	r0, r4
 800b756:	d001      	beq.n	800b75c <strncmp+0x1c>
 800b758:	2a00      	cmp	r2, #0
 800b75a:	d1f5      	bne.n	800b748 <strncmp+0x8>
 800b75c:	1ad0      	subs	r0, r2, r3
 800b75e:	bd10      	pop	{r4, pc}
 800b760:	4610      	mov	r0, r2
 800b762:	e7fc      	b.n	800b75e <strncmp+0x1e>

0800b764 <_sbrk_r>:
 800b764:	b538      	push	{r3, r4, r5, lr}
 800b766:	4d06      	ldr	r5, [pc, #24]	@ (800b780 <_sbrk_r+0x1c>)
 800b768:	2300      	movs	r3, #0
 800b76a:	4604      	mov	r4, r0
 800b76c:	4608      	mov	r0, r1
 800b76e:	602b      	str	r3, [r5, #0]
 800b770:	f7f6 fa42 	bl	8001bf8 <_sbrk>
 800b774:	1c43      	adds	r3, r0, #1
 800b776:	d102      	bne.n	800b77e <_sbrk_r+0x1a>
 800b778:	682b      	ldr	r3, [r5, #0]
 800b77a:	b103      	cbz	r3, 800b77e <_sbrk_r+0x1a>
 800b77c:	6023      	str	r3, [r4, #0]
 800b77e:	bd38      	pop	{r3, r4, r5, pc}
 800b780:	20000c44 	.word	0x20000c44

0800b784 <memcpy>:
 800b784:	440a      	add	r2, r1
 800b786:	4291      	cmp	r1, r2
 800b788:	f100 33ff 	add.w	r3, r0, #4294967295
 800b78c:	d100      	bne.n	800b790 <memcpy+0xc>
 800b78e:	4770      	bx	lr
 800b790:	b510      	push	{r4, lr}
 800b792:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b796:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b79a:	4291      	cmp	r1, r2
 800b79c:	d1f9      	bne.n	800b792 <memcpy+0xe>
 800b79e:	bd10      	pop	{r4, pc}

0800b7a0 <nan>:
 800b7a0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b7a8 <nan+0x8>
 800b7a4:	4770      	bx	lr
 800b7a6:	bf00      	nop
 800b7a8:	00000000 	.word	0x00000000
 800b7ac:	7ff80000 	.word	0x7ff80000

0800b7b0 <__assert_func>:
 800b7b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b7b2:	4614      	mov	r4, r2
 800b7b4:	461a      	mov	r2, r3
 800b7b6:	4b09      	ldr	r3, [pc, #36]	@ (800b7dc <__assert_func+0x2c>)
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	4605      	mov	r5, r0
 800b7bc:	68d8      	ldr	r0, [r3, #12]
 800b7be:	b954      	cbnz	r4, 800b7d6 <__assert_func+0x26>
 800b7c0:	4b07      	ldr	r3, [pc, #28]	@ (800b7e0 <__assert_func+0x30>)
 800b7c2:	461c      	mov	r4, r3
 800b7c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b7c8:	9100      	str	r1, [sp, #0]
 800b7ca:	462b      	mov	r3, r5
 800b7cc:	4905      	ldr	r1, [pc, #20]	@ (800b7e4 <__assert_func+0x34>)
 800b7ce:	f000 fba7 	bl	800bf20 <fiprintf>
 800b7d2:	f000 fbb7 	bl	800bf44 <abort>
 800b7d6:	4b04      	ldr	r3, [pc, #16]	@ (800b7e8 <__assert_func+0x38>)
 800b7d8:	e7f4      	b.n	800b7c4 <__assert_func+0x14>
 800b7da:	bf00      	nop
 800b7dc:	20000048 	.word	0x20000048
 800b7e0:	0800c89c 	.word	0x0800c89c
 800b7e4:	0800c86e 	.word	0x0800c86e
 800b7e8:	0800c861 	.word	0x0800c861

0800b7ec <_calloc_r>:
 800b7ec:	b570      	push	{r4, r5, r6, lr}
 800b7ee:	fba1 5402 	umull	r5, r4, r1, r2
 800b7f2:	b93c      	cbnz	r4, 800b804 <_calloc_r+0x18>
 800b7f4:	4629      	mov	r1, r5
 800b7f6:	f7fe fa3f 	bl	8009c78 <_malloc_r>
 800b7fa:	4606      	mov	r6, r0
 800b7fc:	b928      	cbnz	r0, 800b80a <_calloc_r+0x1e>
 800b7fe:	2600      	movs	r6, #0
 800b800:	4630      	mov	r0, r6
 800b802:	bd70      	pop	{r4, r5, r6, pc}
 800b804:	220c      	movs	r2, #12
 800b806:	6002      	str	r2, [r0, #0]
 800b808:	e7f9      	b.n	800b7fe <_calloc_r+0x12>
 800b80a:	462a      	mov	r2, r5
 800b80c:	4621      	mov	r1, r4
 800b80e:	f7fd faec 	bl	8008dea <memset>
 800b812:	e7f5      	b.n	800b800 <_calloc_r+0x14>

0800b814 <rshift>:
 800b814:	6903      	ldr	r3, [r0, #16]
 800b816:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b81a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b81e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b822:	f100 0414 	add.w	r4, r0, #20
 800b826:	dd45      	ble.n	800b8b4 <rshift+0xa0>
 800b828:	f011 011f 	ands.w	r1, r1, #31
 800b82c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b830:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b834:	d10c      	bne.n	800b850 <rshift+0x3c>
 800b836:	f100 0710 	add.w	r7, r0, #16
 800b83a:	4629      	mov	r1, r5
 800b83c:	42b1      	cmp	r1, r6
 800b83e:	d334      	bcc.n	800b8aa <rshift+0x96>
 800b840:	1a9b      	subs	r3, r3, r2
 800b842:	009b      	lsls	r3, r3, #2
 800b844:	1eea      	subs	r2, r5, #3
 800b846:	4296      	cmp	r6, r2
 800b848:	bf38      	it	cc
 800b84a:	2300      	movcc	r3, #0
 800b84c:	4423      	add	r3, r4
 800b84e:	e015      	b.n	800b87c <rshift+0x68>
 800b850:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b854:	f1c1 0820 	rsb	r8, r1, #32
 800b858:	40cf      	lsrs	r7, r1
 800b85a:	f105 0e04 	add.w	lr, r5, #4
 800b85e:	46a1      	mov	r9, r4
 800b860:	4576      	cmp	r6, lr
 800b862:	46f4      	mov	ip, lr
 800b864:	d815      	bhi.n	800b892 <rshift+0x7e>
 800b866:	1a9a      	subs	r2, r3, r2
 800b868:	0092      	lsls	r2, r2, #2
 800b86a:	3a04      	subs	r2, #4
 800b86c:	3501      	adds	r5, #1
 800b86e:	42ae      	cmp	r6, r5
 800b870:	bf38      	it	cc
 800b872:	2200      	movcc	r2, #0
 800b874:	18a3      	adds	r3, r4, r2
 800b876:	50a7      	str	r7, [r4, r2]
 800b878:	b107      	cbz	r7, 800b87c <rshift+0x68>
 800b87a:	3304      	adds	r3, #4
 800b87c:	1b1a      	subs	r2, r3, r4
 800b87e:	42a3      	cmp	r3, r4
 800b880:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b884:	bf08      	it	eq
 800b886:	2300      	moveq	r3, #0
 800b888:	6102      	str	r2, [r0, #16]
 800b88a:	bf08      	it	eq
 800b88c:	6143      	streq	r3, [r0, #20]
 800b88e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b892:	f8dc c000 	ldr.w	ip, [ip]
 800b896:	fa0c fc08 	lsl.w	ip, ip, r8
 800b89a:	ea4c 0707 	orr.w	r7, ip, r7
 800b89e:	f849 7b04 	str.w	r7, [r9], #4
 800b8a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b8a6:	40cf      	lsrs	r7, r1
 800b8a8:	e7da      	b.n	800b860 <rshift+0x4c>
 800b8aa:	f851 cb04 	ldr.w	ip, [r1], #4
 800b8ae:	f847 cf04 	str.w	ip, [r7, #4]!
 800b8b2:	e7c3      	b.n	800b83c <rshift+0x28>
 800b8b4:	4623      	mov	r3, r4
 800b8b6:	e7e1      	b.n	800b87c <rshift+0x68>

0800b8b8 <__hexdig_fun>:
 800b8b8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b8bc:	2b09      	cmp	r3, #9
 800b8be:	d802      	bhi.n	800b8c6 <__hexdig_fun+0xe>
 800b8c0:	3820      	subs	r0, #32
 800b8c2:	b2c0      	uxtb	r0, r0
 800b8c4:	4770      	bx	lr
 800b8c6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b8ca:	2b05      	cmp	r3, #5
 800b8cc:	d801      	bhi.n	800b8d2 <__hexdig_fun+0x1a>
 800b8ce:	3847      	subs	r0, #71	@ 0x47
 800b8d0:	e7f7      	b.n	800b8c2 <__hexdig_fun+0xa>
 800b8d2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b8d6:	2b05      	cmp	r3, #5
 800b8d8:	d801      	bhi.n	800b8de <__hexdig_fun+0x26>
 800b8da:	3827      	subs	r0, #39	@ 0x27
 800b8dc:	e7f1      	b.n	800b8c2 <__hexdig_fun+0xa>
 800b8de:	2000      	movs	r0, #0
 800b8e0:	4770      	bx	lr
	...

0800b8e4 <__gethex>:
 800b8e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8e8:	b085      	sub	sp, #20
 800b8ea:	468a      	mov	sl, r1
 800b8ec:	9302      	str	r3, [sp, #8]
 800b8ee:	680b      	ldr	r3, [r1, #0]
 800b8f0:	9001      	str	r0, [sp, #4]
 800b8f2:	4690      	mov	r8, r2
 800b8f4:	1c9c      	adds	r4, r3, #2
 800b8f6:	46a1      	mov	r9, r4
 800b8f8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b8fc:	2830      	cmp	r0, #48	@ 0x30
 800b8fe:	d0fa      	beq.n	800b8f6 <__gethex+0x12>
 800b900:	eba9 0303 	sub.w	r3, r9, r3
 800b904:	f1a3 0b02 	sub.w	fp, r3, #2
 800b908:	f7ff ffd6 	bl	800b8b8 <__hexdig_fun>
 800b90c:	4605      	mov	r5, r0
 800b90e:	2800      	cmp	r0, #0
 800b910:	d168      	bne.n	800b9e4 <__gethex+0x100>
 800b912:	49a0      	ldr	r1, [pc, #640]	@ (800bb94 <__gethex+0x2b0>)
 800b914:	2201      	movs	r2, #1
 800b916:	4648      	mov	r0, r9
 800b918:	f7ff ff12 	bl	800b740 <strncmp>
 800b91c:	4607      	mov	r7, r0
 800b91e:	2800      	cmp	r0, #0
 800b920:	d167      	bne.n	800b9f2 <__gethex+0x10e>
 800b922:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b926:	4626      	mov	r6, r4
 800b928:	f7ff ffc6 	bl	800b8b8 <__hexdig_fun>
 800b92c:	2800      	cmp	r0, #0
 800b92e:	d062      	beq.n	800b9f6 <__gethex+0x112>
 800b930:	4623      	mov	r3, r4
 800b932:	7818      	ldrb	r0, [r3, #0]
 800b934:	2830      	cmp	r0, #48	@ 0x30
 800b936:	4699      	mov	r9, r3
 800b938:	f103 0301 	add.w	r3, r3, #1
 800b93c:	d0f9      	beq.n	800b932 <__gethex+0x4e>
 800b93e:	f7ff ffbb 	bl	800b8b8 <__hexdig_fun>
 800b942:	fab0 f580 	clz	r5, r0
 800b946:	096d      	lsrs	r5, r5, #5
 800b948:	f04f 0b01 	mov.w	fp, #1
 800b94c:	464a      	mov	r2, r9
 800b94e:	4616      	mov	r6, r2
 800b950:	3201      	adds	r2, #1
 800b952:	7830      	ldrb	r0, [r6, #0]
 800b954:	f7ff ffb0 	bl	800b8b8 <__hexdig_fun>
 800b958:	2800      	cmp	r0, #0
 800b95a:	d1f8      	bne.n	800b94e <__gethex+0x6a>
 800b95c:	498d      	ldr	r1, [pc, #564]	@ (800bb94 <__gethex+0x2b0>)
 800b95e:	2201      	movs	r2, #1
 800b960:	4630      	mov	r0, r6
 800b962:	f7ff feed 	bl	800b740 <strncmp>
 800b966:	2800      	cmp	r0, #0
 800b968:	d13f      	bne.n	800b9ea <__gethex+0x106>
 800b96a:	b944      	cbnz	r4, 800b97e <__gethex+0x9a>
 800b96c:	1c74      	adds	r4, r6, #1
 800b96e:	4622      	mov	r2, r4
 800b970:	4616      	mov	r6, r2
 800b972:	3201      	adds	r2, #1
 800b974:	7830      	ldrb	r0, [r6, #0]
 800b976:	f7ff ff9f 	bl	800b8b8 <__hexdig_fun>
 800b97a:	2800      	cmp	r0, #0
 800b97c:	d1f8      	bne.n	800b970 <__gethex+0x8c>
 800b97e:	1ba4      	subs	r4, r4, r6
 800b980:	00a7      	lsls	r7, r4, #2
 800b982:	7833      	ldrb	r3, [r6, #0]
 800b984:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b988:	2b50      	cmp	r3, #80	@ 0x50
 800b98a:	d13e      	bne.n	800ba0a <__gethex+0x126>
 800b98c:	7873      	ldrb	r3, [r6, #1]
 800b98e:	2b2b      	cmp	r3, #43	@ 0x2b
 800b990:	d033      	beq.n	800b9fa <__gethex+0x116>
 800b992:	2b2d      	cmp	r3, #45	@ 0x2d
 800b994:	d034      	beq.n	800ba00 <__gethex+0x11c>
 800b996:	1c71      	adds	r1, r6, #1
 800b998:	2400      	movs	r4, #0
 800b99a:	7808      	ldrb	r0, [r1, #0]
 800b99c:	f7ff ff8c 	bl	800b8b8 <__hexdig_fun>
 800b9a0:	1e43      	subs	r3, r0, #1
 800b9a2:	b2db      	uxtb	r3, r3
 800b9a4:	2b18      	cmp	r3, #24
 800b9a6:	d830      	bhi.n	800ba0a <__gethex+0x126>
 800b9a8:	f1a0 0210 	sub.w	r2, r0, #16
 800b9ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b9b0:	f7ff ff82 	bl	800b8b8 <__hexdig_fun>
 800b9b4:	f100 3cff 	add.w	ip, r0, #4294967295
 800b9b8:	fa5f fc8c 	uxtb.w	ip, ip
 800b9bc:	f1bc 0f18 	cmp.w	ip, #24
 800b9c0:	f04f 030a 	mov.w	r3, #10
 800b9c4:	d91e      	bls.n	800ba04 <__gethex+0x120>
 800b9c6:	b104      	cbz	r4, 800b9ca <__gethex+0xe6>
 800b9c8:	4252      	negs	r2, r2
 800b9ca:	4417      	add	r7, r2
 800b9cc:	f8ca 1000 	str.w	r1, [sl]
 800b9d0:	b1ed      	cbz	r5, 800ba0e <__gethex+0x12a>
 800b9d2:	f1bb 0f00 	cmp.w	fp, #0
 800b9d6:	bf0c      	ite	eq
 800b9d8:	2506      	moveq	r5, #6
 800b9da:	2500      	movne	r5, #0
 800b9dc:	4628      	mov	r0, r5
 800b9de:	b005      	add	sp, #20
 800b9e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9e4:	2500      	movs	r5, #0
 800b9e6:	462c      	mov	r4, r5
 800b9e8:	e7b0      	b.n	800b94c <__gethex+0x68>
 800b9ea:	2c00      	cmp	r4, #0
 800b9ec:	d1c7      	bne.n	800b97e <__gethex+0x9a>
 800b9ee:	4627      	mov	r7, r4
 800b9f0:	e7c7      	b.n	800b982 <__gethex+0x9e>
 800b9f2:	464e      	mov	r6, r9
 800b9f4:	462f      	mov	r7, r5
 800b9f6:	2501      	movs	r5, #1
 800b9f8:	e7c3      	b.n	800b982 <__gethex+0x9e>
 800b9fa:	2400      	movs	r4, #0
 800b9fc:	1cb1      	adds	r1, r6, #2
 800b9fe:	e7cc      	b.n	800b99a <__gethex+0xb6>
 800ba00:	2401      	movs	r4, #1
 800ba02:	e7fb      	b.n	800b9fc <__gethex+0x118>
 800ba04:	fb03 0002 	mla	r0, r3, r2, r0
 800ba08:	e7ce      	b.n	800b9a8 <__gethex+0xc4>
 800ba0a:	4631      	mov	r1, r6
 800ba0c:	e7de      	b.n	800b9cc <__gethex+0xe8>
 800ba0e:	eba6 0309 	sub.w	r3, r6, r9
 800ba12:	3b01      	subs	r3, #1
 800ba14:	4629      	mov	r1, r5
 800ba16:	2b07      	cmp	r3, #7
 800ba18:	dc0a      	bgt.n	800ba30 <__gethex+0x14c>
 800ba1a:	9801      	ldr	r0, [sp, #4]
 800ba1c:	f7fe f9b8 	bl	8009d90 <_Balloc>
 800ba20:	4604      	mov	r4, r0
 800ba22:	b940      	cbnz	r0, 800ba36 <__gethex+0x152>
 800ba24:	4b5c      	ldr	r3, [pc, #368]	@ (800bb98 <__gethex+0x2b4>)
 800ba26:	4602      	mov	r2, r0
 800ba28:	21e4      	movs	r1, #228	@ 0xe4
 800ba2a:	485c      	ldr	r0, [pc, #368]	@ (800bb9c <__gethex+0x2b8>)
 800ba2c:	f7ff fec0 	bl	800b7b0 <__assert_func>
 800ba30:	3101      	adds	r1, #1
 800ba32:	105b      	asrs	r3, r3, #1
 800ba34:	e7ef      	b.n	800ba16 <__gethex+0x132>
 800ba36:	f100 0a14 	add.w	sl, r0, #20
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	4655      	mov	r5, sl
 800ba3e:	469b      	mov	fp, r3
 800ba40:	45b1      	cmp	r9, r6
 800ba42:	d337      	bcc.n	800bab4 <__gethex+0x1d0>
 800ba44:	f845 bb04 	str.w	fp, [r5], #4
 800ba48:	eba5 050a 	sub.w	r5, r5, sl
 800ba4c:	10ad      	asrs	r5, r5, #2
 800ba4e:	6125      	str	r5, [r4, #16]
 800ba50:	4658      	mov	r0, fp
 800ba52:	f7fe fa8f 	bl	8009f74 <__hi0bits>
 800ba56:	016d      	lsls	r5, r5, #5
 800ba58:	f8d8 6000 	ldr.w	r6, [r8]
 800ba5c:	1a2d      	subs	r5, r5, r0
 800ba5e:	42b5      	cmp	r5, r6
 800ba60:	dd54      	ble.n	800bb0c <__gethex+0x228>
 800ba62:	1bad      	subs	r5, r5, r6
 800ba64:	4629      	mov	r1, r5
 800ba66:	4620      	mov	r0, r4
 800ba68:	f7fe fe23 	bl	800a6b2 <__any_on>
 800ba6c:	4681      	mov	r9, r0
 800ba6e:	b178      	cbz	r0, 800ba90 <__gethex+0x1ac>
 800ba70:	1e6b      	subs	r3, r5, #1
 800ba72:	1159      	asrs	r1, r3, #5
 800ba74:	f003 021f 	and.w	r2, r3, #31
 800ba78:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ba7c:	f04f 0901 	mov.w	r9, #1
 800ba80:	fa09 f202 	lsl.w	r2, r9, r2
 800ba84:	420a      	tst	r2, r1
 800ba86:	d003      	beq.n	800ba90 <__gethex+0x1ac>
 800ba88:	454b      	cmp	r3, r9
 800ba8a:	dc36      	bgt.n	800bafa <__gethex+0x216>
 800ba8c:	f04f 0902 	mov.w	r9, #2
 800ba90:	4629      	mov	r1, r5
 800ba92:	4620      	mov	r0, r4
 800ba94:	f7ff febe 	bl	800b814 <rshift>
 800ba98:	442f      	add	r7, r5
 800ba9a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ba9e:	42bb      	cmp	r3, r7
 800baa0:	da42      	bge.n	800bb28 <__gethex+0x244>
 800baa2:	9801      	ldr	r0, [sp, #4]
 800baa4:	4621      	mov	r1, r4
 800baa6:	f7fe f9b3 	bl	8009e10 <_Bfree>
 800baaa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800baac:	2300      	movs	r3, #0
 800baae:	6013      	str	r3, [r2, #0]
 800bab0:	25a3      	movs	r5, #163	@ 0xa3
 800bab2:	e793      	b.n	800b9dc <__gethex+0xf8>
 800bab4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800bab8:	2a2e      	cmp	r2, #46	@ 0x2e
 800baba:	d012      	beq.n	800bae2 <__gethex+0x1fe>
 800babc:	2b20      	cmp	r3, #32
 800babe:	d104      	bne.n	800baca <__gethex+0x1e6>
 800bac0:	f845 bb04 	str.w	fp, [r5], #4
 800bac4:	f04f 0b00 	mov.w	fp, #0
 800bac8:	465b      	mov	r3, fp
 800baca:	7830      	ldrb	r0, [r6, #0]
 800bacc:	9303      	str	r3, [sp, #12]
 800bace:	f7ff fef3 	bl	800b8b8 <__hexdig_fun>
 800bad2:	9b03      	ldr	r3, [sp, #12]
 800bad4:	f000 000f 	and.w	r0, r0, #15
 800bad8:	4098      	lsls	r0, r3
 800bada:	ea4b 0b00 	orr.w	fp, fp, r0
 800bade:	3304      	adds	r3, #4
 800bae0:	e7ae      	b.n	800ba40 <__gethex+0x15c>
 800bae2:	45b1      	cmp	r9, r6
 800bae4:	d8ea      	bhi.n	800babc <__gethex+0x1d8>
 800bae6:	492b      	ldr	r1, [pc, #172]	@ (800bb94 <__gethex+0x2b0>)
 800bae8:	9303      	str	r3, [sp, #12]
 800baea:	2201      	movs	r2, #1
 800baec:	4630      	mov	r0, r6
 800baee:	f7ff fe27 	bl	800b740 <strncmp>
 800baf2:	9b03      	ldr	r3, [sp, #12]
 800baf4:	2800      	cmp	r0, #0
 800baf6:	d1e1      	bne.n	800babc <__gethex+0x1d8>
 800baf8:	e7a2      	b.n	800ba40 <__gethex+0x15c>
 800bafa:	1ea9      	subs	r1, r5, #2
 800bafc:	4620      	mov	r0, r4
 800bafe:	f7fe fdd8 	bl	800a6b2 <__any_on>
 800bb02:	2800      	cmp	r0, #0
 800bb04:	d0c2      	beq.n	800ba8c <__gethex+0x1a8>
 800bb06:	f04f 0903 	mov.w	r9, #3
 800bb0a:	e7c1      	b.n	800ba90 <__gethex+0x1ac>
 800bb0c:	da09      	bge.n	800bb22 <__gethex+0x23e>
 800bb0e:	1b75      	subs	r5, r6, r5
 800bb10:	4621      	mov	r1, r4
 800bb12:	9801      	ldr	r0, [sp, #4]
 800bb14:	462a      	mov	r2, r5
 800bb16:	f7fe fb93 	bl	800a240 <__lshift>
 800bb1a:	1b7f      	subs	r7, r7, r5
 800bb1c:	4604      	mov	r4, r0
 800bb1e:	f100 0a14 	add.w	sl, r0, #20
 800bb22:	f04f 0900 	mov.w	r9, #0
 800bb26:	e7b8      	b.n	800ba9a <__gethex+0x1b6>
 800bb28:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bb2c:	42bd      	cmp	r5, r7
 800bb2e:	dd6f      	ble.n	800bc10 <__gethex+0x32c>
 800bb30:	1bed      	subs	r5, r5, r7
 800bb32:	42ae      	cmp	r6, r5
 800bb34:	dc34      	bgt.n	800bba0 <__gethex+0x2bc>
 800bb36:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bb3a:	2b02      	cmp	r3, #2
 800bb3c:	d022      	beq.n	800bb84 <__gethex+0x2a0>
 800bb3e:	2b03      	cmp	r3, #3
 800bb40:	d024      	beq.n	800bb8c <__gethex+0x2a8>
 800bb42:	2b01      	cmp	r3, #1
 800bb44:	d115      	bne.n	800bb72 <__gethex+0x28e>
 800bb46:	42ae      	cmp	r6, r5
 800bb48:	d113      	bne.n	800bb72 <__gethex+0x28e>
 800bb4a:	2e01      	cmp	r6, #1
 800bb4c:	d10b      	bne.n	800bb66 <__gethex+0x282>
 800bb4e:	9a02      	ldr	r2, [sp, #8]
 800bb50:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bb54:	6013      	str	r3, [r2, #0]
 800bb56:	2301      	movs	r3, #1
 800bb58:	6123      	str	r3, [r4, #16]
 800bb5a:	f8ca 3000 	str.w	r3, [sl]
 800bb5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bb60:	2562      	movs	r5, #98	@ 0x62
 800bb62:	601c      	str	r4, [r3, #0]
 800bb64:	e73a      	b.n	800b9dc <__gethex+0xf8>
 800bb66:	1e71      	subs	r1, r6, #1
 800bb68:	4620      	mov	r0, r4
 800bb6a:	f7fe fda2 	bl	800a6b2 <__any_on>
 800bb6e:	2800      	cmp	r0, #0
 800bb70:	d1ed      	bne.n	800bb4e <__gethex+0x26a>
 800bb72:	9801      	ldr	r0, [sp, #4]
 800bb74:	4621      	mov	r1, r4
 800bb76:	f7fe f94b 	bl	8009e10 <_Bfree>
 800bb7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bb7c:	2300      	movs	r3, #0
 800bb7e:	6013      	str	r3, [r2, #0]
 800bb80:	2550      	movs	r5, #80	@ 0x50
 800bb82:	e72b      	b.n	800b9dc <__gethex+0xf8>
 800bb84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d1f3      	bne.n	800bb72 <__gethex+0x28e>
 800bb8a:	e7e0      	b.n	800bb4e <__gethex+0x26a>
 800bb8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d1dd      	bne.n	800bb4e <__gethex+0x26a>
 800bb92:	e7ee      	b.n	800bb72 <__gethex+0x28e>
 800bb94:	0800c7f0 	.word	0x0800c7f0
 800bb98:	0800c686 	.word	0x0800c686
 800bb9c:	0800c89d 	.word	0x0800c89d
 800bba0:	1e6f      	subs	r7, r5, #1
 800bba2:	f1b9 0f00 	cmp.w	r9, #0
 800bba6:	d130      	bne.n	800bc0a <__gethex+0x326>
 800bba8:	b127      	cbz	r7, 800bbb4 <__gethex+0x2d0>
 800bbaa:	4639      	mov	r1, r7
 800bbac:	4620      	mov	r0, r4
 800bbae:	f7fe fd80 	bl	800a6b2 <__any_on>
 800bbb2:	4681      	mov	r9, r0
 800bbb4:	117a      	asrs	r2, r7, #5
 800bbb6:	2301      	movs	r3, #1
 800bbb8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800bbbc:	f007 071f 	and.w	r7, r7, #31
 800bbc0:	40bb      	lsls	r3, r7
 800bbc2:	4213      	tst	r3, r2
 800bbc4:	4629      	mov	r1, r5
 800bbc6:	4620      	mov	r0, r4
 800bbc8:	bf18      	it	ne
 800bbca:	f049 0902 	orrne.w	r9, r9, #2
 800bbce:	f7ff fe21 	bl	800b814 <rshift>
 800bbd2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800bbd6:	1b76      	subs	r6, r6, r5
 800bbd8:	2502      	movs	r5, #2
 800bbda:	f1b9 0f00 	cmp.w	r9, #0
 800bbde:	d047      	beq.n	800bc70 <__gethex+0x38c>
 800bbe0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bbe4:	2b02      	cmp	r3, #2
 800bbe6:	d015      	beq.n	800bc14 <__gethex+0x330>
 800bbe8:	2b03      	cmp	r3, #3
 800bbea:	d017      	beq.n	800bc1c <__gethex+0x338>
 800bbec:	2b01      	cmp	r3, #1
 800bbee:	d109      	bne.n	800bc04 <__gethex+0x320>
 800bbf0:	f019 0f02 	tst.w	r9, #2
 800bbf4:	d006      	beq.n	800bc04 <__gethex+0x320>
 800bbf6:	f8da 3000 	ldr.w	r3, [sl]
 800bbfa:	ea49 0903 	orr.w	r9, r9, r3
 800bbfe:	f019 0f01 	tst.w	r9, #1
 800bc02:	d10e      	bne.n	800bc22 <__gethex+0x33e>
 800bc04:	f045 0510 	orr.w	r5, r5, #16
 800bc08:	e032      	b.n	800bc70 <__gethex+0x38c>
 800bc0a:	f04f 0901 	mov.w	r9, #1
 800bc0e:	e7d1      	b.n	800bbb4 <__gethex+0x2d0>
 800bc10:	2501      	movs	r5, #1
 800bc12:	e7e2      	b.n	800bbda <__gethex+0x2f6>
 800bc14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bc16:	f1c3 0301 	rsb	r3, r3, #1
 800bc1a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bc1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d0f0      	beq.n	800bc04 <__gethex+0x320>
 800bc22:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bc26:	f104 0314 	add.w	r3, r4, #20
 800bc2a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bc2e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bc32:	f04f 0c00 	mov.w	ip, #0
 800bc36:	4618      	mov	r0, r3
 800bc38:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc3c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bc40:	d01b      	beq.n	800bc7a <__gethex+0x396>
 800bc42:	3201      	adds	r2, #1
 800bc44:	6002      	str	r2, [r0, #0]
 800bc46:	2d02      	cmp	r5, #2
 800bc48:	f104 0314 	add.w	r3, r4, #20
 800bc4c:	d13c      	bne.n	800bcc8 <__gethex+0x3e4>
 800bc4e:	f8d8 2000 	ldr.w	r2, [r8]
 800bc52:	3a01      	subs	r2, #1
 800bc54:	42b2      	cmp	r2, r6
 800bc56:	d109      	bne.n	800bc6c <__gethex+0x388>
 800bc58:	1171      	asrs	r1, r6, #5
 800bc5a:	2201      	movs	r2, #1
 800bc5c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bc60:	f006 061f 	and.w	r6, r6, #31
 800bc64:	fa02 f606 	lsl.w	r6, r2, r6
 800bc68:	421e      	tst	r6, r3
 800bc6a:	d13a      	bne.n	800bce2 <__gethex+0x3fe>
 800bc6c:	f045 0520 	orr.w	r5, r5, #32
 800bc70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bc72:	601c      	str	r4, [r3, #0]
 800bc74:	9b02      	ldr	r3, [sp, #8]
 800bc76:	601f      	str	r7, [r3, #0]
 800bc78:	e6b0      	b.n	800b9dc <__gethex+0xf8>
 800bc7a:	4299      	cmp	r1, r3
 800bc7c:	f843 cc04 	str.w	ip, [r3, #-4]
 800bc80:	d8d9      	bhi.n	800bc36 <__gethex+0x352>
 800bc82:	68a3      	ldr	r3, [r4, #8]
 800bc84:	459b      	cmp	fp, r3
 800bc86:	db17      	blt.n	800bcb8 <__gethex+0x3d4>
 800bc88:	6861      	ldr	r1, [r4, #4]
 800bc8a:	9801      	ldr	r0, [sp, #4]
 800bc8c:	3101      	adds	r1, #1
 800bc8e:	f7fe f87f 	bl	8009d90 <_Balloc>
 800bc92:	4681      	mov	r9, r0
 800bc94:	b918      	cbnz	r0, 800bc9e <__gethex+0x3ba>
 800bc96:	4b1a      	ldr	r3, [pc, #104]	@ (800bd00 <__gethex+0x41c>)
 800bc98:	4602      	mov	r2, r0
 800bc9a:	2184      	movs	r1, #132	@ 0x84
 800bc9c:	e6c5      	b.n	800ba2a <__gethex+0x146>
 800bc9e:	6922      	ldr	r2, [r4, #16]
 800bca0:	3202      	adds	r2, #2
 800bca2:	f104 010c 	add.w	r1, r4, #12
 800bca6:	0092      	lsls	r2, r2, #2
 800bca8:	300c      	adds	r0, #12
 800bcaa:	f7ff fd6b 	bl	800b784 <memcpy>
 800bcae:	4621      	mov	r1, r4
 800bcb0:	9801      	ldr	r0, [sp, #4]
 800bcb2:	f7fe f8ad 	bl	8009e10 <_Bfree>
 800bcb6:	464c      	mov	r4, r9
 800bcb8:	6923      	ldr	r3, [r4, #16]
 800bcba:	1c5a      	adds	r2, r3, #1
 800bcbc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bcc0:	6122      	str	r2, [r4, #16]
 800bcc2:	2201      	movs	r2, #1
 800bcc4:	615a      	str	r2, [r3, #20]
 800bcc6:	e7be      	b.n	800bc46 <__gethex+0x362>
 800bcc8:	6922      	ldr	r2, [r4, #16]
 800bcca:	455a      	cmp	r2, fp
 800bccc:	dd0b      	ble.n	800bce6 <__gethex+0x402>
 800bcce:	2101      	movs	r1, #1
 800bcd0:	4620      	mov	r0, r4
 800bcd2:	f7ff fd9f 	bl	800b814 <rshift>
 800bcd6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bcda:	3701      	adds	r7, #1
 800bcdc:	42bb      	cmp	r3, r7
 800bcde:	f6ff aee0 	blt.w	800baa2 <__gethex+0x1be>
 800bce2:	2501      	movs	r5, #1
 800bce4:	e7c2      	b.n	800bc6c <__gethex+0x388>
 800bce6:	f016 061f 	ands.w	r6, r6, #31
 800bcea:	d0fa      	beq.n	800bce2 <__gethex+0x3fe>
 800bcec:	4453      	add	r3, sl
 800bcee:	f1c6 0620 	rsb	r6, r6, #32
 800bcf2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800bcf6:	f7fe f93d 	bl	8009f74 <__hi0bits>
 800bcfa:	42b0      	cmp	r0, r6
 800bcfc:	dbe7      	blt.n	800bcce <__gethex+0x3ea>
 800bcfe:	e7f0      	b.n	800bce2 <__gethex+0x3fe>
 800bd00:	0800c686 	.word	0x0800c686

0800bd04 <L_shift>:
 800bd04:	f1c2 0208 	rsb	r2, r2, #8
 800bd08:	0092      	lsls	r2, r2, #2
 800bd0a:	b570      	push	{r4, r5, r6, lr}
 800bd0c:	f1c2 0620 	rsb	r6, r2, #32
 800bd10:	6843      	ldr	r3, [r0, #4]
 800bd12:	6804      	ldr	r4, [r0, #0]
 800bd14:	fa03 f506 	lsl.w	r5, r3, r6
 800bd18:	432c      	orrs	r4, r5
 800bd1a:	40d3      	lsrs	r3, r2
 800bd1c:	6004      	str	r4, [r0, #0]
 800bd1e:	f840 3f04 	str.w	r3, [r0, #4]!
 800bd22:	4288      	cmp	r0, r1
 800bd24:	d3f4      	bcc.n	800bd10 <L_shift+0xc>
 800bd26:	bd70      	pop	{r4, r5, r6, pc}

0800bd28 <__match>:
 800bd28:	b530      	push	{r4, r5, lr}
 800bd2a:	6803      	ldr	r3, [r0, #0]
 800bd2c:	3301      	adds	r3, #1
 800bd2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd32:	b914      	cbnz	r4, 800bd3a <__match+0x12>
 800bd34:	6003      	str	r3, [r0, #0]
 800bd36:	2001      	movs	r0, #1
 800bd38:	bd30      	pop	{r4, r5, pc}
 800bd3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd3e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800bd42:	2d19      	cmp	r5, #25
 800bd44:	bf98      	it	ls
 800bd46:	3220      	addls	r2, #32
 800bd48:	42a2      	cmp	r2, r4
 800bd4a:	d0f0      	beq.n	800bd2e <__match+0x6>
 800bd4c:	2000      	movs	r0, #0
 800bd4e:	e7f3      	b.n	800bd38 <__match+0x10>

0800bd50 <__hexnan>:
 800bd50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd54:	680b      	ldr	r3, [r1, #0]
 800bd56:	6801      	ldr	r1, [r0, #0]
 800bd58:	115e      	asrs	r6, r3, #5
 800bd5a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bd5e:	f013 031f 	ands.w	r3, r3, #31
 800bd62:	b087      	sub	sp, #28
 800bd64:	bf18      	it	ne
 800bd66:	3604      	addne	r6, #4
 800bd68:	2500      	movs	r5, #0
 800bd6a:	1f37      	subs	r7, r6, #4
 800bd6c:	4682      	mov	sl, r0
 800bd6e:	4690      	mov	r8, r2
 800bd70:	9301      	str	r3, [sp, #4]
 800bd72:	f846 5c04 	str.w	r5, [r6, #-4]
 800bd76:	46b9      	mov	r9, r7
 800bd78:	463c      	mov	r4, r7
 800bd7a:	9502      	str	r5, [sp, #8]
 800bd7c:	46ab      	mov	fp, r5
 800bd7e:	784a      	ldrb	r2, [r1, #1]
 800bd80:	1c4b      	adds	r3, r1, #1
 800bd82:	9303      	str	r3, [sp, #12]
 800bd84:	b342      	cbz	r2, 800bdd8 <__hexnan+0x88>
 800bd86:	4610      	mov	r0, r2
 800bd88:	9105      	str	r1, [sp, #20]
 800bd8a:	9204      	str	r2, [sp, #16]
 800bd8c:	f7ff fd94 	bl	800b8b8 <__hexdig_fun>
 800bd90:	2800      	cmp	r0, #0
 800bd92:	d151      	bne.n	800be38 <__hexnan+0xe8>
 800bd94:	9a04      	ldr	r2, [sp, #16]
 800bd96:	9905      	ldr	r1, [sp, #20]
 800bd98:	2a20      	cmp	r2, #32
 800bd9a:	d818      	bhi.n	800bdce <__hexnan+0x7e>
 800bd9c:	9b02      	ldr	r3, [sp, #8]
 800bd9e:	459b      	cmp	fp, r3
 800bda0:	dd13      	ble.n	800bdca <__hexnan+0x7a>
 800bda2:	454c      	cmp	r4, r9
 800bda4:	d206      	bcs.n	800bdb4 <__hexnan+0x64>
 800bda6:	2d07      	cmp	r5, #7
 800bda8:	dc04      	bgt.n	800bdb4 <__hexnan+0x64>
 800bdaa:	462a      	mov	r2, r5
 800bdac:	4649      	mov	r1, r9
 800bdae:	4620      	mov	r0, r4
 800bdb0:	f7ff ffa8 	bl	800bd04 <L_shift>
 800bdb4:	4544      	cmp	r4, r8
 800bdb6:	d952      	bls.n	800be5e <__hexnan+0x10e>
 800bdb8:	2300      	movs	r3, #0
 800bdba:	f1a4 0904 	sub.w	r9, r4, #4
 800bdbe:	f844 3c04 	str.w	r3, [r4, #-4]
 800bdc2:	f8cd b008 	str.w	fp, [sp, #8]
 800bdc6:	464c      	mov	r4, r9
 800bdc8:	461d      	mov	r5, r3
 800bdca:	9903      	ldr	r1, [sp, #12]
 800bdcc:	e7d7      	b.n	800bd7e <__hexnan+0x2e>
 800bdce:	2a29      	cmp	r2, #41	@ 0x29
 800bdd0:	d157      	bne.n	800be82 <__hexnan+0x132>
 800bdd2:	3102      	adds	r1, #2
 800bdd4:	f8ca 1000 	str.w	r1, [sl]
 800bdd8:	f1bb 0f00 	cmp.w	fp, #0
 800bddc:	d051      	beq.n	800be82 <__hexnan+0x132>
 800bdde:	454c      	cmp	r4, r9
 800bde0:	d206      	bcs.n	800bdf0 <__hexnan+0xa0>
 800bde2:	2d07      	cmp	r5, #7
 800bde4:	dc04      	bgt.n	800bdf0 <__hexnan+0xa0>
 800bde6:	462a      	mov	r2, r5
 800bde8:	4649      	mov	r1, r9
 800bdea:	4620      	mov	r0, r4
 800bdec:	f7ff ff8a 	bl	800bd04 <L_shift>
 800bdf0:	4544      	cmp	r4, r8
 800bdf2:	d936      	bls.n	800be62 <__hexnan+0x112>
 800bdf4:	f1a8 0204 	sub.w	r2, r8, #4
 800bdf8:	4623      	mov	r3, r4
 800bdfa:	f853 1b04 	ldr.w	r1, [r3], #4
 800bdfe:	f842 1f04 	str.w	r1, [r2, #4]!
 800be02:	429f      	cmp	r7, r3
 800be04:	d2f9      	bcs.n	800bdfa <__hexnan+0xaa>
 800be06:	1b3b      	subs	r3, r7, r4
 800be08:	f023 0303 	bic.w	r3, r3, #3
 800be0c:	3304      	adds	r3, #4
 800be0e:	3401      	adds	r4, #1
 800be10:	3e03      	subs	r6, #3
 800be12:	42b4      	cmp	r4, r6
 800be14:	bf88      	it	hi
 800be16:	2304      	movhi	r3, #4
 800be18:	4443      	add	r3, r8
 800be1a:	2200      	movs	r2, #0
 800be1c:	f843 2b04 	str.w	r2, [r3], #4
 800be20:	429f      	cmp	r7, r3
 800be22:	d2fb      	bcs.n	800be1c <__hexnan+0xcc>
 800be24:	683b      	ldr	r3, [r7, #0]
 800be26:	b91b      	cbnz	r3, 800be30 <__hexnan+0xe0>
 800be28:	4547      	cmp	r7, r8
 800be2a:	d128      	bne.n	800be7e <__hexnan+0x12e>
 800be2c:	2301      	movs	r3, #1
 800be2e:	603b      	str	r3, [r7, #0]
 800be30:	2005      	movs	r0, #5
 800be32:	b007      	add	sp, #28
 800be34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be38:	3501      	adds	r5, #1
 800be3a:	2d08      	cmp	r5, #8
 800be3c:	f10b 0b01 	add.w	fp, fp, #1
 800be40:	dd06      	ble.n	800be50 <__hexnan+0x100>
 800be42:	4544      	cmp	r4, r8
 800be44:	d9c1      	bls.n	800bdca <__hexnan+0x7a>
 800be46:	2300      	movs	r3, #0
 800be48:	f844 3c04 	str.w	r3, [r4, #-4]
 800be4c:	2501      	movs	r5, #1
 800be4e:	3c04      	subs	r4, #4
 800be50:	6822      	ldr	r2, [r4, #0]
 800be52:	f000 000f 	and.w	r0, r0, #15
 800be56:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800be5a:	6020      	str	r0, [r4, #0]
 800be5c:	e7b5      	b.n	800bdca <__hexnan+0x7a>
 800be5e:	2508      	movs	r5, #8
 800be60:	e7b3      	b.n	800bdca <__hexnan+0x7a>
 800be62:	9b01      	ldr	r3, [sp, #4]
 800be64:	2b00      	cmp	r3, #0
 800be66:	d0dd      	beq.n	800be24 <__hexnan+0xd4>
 800be68:	f1c3 0320 	rsb	r3, r3, #32
 800be6c:	f04f 32ff 	mov.w	r2, #4294967295
 800be70:	40da      	lsrs	r2, r3
 800be72:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800be76:	4013      	ands	r3, r2
 800be78:	f846 3c04 	str.w	r3, [r6, #-4]
 800be7c:	e7d2      	b.n	800be24 <__hexnan+0xd4>
 800be7e:	3f04      	subs	r7, #4
 800be80:	e7d0      	b.n	800be24 <__hexnan+0xd4>
 800be82:	2004      	movs	r0, #4
 800be84:	e7d5      	b.n	800be32 <__hexnan+0xe2>

0800be86 <__ascii_mbtowc>:
 800be86:	b082      	sub	sp, #8
 800be88:	b901      	cbnz	r1, 800be8c <__ascii_mbtowc+0x6>
 800be8a:	a901      	add	r1, sp, #4
 800be8c:	b142      	cbz	r2, 800bea0 <__ascii_mbtowc+0x1a>
 800be8e:	b14b      	cbz	r3, 800bea4 <__ascii_mbtowc+0x1e>
 800be90:	7813      	ldrb	r3, [r2, #0]
 800be92:	600b      	str	r3, [r1, #0]
 800be94:	7812      	ldrb	r2, [r2, #0]
 800be96:	1e10      	subs	r0, r2, #0
 800be98:	bf18      	it	ne
 800be9a:	2001      	movne	r0, #1
 800be9c:	b002      	add	sp, #8
 800be9e:	4770      	bx	lr
 800bea0:	4610      	mov	r0, r2
 800bea2:	e7fb      	b.n	800be9c <__ascii_mbtowc+0x16>
 800bea4:	f06f 0001 	mvn.w	r0, #1
 800bea8:	e7f8      	b.n	800be9c <__ascii_mbtowc+0x16>

0800beaa <_realloc_r>:
 800beaa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800beae:	4680      	mov	r8, r0
 800beb0:	4615      	mov	r5, r2
 800beb2:	460c      	mov	r4, r1
 800beb4:	b921      	cbnz	r1, 800bec0 <_realloc_r+0x16>
 800beb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800beba:	4611      	mov	r1, r2
 800bebc:	f7fd bedc 	b.w	8009c78 <_malloc_r>
 800bec0:	b92a      	cbnz	r2, 800bece <_realloc_r+0x24>
 800bec2:	f7fd fe65 	bl	8009b90 <_free_r>
 800bec6:	2400      	movs	r4, #0
 800bec8:	4620      	mov	r0, r4
 800beca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bece:	f000 f840 	bl	800bf52 <_malloc_usable_size_r>
 800bed2:	4285      	cmp	r5, r0
 800bed4:	4606      	mov	r6, r0
 800bed6:	d802      	bhi.n	800bede <_realloc_r+0x34>
 800bed8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800bedc:	d8f4      	bhi.n	800bec8 <_realloc_r+0x1e>
 800bede:	4629      	mov	r1, r5
 800bee0:	4640      	mov	r0, r8
 800bee2:	f7fd fec9 	bl	8009c78 <_malloc_r>
 800bee6:	4607      	mov	r7, r0
 800bee8:	2800      	cmp	r0, #0
 800beea:	d0ec      	beq.n	800bec6 <_realloc_r+0x1c>
 800beec:	42b5      	cmp	r5, r6
 800beee:	462a      	mov	r2, r5
 800bef0:	4621      	mov	r1, r4
 800bef2:	bf28      	it	cs
 800bef4:	4632      	movcs	r2, r6
 800bef6:	f7ff fc45 	bl	800b784 <memcpy>
 800befa:	4621      	mov	r1, r4
 800befc:	4640      	mov	r0, r8
 800befe:	f7fd fe47 	bl	8009b90 <_free_r>
 800bf02:	463c      	mov	r4, r7
 800bf04:	e7e0      	b.n	800bec8 <_realloc_r+0x1e>

0800bf06 <__ascii_wctomb>:
 800bf06:	4603      	mov	r3, r0
 800bf08:	4608      	mov	r0, r1
 800bf0a:	b141      	cbz	r1, 800bf1e <__ascii_wctomb+0x18>
 800bf0c:	2aff      	cmp	r2, #255	@ 0xff
 800bf0e:	d904      	bls.n	800bf1a <__ascii_wctomb+0x14>
 800bf10:	228a      	movs	r2, #138	@ 0x8a
 800bf12:	601a      	str	r2, [r3, #0]
 800bf14:	f04f 30ff 	mov.w	r0, #4294967295
 800bf18:	4770      	bx	lr
 800bf1a:	700a      	strb	r2, [r1, #0]
 800bf1c:	2001      	movs	r0, #1
 800bf1e:	4770      	bx	lr

0800bf20 <fiprintf>:
 800bf20:	b40e      	push	{r1, r2, r3}
 800bf22:	b503      	push	{r0, r1, lr}
 800bf24:	4601      	mov	r1, r0
 800bf26:	ab03      	add	r3, sp, #12
 800bf28:	4805      	ldr	r0, [pc, #20]	@ (800bf40 <fiprintf+0x20>)
 800bf2a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf2e:	6800      	ldr	r0, [r0, #0]
 800bf30:	9301      	str	r3, [sp, #4]
 800bf32:	f000 f83f 	bl	800bfb4 <_vfiprintf_r>
 800bf36:	b002      	add	sp, #8
 800bf38:	f85d eb04 	ldr.w	lr, [sp], #4
 800bf3c:	b003      	add	sp, #12
 800bf3e:	4770      	bx	lr
 800bf40:	20000048 	.word	0x20000048

0800bf44 <abort>:
 800bf44:	b508      	push	{r3, lr}
 800bf46:	2006      	movs	r0, #6
 800bf48:	f000 fa08 	bl	800c35c <raise>
 800bf4c:	2001      	movs	r0, #1
 800bf4e:	f7f5 fddb 	bl	8001b08 <_exit>

0800bf52 <_malloc_usable_size_r>:
 800bf52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf56:	1f18      	subs	r0, r3, #4
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	bfbc      	itt	lt
 800bf5c:	580b      	ldrlt	r3, [r1, r0]
 800bf5e:	18c0      	addlt	r0, r0, r3
 800bf60:	4770      	bx	lr

0800bf62 <__sfputc_r>:
 800bf62:	6893      	ldr	r3, [r2, #8]
 800bf64:	3b01      	subs	r3, #1
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	b410      	push	{r4}
 800bf6a:	6093      	str	r3, [r2, #8]
 800bf6c:	da08      	bge.n	800bf80 <__sfputc_r+0x1e>
 800bf6e:	6994      	ldr	r4, [r2, #24]
 800bf70:	42a3      	cmp	r3, r4
 800bf72:	db01      	blt.n	800bf78 <__sfputc_r+0x16>
 800bf74:	290a      	cmp	r1, #10
 800bf76:	d103      	bne.n	800bf80 <__sfputc_r+0x1e>
 800bf78:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf7c:	f000 b932 	b.w	800c1e4 <__swbuf_r>
 800bf80:	6813      	ldr	r3, [r2, #0]
 800bf82:	1c58      	adds	r0, r3, #1
 800bf84:	6010      	str	r0, [r2, #0]
 800bf86:	7019      	strb	r1, [r3, #0]
 800bf88:	4608      	mov	r0, r1
 800bf8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf8e:	4770      	bx	lr

0800bf90 <__sfputs_r>:
 800bf90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf92:	4606      	mov	r6, r0
 800bf94:	460f      	mov	r7, r1
 800bf96:	4614      	mov	r4, r2
 800bf98:	18d5      	adds	r5, r2, r3
 800bf9a:	42ac      	cmp	r4, r5
 800bf9c:	d101      	bne.n	800bfa2 <__sfputs_r+0x12>
 800bf9e:	2000      	movs	r0, #0
 800bfa0:	e007      	b.n	800bfb2 <__sfputs_r+0x22>
 800bfa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfa6:	463a      	mov	r2, r7
 800bfa8:	4630      	mov	r0, r6
 800bfaa:	f7ff ffda 	bl	800bf62 <__sfputc_r>
 800bfae:	1c43      	adds	r3, r0, #1
 800bfb0:	d1f3      	bne.n	800bf9a <__sfputs_r+0xa>
 800bfb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bfb4 <_vfiprintf_r>:
 800bfb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfb8:	460d      	mov	r5, r1
 800bfba:	b09d      	sub	sp, #116	@ 0x74
 800bfbc:	4614      	mov	r4, r2
 800bfbe:	4698      	mov	r8, r3
 800bfc0:	4606      	mov	r6, r0
 800bfc2:	b118      	cbz	r0, 800bfcc <_vfiprintf_r+0x18>
 800bfc4:	6a03      	ldr	r3, [r0, #32]
 800bfc6:	b90b      	cbnz	r3, 800bfcc <_vfiprintf_r+0x18>
 800bfc8:	f7fc fe76 	bl	8008cb8 <__sinit>
 800bfcc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bfce:	07d9      	lsls	r1, r3, #31
 800bfd0:	d405      	bmi.n	800bfde <_vfiprintf_r+0x2a>
 800bfd2:	89ab      	ldrh	r3, [r5, #12]
 800bfd4:	059a      	lsls	r2, r3, #22
 800bfd6:	d402      	bmi.n	800bfde <_vfiprintf_r+0x2a>
 800bfd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bfda:	f7fc ff84 	bl	8008ee6 <__retarget_lock_acquire_recursive>
 800bfde:	89ab      	ldrh	r3, [r5, #12]
 800bfe0:	071b      	lsls	r3, r3, #28
 800bfe2:	d501      	bpl.n	800bfe8 <_vfiprintf_r+0x34>
 800bfe4:	692b      	ldr	r3, [r5, #16]
 800bfe6:	b99b      	cbnz	r3, 800c010 <_vfiprintf_r+0x5c>
 800bfe8:	4629      	mov	r1, r5
 800bfea:	4630      	mov	r0, r6
 800bfec:	f000 f938 	bl	800c260 <__swsetup_r>
 800bff0:	b170      	cbz	r0, 800c010 <_vfiprintf_r+0x5c>
 800bff2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bff4:	07dc      	lsls	r4, r3, #31
 800bff6:	d504      	bpl.n	800c002 <_vfiprintf_r+0x4e>
 800bff8:	f04f 30ff 	mov.w	r0, #4294967295
 800bffc:	b01d      	add	sp, #116	@ 0x74
 800bffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c002:	89ab      	ldrh	r3, [r5, #12]
 800c004:	0598      	lsls	r0, r3, #22
 800c006:	d4f7      	bmi.n	800bff8 <_vfiprintf_r+0x44>
 800c008:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c00a:	f7fc ff6d 	bl	8008ee8 <__retarget_lock_release_recursive>
 800c00e:	e7f3      	b.n	800bff8 <_vfiprintf_r+0x44>
 800c010:	2300      	movs	r3, #0
 800c012:	9309      	str	r3, [sp, #36]	@ 0x24
 800c014:	2320      	movs	r3, #32
 800c016:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c01a:	f8cd 800c 	str.w	r8, [sp, #12]
 800c01e:	2330      	movs	r3, #48	@ 0x30
 800c020:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c1d0 <_vfiprintf_r+0x21c>
 800c024:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c028:	f04f 0901 	mov.w	r9, #1
 800c02c:	4623      	mov	r3, r4
 800c02e:	469a      	mov	sl, r3
 800c030:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c034:	b10a      	cbz	r2, 800c03a <_vfiprintf_r+0x86>
 800c036:	2a25      	cmp	r2, #37	@ 0x25
 800c038:	d1f9      	bne.n	800c02e <_vfiprintf_r+0x7a>
 800c03a:	ebba 0b04 	subs.w	fp, sl, r4
 800c03e:	d00b      	beq.n	800c058 <_vfiprintf_r+0xa4>
 800c040:	465b      	mov	r3, fp
 800c042:	4622      	mov	r2, r4
 800c044:	4629      	mov	r1, r5
 800c046:	4630      	mov	r0, r6
 800c048:	f7ff ffa2 	bl	800bf90 <__sfputs_r>
 800c04c:	3001      	adds	r0, #1
 800c04e:	f000 80a7 	beq.w	800c1a0 <_vfiprintf_r+0x1ec>
 800c052:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c054:	445a      	add	r2, fp
 800c056:	9209      	str	r2, [sp, #36]	@ 0x24
 800c058:	f89a 3000 	ldrb.w	r3, [sl]
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	f000 809f 	beq.w	800c1a0 <_vfiprintf_r+0x1ec>
 800c062:	2300      	movs	r3, #0
 800c064:	f04f 32ff 	mov.w	r2, #4294967295
 800c068:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c06c:	f10a 0a01 	add.w	sl, sl, #1
 800c070:	9304      	str	r3, [sp, #16]
 800c072:	9307      	str	r3, [sp, #28]
 800c074:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c078:	931a      	str	r3, [sp, #104]	@ 0x68
 800c07a:	4654      	mov	r4, sl
 800c07c:	2205      	movs	r2, #5
 800c07e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c082:	4853      	ldr	r0, [pc, #332]	@ (800c1d0 <_vfiprintf_r+0x21c>)
 800c084:	f7f4 f8c4 	bl	8000210 <memchr>
 800c088:	9a04      	ldr	r2, [sp, #16]
 800c08a:	b9d8      	cbnz	r0, 800c0c4 <_vfiprintf_r+0x110>
 800c08c:	06d1      	lsls	r1, r2, #27
 800c08e:	bf44      	itt	mi
 800c090:	2320      	movmi	r3, #32
 800c092:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c096:	0713      	lsls	r3, r2, #28
 800c098:	bf44      	itt	mi
 800c09a:	232b      	movmi	r3, #43	@ 0x2b
 800c09c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c0a0:	f89a 3000 	ldrb.w	r3, [sl]
 800c0a4:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0a6:	d015      	beq.n	800c0d4 <_vfiprintf_r+0x120>
 800c0a8:	9a07      	ldr	r2, [sp, #28]
 800c0aa:	4654      	mov	r4, sl
 800c0ac:	2000      	movs	r0, #0
 800c0ae:	f04f 0c0a 	mov.w	ip, #10
 800c0b2:	4621      	mov	r1, r4
 800c0b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c0b8:	3b30      	subs	r3, #48	@ 0x30
 800c0ba:	2b09      	cmp	r3, #9
 800c0bc:	d94b      	bls.n	800c156 <_vfiprintf_r+0x1a2>
 800c0be:	b1b0      	cbz	r0, 800c0ee <_vfiprintf_r+0x13a>
 800c0c0:	9207      	str	r2, [sp, #28]
 800c0c2:	e014      	b.n	800c0ee <_vfiprintf_r+0x13a>
 800c0c4:	eba0 0308 	sub.w	r3, r0, r8
 800c0c8:	fa09 f303 	lsl.w	r3, r9, r3
 800c0cc:	4313      	orrs	r3, r2
 800c0ce:	9304      	str	r3, [sp, #16]
 800c0d0:	46a2      	mov	sl, r4
 800c0d2:	e7d2      	b.n	800c07a <_vfiprintf_r+0xc6>
 800c0d4:	9b03      	ldr	r3, [sp, #12]
 800c0d6:	1d19      	adds	r1, r3, #4
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	9103      	str	r1, [sp, #12]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	bfbb      	ittet	lt
 800c0e0:	425b      	neglt	r3, r3
 800c0e2:	f042 0202 	orrlt.w	r2, r2, #2
 800c0e6:	9307      	strge	r3, [sp, #28]
 800c0e8:	9307      	strlt	r3, [sp, #28]
 800c0ea:	bfb8      	it	lt
 800c0ec:	9204      	strlt	r2, [sp, #16]
 800c0ee:	7823      	ldrb	r3, [r4, #0]
 800c0f0:	2b2e      	cmp	r3, #46	@ 0x2e
 800c0f2:	d10a      	bne.n	800c10a <_vfiprintf_r+0x156>
 800c0f4:	7863      	ldrb	r3, [r4, #1]
 800c0f6:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0f8:	d132      	bne.n	800c160 <_vfiprintf_r+0x1ac>
 800c0fa:	9b03      	ldr	r3, [sp, #12]
 800c0fc:	1d1a      	adds	r2, r3, #4
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	9203      	str	r2, [sp, #12]
 800c102:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c106:	3402      	adds	r4, #2
 800c108:	9305      	str	r3, [sp, #20]
 800c10a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c1e0 <_vfiprintf_r+0x22c>
 800c10e:	7821      	ldrb	r1, [r4, #0]
 800c110:	2203      	movs	r2, #3
 800c112:	4650      	mov	r0, sl
 800c114:	f7f4 f87c 	bl	8000210 <memchr>
 800c118:	b138      	cbz	r0, 800c12a <_vfiprintf_r+0x176>
 800c11a:	9b04      	ldr	r3, [sp, #16]
 800c11c:	eba0 000a 	sub.w	r0, r0, sl
 800c120:	2240      	movs	r2, #64	@ 0x40
 800c122:	4082      	lsls	r2, r0
 800c124:	4313      	orrs	r3, r2
 800c126:	3401      	adds	r4, #1
 800c128:	9304      	str	r3, [sp, #16]
 800c12a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c12e:	4829      	ldr	r0, [pc, #164]	@ (800c1d4 <_vfiprintf_r+0x220>)
 800c130:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c134:	2206      	movs	r2, #6
 800c136:	f7f4 f86b 	bl	8000210 <memchr>
 800c13a:	2800      	cmp	r0, #0
 800c13c:	d03f      	beq.n	800c1be <_vfiprintf_r+0x20a>
 800c13e:	4b26      	ldr	r3, [pc, #152]	@ (800c1d8 <_vfiprintf_r+0x224>)
 800c140:	bb1b      	cbnz	r3, 800c18a <_vfiprintf_r+0x1d6>
 800c142:	9b03      	ldr	r3, [sp, #12]
 800c144:	3307      	adds	r3, #7
 800c146:	f023 0307 	bic.w	r3, r3, #7
 800c14a:	3308      	adds	r3, #8
 800c14c:	9303      	str	r3, [sp, #12]
 800c14e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c150:	443b      	add	r3, r7
 800c152:	9309      	str	r3, [sp, #36]	@ 0x24
 800c154:	e76a      	b.n	800c02c <_vfiprintf_r+0x78>
 800c156:	fb0c 3202 	mla	r2, ip, r2, r3
 800c15a:	460c      	mov	r4, r1
 800c15c:	2001      	movs	r0, #1
 800c15e:	e7a8      	b.n	800c0b2 <_vfiprintf_r+0xfe>
 800c160:	2300      	movs	r3, #0
 800c162:	3401      	adds	r4, #1
 800c164:	9305      	str	r3, [sp, #20]
 800c166:	4619      	mov	r1, r3
 800c168:	f04f 0c0a 	mov.w	ip, #10
 800c16c:	4620      	mov	r0, r4
 800c16e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c172:	3a30      	subs	r2, #48	@ 0x30
 800c174:	2a09      	cmp	r2, #9
 800c176:	d903      	bls.n	800c180 <_vfiprintf_r+0x1cc>
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d0c6      	beq.n	800c10a <_vfiprintf_r+0x156>
 800c17c:	9105      	str	r1, [sp, #20]
 800c17e:	e7c4      	b.n	800c10a <_vfiprintf_r+0x156>
 800c180:	fb0c 2101 	mla	r1, ip, r1, r2
 800c184:	4604      	mov	r4, r0
 800c186:	2301      	movs	r3, #1
 800c188:	e7f0      	b.n	800c16c <_vfiprintf_r+0x1b8>
 800c18a:	ab03      	add	r3, sp, #12
 800c18c:	9300      	str	r3, [sp, #0]
 800c18e:	462a      	mov	r2, r5
 800c190:	4b12      	ldr	r3, [pc, #72]	@ (800c1dc <_vfiprintf_r+0x228>)
 800c192:	a904      	add	r1, sp, #16
 800c194:	4630      	mov	r0, r6
 800c196:	f7fb ff37 	bl	8008008 <_printf_float>
 800c19a:	4607      	mov	r7, r0
 800c19c:	1c78      	adds	r0, r7, #1
 800c19e:	d1d6      	bne.n	800c14e <_vfiprintf_r+0x19a>
 800c1a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c1a2:	07d9      	lsls	r1, r3, #31
 800c1a4:	d405      	bmi.n	800c1b2 <_vfiprintf_r+0x1fe>
 800c1a6:	89ab      	ldrh	r3, [r5, #12]
 800c1a8:	059a      	lsls	r2, r3, #22
 800c1aa:	d402      	bmi.n	800c1b2 <_vfiprintf_r+0x1fe>
 800c1ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c1ae:	f7fc fe9b 	bl	8008ee8 <__retarget_lock_release_recursive>
 800c1b2:	89ab      	ldrh	r3, [r5, #12]
 800c1b4:	065b      	lsls	r3, r3, #25
 800c1b6:	f53f af1f 	bmi.w	800bff8 <_vfiprintf_r+0x44>
 800c1ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c1bc:	e71e      	b.n	800bffc <_vfiprintf_r+0x48>
 800c1be:	ab03      	add	r3, sp, #12
 800c1c0:	9300      	str	r3, [sp, #0]
 800c1c2:	462a      	mov	r2, r5
 800c1c4:	4b05      	ldr	r3, [pc, #20]	@ (800c1dc <_vfiprintf_r+0x228>)
 800c1c6:	a904      	add	r1, sp, #16
 800c1c8:	4630      	mov	r0, r6
 800c1ca:	f7fc f9b5 	bl	8008538 <_printf_i>
 800c1ce:	e7e4      	b.n	800c19a <_vfiprintf_r+0x1e6>
 800c1d0:	0800c848 	.word	0x0800c848
 800c1d4:	0800c852 	.word	0x0800c852
 800c1d8:	08008009 	.word	0x08008009
 800c1dc:	0800bf91 	.word	0x0800bf91
 800c1e0:	0800c84e 	.word	0x0800c84e

0800c1e4 <__swbuf_r>:
 800c1e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1e6:	460e      	mov	r6, r1
 800c1e8:	4614      	mov	r4, r2
 800c1ea:	4605      	mov	r5, r0
 800c1ec:	b118      	cbz	r0, 800c1f6 <__swbuf_r+0x12>
 800c1ee:	6a03      	ldr	r3, [r0, #32]
 800c1f0:	b90b      	cbnz	r3, 800c1f6 <__swbuf_r+0x12>
 800c1f2:	f7fc fd61 	bl	8008cb8 <__sinit>
 800c1f6:	69a3      	ldr	r3, [r4, #24]
 800c1f8:	60a3      	str	r3, [r4, #8]
 800c1fa:	89a3      	ldrh	r3, [r4, #12]
 800c1fc:	071a      	lsls	r2, r3, #28
 800c1fe:	d501      	bpl.n	800c204 <__swbuf_r+0x20>
 800c200:	6923      	ldr	r3, [r4, #16]
 800c202:	b943      	cbnz	r3, 800c216 <__swbuf_r+0x32>
 800c204:	4621      	mov	r1, r4
 800c206:	4628      	mov	r0, r5
 800c208:	f000 f82a 	bl	800c260 <__swsetup_r>
 800c20c:	b118      	cbz	r0, 800c216 <__swbuf_r+0x32>
 800c20e:	f04f 37ff 	mov.w	r7, #4294967295
 800c212:	4638      	mov	r0, r7
 800c214:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c216:	6823      	ldr	r3, [r4, #0]
 800c218:	6922      	ldr	r2, [r4, #16]
 800c21a:	1a98      	subs	r0, r3, r2
 800c21c:	6963      	ldr	r3, [r4, #20]
 800c21e:	b2f6      	uxtb	r6, r6
 800c220:	4283      	cmp	r3, r0
 800c222:	4637      	mov	r7, r6
 800c224:	dc05      	bgt.n	800c232 <__swbuf_r+0x4e>
 800c226:	4621      	mov	r1, r4
 800c228:	4628      	mov	r0, r5
 800c22a:	f7ff fa47 	bl	800b6bc <_fflush_r>
 800c22e:	2800      	cmp	r0, #0
 800c230:	d1ed      	bne.n	800c20e <__swbuf_r+0x2a>
 800c232:	68a3      	ldr	r3, [r4, #8]
 800c234:	3b01      	subs	r3, #1
 800c236:	60a3      	str	r3, [r4, #8]
 800c238:	6823      	ldr	r3, [r4, #0]
 800c23a:	1c5a      	adds	r2, r3, #1
 800c23c:	6022      	str	r2, [r4, #0]
 800c23e:	701e      	strb	r6, [r3, #0]
 800c240:	6962      	ldr	r2, [r4, #20]
 800c242:	1c43      	adds	r3, r0, #1
 800c244:	429a      	cmp	r2, r3
 800c246:	d004      	beq.n	800c252 <__swbuf_r+0x6e>
 800c248:	89a3      	ldrh	r3, [r4, #12]
 800c24a:	07db      	lsls	r3, r3, #31
 800c24c:	d5e1      	bpl.n	800c212 <__swbuf_r+0x2e>
 800c24e:	2e0a      	cmp	r6, #10
 800c250:	d1df      	bne.n	800c212 <__swbuf_r+0x2e>
 800c252:	4621      	mov	r1, r4
 800c254:	4628      	mov	r0, r5
 800c256:	f7ff fa31 	bl	800b6bc <_fflush_r>
 800c25a:	2800      	cmp	r0, #0
 800c25c:	d0d9      	beq.n	800c212 <__swbuf_r+0x2e>
 800c25e:	e7d6      	b.n	800c20e <__swbuf_r+0x2a>

0800c260 <__swsetup_r>:
 800c260:	b538      	push	{r3, r4, r5, lr}
 800c262:	4b29      	ldr	r3, [pc, #164]	@ (800c308 <__swsetup_r+0xa8>)
 800c264:	4605      	mov	r5, r0
 800c266:	6818      	ldr	r0, [r3, #0]
 800c268:	460c      	mov	r4, r1
 800c26a:	b118      	cbz	r0, 800c274 <__swsetup_r+0x14>
 800c26c:	6a03      	ldr	r3, [r0, #32]
 800c26e:	b90b      	cbnz	r3, 800c274 <__swsetup_r+0x14>
 800c270:	f7fc fd22 	bl	8008cb8 <__sinit>
 800c274:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c278:	0719      	lsls	r1, r3, #28
 800c27a:	d422      	bmi.n	800c2c2 <__swsetup_r+0x62>
 800c27c:	06da      	lsls	r2, r3, #27
 800c27e:	d407      	bmi.n	800c290 <__swsetup_r+0x30>
 800c280:	2209      	movs	r2, #9
 800c282:	602a      	str	r2, [r5, #0]
 800c284:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c288:	81a3      	strh	r3, [r4, #12]
 800c28a:	f04f 30ff 	mov.w	r0, #4294967295
 800c28e:	e033      	b.n	800c2f8 <__swsetup_r+0x98>
 800c290:	0758      	lsls	r0, r3, #29
 800c292:	d512      	bpl.n	800c2ba <__swsetup_r+0x5a>
 800c294:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c296:	b141      	cbz	r1, 800c2aa <__swsetup_r+0x4a>
 800c298:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c29c:	4299      	cmp	r1, r3
 800c29e:	d002      	beq.n	800c2a6 <__swsetup_r+0x46>
 800c2a0:	4628      	mov	r0, r5
 800c2a2:	f7fd fc75 	bl	8009b90 <_free_r>
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	6363      	str	r3, [r4, #52]	@ 0x34
 800c2aa:	89a3      	ldrh	r3, [r4, #12]
 800c2ac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c2b0:	81a3      	strh	r3, [r4, #12]
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	6063      	str	r3, [r4, #4]
 800c2b6:	6923      	ldr	r3, [r4, #16]
 800c2b8:	6023      	str	r3, [r4, #0]
 800c2ba:	89a3      	ldrh	r3, [r4, #12]
 800c2bc:	f043 0308 	orr.w	r3, r3, #8
 800c2c0:	81a3      	strh	r3, [r4, #12]
 800c2c2:	6923      	ldr	r3, [r4, #16]
 800c2c4:	b94b      	cbnz	r3, 800c2da <__swsetup_r+0x7a>
 800c2c6:	89a3      	ldrh	r3, [r4, #12]
 800c2c8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c2cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c2d0:	d003      	beq.n	800c2da <__swsetup_r+0x7a>
 800c2d2:	4621      	mov	r1, r4
 800c2d4:	4628      	mov	r0, r5
 800c2d6:	f000 f883 	bl	800c3e0 <__smakebuf_r>
 800c2da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2de:	f013 0201 	ands.w	r2, r3, #1
 800c2e2:	d00a      	beq.n	800c2fa <__swsetup_r+0x9a>
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	60a2      	str	r2, [r4, #8]
 800c2e8:	6962      	ldr	r2, [r4, #20]
 800c2ea:	4252      	negs	r2, r2
 800c2ec:	61a2      	str	r2, [r4, #24]
 800c2ee:	6922      	ldr	r2, [r4, #16]
 800c2f0:	b942      	cbnz	r2, 800c304 <__swsetup_r+0xa4>
 800c2f2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c2f6:	d1c5      	bne.n	800c284 <__swsetup_r+0x24>
 800c2f8:	bd38      	pop	{r3, r4, r5, pc}
 800c2fa:	0799      	lsls	r1, r3, #30
 800c2fc:	bf58      	it	pl
 800c2fe:	6962      	ldrpl	r2, [r4, #20]
 800c300:	60a2      	str	r2, [r4, #8]
 800c302:	e7f4      	b.n	800c2ee <__swsetup_r+0x8e>
 800c304:	2000      	movs	r0, #0
 800c306:	e7f7      	b.n	800c2f8 <__swsetup_r+0x98>
 800c308:	20000048 	.word	0x20000048

0800c30c <_raise_r>:
 800c30c:	291f      	cmp	r1, #31
 800c30e:	b538      	push	{r3, r4, r5, lr}
 800c310:	4605      	mov	r5, r0
 800c312:	460c      	mov	r4, r1
 800c314:	d904      	bls.n	800c320 <_raise_r+0x14>
 800c316:	2316      	movs	r3, #22
 800c318:	6003      	str	r3, [r0, #0]
 800c31a:	f04f 30ff 	mov.w	r0, #4294967295
 800c31e:	bd38      	pop	{r3, r4, r5, pc}
 800c320:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c322:	b112      	cbz	r2, 800c32a <_raise_r+0x1e>
 800c324:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c328:	b94b      	cbnz	r3, 800c33e <_raise_r+0x32>
 800c32a:	4628      	mov	r0, r5
 800c32c:	f000 f830 	bl	800c390 <_getpid_r>
 800c330:	4622      	mov	r2, r4
 800c332:	4601      	mov	r1, r0
 800c334:	4628      	mov	r0, r5
 800c336:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c33a:	f000 b817 	b.w	800c36c <_kill_r>
 800c33e:	2b01      	cmp	r3, #1
 800c340:	d00a      	beq.n	800c358 <_raise_r+0x4c>
 800c342:	1c59      	adds	r1, r3, #1
 800c344:	d103      	bne.n	800c34e <_raise_r+0x42>
 800c346:	2316      	movs	r3, #22
 800c348:	6003      	str	r3, [r0, #0]
 800c34a:	2001      	movs	r0, #1
 800c34c:	e7e7      	b.n	800c31e <_raise_r+0x12>
 800c34e:	2100      	movs	r1, #0
 800c350:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c354:	4620      	mov	r0, r4
 800c356:	4798      	blx	r3
 800c358:	2000      	movs	r0, #0
 800c35a:	e7e0      	b.n	800c31e <_raise_r+0x12>

0800c35c <raise>:
 800c35c:	4b02      	ldr	r3, [pc, #8]	@ (800c368 <raise+0xc>)
 800c35e:	4601      	mov	r1, r0
 800c360:	6818      	ldr	r0, [r3, #0]
 800c362:	f7ff bfd3 	b.w	800c30c <_raise_r>
 800c366:	bf00      	nop
 800c368:	20000048 	.word	0x20000048

0800c36c <_kill_r>:
 800c36c:	b538      	push	{r3, r4, r5, lr}
 800c36e:	4d07      	ldr	r5, [pc, #28]	@ (800c38c <_kill_r+0x20>)
 800c370:	2300      	movs	r3, #0
 800c372:	4604      	mov	r4, r0
 800c374:	4608      	mov	r0, r1
 800c376:	4611      	mov	r1, r2
 800c378:	602b      	str	r3, [r5, #0]
 800c37a:	f7f5 fbb5 	bl	8001ae8 <_kill>
 800c37e:	1c43      	adds	r3, r0, #1
 800c380:	d102      	bne.n	800c388 <_kill_r+0x1c>
 800c382:	682b      	ldr	r3, [r5, #0]
 800c384:	b103      	cbz	r3, 800c388 <_kill_r+0x1c>
 800c386:	6023      	str	r3, [r4, #0]
 800c388:	bd38      	pop	{r3, r4, r5, pc}
 800c38a:	bf00      	nop
 800c38c:	20000c44 	.word	0x20000c44

0800c390 <_getpid_r>:
 800c390:	f7f5 bba2 	b.w	8001ad8 <_getpid>

0800c394 <__swhatbuf_r>:
 800c394:	b570      	push	{r4, r5, r6, lr}
 800c396:	460c      	mov	r4, r1
 800c398:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c39c:	2900      	cmp	r1, #0
 800c39e:	b096      	sub	sp, #88	@ 0x58
 800c3a0:	4615      	mov	r5, r2
 800c3a2:	461e      	mov	r6, r3
 800c3a4:	da0d      	bge.n	800c3c2 <__swhatbuf_r+0x2e>
 800c3a6:	89a3      	ldrh	r3, [r4, #12]
 800c3a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c3ac:	f04f 0100 	mov.w	r1, #0
 800c3b0:	bf14      	ite	ne
 800c3b2:	2340      	movne	r3, #64	@ 0x40
 800c3b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c3b8:	2000      	movs	r0, #0
 800c3ba:	6031      	str	r1, [r6, #0]
 800c3bc:	602b      	str	r3, [r5, #0]
 800c3be:	b016      	add	sp, #88	@ 0x58
 800c3c0:	bd70      	pop	{r4, r5, r6, pc}
 800c3c2:	466a      	mov	r2, sp
 800c3c4:	f000 f848 	bl	800c458 <_fstat_r>
 800c3c8:	2800      	cmp	r0, #0
 800c3ca:	dbec      	blt.n	800c3a6 <__swhatbuf_r+0x12>
 800c3cc:	9901      	ldr	r1, [sp, #4]
 800c3ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c3d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c3d6:	4259      	negs	r1, r3
 800c3d8:	4159      	adcs	r1, r3
 800c3da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c3de:	e7eb      	b.n	800c3b8 <__swhatbuf_r+0x24>

0800c3e0 <__smakebuf_r>:
 800c3e0:	898b      	ldrh	r3, [r1, #12]
 800c3e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c3e4:	079d      	lsls	r5, r3, #30
 800c3e6:	4606      	mov	r6, r0
 800c3e8:	460c      	mov	r4, r1
 800c3ea:	d507      	bpl.n	800c3fc <__smakebuf_r+0x1c>
 800c3ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c3f0:	6023      	str	r3, [r4, #0]
 800c3f2:	6123      	str	r3, [r4, #16]
 800c3f4:	2301      	movs	r3, #1
 800c3f6:	6163      	str	r3, [r4, #20]
 800c3f8:	b003      	add	sp, #12
 800c3fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c3fc:	ab01      	add	r3, sp, #4
 800c3fe:	466a      	mov	r2, sp
 800c400:	f7ff ffc8 	bl	800c394 <__swhatbuf_r>
 800c404:	9f00      	ldr	r7, [sp, #0]
 800c406:	4605      	mov	r5, r0
 800c408:	4639      	mov	r1, r7
 800c40a:	4630      	mov	r0, r6
 800c40c:	f7fd fc34 	bl	8009c78 <_malloc_r>
 800c410:	b948      	cbnz	r0, 800c426 <__smakebuf_r+0x46>
 800c412:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c416:	059a      	lsls	r2, r3, #22
 800c418:	d4ee      	bmi.n	800c3f8 <__smakebuf_r+0x18>
 800c41a:	f023 0303 	bic.w	r3, r3, #3
 800c41e:	f043 0302 	orr.w	r3, r3, #2
 800c422:	81a3      	strh	r3, [r4, #12]
 800c424:	e7e2      	b.n	800c3ec <__smakebuf_r+0xc>
 800c426:	89a3      	ldrh	r3, [r4, #12]
 800c428:	6020      	str	r0, [r4, #0]
 800c42a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c42e:	81a3      	strh	r3, [r4, #12]
 800c430:	9b01      	ldr	r3, [sp, #4]
 800c432:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c436:	b15b      	cbz	r3, 800c450 <__smakebuf_r+0x70>
 800c438:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c43c:	4630      	mov	r0, r6
 800c43e:	f000 f81d 	bl	800c47c <_isatty_r>
 800c442:	b128      	cbz	r0, 800c450 <__smakebuf_r+0x70>
 800c444:	89a3      	ldrh	r3, [r4, #12]
 800c446:	f023 0303 	bic.w	r3, r3, #3
 800c44a:	f043 0301 	orr.w	r3, r3, #1
 800c44e:	81a3      	strh	r3, [r4, #12]
 800c450:	89a3      	ldrh	r3, [r4, #12]
 800c452:	431d      	orrs	r5, r3
 800c454:	81a5      	strh	r5, [r4, #12]
 800c456:	e7cf      	b.n	800c3f8 <__smakebuf_r+0x18>

0800c458 <_fstat_r>:
 800c458:	b538      	push	{r3, r4, r5, lr}
 800c45a:	4d07      	ldr	r5, [pc, #28]	@ (800c478 <_fstat_r+0x20>)
 800c45c:	2300      	movs	r3, #0
 800c45e:	4604      	mov	r4, r0
 800c460:	4608      	mov	r0, r1
 800c462:	4611      	mov	r1, r2
 800c464:	602b      	str	r3, [r5, #0]
 800c466:	f7f5 fb9f 	bl	8001ba8 <_fstat>
 800c46a:	1c43      	adds	r3, r0, #1
 800c46c:	d102      	bne.n	800c474 <_fstat_r+0x1c>
 800c46e:	682b      	ldr	r3, [r5, #0]
 800c470:	b103      	cbz	r3, 800c474 <_fstat_r+0x1c>
 800c472:	6023      	str	r3, [r4, #0]
 800c474:	bd38      	pop	{r3, r4, r5, pc}
 800c476:	bf00      	nop
 800c478:	20000c44 	.word	0x20000c44

0800c47c <_isatty_r>:
 800c47c:	b538      	push	{r3, r4, r5, lr}
 800c47e:	4d06      	ldr	r5, [pc, #24]	@ (800c498 <_isatty_r+0x1c>)
 800c480:	2300      	movs	r3, #0
 800c482:	4604      	mov	r4, r0
 800c484:	4608      	mov	r0, r1
 800c486:	602b      	str	r3, [r5, #0]
 800c488:	f7f5 fb9e 	bl	8001bc8 <_isatty>
 800c48c:	1c43      	adds	r3, r0, #1
 800c48e:	d102      	bne.n	800c496 <_isatty_r+0x1a>
 800c490:	682b      	ldr	r3, [r5, #0]
 800c492:	b103      	cbz	r3, 800c496 <_isatty_r+0x1a>
 800c494:	6023      	str	r3, [r4, #0]
 800c496:	bd38      	pop	{r3, r4, r5, pc}
 800c498:	20000c44 	.word	0x20000c44

0800c49c <_init>:
 800c49c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c49e:	bf00      	nop
 800c4a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4a2:	bc08      	pop	{r3}
 800c4a4:	469e      	mov	lr, r3
 800c4a6:	4770      	bx	lr

0800c4a8 <_fini>:
 800c4a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4aa:	bf00      	nop
 800c4ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4ae:	bc08      	pop	{r3}
 800c4b0:	469e      	mov	lr, r3
 800c4b2:	4770      	bx	lr
