; STM8L051F3.inc

; Copyright (c) 2003-2017 STMicroelectronics

	#ifdef __STM8L051F3__
; do nothing
	#else
	#define __STM8L051F3__ 1

; STM8L051F3


; Port A
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN PA_ODR.w		; Port A data output latch register

	EXTERN PA_IDR.w		; Port A input pin value register

	EXTERN PA_DDR.w		; Port A data direction register

	EXTERN PA_CR1.w		; Port A control register 1

	EXTERN PA_CR2.w		; Port A control register 2

; Port B
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN PB_ODR.w		; Port B data output latch register

	EXTERN PB_IDR.w		; Port B input pin value register

	EXTERN PB_DDR.w		; Port B data direction register

	EXTERN PB_CR1.w		; Port B control register 1

	EXTERN PB_CR2.w		; Port B control register 2

; Port C
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN PC_ODR.w		; Port C data output latch register

	EXTERN PC_IDR.w		; Port C input pin value register

	EXTERN PC_DDR.w		; Port C data direction register

	EXTERN PC_CR1.w		; Port C control register 1

	EXTERN PC_CR2.w		; Port C control register 2

; Port D
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN PD_ODR.w		; Port D data output latch register

	EXTERN PD_IDR.w		; Port D input pin value register

	EXTERN PD_DDR.w		; Port D data direction register

	EXTERN PD_CR1.w		; Port D control register 1

	EXTERN PD_CR2.w		; Port D control register 2

; Flash
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN FLASH_CR1.w		; Flash control register 1

	EXTERN FLASH_CR2.w		; Flash control register 2

	EXTERN FLASH_PUKR.w		; Flash Program memory unprotection register

	EXTERN FLASH_DUKR.w		; Data EEPROM unprotection register

	EXTERN FLASH_IAPSR.w		; Flash in-application programming status register

; Direct memory access controller 1 (DMA1)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN DMA1_GCSR.w		; DMA1 global configuration & status register

	EXTERN DMA1_GIR1.w		; DMA1 global interrupt register 1

	EXTERN DMA1_C0CR.w		; DMA1 channel 0 configuration register

	EXTERN DMA1_C0SPR.w		; DMA1 channel 0 status & priority register

	EXTERN DMA1_C0NDTR.w		; DMA1 number of data to transfer register (channel 0)

	EXTERN DMA1_C0PARH.w		; DMA peripheral address high register (channel 0)

	EXTERN DMA1_C0PARL.w		; DMA peripheral address low register (channel 0)

	EXTERN DMA1_C0M0ARH.w		; DMA memory address high register (channel 0)

	EXTERN DMA1_C0M0ARL.w		; DMA memory address low register (channel 0)

	EXTERN DMA1_C1CR.w		; DMA1 channel 1 configuration register

	EXTERN DMA1_C1SPR.w		; DMA1 channel 1 status & priority register

	EXTERN DMA1_C1NDTR.w		; DMA1 number of data to transfer register (channel 1)

	EXTERN DMA1_C1PARH.w		; DMA peripheral address high register (channel 1)

	EXTERN DMA1_C1PARL.w		; DMA peripheral address low register (channel 1)

	EXTERN DMA1_C1M0ARH.w		; DMA memory address high register (channel 1)

	EXTERN DMA1_C1M0ARL.w		; DMA memory address low register (channel 1)

	EXTERN DMA1_C2CR.w		; DMA1 channel 2 configuration register

	EXTERN DMA1_C2SPR.w		; DMA1 channel 2 status & priority register

	EXTERN DMA1_C2NDTR.w		; DMA1 number of data to transfer register (channel 2)

	EXTERN DMA1_C2PARH.w		; DMA peripheral address high register (channel 2)

	EXTERN DMA1_C2PARL.w		; DMA peripheral address low register (channel 2)

	EXTERN DMA1_C2M0ARH.w		; DMA memory address high register (channel 2)

	EXTERN DMA1_C2M0ARL.w		; DMA memory address low register (channel 2)

	EXTERN DMA1_C3CR.w		; DMA1 channel 3 configuration register

	EXTERN DMA1_C3SPR.w		; DMA1 channel 3 status & priority register

	EXTERN DMA1_C3NDTR.w		; DMA1 number of data to transfer register (channel 3)

	EXTERN DMA1_C3PARH_C3M1ARH.w		; DMA1 peripheral address high register (channel 3)

	EXTERN DMA1_C3PARL_C3M1ARL.w		; DMA1 peripheral address low register (channel 3)

	EXTERN DMA_C3M0EAR.w		; DMA channel 3 memory 0 extended address register

	EXTERN DMA1_C3M0ARH.w		; DMA memory address high register (channel 3)

	EXTERN DMA1_C3M0ARL.w		; DMA memory address low register (channel 3)

; System configuration (SYSCFG)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN SYSCFG_RMPCR3.w		; Remapping register 3

	EXTERN SYSCFG_RMPCR1.w		; Remapping register 1

	EXTERN SYSCFG_RMPCR2.w		; Remapping register 2

; External Interrupt Control Register (ITC)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN EXTI_CR1.w		; External interrupt control register 1

	EXTERN EXTI_CR2.w		; External interrupt control register 2

	EXTERN EXTI_CR3.w		; External interrupt control register 3

	EXTERN EXTI_SR1.w		; External interrupt status register 1

	EXTERN EXTI_SR2.w		; External interrupt status register 2

	EXTERN EXTI_CONF1.w		; External interrupt port select register 1

; Wait For Event (WFE)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN WFE_CR1.w		; WFE control register 1

	EXTERN WFE_CR2.w		; WFE control register 2

	EXTERN WFE_CR3.w		; WFE control register 3

	EXTERN WFE_CR4.w		; WFE control register 4

; External Interrupt Control Register (ITC)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN EXTI_CR4.w		; External interrupt control register 4

	EXTERN EXTI_CONF2.w		; External interrupt port select register 2

; Reset (RST)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN RST_CR.w		; Reset control register

	EXTERN RST_SR.w		; Reset status register

; Power control (PWR)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN PWR_CSR1.w		; Power control and status register 1

	EXTERN PWR_CSR2.w		; Power control and status register 2

; Clock Control (CLK)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN CLK_CKDIVR.w		; System clock divider register

	EXTERN CLK_CRTCR.w		; Clock RTC register

	EXTERN CLK_ICKCR.w		; Internal clock control register

	EXTERN CLK_PCKENR1.w		; Peripheral clock gating register 1

	EXTERN CLK_PCKENR2.w		; Peripheral clock gating register 2

	EXTERN CLK_CCOR.w		; Configurable clock control register

	EXTERN CLK_ECKCR.w		; External clock control register

	EXTERN CLK_SCSR.w		; System clock status register

	EXTERN CLK_SWR.w		; System clock switch register

	EXTERN CLK_SWCR.w		; Clock switch control register

	EXTERN CLK_CSSR.w		; Clock security system register

	EXTERN CLK_CBEEPR.w		; Clock BEEP register

	EXTERN CLK_HSICALR.w		; HSI calibration register

	EXTERN CLK_HSITRIMR.w		; HSI clock calibration trimming register

	EXTERN CLK_HSIUNLCKR.w		; HSI unlock register

	EXTERN CLK_REGCSR.w		; Main regulator control status register

	EXTERN CLK_PCKENR3.w		; Peripheral clock gating register 3

; Window Watchdog (WWDG)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN WWDG_CR.w		; WWDG Control Register

	EXTERN WWDG_WR.w		; WWDR Window Register

; Independent Watchdog (IWDG)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN IWDG_KR.w		; IWDG Key Register

	EXTERN IWDG_PR.w		; IWDG Prescaler Register

	EXTERN IWDG_RLR.w		; IWDG Reload Register

; Beeper (BEEP)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN BEEP_CSR1.w		; BEEP Control/Status Register 1

	EXTERN BEEP_CSR2.w		; BEEP Control/Status Register 2

; Real-time clock (RTC)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN RTC_TR1.w		; Time Register 1

	EXTERN RTC_TR2.w		; Time Register 2

	EXTERN RTC_TR3.w		; Time Register 3

	EXTERN RTC_DR1.w		; Date Register 1

	EXTERN RTC_DR2.w		; Date Register 2

	EXTERN RTC_DR3.w		; Date Register 3

	EXTERN RTC_CR1.w		; Control Register 1

	EXTERN RTC_CR2.w		; Control Register 2

	EXTERN RTC_CR3.w		; Control Register 3

	EXTERN RTC_ISR1.w		; Initialization and Status Register 1

	EXTERN RTC_ISR2.w		; Initialization and Status Register 2

	EXTERN RTC_SPRERH.w		; Synchronous Prescaler Register High

	EXTERN RTC_SPRERL.w		; Synchronous Prescaler Register Low

	EXTERN RTC_APRER.w		; Asynchronous Prescaler Register

	EXTERN RTC_WUTRH.w		; Wakeup Timer Register High

	EXTERN RTC_WUTRL.w		; Wakeup Timer Register Low

	EXTERN RTC_SSRH.w		; Subsecond Register High

	EXTERN RTC_SSRL.w		; Subsecond Register Low

	EXTERN RTC_WPR.w		; Write Protection Register

	EXTERN RTC_SHIFTRH.w		; Shift Register High

	EXTERN RTC_SHIFTRL.w		; Shift Register Low

	EXTERN RTC_ALRMAR1.w		; Alarm A Register 1

	EXTERN RTC_ALRMAR2.w		; Alarm A Register 2

	EXTERN RTC_ALRMAR3.w		; Alarm A Register 3

	EXTERN RTC_ALRMAR4.w		; Alarm A Register 4

	EXTERN RTC_ALRMASSRH.w		; Shift Register High

	EXTERN RTC_ALRMASSRL.w		; Shift Register Low

	EXTERN RTC_ALRMASSMSKR.w		; Alarm A masking Register

	EXTERN RTC_CALRH.w		; Shift Register High

	EXTERN RTC_CALRL.w		; Shift Register Low

	EXTERN RTC_TCR1.w		; Tamper Control Register 1

	EXTERN RTC_TCR2.w		; Tamper Control Register 2

; Clock Security System (LSE_CSS)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN CSS_LSE_CSR.w		; CSS on LSE Control and Status Register

; Serial Peripheral Interface 1 (SPI1)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN SPI1_CR1.w		; SPI1 Control Register 1

	EXTERN SPI1_CR2.w		; SPI1 Control Register 2

	EXTERN SPI1_ICR.w		; SPI1 Interrupt Control Register

	EXTERN SPI1_SR.w		; SPI1 Status Register

	EXTERN SPI1_DR.w		; SPI1 Data Register

	EXTERN SPI1_CRCPR.w		; SPI1 CRC Polynomial Register

	EXTERN SPI1_RXCRCR.w		; SPI1 Rx CRC Register

	EXTERN SPI1_TXCRCR.w		; SPI1 Tx CRC Register

; I2C Bus Interface 1 (I2C1)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN I2C1_CR1.w		; I2C1 control register 1

	EXTERN I2C1_CR2.w		; I2C1 control register 2

	EXTERN I2C1_FREQR.w		; I2C1 frequency register

	EXTERN I2C1_OARL.w		; I2C1 Own address register low

	EXTERN I2C1_OARH.w		; I2C1 Own address register high

	EXTERN I2C1_OAR2.w		; I2C1 Own address register for dual mode

	EXTERN I2C1_DR.w		; I2C1 data register

	EXTERN I2C1_SR1.w		; I2C1 status register 1

	EXTERN I2C1_SR2.w		; I2C1 status register 2

	EXTERN I2C1_SR3.w		; I2C1 status register 3

	EXTERN I2C1_ITR.w		; I2C1 interrupt control register

	EXTERN I2C1_CCRL.w		; I2C1 Clock control register low

	EXTERN I2C1_CCRH.w		; I2C1 Clock control register high

	EXTERN I2C1_TRISER.w		; I2C1 TRISE register

	EXTERN I2C1_PECR.w		; I2C1 packet error checking register

; Universal synch/asynch receiver transmitter 1 (USART1)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN USART1_SR.w		; USART1 Status Register

	EXTERN USART1_DR.w		; USART1 Data Register

	EXTERN USART1_BRR1.w		; USART1 Baud Rate Register 1

	EXTERN USART1_BRR2.w		; USART1 Baud Rate Register 2

	EXTERN USART1_CR1.w		; USART1 Control Register 1

	EXTERN USART1_CR2.w		; USART1 Control Register 2

	EXTERN USART1_CR3.w		; USART1 Control Register 3

	EXTERN USART1_CR4.w		; USART1 Control Register 4

	EXTERN USART1_CR5.w		; USART1 Control Register 5

	EXTERN USART1_GTR.w		; USART1 Guard time Register

	EXTERN USART1_PSCR.w		; USART1 Prescaler Register

; 16-Bit Timer 2 (TIM2)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN TIM2_CR1.w		; TIM2 Control register 1

	EXTERN TIM2_CR2.w		; TIM2 Control register 2

	EXTERN TIM2_SMCR.w		; TIM2 Slave Mode Control register

	EXTERN TIM2_ETR.w		; TIM2 External trigger register

	EXTERN TIM2_DER.w		; TIM2 DMA request enable register

	EXTERN TIM2_IER.w		; TIM2 Interrupt enable register

	EXTERN TIM2_SR1.w		; TIM2 Status register 1

	EXTERN TIM2_SR2.w		; TIM2 Status register 2

	EXTERN TIM2_EGR.w		; TIM2 Event Generation register

	EXTERN TIM2_CCMR1.w		; TIM2 Capture/Compare mode register 1

	EXTERN TIM2_CCMR2.w		; TIM2 Capture/Compare mode register 2

	EXTERN TIM2_CCER1.w		; TIM2 Capture/Compare enable register 1

	EXTERN TIM2_CNTRH.w		; TIM2 Counter High

	EXTERN TIM2_CNTRL.w		; TIM2 Counter Low

	EXTERN TIM2_PSCR.w		; TIM2 Prescaler register

	EXTERN TIM2_ARRH.w		; TIM2 Auto-Reload Register High

	EXTERN TIM2_ARRL.w		; TIM2 Auto-Reload Register Low

	EXTERN TIM2_CCR1H.w		; TIM2 Capture/Compare Register 1 High

	EXTERN TIM2_CCR1L.w		; TIM2 Capture/Compare Register 1 Low

	EXTERN TIM2_CCR2H.w		; TIM2 Capture/Compare Register 2 High

	EXTERN TIM2_CCR2L.w		; TIM2 Capture/Compare Register 2 Low

	EXTERN TIM2_BKR.w		; TIM2 Break register

	EXTERN TIM2_OISR.w		; TIM2 Output idle state register

; 16-Bit Timer 3 (TIM3)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN TIM3_CR1.w		; TIM3 Control register 1

	EXTERN TIM3_CR2.w		; TIM3 Control register 2

	EXTERN TIM3_SMCR.w		; TIM3 Slave Mode Control register

	EXTERN TIM3_ETR.w		; TIM3 External trigger register

	EXTERN TIM3_DER.w		; TIM3 DMA request enable register

	EXTERN TIM3_IER.w		; TIM3 Interrupt enable register

	EXTERN TIM3_SR1.w		; TIM3 Status register 1

	EXTERN TIM3_SR2.w		; TIM3 Status register 2

	EXTERN TIM3_EGR.w		; TIM3 Event Generation register

	EXTERN TIM3_CCMR1.w		; TIM3 Capture/Compare mode register 1

	EXTERN TIM3_CCMR2.w		; TIM3 Capture/Compare mode register 2

	EXTERN TIM3_CCER1.w		; TIM3 Capture/Compare enable register 1

	EXTERN TIM3_CNTRH.w		; TIM3 Counter High

	EXTERN TIM3_CNTRL.w		; TIM3 Counter Low

	EXTERN TIM3_PSCR.w		; TIM3 Prescaler register

	EXTERN TIM3_ARRH.w		; TIM3 Auto-Reload Register High

	EXTERN TIM3_ARRL.w		; TIM3 Auto-Reload Register Low

	EXTERN TIM3_CCR1H.w		; TIM3 Capture/Compare Register 1 High

	EXTERN TIM3_CCR1L.w		; TIM3 Capture/Compare Register 1 Low

	EXTERN TIM3_CCR2H.w		; TIM3 Capture/Compare Register 2 High

	EXTERN TIM3_CCR2L.w		; TIM3 Capture/Compare Register 2 Low

	EXTERN TIM3_BKR.w		; TIM3 Break register

	EXTERN TIM3_OISR.w		; TIM3 Output idle state register

; 8-Bit  Timer 4 (TIM4)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN TIM4_CR1.w		; TIM4 Control Register 1

	EXTERN TIM4_CR2.w		; TIM4 Control Register 2

	EXTERN TIM4_SMCR.w		; TIM4 Slave Mode Control Register

	EXTERN TIM4_DER.w		; TIM4 DMA request Enable Register

	EXTERN TIM4_IER.w		; TIM4 Interrupt Enable Register

	EXTERN TIM4_SR1.w		; TIM4 Status Register 1

	EXTERN TIM4_EGR.w		; TIM4 Event Generation Register

	EXTERN TIM4_CNTR.w		; TIM4 Counter

	EXTERN TIM4_PSCR.w		; TIM4 Prescaler Register

	EXTERN TIM4_ARR.w		; TIM4 Auto-Reload Register

; Infra Red Interface (IR)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN IR_CR.w		; Infra-red control register

; Analog to digital converter 1 (ADC1)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN ADC1_CR1.w		; ADC1 Configuration register 1

	EXTERN ADC1_CR2.w		; ADC1 Configuration register 2

	EXTERN ADC1_CR3.w		; ADC1 Configuration register 3

	EXTERN ADC1_SR.w		; ADC1 status register

	EXTERN ADC1_DRH.w		; ADC Data Register High

	EXTERN ADC1_DRL.w		; ADC Data Register Low

	EXTERN ADC1_HTRH.w		; ADC High Threshold Register High

	EXTERN ADC1_HTRL.w		; ADC High Threshold Register Low

	EXTERN ADC1_LTRH.w		; ADC Low Threshold Register High

	EXTERN ADC1_LTRL.w		; ADC Low Threshold Register Low

	EXTERN ADC1_SQR1.w		; ADC1 channel sequence 1 register

	EXTERN ADC1_SQR2.w		; ADC1 channel sequence 2 register

	EXTERN ADC1_SQR3.w		; ADC1 channel sequence 3 register

	EXTERN ADC1_SQR4.w		; ADC1 channel sequence 4 register

	EXTERN ADC1_TRIGR1.w		; ADC1 Trigger disable 1

	EXTERN ADC1_TRIGR2.w		; ADC1 Trigger disable 2

	EXTERN ADC1_TRIGR3.w		; ADC1 Trigger disable 3

	EXTERN ADC1_TRIGR4.w		; ADC1 Trigger disable 4

; Routing interface (RI)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN RI_ICR1.w		; Timer input capture routing register 1

	EXTERN RI_ICR2.w		; Timer input capture routing register 2

	EXTERN RI_IOIR1.w		; I/O input register 1

	EXTERN RI_IOIR2.w		; I/O input register 2

	EXTERN RI_IOIR3.w		; I/O input register 3

	EXTERN RI_IOCMR1.w		; I/O control mode register 1

	EXTERN RI_IOCMR2.w		; I/O control mode register 2

	EXTERN RI_IOCMR3.w		; I/O control mode register 3

	EXTERN RI_IOSR1.w		; I/O switch register 1

	EXTERN RI_IOSR2.w		; I/O switch register 2

	EXTERN RI_IOSR3.w		; I/O switch register 3

	EXTERN RI_IOGCR.w		; I/O group control register

	EXTERN RI_ASCR1.w		; Analog switch register 1

	EXTERN RI_ASCR2.w		; Analog switch register 2

	EXTERN RI_RCR.w		; Resistor control register

	EXTERN RI_CR.w		; I/O control register

	EXTERN RI_MASKR1.w		; I/O mask register 1

	EXTERN RI_MASKR2.w		; I/O mask register 2

	EXTERN RI_MASKR3.w		; I/O mask register 3

	EXTERN RI_MASKR4.w		; I/O mask register 4

	EXTERN RI_IOIR4.w		; I/O input register 4

	EXTERN RI_IOCMR4.w		; I/O control mode register 4

	EXTERN RI_IOSR4.w		; I/O switch register 4

; Global configuration register (CFG)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN CFG_GCR.w		; CFG Global configuration register

; Interrupt Software Priority Registers (ITC)
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;

	EXTERN ITC_SPR1.w		; Interrupt Software priority register 1

	EXTERN ITC_SPR2.w		; Interrupt Software priority register 2

	EXTERN ITC_SPR3.w		; Interrupt Software priority register 3

	EXTERN ITC_SPR4.w		; Interrupt Software priority register 4

	EXTERN ITC_SPR5.w		; Interrupt Software priority register 5

	EXTERN ITC_SPR6.w		; Interrupt Software priority register 6

	EXTERN ITC_SPR7.w		; Interrupt Software priority register 7

	EXTERN ITC_SPR8.w		; Interrupt Software priority register 8

	#endif ; __STM8L051F3__
