
---------- Begin Simulation Statistics ----------
simSeconds                                   0.007932                       # Number of seconds simulated (Second)
simTicks                                   7931846500                       # Number of ticks simulated (Tick)
finalTick                                  7931846500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     83.95                       # Real time elapsed on the host (Second)
hostTickRate                                 94485506                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16921820                       # Number of bytes of host memory used (Byte)
simInsts                                     10000002                       # Number of instructions simulated (Count)
simOps                                       10000062                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   119121                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     119122                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         15863694                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        10268555                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      813                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       10184857                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   8923                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               304852                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            197535                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 226                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            15840146                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.642977                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.066279                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  10771293     68.00%     68.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1414420      8.93%     76.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2520709     15.91%     92.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    976920      6.17%     99.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     60784      0.38%     99.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     48031      0.30%     99.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     29060      0.18%     99.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     10824      0.07%     99.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      8105      0.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              15840146                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   15836      0.71%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.71% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  38242      1.72%      2.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               2172498     97.57%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                15      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAMul                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAAcc                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          701      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2510147     24.65%     24.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          964      0.01%     24.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           363      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     24.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       165914      1.63%     26.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      7506736     73.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           32      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAMul             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAAcc             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       10184857                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.642023                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2226591                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.218618                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 38445290                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                10576694                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        10127686                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                        79                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                       32                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               32                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    12410700                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           47                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          10133915                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        155615                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     20197                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                               58731                       # Number of nop insts executed (Count)
system.cpu.numRefs                            7627374                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1167601                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      7471759                       # Number of stores executed (Count)
system.cpu.numRate                           0.638812                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             315                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           23548                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      10000062                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.586369                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.586369                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.630370                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.630370                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   18684548                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1503778                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                          32                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                         32                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 152657901                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      413                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                  7931846500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads         187703                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       7495438                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        13970                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       623876                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1345983                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1270253                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              6176                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1117738                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1114145                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.996785                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   21919                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                113                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6301                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               6301                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          137                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit         4640                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect       998918                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect          357                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          131                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect        97284                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong         2450                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong          148                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          112                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          965                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         1137                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          194                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1        42968                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2         9630                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3        15291                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4        36189                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5        13397                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        26460                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7       857938                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0        55394                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1        33386                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2         5876                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3        12342                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       589741                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5         4966                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6       300168                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts          328023                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             587                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              5877                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     15771871                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.634044                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.297497                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        11797924     74.80%     74.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          744180      4.72%     79.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1884084     11.95%     91.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          690007      4.37%     95.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          238729      1.51%     97.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           38905      0.25%     97.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          378042      2.40%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     15771871                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             10000002                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               10000062                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     7571050                       # Number of memory references committed (Count)
system.cpu.commit.loads                        117378                       # Number of loads committed (Count)
system.cpu.commit.amos                            140                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          60                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1127477                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                         32                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     9990428                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  8007                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          432      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2427352     24.27%     24.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          888      0.01%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          340      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     24.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       117486      1.17%     25.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      7453532     74.53%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           32      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAMul            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     10000062                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        378042                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         178815                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            178815                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        178815                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           178815                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      7394569                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         7394569                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      7394569                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        7394569                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 340766438794                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 340766438794                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 340766438794                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 340766438794                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      7573384                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       7573384                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      7573384                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      7573384                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.976389                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.976389                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.976389                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.976389                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 46083.340191                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 46083.340191                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 46083.340191                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 46083.340191                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs           70                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         2712                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           41                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs             35                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    66.146341                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       927869                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            927869                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      6464662                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       6464662                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      6464662                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      6464662                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       929907                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       929907                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       929907                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       929907                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  42399901902                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  42399901902                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  42399901902                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  42399901902                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.122786                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.122786                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.122786                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.122786                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 45595.851953                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 45595.851953                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 45595.851953                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 45595.851953                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 927869                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       105334                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          105334                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        14522                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         14522                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1220017000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1220017000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::samples        14522                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::mean   168.023275                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::stdev    94.620612                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::0-9           95      0.65%      0.65% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::10-19          126      0.87%      1.52% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::20-29          165      1.14%      2.66% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::30-39          154      1.06%      3.72% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::40-49          106      0.73%      4.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::50-59          109      0.75%      5.20% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::60-69           98      0.67%      5.87% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::70-79           89      0.61%      6.49% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::80-89          120      0.83%      7.31% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::90-99          165      1.14%      8.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::100-109          344      2.37%     10.82% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::110-119          753      5.19%     16.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::120-129         1969     13.56%     29.56% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::130-139          486      3.35%     32.91% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::140-149         1291      8.89%     41.80% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::150-159          971      6.69%     48.49% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::160-169          552      3.80%     52.29% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::170-179         2422     16.68%     68.96% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::180-189         1557     10.72%     79.69% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::190-199          619      4.26%     83.95% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::200-209          317      2.18%     86.13% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::210-219          304      2.09%     88.22% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::220-229          275      1.89%     90.12% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::230-239          251      1.73%     91.85% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::240-249          211      1.45%     93.30% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::250-259          177      1.22%     94.52% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::260-269          159      1.09%     95.61% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::270-279          103      0.71%     96.32% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::280-289          110      0.76%     97.08% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::290-299           52      0.36%     97.44% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::300-309           49      0.34%     97.78% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::310-319           39      0.27%     98.04% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::320-329           26      0.18%     98.22% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::330-339            5      0.03%     98.26% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::340-349           11      0.08%     98.33% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::350-359            9      0.06%     98.40% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::360-369            1      0.01%     98.40% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::370-379           10      0.07%     98.47% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::380-389            2      0.01%     98.49% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::390-399            3      0.02%     98.51% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::400-409            1      0.01%     98.51% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::490-499            2      0.01%     98.53% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::500-509            2      0.01%     98.54% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::520-529            8      0.06%     98.60% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::550-559            1      0.01%     98.60% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::640-649            1      0.01%     98.61% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::650-659            1      0.01%     98.62% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::660-669            4      0.03%     98.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::670-679            1      0.01%     98.65% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::680-689            1      0.01%     98.66% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::690-699            2      0.01%     98.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::700-709            2      0.01%     98.68% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::710-719            4      0.03%     98.71% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::720-729            5      0.03%     98.75% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::730-739           12      0.08%     98.83% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::740-749            7      0.05%     98.88% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::750-759            3      0.02%     98.90% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::760-769           14      0.10%     98.99% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::770-779            6      0.04%     99.04% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::780-789           23      0.16%     99.19% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::790-799           17      0.12%     99.31% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::800-809           10      0.07%     99.38% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::810-819            5      0.03%     99.41% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::820-829           11      0.08%     99.49% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::830-839            8      0.06%     99.55% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::840-849            8      0.06%     99.60% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::850-859           11      0.08%     99.68% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::860-869            6      0.04%     99.72% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::870-879            3      0.02%     99.74% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::880-889            7      0.05%     99.79% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::890-899            1      0.01%     99.79% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::900-909            4      0.03%     99.82% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::910-919            6      0.04%     99.86% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::920-929            2      0.01%     99.88% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::930-939            4      0.03%     99.90% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::940-949            1      0.01%     99.91% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::950-959            3      0.02%     99.93% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::960-969            2      0.01%     99.94% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::980-989            1      0.01%     99.95% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::overflows            7      0.05%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::min_value            5                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::max_value         1007                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::total        14522                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       119856                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       119856                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.121162                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.121162                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 84011.637515                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 84011.637515                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         7843                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         7843                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         6679                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         6679                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    600878000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    600878000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.055725                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.055725                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 89965.264261                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 89965.264261                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          125                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             125                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data           15                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total            15                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data      1183000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total      1183000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::samples           15                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::mean   157.733333                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::stdev    37.335289                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::120-129            3     20.00%     20.00% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::130-139            2     13.33%     33.33% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::140-149            4     26.67%     60.00% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::150-159            1      6.67%     66.67% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::170-179            3     20.00%     86.67% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::180-189            1      6.67%     93.33% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::260-269            1      6.67%    100.00% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::min_value          120                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::max_value          269                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::total           15                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          140                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          140                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.107143                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.107143                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 78866.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 78866.666667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data           15                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total           15                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data      1153000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total      1153000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.107143                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.107143                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 76866.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 76866.666667                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        73481                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          73481                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      7380047                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      7380047                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 339546421794                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 339546421794                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::samples      7380015                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::mean    92.017557                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::stdev   109.897435                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::0-9          786      0.01%      0.01% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::10-19      1990978     26.98%     26.99% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::20-29      2113703     28.64%     55.63% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::30-39         5176      0.07%     55.70% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::40-49         2310      0.03%     55.73% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::50-59        13623      0.18%     55.92% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::60-69       146615      1.99%     57.90% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::70-79       113355      1.54%     59.44% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::80-89        16913      0.23%     59.67% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::90-99         6913      0.09%     59.76% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::100-109         6349      0.09%     59.85% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::110-119       271629      3.68%     63.53% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::120-129       844800     11.45%     74.97% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::130-139       166654      2.26%     77.23% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::140-149       265981      3.60%     80.84% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::150-159       114465      1.55%     82.39% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::160-169        17429      0.24%     82.62% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::170-179        54087      0.73%     83.36% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::180-189       133163      1.80%     85.16% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::190-199        47945      0.65%     85.81% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::200-209        27913      0.38%     86.19% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::210-219        79159      1.07%     87.26% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::220-229        51302      0.70%     87.96% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::230-239        90930      1.23%     89.19% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::240-249        99632      1.35%     90.54% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::250-259        71870      0.97%     91.51% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::260-269        67096      0.91%     92.42% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::270-279       124418      1.69%     94.11% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::280-289        73631      1.00%     95.11% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::290-299        58396      0.79%     95.90% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::300-309        44683      0.61%     96.50% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::310-319        35004      0.47%     96.98% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::320-329        34240      0.46%     97.44% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::330-339        32853      0.45%     97.89% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::340-349        30056      0.41%     98.29% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::350-359        23744      0.32%     98.61% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::360-369        19363      0.26%     98.88% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::370-379        16619      0.23%     99.10% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::380-389         9186      0.12%     99.23% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::390-399         7312      0.10%     99.33% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::400-409         3484      0.05%     99.37% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::410-419         1560      0.02%     99.39% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::420-429          769      0.01%     99.40% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::430-439          498      0.01%     99.41% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::440-449          494      0.01%     99.42% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::450-459          286      0.00%     99.42% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::460-469           64      0.00%     99.42% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::470-479           92      0.00%     99.42% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::480-489          236      0.00%     99.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::490-499          229      0.00%     99.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::500-509           96      0.00%     99.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::510-519          100      0.00%     99.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::520-529           92      0.00%     99.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::530-539           37      0.00%     99.44% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::540-549           62      0.00%     99.44% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::550-559           42      0.00%     99.44% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::560-569          211      0.00%     99.44% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::570-579          146      0.00%     99.44% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::580-589           91      0.00%     99.44% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::590-599           94      0.00%     99.44% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::600-609          177      0.00%     99.45% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::610-619          143      0.00%     99.45% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::620-629           94      0.00%     99.45% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::630-639           81      0.00%     99.45% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::640-649           77      0.00%     99.45% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::650-659           52      0.00%     99.45% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::660-669           85      0.00%     99.45% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::670-679          106      0.00%     99.45% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::680-689          111      0.00%     99.46% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::690-699          116      0.00%     99.46% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::700-709          175      0.00%     99.46% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::710-719          201      0.00%     99.46% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::720-729          187      0.00%     99.47% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::730-739          190      0.00%     99.47% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::740-749          148      0.00%     99.47% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::750-759          163      0.00%     99.47% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::760-769          289      0.00%     99.48% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::770-779          322      0.00%     99.48% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::780-789          341      0.00%     99.49% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::790-799          245      0.00%     99.49% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::800-809          405      0.01%     99.49% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::810-819          625      0.01%     99.50% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::820-829         7394      0.10%     99.60% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::830-839         6725      0.09%     99.69% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::840-849         2121      0.03%     99.72% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::850-859         1775      0.02%     99.75% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::860-869         1101      0.01%     99.76% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::870-879         1385      0.02%     99.78% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::880-889         1853      0.03%     99.81% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::890-899          936      0.01%     99.82% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::900-909          771      0.01%     99.83% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::910-919          886      0.01%     99.84% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::920-929          338      0.00%     99.85% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::930-939          209      0.00%     99.85% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::940-949          357      0.00%     99.85% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::950-959          163      0.00%     99.85% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::960-969          248      0.00%     99.86% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::970-979          737      0.01%     99.87% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::980-989          646      0.01%     99.88% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::990-999          573      0.01%     99.88% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::overflows         8500      0.12%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::min_value            5                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::max_value         1312                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::total      7380015                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      7453528                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      7453528                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.990141                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.990141                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 46008.707234                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 46008.707234                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      6456819                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      6456819                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       923228                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       923228                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  41799023902                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  41799023902                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.123865                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.123865                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 45274.865907                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 45274.865907                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2044.998704                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1106810                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             927869                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.192852                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              166000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2044.998704                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.998535                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.998535                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0         1334                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          714                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           61518109                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          61518109                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   508832                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              13576772                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    559113                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1187562                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   7867                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1062389                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   586                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               10419181                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2536                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker         7187                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total         7187                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker         7187                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total         7187                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         1953                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         1953                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         1953                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         1953                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    154783831                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    154783831                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    154783831                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    154783831                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker         9140                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total         9140                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker         9140                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total         9140                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.213676                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.213676                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.213676                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.213676                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 79254.393753                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 79254.393753                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 79254.393753                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 79254.393753                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrHits::cpu.mmu.dtb.walker          237                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dtb_walker_cache.demandMshrHits::total          237                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dtb_walker_cache.overallMshrHits::cpu.mmu.dtb.walker          237                       # number of overall MSHR hits (Count)
system.cpu.dtb_walker_cache.overallMshrHits::total          237                       # number of overall MSHR hits (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         1716                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         1716                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         1716                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         1716                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    138057932                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    138057932                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    138057932                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    138057932                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.187746                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.187746                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.187746                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.187746                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 80453.340326                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 80453.340326                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 80453.340326                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 80453.340326                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         1699                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker         7187                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total         7187                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         1953                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         1953                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    154783831                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    154783831                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::samples         1953                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::mean   158.438812                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::stdev    82.331139                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::0-9           13      0.67%      0.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::10-19            2      0.10%      0.77% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::20-29            4      0.20%      0.97% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::30-39            4      0.20%      1.18% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::40-49            3      0.15%      1.33% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::50-59            2      0.10%      1.43% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::60-69            4      0.20%      1.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::70-79            3      0.15%      1.79% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::80-89            3      0.15%      1.95% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::90-99           13      0.67%      2.61% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::100-109           19      0.97%      3.58% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::110-119          167      8.55%     12.14% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::120-129          516     26.42%     38.56% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::130-139           64      3.28%     41.83% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::140-149          310     15.87%     57.71% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::150-159          107      5.48%     63.18% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::160-169           33      1.69%     64.87% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::170-179          433     22.17%     87.05% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::180-189           77      3.94%     90.99% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::190-199           26      1.33%     92.32% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::200-209            2      0.10%     92.42% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::210-219           12      0.61%     93.04% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::220-229           23      1.18%     94.21% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::230-239           13      0.67%     94.88% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::240-249           15      0.77%     95.65% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::250-259           13      0.67%     96.31% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::260-269           11      0.56%     96.88% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::270-279           16      0.82%     97.70% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::280-289            8      0.41%     98.11% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::290-299            7      0.36%     98.46% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::300-309            4      0.20%     98.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::310-319            1      0.05%     98.72% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::320-329            2      0.10%     98.82% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::410-419            1      0.05%     98.87% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::730-739            1      0.05%     98.92% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::740-749            1      0.05%     98.98% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::760-769            1      0.05%     99.03% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::770-779            2      0.10%     99.13% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::780-789            2      0.10%     99.23% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::820-829            3      0.15%     99.39% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::830-839            2      0.10%     99.49% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::840-849            3      0.15%     99.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::850-859            1      0.05%     99.69% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::860-869            1      0.05%     99.74% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::870-879            1      0.05%     99.80% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::880-889            1      0.05%     99.85% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::900-909            2      0.10%     99.95% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::930-939            1      0.05%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::min_value            3                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::max_value          930                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::total         1953                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker         9140                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total         9140                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.213676                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.213676                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 79254.393753                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 79254.393753                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrHits::cpu.mmu.dtb.walker          237                       # number of ReadReq MSHR hits (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrHits::total          237                       # number of ReadReq MSHR hits (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         1716                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         1716                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    138057932                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    138057932                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.187746                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.187746                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 80453.340326                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 80453.340326                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.949966                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs         8560                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         1700                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     5.035294                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1671000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.949966                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.996873                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.996873                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        19996                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        19996                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              27328                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       10966193                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1345983                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1142365                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      15781437                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   16862                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       9829                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 1159                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          7290                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         1187                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    190020                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   300                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       53                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           15840146                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.692315                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.066806                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 13727181     86.66%     86.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    39478      0.25%     86.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   565613      3.57%     90.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    44107      0.28%     90.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   355149      2.24%     93.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    85850      0.54%     93.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   590729      3.73%     97.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    13501      0.09%     97.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    78540      0.50%     97.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::9                    15226      0.10%     97.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::10                  287161      1.81%     99.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::11                    4014      0.03%     99.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::12                    6755      0.04%     99.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::13                    2381      0.02%     99.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::14                    4333      0.03%     99.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::15                    1219      0.01%     99.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::16                   18909      0.12%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value               16                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             15840146                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.084847                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.691276                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         189457                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            189457                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        189457                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           189457                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          549                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             549                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          549                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            549                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     36757489                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     36757489                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     36757489                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     36757489                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       190006                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        190006                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       190006                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       190006                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002889                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002889                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002889                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002889                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66953.531876                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66953.531876                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66953.531876                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66953.531876                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        10769                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          118                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      91.262712                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          122                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           122                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          122                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          122                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          427                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          427                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          427                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          427                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     29687991                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     29687991                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     29687991                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     29687991                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.002247                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002247                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.002247                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002247                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 69526.911007                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 69526.911007                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 69526.911007                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 69526.911007                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       189457                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          189457                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          549                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           549                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     36757489                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     36757489                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatencyDist::samples          549                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::mean   133.887067                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::stdev    62.984632                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::0-9            1      0.18%      0.18% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::10-19            7      1.28%      1.46% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::20-29            3      0.55%      2.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::30-39            2      0.36%      2.37% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::40-49            5      0.91%      3.28% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::50-59            5      0.91%      4.19% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::60-69            4      0.73%      4.92% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::70-79            3      0.55%      5.46% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::80-89            6      1.09%      6.56% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::90-99           19      3.46%     10.02% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::100-109           20      3.64%     13.66% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::110-119           20      3.64%     17.30% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::120-129          272     49.54%     66.85% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::130-139           14      2.55%     69.40% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::140-149           52      9.47%     78.87% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::150-159           18      3.28%     82.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::160-169            9      1.64%     83.79% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::170-179           49      8.93%     92.71% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::180-189           19      3.46%     96.17% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::190-199            3      0.55%     96.72% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::200-209            2      0.36%     97.09% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::210-219            6      1.09%     98.18% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::220-229            3      0.55%     98.72% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::260-269            1      0.18%     98.91% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::310-319            1      0.18%     99.09% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::320-329            2      0.36%     99.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::780-789            1      0.18%     99.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::820-829            1      0.18%     99.82% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::860-869            1      0.18%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::min_value            6                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::max_value          860                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::total          549                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       190006                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       190006                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002889                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002889                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66953.531876                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66953.531876                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          122                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          122                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          427                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          427                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     29687991                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     29687991                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.002247                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002247                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 69526.911007                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 69526.911007                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           377.783853                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               84000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   377.783853                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.184465                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.184465                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          427                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          403                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.208496                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1520475                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1520475                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      7867                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      60907                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  3098733                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               10328099                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1046                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   187703                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 7495438                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   709                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         1                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  3098396                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2534                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           2907                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         3918                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 6825                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 10130740                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                10127718                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   1406906                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   4598337                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.638421                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.305960                       # Average fanout of values written-back ((Count/Count))
system.cpu.iew.fetchStallReason::NoStall     19906343                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IcacheStall       357948                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ITlbStall        88121                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::DTlbStall     30241120                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::BpStall       101488                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IntStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::TrapStall        31405                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FragStall      9694151                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SquashStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FetchBufferInvalid        14096                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstMisPred            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstSquashed            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SerializeStall       553472                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LongExecute       116016                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstNotReady         9232                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL1Stall       323856                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL2Stall       156128                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL3Stall      6576192                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL1Stall     57403936                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL2Stall       162496                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL3Stall    119133920                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ResumeUnblock            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::CommitSquash       961424                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::Other        7610928                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::total      253442272                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::NoStall     12305382                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IcacheStall       125886                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ITlbStall        31404                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::DTlbStall     11623782                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::BpStall        36510                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IntStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::TrapStall         8076                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FragStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SquashStall        47202                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FetchBufferInvalid          132                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstMisPred         1442                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstSquashed         2536                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SerializeStall       208332                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LongExecute        45426                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstNotReady         3684                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL1Stall       123186                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL2Stall        58740                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL3Stall      2473332                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL1Stall     22513662                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL2Stall        61704                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL3Stall     44802480                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ResumeUnblock            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::CommitSquash       371124                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::Other        196836                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::total      95040858                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::NoStall     10627739                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IcacheStall        94758                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ITlbStall        31092                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::DTlbStall     11385267                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::BpStall         6342                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IntStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::TrapStall         6426                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FragStall      2226206                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SquashStall        89412                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FetchBufferInvalid           72                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstMisPred            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstSquashed         2550                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SerializeStall       208035                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LongExecute        40303                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstNotReady         3578                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL1Stall       118324                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL2Stall        57226                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL3Stall      2454887                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL1Stall     22020507                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL2Stall        59156                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL3Stall     44866039                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ResumeUnblock            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::CommitSquash       437376                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::Other        305569                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::total      95040864                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::NoStall     10329145                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IcacheStall        93246                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ITlbStall        30882                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::DTlbStall      9036900                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::BpStall         6030                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IntStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::TrapStall         4800                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FragStall      7969143                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SquashStall        18972                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FetchBufferInvalid           66                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstMisPred            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstSquashed         2414                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SerializeStall       205746                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LongExecute        26585                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstNotReady         2394                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL1Stall       114396                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL2Stall        56125                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL3Stall      2439993                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL1Stall     18937659                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL2Stall        52914                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL3Stall     44553012                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ResumeUnblock            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::CommitSquash       589062                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::Other       571392                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::total     95040876                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          794                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          794                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          794                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          794                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker          135                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total          135                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker          135                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total          135                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      9480486                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      9480486                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      9480486                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      9480486                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          929                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          929                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          929                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          929                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.145318                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.145318                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.145318                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.145318                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 70225.822222                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 70225.822222                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 70225.822222                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 70225.822222                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrHits::cpu.mmu.itb.walker           25                       # number of demand (read+write) MSHR hits (Count)
system.cpu.itb_walker_cache.demandMshrHits::total           25                       # number of demand (read+write) MSHR hits (Count)
system.cpu.itb_walker_cache.overallMshrHits::cpu.mmu.itb.walker           25                       # number of overall MSHR hits (Count)
system.cpu.itb_walker_cache.overallMshrHits::total           25                       # number of overall MSHR hits (Count)
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker          110                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total          110                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker          110                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total          110                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      8080000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      8080000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      8080000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      8080000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.118407                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.118407                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.118407                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.118407                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 73454.545455                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 73454.545455                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 73454.545455                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 73454.545455                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           94                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          794                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          794                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker          135                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total          135                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      9480486                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      9480486                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::samples          135                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::mean   140.385185                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::stdev    73.792163                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::0-9            1      0.74%      0.74% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::10-19            1      0.74%      1.48% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::20-29            1      0.74%      2.22% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::30-39            2      1.48%      3.70% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::40-49            4      2.96%      6.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::60-69            1      0.74%      7.41% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::90-99            1      0.74%      8.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::100-109            1      0.74%      8.89% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::110-119            7      5.19%     14.07% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::120-129           50     37.04%     51.11% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::130-139            8      5.93%     57.04% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::140-149           17     12.59%     69.63% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::150-159            7      5.19%     74.81% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::160-169            3      2.22%     77.04% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::170-179           20     14.81%     91.85% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::180-189            6      4.44%     96.30% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::190-199            2      1.48%     97.78% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::240-249            1      0.74%     98.52% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::280-289            1      0.74%     99.26% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::850-859            1      0.74%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::min_value            8                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::max_value          857                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::total          135                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          929                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          929                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.145318                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.145318                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 70225.822222                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 70225.822222                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrHits::cpu.mmu.itb.walker           25                       # number of ReadReq MSHR hits (Count)
system.cpu.itb_walker_cache.ReadReq.mshrHits::total           25                       # number of ReadReq MSHR hits (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker          110                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total          110                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      8080000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      8080000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.118407                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.118407                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 73454.545455                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 73454.545455                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    14.730717                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          608                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           94                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     6.468085                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1398000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    14.730717                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.920670                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.920670                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses         1968                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses         1968                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       35654                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   70325                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   45                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2534                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  41758                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1948                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             117378                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             20.517482                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            67.163058                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 106626     90.84%     90.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  163      0.14%     90.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  110      0.09%     91.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  103      0.09%     91.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   83      0.07%     91.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   88      0.07%     91.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   59      0.05%     91.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   71      0.06%     91.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   73      0.06%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   98      0.08%     91.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                228      0.19%     91.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                391      0.33%     92.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1807      1.54%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                342      0.29%     93.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                278      0.24%     94.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1071      0.91%     95.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                332      0.28%     95.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1136      0.97%     96.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1355      1.15%     97.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                445      0.38%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                202      0.17%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                145      0.12%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                197      0.17%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                165      0.14%     98.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                165      0.14%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                151      0.13%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                138      0.12%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                102      0.09%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 86      0.07%     99.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 34      0.03%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1134      0.97%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1282                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               117378                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::samples       117378                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::mean     4.759734                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::stdev    31.944019                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::0-9        116157     98.96%     98.96% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::10-19            2      0.00%     98.96% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::20-29            3      0.00%     98.96% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::30-39            2      0.00%     98.97% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::40-49            6      0.01%     98.97% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::50-59           12      0.01%     98.98% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::60-69            8      0.01%     98.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::70-79            2      0.00%     98.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::80-89            5      0.00%     98.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::90-99            1      0.00%     98.99% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::100-109            8      0.01%     99.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::110-119           18      0.02%     99.02% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::120-129          168      0.14%     99.16% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::130-139           34      0.03%     99.19% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::140-149           22      0.02%     99.21% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::150-159          107      0.09%     99.30% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::160-169           18      0.02%     99.31% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::170-179           32      0.03%     99.34% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::180-189           78      0.07%     99.41% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::190-199           12      0.01%     99.42% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::200-209            4      0.00%     99.42% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::210-219            6      0.01%     99.43% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::220-229           12      0.01%     99.44% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::230-239           11      0.01%     99.45% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::240-249           56      0.05%     99.49% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::250-259           20      0.02%     99.51% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::260-269           25      0.02%     99.53% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::270-279           71      0.06%     99.59% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::280-289           13      0.01%     99.60% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::290-299           52      0.04%     99.65% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::overflows          413      0.35%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::min_value            1                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::max_value         1131                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::total       117378                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.mmu.dtb.readHits                    155498                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    2254                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                157752                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  7471448                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  28492                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              7499940                       # write accesses (Count)
system.cpu.mmu.dtb.hits                       7626946                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       30746                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                   7657692                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                    189893                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     373                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                190266                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                        189893                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         373                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                    190266                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   7867                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   853672                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3675050                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          34215                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1395827                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               9873515                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               10381644                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  7080                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.LQFullEvents                      9                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                9725237                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents            5677                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands             1679066                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    19057183                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 18936127                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps               1427535                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   251529                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     464                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 462                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   4873119                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         25721731                       # The number of ROB reads (Count)
system.cpu.rob.writes                        20725135                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 10000002                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10000062                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::WriteReq                    2                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                   2                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer1.occupancy                 4501                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy                2000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 505023                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    505023                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                505023                       # number of overall hits (Count)
system.l2.overallHits::total                   505023                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         1708                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker          110                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  427                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               411027                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  413272                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         1708                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker          110                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 427                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              411027                       # number of overall misses (Count)
system.l2.overallMisses::total                 413272                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    135370998                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      7913000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        29254500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     37099015124                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        37271553622                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    135370998                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      7913000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       29254500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    37099015124                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       37271553622                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         1708                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker          110                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                427                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             916050                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                918295                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         1708                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker          110                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               427                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            916050                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               918295                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.448695                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.450043                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.448695                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.450043                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 79257.024590                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 71936.363636                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 68511.709602                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 90259.314167                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    90186.496114                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 79257.024590                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 71936.363636                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 68511.709602                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 90259.314167                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   90186.496114                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               394770                       # number of writebacks (Count)
system.l2.writebacks::total                    394770                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                  3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     7                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    7                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         1706                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker          108                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              427                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           411024                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              413265                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         1706                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker          108                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             427                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          411024                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             413265                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    122496998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      7040500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     26052000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  34016288124                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    34171877622                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    122496998                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      7040500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     26052000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  34016288124                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   34171877622                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.998829                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.981818                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.448692                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.450035                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.998829                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.981818                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.448692                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.450035                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 71803.633060                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 65189.814815                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 61011.709602                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 82759.858607                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 82687.567595                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 71803.633060                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 65189.814815                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 61011.709602                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 82759.858607                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 82687.567595                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         394770                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         1410                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           1410                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data          11757                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total             11757                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data         2114                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total            2114                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data        13871                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total         13871                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.152404                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.152404                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data         2114                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total         2114                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data    105608095                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total    105608095                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.152404                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.152404                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 49956.525544                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 49956.525544                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst           427                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              427                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     29254500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     29254500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatencyDist::samples          427                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::mean   137.023419                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::stdev    63.095608                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::110-119          244     57.14%     57.14% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::120-129           31      7.26%     64.40% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::130-139            5      1.17%     65.57% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::140-149           57     13.35%     78.92% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::150-159            6      1.41%     80.33% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::160-169           12      2.81%     83.14% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::170-179           53     12.41%     95.55% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::180-189            5      1.17%     96.72% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::200-209            3      0.70%     97.42% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::210-219            5      1.17%     98.59% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::220-229            1      0.23%     98.83% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::250-259            1      0.23%     99.06% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::310-319            1      0.23%     99.30% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::770-779            1      0.23%     99.53% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::810-819            1      0.23%     99.77% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::850-859            1      0.23%    100.00% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::min_value          114                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::max_value          854                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::total          427                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          427                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            427                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 68511.709602                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 68511.709602                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          427                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          427                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     26052000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     26052000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 61011.709602                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 61011.709602                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             505005                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                505005                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           404366                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              404366                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  36505279124                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    36505279124                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatencyDist::samples       404366                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::mean   180.554703                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::stdev   111.903201                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::50-59         3923      0.97%      0.97% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::60-69        22892      5.66%      6.63% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::70-79         5579      1.38%      8.01% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::80-89         1334      0.33%      8.34% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::90-99          538      0.13%      8.47% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::100-109          136      0.03%      8.51% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::110-119        55660     13.76%     22.27% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::120-129        99145     24.52%     46.79% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::130-139        11483      2.84%     49.63% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::140-149        34711      8.58%     58.21% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::150-159         7550      1.87%     60.08% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::160-169         1654      0.41%     60.49% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::170-179         8948      2.21%     62.70% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::180-189        17500      4.33%     67.03% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::190-199         3721      0.92%     67.95% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::200-209         5316      1.31%     69.27% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::210-219         8331      2.06%     71.33% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::220-229         6814      1.69%     73.01% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::230-239        14331      3.54%     76.56% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::240-249        11319      2.80%     79.36% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::250-259         8132      2.01%     81.37% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::260-269        10738      2.66%     84.02% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::270-279        13754      3.40%     87.42% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::280-289         8443      2.09%     89.51% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::290-299         6480      1.60%     91.11% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::300-309         5317      1.31%     92.43% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::310-319         4351      1.08%     93.50% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::320-329         4125      1.02%     94.52% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::330-339         3889      0.96%     95.49% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::340-349         3584      0.89%     96.37% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::350-359         2627      0.65%     97.02% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::360-369         2277      0.56%     97.59% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::370-379         1912      0.47%     98.06% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::380-389          986      0.24%     98.30% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::390-399          850      0.21%     98.51% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::400-409          295      0.07%     98.59% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::410-419          169      0.04%     98.63% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::420-429           76      0.02%     98.65% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::430-439           62      0.02%     98.66% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::440-449           62      0.02%     98.68% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::450-459           17      0.00%     98.68% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::460-469            7      0.00%     98.68% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::470-479           14      0.00%     98.69% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::480-489           37      0.01%     98.69% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::490-499           23      0.01%     98.70% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::500-509           10      0.00%     98.70% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::510-519           12      0.00%     98.71% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::520-529            9      0.00%     98.71% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::530-539            5      0.00%     98.71% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::540-549            8      0.00%     98.71% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::550-559           11      0.00%     98.71% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::560-569           26      0.01%     98.72% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::570-579           14      0.00%     98.72% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::580-589            9      0.00%     98.73% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::590-599           21      0.01%     98.73% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::600-609           18      0.00%     98.74% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::610-619           19      0.00%     98.74% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::620-629            9      0.00%     98.74% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::630-639            9      0.00%     98.75% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::640-649            8      0.00%     98.75% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::650-659           10      0.00%     98.75% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::660-669            8      0.00%     98.75% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::670-679           16      0.00%     98.76% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::680-689           13      0.00%     98.76% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::690-699           14      0.00%     98.76% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::700-709           30      0.01%     98.77% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::710-719           23      0.01%     98.78% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::720-729           23      0.01%     98.78% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::730-739           20      0.00%     98.79% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::740-749           21      0.01%     98.79% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::750-759           23      0.01%     98.80% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::760-769           34      0.01%     98.81% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::770-779           50      0.01%     98.82% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::780-789           37      0.01%     98.83% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::790-799           27      0.01%     98.83% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::800-809           69      0.02%     98.85% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::810-819           68      0.02%     98.87% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::820-829         1521      0.38%     99.24% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::830-839          333      0.08%     99.33% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::840-849          258      0.06%     99.39% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::850-859          179      0.04%     99.43% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::860-869          140      0.03%     99.47% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::870-879          171      0.04%     99.51% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::880-889          235      0.06%     99.57% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::890-899           90      0.02%     99.59% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::900-909          111      0.03%     99.62% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::910-919           77      0.02%     99.64% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::920-929           38      0.01%     99.65% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::930-939           38      0.01%     99.66% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::940-949           44      0.01%     99.67% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::950-959            9      0.00%     99.67% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::960-969           48      0.01%     99.68% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::970-979          102      0.03%     99.71% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::980-989           73      0.02%     99.72% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::990-999           77      0.02%     99.74% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::overflows         1036      0.26%    100.00% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::min_value           58                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::max_value         1306                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::total       404366                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.accesses::cpu.data         909371                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            909371                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.444666                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.444666                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 90277.815454                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 90277.815454                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       404366                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          404366                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  33472534124                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  33472534124                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.444666                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.444666                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 82777.815454                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 82777.815454                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data             18                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                18                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         1708                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker          110                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data         6661                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            8479                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    135370998                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      7913000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    593736000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    737019998                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatencyDist::samples         8479                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::mean   173.845737                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::stdev    86.650151                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::10-19            2      0.02%      0.02% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::20-29            1      0.01%      0.04% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::40-49            1      0.01%      0.05% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::60-69            2      0.02%      0.07% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::100-109            1      0.01%      0.08% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::110-119         1632     19.25%     19.33% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::120-129          371      4.38%     23.71% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::130-139          143      1.69%     25.39% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::140-149         1243     14.66%     40.05% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::150-159          361      4.26%     44.31% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::160-169          198      2.34%     46.64% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::170-179         2403     28.34%     74.99% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::180-189          540      6.37%     81.35% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::190-199          263      3.10%     84.46% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::200-209          163      1.92%     86.38% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::210-219          170      2.00%     88.38% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::220-229          155      1.83%     90.21% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::230-239          143      1.69%     91.90% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::240-249          133      1.57%     93.47% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::250-259          111      1.31%     94.78% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::260-269           81      0.96%     95.73% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::270-279           78      0.92%     96.65% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::280-289           55      0.65%     97.30% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::290-299           37      0.44%     97.74% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::300-309           29      0.34%     98.08% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::310-319           11      0.13%     98.21% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::320-329            9      0.11%     98.31% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::330-339            6      0.07%     98.38% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::340-349            7      0.08%     98.47% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::360-369            3      0.04%     98.50% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::370-379            3      0.04%     98.54% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::380-389            1      0.01%     98.55% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::390-399            1      0.01%     98.56% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::400-409            2      0.02%     98.58% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::510-519            1      0.01%     98.60% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::520-529            3      0.04%     98.63% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::550-559            1      0.01%     98.64% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::640-649            1      0.01%     98.66% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::650-659            1      0.01%     98.67% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::660-669            1      0.01%     98.68% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::670-679            1      0.01%     98.69% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::720-729            4      0.05%     98.74% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::730-739            4      0.05%     98.79% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::740-749            3      0.04%     98.82% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::750-759            4      0.05%     98.87% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::760-769            9      0.11%     98.97% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::770-779            8      0.09%     99.07% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::780-789           13      0.15%     99.22% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::790-799            9      0.11%     99.33% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::800-809            3      0.04%     99.36% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::810-819            5      0.06%     99.42% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::820-829            6      0.07%     99.49% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::830-839            5      0.06%     99.55% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::840-849            7      0.08%     99.63% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::850-859            6      0.07%     99.71% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::860-869            5      0.06%     99.76% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::870-879            2      0.02%     99.79% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::880-889            3      0.04%     99.82% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::890-899            2      0.02%     99.85% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::900-909            1      0.01%     99.86% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::910-919            1      0.01%     99.87% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::920-929            2      0.02%     99.89% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::930-939            2      0.02%     99.92% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::940-949            2      0.02%     99.94% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::950-959            1      0.01%     99.95% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::960-969            1      0.01%     99.96% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::970-979            1      0.01%     99.98% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::990-999            1      0.01%     99.99% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::overflows            1      0.01%    100.00% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::min_value           16                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::max_value         1000                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::total         8479                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         1708                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker          110                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data         6679                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          8497                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.997305                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.997882                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 79257.024590                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 71936.363636                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 89136.165741                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 86922.985965                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             7                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         1706                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker          108                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data         6658                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         8472                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    122496998                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      7040500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    543754000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    673291498                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.998829                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.981818                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.996856                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.997058                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 71803.633060                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 65189.814815                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 81669.270051                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 79472.556421                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.misses::cpu.data               1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data             1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total                1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMisses::cpu.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data        10500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        10500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data        10500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        10500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks         4724                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             4724                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         4724                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         4724                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       923127                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           923127                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       923127                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       923127                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16029.414041                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1428331                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     911550                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.566926                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    18140500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   16029.414041                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.978358                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.978358                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16301                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                 1334                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                13355                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1612                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.994934                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   15819283                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1444632                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    394770.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      1706.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples       108.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       427.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    376557.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000052078982                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        21766                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        21766                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              826196                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             374986                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      413265                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     394770                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    413265                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   394770                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  34467                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       4.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                413265                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               394770                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   54750                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   48269                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   55280                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   86470                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   64282                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   27616                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   24787                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   17158                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      59                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      50                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                     13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   2410                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   5700                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   7371                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   9152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  12299                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  16835                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  22831                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  30047                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  32125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  36710                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  37609                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  34177                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  29021                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  24852                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  22964                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  22532                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  22260                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  22173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                    643                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                    411                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                    317                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                    201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                    168                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                    143                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                     87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                     87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                     85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                     56                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                     60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                     57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                     41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                     35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                     21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                    20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                    18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                    18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                    18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                    15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        21766                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.401268                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    108.887935                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255         21763     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::15872-16127            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         21766                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        21766                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      18.134154                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.474161                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      6.708448                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            17329     79.61%     79.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              297      1.36%     80.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              795      3.65%     84.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              514      2.36%     86.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              280      1.29%     88.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              261      1.20%     89.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              208      0.96%     90.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23              178      0.82%     91.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24              146      0.67%     91.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25              140      0.64%     92.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26              173      0.79%     93.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27              105      0.48%     93.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               92      0.42%     94.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29               88      0.40%     94.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30               70      0.32%     94.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31               74      0.34%     95.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32               89      0.41%     95.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33               97      0.45%     96.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34               56      0.26%     96.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::35               56      0.26%     96.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36               44      0.20%     96.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::37               44      0.20%     97.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38               37      0.17%     97.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::39               44      0.20%     97.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40               46      0.21%     97.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::41               29      0.13%     97.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42               49      0.23%     98.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::43               24      0.11%     98.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44               38      0.17%     98.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::45               25      0.11%     98.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46               18      0.08%     98.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::47               20      0.09%     98.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48               17      0.08%     98.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::49               13      0.06%     98.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50               16      0.07%     98.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::51               19      0.09%     98.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52               10      0.05%     98.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::53               12      0.06%     99.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54               20      0.09%     99.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::55               13      0.06%     99.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56               17      0.08%     99.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::57               12      0.06%     99.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::58               17      0.08%     99.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::59                9      0.04%     99.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60               19      0.09%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::61               12      0.06%     99.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::62                6      0.03%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::63               12      0.06%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64                7      0.03%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::65                4      0.02%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::66                6      0.03%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::67                7      0.03%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68                6      0.03%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::69                6      0.03%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::70                7      0.03%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::71                5      0.02%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72                4      0.02%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::73                3      0.01%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::74                1      0.00%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::75                1      0.00%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::77                5      0.02%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::78                2      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::79                1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80                1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::81                3      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::84                2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::87                1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::88                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::89                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::90                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::91                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         21766                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 2205888                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                26448960                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             25265280                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              3334527464.69564152                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              3185296135.01723671                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    7931753000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                       9816.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       109184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         6912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        27328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     24099648                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     25261312                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 13765268.906804990023                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 871423.822939589038                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 3445351.596251893789                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 3038340189.765396595001                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 3184795873.192956924438                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         1706                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker          108                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          427                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       411024                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       394770                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker     66428012                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      3483152                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     12190130                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  20400883562                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 456857667342                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     38937.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     32251.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28548.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     49634.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1157275.55                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       109184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         6912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        27328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     26305536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       26448960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        27328                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        27328                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     24965248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     24965248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         1706                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker          108                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          427                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       411024                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          413265                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       390082                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         390082                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     13765269                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       871424                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        3445352                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     3316445420                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        3334527465                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      3445352                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3445352                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   3147469886                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       3147469886                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   3147469886                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     13765269                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       871424                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       3445352                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    3316445420                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       6481997351                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               378798                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              394708                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        20350                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        11905                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         5286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        18045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        30789                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        31343                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         9069                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         3387                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         2657                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         6513                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         8453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1521                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1227                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         5937                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1872                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        17445                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         7332                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         4112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        20021                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        31934                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        31039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        12909                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        13780                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         9791                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        10535                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         7752                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         9320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         9501                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        11369                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         7837                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         9906                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        19853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        12633                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         7250                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        17545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        30264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        30798                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         8646                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         2927                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         4141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         9918                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         9726                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1007                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         7114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          690                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         7215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1329                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        18963                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         7061                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18         3782                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        20524                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        31258                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        30396                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        12237                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        14185                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        10273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25         9511                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26         9655                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        12589                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28         8994                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        12310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         8951                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        12963                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             13857050240                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1262154936                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        20482984856                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                36581.64                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           54073.64                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              345598                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             355052                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.24                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.95                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        72844                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   679.547966                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   473.812676                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   403.152102                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        10012     13.74%     13.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         8027     11.02%     24.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5485      7.53%     32.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         3286      4.51%     36.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         2671      3.67%     40.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1856      2.55%     43.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1628      2.23%     45.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1390      1.91%     47.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        38489     52.84%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        72844                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              24243072                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           25261312                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             3056.422234                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             3184.795873                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   32.49                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               15.91                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              16.58                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.58                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    104715217.152000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    139205099.678400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   690740313.312001                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  642913291.776001                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1410314424.489578                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 6294798401.068792                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 341228350.041599                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  9623915097.518404                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1213.325938                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    483720654                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    356300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7091825846                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    122504578.560000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    162830949.556800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   902604077.894400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  840595147.392000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1410314424.489578                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 6576146260.891199                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 125051463.398399                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  10140046902.182398                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1278.396765                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    154294832                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    356300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   7421251668                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                8899                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        390082                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          4688                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1410                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             404366                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            404366                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            8899                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           2114                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1224825                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      1224829                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1224829                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     51714240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     51714256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 51714256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             415382                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   415382    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               415382                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy                5499                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy          2429715578                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         2115093690                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         811562                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       396571                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp               8932                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1313209                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         9430                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             1793                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                1                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               1                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            909371                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           909367                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            427                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          8505                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq         13871                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp        13871                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          854                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2787713                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          314                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         5123                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2794004                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        27328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    118010576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         7040                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       109312                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               118154256                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          394778                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  25265792                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1333615                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000345                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.020707                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1333211     99.97%     99.97% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     348      0.03%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      56      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1333615                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1413328674                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            427000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         922984497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            110998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           1716998                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1880495                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       941597                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          459                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED   7931846500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.007803                       # Number of seconds simulated (Second)
simTicks                                   7803331000                       # Number of ticks simulated (Tick)
finalTick                                 15735177500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     79.24                       # Real time elapsed on the host (Second)
hostTickRate                                 98474974                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16922844                       # Number of bytes of host memory used (Byte)
simInsts                                     20000000                       # Number of instructions simulated (Count)
simOps                                       20000120                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   252392                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     252393                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         15606662                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        10352964                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      991                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       10235146                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   9507                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               417343                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            270628                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 272                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            15598963                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.656143                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.133224                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  10636130     68.18%     68.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1479176      9.48%     77.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2315508     14.84%     92.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    894215      5.73%     98.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     82971      0.53%     98.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     91864      0.59%     99.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     58768      0.38%     99.74% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     24151      0.15%     99.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     16180      0.10%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              15598963                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   36252      1.74%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  64837      3.11%      4.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1983093     95.15%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAMul                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FMAAcc                       0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1262      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       2952056     28.84%     28.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1550      0.02%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           438      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     28.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       288610      2.82%     31.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      6991230     68.31%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAMul             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FMAAcc             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       10235146                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.655819                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2084182                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.203630                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 38162945                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                10774138                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        10162799                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    12318066                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          10170041                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        276683                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     22832                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                               95950                       # Number of nop insts executed (Count)
system.cpu.numRefs                            7221216                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1314311                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      6944533                       # Number of stores executed (Count)
system.cpu.numRate                           0.651647                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             113                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            7699                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     9999998                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      10000058                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.560667                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.560667                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.640752                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.640752                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   18264248                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1927266                       # Number of integer regfile writes (Count)
system.cpu.miscRegfileReads                 149856881                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      504                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 15735177500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads         315632                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6974842                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        32622                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       760944                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1554416                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1444151                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              7365                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              1181920                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 1178004                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.996687                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   31749                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                116                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            7361                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               7361                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          199                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.indirectBranchPred.mainlookupHit         6701                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      1036257                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect          179                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect           26                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect       166974                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong         3834                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong          143                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           28                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          387                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         1770                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          136                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1        38004                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2        18516                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3        27008                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4        59549                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5        43716                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        39231                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7       814389                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0        94754                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1        27958                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2         8969                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3        34042                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       850533                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5        17299                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6         6858                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts          449852                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             719                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              7612                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     15507124                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.644869                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.359629                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        11697251     75.43%     75.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          786673      5.07%     80.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1615157     10.42%     90.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          644164      4.15%     95.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          215140      1.39%     96.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          102415      0.66%     97.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          446324      2.88%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     15507124                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              9999998                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               10000058                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     7145258                       # Number of memory references committed (Count)
system.cpu.commit.loads                        225317                       # Number of loads committed (Count)
system.cpu.commit.amos                            155                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          60                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1257883                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     9980974                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 13767                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          544      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      2852348     28.52%     28.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1476      0.01%     28.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          432      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     28.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       225472      2.25%     30.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      6919786     69.20%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAMul            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FMAAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     10000058                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        446324                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         333494                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            333494                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        333494                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           333494                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      6806364                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         6806364                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      6806364                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        6806364                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 320786782609                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 320786782609                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 320786782609                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 320786782609                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      7139858                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       7139858                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      7139858                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      7139858                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.953291                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.953291                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.953291                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.953291                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 47130.418327                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 47130.418327                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 47130.418327                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 47130.418327                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          127                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         2324                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           42                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      63.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    55.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       857386                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            857386                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      5948998                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       5948998                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      5948998                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      5948998                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       857366                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       857366                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       857366                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       857366                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  40186049421                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  40186049421                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  40186049421                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  40186049421                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.120082                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.120082                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.120082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.120082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 46871.522105                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 46871.522105                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 46871.522105                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 46871.522105                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 857386                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       200641                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          200641                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        19436                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         19436                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1585448500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1585448500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::samples        19436                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::mean   163.145555                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::stdev    94.154798                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::0-9           95      0.49%      0.49% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::10-19          115      0.59%      1.08% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::20-29          159      0.82%      1.90% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::30-39          151      0.78%      2.68% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::40-49           93      0.48%      3.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::50-59          115      0.59%      3.75% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::60-69          107      0.55%      4.30% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::70-79           76      0.39%      4.69% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::80-89          156      0.80%      5.49% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::90-99          160      0.82%      6.31% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::100-109          803      4.13%     10.44% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::110-119         1882      9.68%     20.13% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::120-129         3860     19.86%     39.99% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::130-139          525      2.70%     42.69% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::140-149         1519      7.82%     50.50% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::150-159          959      4.93%     55.44% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::160-169          578      2.97%     58.41% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::170-179         2985     15.36%     73.77% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::180-189         1833      9.43%     83.20% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::190-199          610      3.14%     86.34% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::200-209          353      1.82%     88.16% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::210-219          285      1.47%     89.62% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::220-229          287      1.48%     91.10% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::230-239          268      1.38%     92.48% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::240-249          225      1.16%     93.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::250-259          214      1.10%     94.74% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::260-269          191      0.98%     95.72% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::270-279          137      0.70%     96.42% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::280-289          106      0.55%     96.97% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::290-299           99      0.51%     97.48% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::300-309           60      0.31%     97.79% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::310-319           29      0.15%     97.94% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::320-329           32      0.16%     98.10% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::330-339            9      0.05%     98.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::340-349            9      0.05%     98.19% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::350-359           15      0.08%     98.27% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::360-369           16      0.08%     98.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::370-379            4      0.02%     98.37% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::380-389            2      0.01%     98.38% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::390-399            1      0.01%     98.39% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::410-419            1      0.01%     98.39% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::420-429            3      0.02%     98.41% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::440-449            1      0.01%     98.42% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::530-539            2      0.01%     98.43% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::540-549            4      0.02%     98.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::550-559            8      0.04%     98.49% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::560-569            4      0.02%     98.51% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::570-579            7      0.04%     98.54% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::610-619            2      0.01%     98.55% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::620-629            1      0.01%     98.56% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::650-659            2      0.01%     98.57% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::660-669            4      0.02%     98.59% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::670-679            3      0.02%     98.61% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::680-689            5      0.03%     98.63% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::690-699           10      0.05%     98.68% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::700-709            7      0.04%     98.72% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::710-719            2      0.01%     98.73% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::720-729            9      0.05%     98.78% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::730-739            4      0.02%     98.80% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::740-749            5      0.03%     98.82% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::750-759           10      0.05%     98.87% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::760-769           21      0.11%     98.98% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::770-779            9      0.05%     99.03% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::780-789           12      0.06%     99.09% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::790-799           22      0.11%     99.20% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::800-809           20      0.10%     99.31% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::810-819            9      0.05%     99.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::820-829           20      0.10%     99.45% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::830-839           22      0.11%     99.57% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::840-849           23      0.12%     99.69% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::850-859           13      0.07%     99.75% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::860-869           16      0.08%     99.84% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::870-879           14      0.07%     99.91% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::880-889            4      0.02%     99.93% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::890-899            2      0.01%     99.94% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::900-909            3      0.02%     99.95% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::940-949            6      0.03%     99.98% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::970-979            1      0.01%     99.99% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::overflows            2      0.01%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::min_value            5                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::max_value         1013                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.missLatencyDist::total        19436                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       220077                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       220077                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.088315                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.088315                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 81572.777320                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 81572.777320                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        11277                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        11277                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         8159                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         8159                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    719481000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    719481000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.037073                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.037073                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 88182.497855                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 88182.497855                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data          132                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             132                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data           23                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total            23                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data      1892500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total      1892500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::samples           23                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::mean   164.565217                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::stdev    30.137301                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::120-129            4     17.39%     17.39% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::130-139            1      4.35%     21.74% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::140-149            5     21.74%     43.48% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::160-169            1      4.35%     47.83% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::170-179            6     26.09%     73.91% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::180-189            1      4.35%     78.26% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::190-199            4     17.39%     95.65% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::230-239            1      4.35%    100.00% # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::min_value          120                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::max_value          237                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.missLatencyDist::total           23                       # number of SwapReq miss ticks histogram (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          155                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          155                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.148387                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.148387                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 82282.608696                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 82282.608696                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data           23                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total           23                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data      1846500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total      1846500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.148387                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.148387                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 80282.608696                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 80282.608696                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       132853                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         132853                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      6786928                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      6786928                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 319201334109                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 319201334109                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::samples      6786951                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::mean    94.062991                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::stdev   111.972496                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::0-9          895      0.01%      0.01% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::10-19      1875004     27.63%     27.64% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::20-29      1857259     27.37%     55.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::30-39         3872      0.06%     55.06% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::40-49         2003      0.03%     55.09% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::50-59        19156      0.28%     55.37% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::60-69       127126      1.87%     57.25% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::70-79        93996      1.38%     58.63% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::80-89        13796      0.20%     58.84% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::90-99         4799      0.07%     58.91% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::100-109        10568      0.16%     59.06% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::110-119       252489      3.72%     62.78% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::120-129       787790     11.61%     74.39% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::130-139       165647      2.44%     76.83% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::140-149       194141      2.86%     79.69% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::150-159        96450      1.42%     81.11% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::160-169        20052      0.30%     81.41% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::170-179        58858      0.87%     82.27% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::180-189       127137      1.87%     84.15% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::190-199        49498      0.73%     84.88% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::200-209        31158      0.46%     85.34% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::210-219        75655      1.11%     86.45% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::220-229        52452      0.77%     87.22% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::230-239        89832      1.32%     88.55% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::240-249        91912      1.35%     89.90% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::250-259        70656      1.04%     90.94% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::260-269        66953      0.99%     91.93% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::270-279       121320      1.79%     93.72% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::280-289        70843      1.04%     94.76% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::290-299        54632      0.80%     95.56% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::300-309        44078      0.65%     96.21% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::310-319        38214      0.56%     96.78% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::320-329        33748      0.50%     97.27% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::330-339        31099      0.46%     97.73% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::340-349        31328      0.46%     98.19% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::350-359        24309      0.36%     98.55% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::360-369        19195      0.28%     98.84% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::370-379        15376      0.23%     99.06% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::380-389         8775      0.13%     99.19% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::390-399         5799      0.09%     99.28% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::400-409         3118      0.05%     99.32% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::410-419         2449      0.04%     99.36% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::420-429          972      0.01%     99.37% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::430-439          722      0.01%     99.38% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::440-449          519      0.01%     99.39% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::450-459          354      0.01%     99.40% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::460-469          137      0.00%     99.40% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::470-479          329      0.00%     99.40% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::480-489          288      0.00%     99.41% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::490-499          112      0.00%     99.41% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::500-509          194      0.00%     99.41% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::510-519           98      0.00%     99.41% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::520-529          187      0.00%     99.42% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::530-539           50      0.00%     99.42% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::540-549           44      0.00%     99.42% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::550-559           71      0.00%     99.42% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::560-569           61      0.00%     99.42% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::570-579           67      0.00%     99.42% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::580-589           47      0.00%     99.42% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::590-599           69      0.00%     99.42% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::600-609          218      0.00%     99.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::610-619          105      0.00%     99.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::620-629           92      0.00%     99.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::630-639           75      0.00%     99.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::640-649           94      0.00%     99.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::650-659          106      0.00%     99.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::660-669          146      0.00%     99.43% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::670-679          186      0.00%     99.44% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::680-689          144      0.00%     99.44% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::690-699          131      0.00%     99.44% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::700-709          248      0.00%     99.45% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::710-719          170      0.00%     99.45% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::720-729          206      0.00%     99.45% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::730-739          175      0.00%     99.45% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::740-749          257      0.00%     99.46% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::750-759          173      0.00%     99.46% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::760-769          214      0.00%     99.46% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::770-779          286      0.00%     99.47% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::780-789          272      0.00%     99.47% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::790-799          314      0.00%     99.48% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::800-809          556      0.01%     99.48% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::810-819          785      0.01%     99.50% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::820-829         6652      0.10%     99.59% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::830-839         5699      0.08%     99.68% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::840-849         2234      0.03%     99.71% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::850-859         1808      0.03%     99.74% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::860-869         1327      0.02%     99.76% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::870-879         1314      0.02%     99.78% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::880-889         1538      0.02%     99.80% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::890-899          928      0.01%     99.81% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::900-909          610      0.01%     99.82% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::910-919         1013      0.01%     99.84% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::920-929          269      0.00%     99.84% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::930-939          262      0.00%     99.84% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::940-949          294      0.00%     99.85% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::950-959          313      0.00%     99.85% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::960-969          353      0.01%     99.86% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::970-979          577      0.01%     99.87% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::980-989          608      0.01%     99.88% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::990-999          413      0.01%     99.88% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::overflows         8028      0.12%    100.00% # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::min_value            6                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::max_value         1304                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.missLatencyDist::total      6786951                       # number of WriteReq miss ticks histogram (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6919781                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6919781                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.980801                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.980801                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 47031.784352                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 47031.784352                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      5937721                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      5937721                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       849207                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       849207                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  39466568421                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  39466568421                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.122722                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.122722                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 46474.615048                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 46474.615048                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1193065                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             859434                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.388199                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0         1152                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          896                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           57977490                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          57977490                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   463783                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              13350733                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    679232                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1095248                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   9967                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1105840                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   453                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               10564267                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1959                       # Number of squashed instructions handled by decode (Count)
system.cpu.decode.mispredictedByPC                  0                       # Number of instructions that mispredicted due to pc (Count)
system.cpu.decode.mispredictedByNPC                 0                       # Number of instructions that mispredicted due to npc (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        10234                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        10234                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        10234                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        10234                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker         2721                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total         2721                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker         2721                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total         2721                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker    213968617                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total    213968617                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker    213968617                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total    213968617                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker        12955                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total        12955                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker        12955                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total        12955                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.210035                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.210035                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.210035                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.210035                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 78636.022418                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 78636.022418                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 78636.022418                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 78636.022418                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrHits::cpu.mmu.dtb.walker          457                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dtb_walker_cache.demandMshrHits::total          457                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dtb_walker_cache.overallMshrHits::cpu.mmu.dtb.walker          457                       # number of overall MSHR hits (Count)
system.cpu.dtb_walker_cache.overallMshrHits::total          457                       # number of overall MSHR hits (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker         2264                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total         2264                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker         2264                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total         2264                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker    181401363                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total    181401363                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker    181401363                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total    181401363                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.174759                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.174759                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.174759                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.174759                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 80124.276943                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 80124.276943                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 80124.276943                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 80124.276943                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements         2259                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        10234                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        10234                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker         2721                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total         2721                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker    213968617                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total    213968617                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::samples         2721                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::mean   157.171261                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::stdev    74.959244                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::0-9           17      0.62%      0.62% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::10-19            7      0.26%      0.88% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::20-29            4      0.15%      1.03% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::30-39            1      0.04%      1.07% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::40-49            5      0.18%      1.25% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::50-59            3      0.11%      1.36% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::60-69           10      0.37%      1.73% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::70-79            5      0.18%      1.91% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::80-89           11      0.40%      2.32% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::90-99           16      0.59%      2.90% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::100-109           28      1.03%      3.93% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::110-119          303     11.14%     15.07% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::120-129          684     25.14%     40.21% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::130-139           57      2.09%     42.30% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::140-149          426     15.66%     57.96% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::150-159          109      4.01%     61.96% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::160-169           45      1.65%     63.62% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::170-179          597     21.94%     85.56% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::180-189          137      5.03%     90.59% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::190-199           39      1.43%     92.02% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::200-209           11      0.40%     92.43% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::210-219           15      0.55%     92.98% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::220-229           32      1.18%     94.16% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::230-239           25      0.92%     95.08% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::240-249           14      0.51%     95.59% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::250-259           23      0.85%     96.44% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::260-269           13      0.48%     96.91% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::270-279           21      0.77%     97.68% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::280-289            8      0.29%     97.98% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::290-299           10      0.37%     98.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::300-309            8      0.29%     98.64% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::310-319            2      0.07%     98.71% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::320-329            3      0.11%     98.82% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::330-339            1      0.04%     98.86% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::340-349            2      0.07%     98.93% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::350-359            1      0.04%     98.97% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::370-379            1      0.04%     99.01% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::440-449            1      0.04%     99.04% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::510-519            1      0.04%     99.08% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::650-659            1      0.04%     99.12% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::680-689            1      0.04%     99.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::700-709            2      0.07%     99.23% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::720-729            1      0.04%     99.26% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::750-759            3      0.11%     99.38% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::780-789            5      0.18%     99.56% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::790-799            3      0.11%     99.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::810-819            1      0.04%     99.71% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::830-839            2      0.07%     99.78% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::850-859            2      0.07%     99.85% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::860-869            2      0.07%     99.93% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::870-879            1      0.04%     99.96% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::overflows            1      0.04%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::min_value            3                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::max_value         1036                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatencyDist::total         2721                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker        12955                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total        12955                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.210035                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.210035                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 78636.022418                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 78636.022418                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrHits::cpu.mmu.dtb.walker          457                       # number of ReadReq MSHR hits (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrHits::total          457                       # number of ReadReq MSHR hits (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker         2264                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total         2264                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker    181401363                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total    181401363                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.174759                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.174759                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 80124.276943                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 80124.276943                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.999674                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs        12841                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs         2280                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     5.632018                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.999674                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999980                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999980                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses        28174                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses        28174                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               8624                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       11283590                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1554416                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            1217114                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      15537532                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   20832                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                      13949                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  539                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         20680                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    283424                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     8                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       54                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           15598963                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.723368                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.127609                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 13435094     86.13%     86.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    83533      0.54%     86.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   503956      3.23%     89.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    84818      0.54%     90.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   324873      2.08%     92.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   171295      1.10%     93.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   537225      3.44%     97.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    22223      0.14%     97.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    78347      0.50%     97.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::9                    38909      0.25%     97.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::10                  259146      1.66%     99.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::11                    8270      0.05%     99.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::12                   10617      0.07%     99.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::13                    4860      0.03%     99.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::14                    9056      0.06%     99.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::15                    1599      0.01%     99.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::16                   25142      0.16%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value               16                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             15598963                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.099600                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.722998                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         283415                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            283415                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        283415                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           283415                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            9                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               9                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            9                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              9                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       674500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       674500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       674500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       674500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       283424                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        283424                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       283424                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       283424                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000032                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000032                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000032                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000032                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 74944.444444                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 74944.444444                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 74944.444444                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 74944.444444                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total             1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst            1                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total            1                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst            8                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            8                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            8                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            8                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst       644000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       644000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst       644000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       644000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000028                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000028                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000028                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000028                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst        80500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total        80500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst        80500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total        80500                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       283415                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          283415                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            9                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             9                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       674500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       674500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatencyDist::samples            9                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::mean   149.888889                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::stdev    51.738391                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::20-29            1     11.11%     11.11% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::140-149            4     44.44%     55.56% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::150-159            1     11.11%     66.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::170-179            1     11.11%     77.78% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::180-189            1     11.11%     88.89% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::210-219            1     11.11%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::min_value           29                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::max_value          219                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.missLatencyDist::total            9                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       283424                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       283424                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000032                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000032                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 74944.444444                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 74944.444444                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst            1                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total            1                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            8                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            8                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst       644000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       644000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000028                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000028                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst        80500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total        80500                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           430.238034                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               473307                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                435                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1088.062069                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   430.238034                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.210077                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.210077                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          435                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           30                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          401                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.212402                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2267400                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2267400                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      9967                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      81872                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  3422251                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               10449905                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1881                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   315632                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6974842                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   881                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  3420557                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2868                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           3743                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         5093                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 8836                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 10166740                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                10162799                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   1763581                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   4956197                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.651183                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.355834                       # Average fanout of values written-back ((Count/Count))
system.cpu.iew.fetchStallReason::NoStall     19651325                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IcacheStall       130713                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ITlbStall       139207                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::DTlbStall     32320432                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::BpStall       122112                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::IntStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::TrapStall        86422                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FragStall     10431544                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SquashStall            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::FetchBufferInvalid        22701                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstMisPred            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstSquashed            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::SerializeStall       826608                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LongExecute       194752                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::InstNotReady        16304                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL1Stall       443328                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL2Stall       231184                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::LoadL3Stall      9062112                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL1Stall     56371984                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL2Stall       138704                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::StoreL3Stall    111019632                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::ResumeUnblock            0                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::CommitSquash      1304112                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::Other        7070232                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.fetchStallReason::total      249583408                       # Number of fetch stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::NoStall     12384038                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IcacheStall        45102                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ITlbStall        50154                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::DTlbStall     12410568                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::BpStall        43962                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::IntStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::TrapStall        21174                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FragStall            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SquashStall        59802                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::FetchBufferInvalid           48                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstMisPred         1177                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstSquashed         1959                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::SerializeStall       310866                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LongExecute        77376                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::InstNotReady         6384                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL1Stall       168630                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL2Stall        87114                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::LoadL3Stall      3407472                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL1Stall     22022988                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL2Stall        52062                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::StoreL3Stall     41741760                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::ResumeUnblock            0                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::CommitSquash       500856                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::Other        200286                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.decodeStallReason::total      93593778                       # Number of decode stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::NoStall     10786178                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IcacheStall         7674                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ITlbStall        49830                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::DTlbStall     12149889                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::BpStall         8952                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::IntStall            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::TrapStall        16728                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FragStall      2110990                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SquashStall       114246                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::FetchBufferInvalid           30                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstMisPred            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstSquashed         2070                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::SerializeStall       310270                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LongExecute        68275                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::InstNotReady         5816                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL1Stall       160921                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL2Stall        84009                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::LoadL3Stall      3380841                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL1Stall     21595980                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL2Stall        50021                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::StoreL3Stall     41810510                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::ResumeUnblock            0                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::CommitSquash       581526                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::Other        299022                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.renameStallReason::total      93593778                       # Number of rename stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::NoStall     10451786                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IcacheStall         7290                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ITlbStall        49614                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::DTlbStall      9951553                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::BpStall         8772                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::IntStall            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::TrapStall        12450                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FragStall      7283383                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SquashStall        25416                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::FetchBufferInvalid           30                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstMisPred            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstSquashed         2079                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::SerializeStall       307170                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LongExecute        43392                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::InstNotReady         3902                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL1Stall       152900                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL2Stall        81546                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::LoadL3Stall      3361674                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL1Stall     18884495                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL2Stall        46445                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::StoreL3Stall     41561622                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::ResumeUnblock            0                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::CommitSquash       772158                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::Other       586101                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.iew.dispatchStallReason::total     93593778                       # Number of dispatch stall reasons each tick (Total) (Count)
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker         1066                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total         1066                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker         1066                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total         1066                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker          191                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total          191                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker          191                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total          191                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker     14000994                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total     14000994                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker     14000994                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total     14000994                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker         1257                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total         1257                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker         1257                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total         1257                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.151949                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.151949                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.151949                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.151949                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 73303.633508                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 73303.633508                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 73303.633508                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 73303.633508                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrHits::cpu.mmu.itb.walker           10                       # number of demand (read+write) MSHR hits (Count)
system.cpu.itb_walker_cache.demandMshrHits::total           10                       # number of demand (read+write) MSHR hits (Count)
system.cpu.itb_walker_cache.overallMshrHits::cpu.mmu.itb.walker           10                       # number of overall MSHR hits (Count)
system.cpu.itb_walker_cache.overallMshrHits::total           10                       # number of overall MSHR hits (Count)
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker          181                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total          181                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker          181                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total          181                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker     13387000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total     13387000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker     13387000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total     13387000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.143994                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.143994                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.143994                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.143994                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 73961.325967                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 73961.325967                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 73961.325967                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 73961.325967                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements          181                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker         1066                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total         1066                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker          191                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total          191                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker     14000994                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total     14000994                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::samples          191                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::mean   146.586387                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::stdev    68.849505                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::10-19            2      1.05%      1.05% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::30-39            3      1.57%      2.62% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::40-49            2      1.05%      3.66% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::50-59            1      0.52%      4.19% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::100-109            1      0.52%      4.71% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::110-119            6      3.14%      7.85% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::120-129          102     53.40%     61.26% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::130-139            4      2.09%     63.35% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::140-149           15      7.85%     71.20% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::150-159            3      1.57%     72.77% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::160-169            4      2.09%     74.87% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::170-179           24     12.57%     87.43% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::180-189            3      1.57%     89.01% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::190-199            2      1.05%     90.05% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::200-209            1      0.52%     90.58% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::210-219            1      0.52%     91.10% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::220-229            2      1.05%     92.15% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::230-239            1      0.52%     92.67% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::240-249            4      2.09%     94.76% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::250-259            3      1.57%     96.34% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::260-269            1      0.52%     96.86% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::270-279            1      0.52%     97.38% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::280-289            1      0.52%     97.91% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::290-299            1      0.52%     98.43% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::380-389            2      1.05%     99.48% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::780-789            1      0.52%    100.00% # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::min_value           12                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::max_value          788                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatencyDist::total          191                       # number of ReadReq miss ticks histogram (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker         1257                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total         1257                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.151949                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.151949                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 73303.633508                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 73303.633508                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrHits::cpu.mmu.itb.walker           10                       # number of ReadReq MSHR hits (Count)
system.cpu.itb_walker_cache.ReadReq.mshrHits::total           10                       # number of ReadReq MSHR hits (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker          181                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total          181                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker     13387000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total     13387000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.143994                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.143994                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 73961.325967                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 73961.325967                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs         1543                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs          197                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     7.832487                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses         2695                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses         2695                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       56475                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   90315                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   73                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2868                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  54873                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1803                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             225317                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             15.771775                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            56.580347                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 209801     93.11%     93.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  213      0.09%     93.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  111      0.05%     93.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  124      0.06%     93.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   73      0.03%     93.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   76      0.03%     93.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   81      0.04%     93.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   78      0.03%     93.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   86      0.04%     93.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  136      0.06%     93.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                303      0.13%     93.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                795      0.35%     94.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               4248      1.89%     95.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                445      0.20%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                336      0.15%     96.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1204      0.53%     96.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                320      0.14%     96.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1449      0.64%     97.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1776      0.79%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                465      0.21%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                226      0.10%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                134      0.06%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                170      0.08%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                172      0.08%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                205      0.09%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                169      0.08%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                158      0.07%     99.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                185      0.08%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 79      0.04%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 90      0.04%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1609      0.71%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1294                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               225317                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::samples       225317                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::mean     4.016159                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::stdev    25.730810                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::0-9        223542     99.21%     99.21% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::10-19           11      0.00%     99.22% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::20-29            3      0.00%     99.22% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::30-39            2      0.00%     99.22% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::40-49            1      0.00%     99.22% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::60-69            2      0.00%     99.22% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::70-79            6      0.00%     99.22% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::80-89            8      0.00%     99.23% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::90-99            7      0.00%     99.23% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::100-109            8      0.00%     99.23% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::110-119           20      0.01%     99.24% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::120-129          323      0.14%     99.39% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::130-139           35      0.02%     99.40% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::140-149           24      0.01%     99.41% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::150-159           96      0.04%     99.45% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::160-169           21      0.01%     99.46% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::170-179           29      0.01%     99.48% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::180-189          172      0.08%     99.55% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::190-199           31      0.01%     99.57% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::200-209            7      0.00%     99.57% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::210-219           10      0.00%     99.57% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::220-229           16      0.01%     99.58% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::230-239           30      0.01%     99.59% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::240-249           59      0.03%     99.62% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::250-259           25      0.01%     99.63% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::260-269           24      0.01%     99.64% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::270-279          114      0.05%     99.69% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::280-289           17      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::290-299           64      0.03%     99.73% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::overflows          610      0.27%    100.00% # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::max_value         1188                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.lsq0.loadTranslationLat::total       225317                       # Distribution of cycle latency between the first time a load is issued and its translation completion (Unspecified)
system.cpu.mmu.dtb.readHits                    276482                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                    2918                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                279400                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  6944037                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  39366                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              6983403                       # write accesses (Count)
system.cpu.mmu.dtb.hits                       7220519                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                       42284                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                   7262803                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                    283738                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     434                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                284172                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                        283738                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         434                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                    284172                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   9967                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   792684                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 4217465                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          51171                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1436052                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               9091624                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               10517147                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 10063                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.LQFullEvents                    163                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                8921471                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           11853                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands             2177406                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    18838704                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 18617141                       # Number of integer rename lookups (Count)
system.cpu.rename.committedMaps               1837486                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   339917                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     602                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 599                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   4554966                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         25510450                       # The number of ROB reads (Count)
system.cpu.rob.writes                        20992436                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  9999998                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   10000058                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 459463                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    459463                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                459463                       # number of overall hits (Count)
system.l2.overallHits::total                   459463                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker         2253                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker          181                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                    8                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               385650                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  388092                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker         2253                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker          181                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                   8                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              385650                       # number of overall misses (Count)
system.l2.overallMisses::total                 388092                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker    177841495                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker     13113000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst          636000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     35371389270                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        35562979765                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker    177841495                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker     13113000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst         636000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    35371389270                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       35562979765                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker         2253                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker          181                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                  8                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             845113                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                847555                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker         2253                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker          181                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 8                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            845113                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               847555                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.456330                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.457896                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.456330                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.457896                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 78935.417221                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 72447.513812                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst        79500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 91718.888292                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    91635.436353                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 78935.417221                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 72447.513812                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst        79500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 91718.888292                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   91635.436353                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               387312                       # number of writebacks (Count)
system.l2.writebacks::total                    387312                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker            3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     3                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker            3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    3                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker         2253                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker          178                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst                8                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           385650                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              388089                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker         2253                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker          178                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst               8                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          385650                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             388089                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker    160943995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker     11736500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst       576000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  32479014270                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    32652270765                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker    160943995                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker     11736500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst       576000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  32479014270                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   32652270765                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.983425                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.456330                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.457892                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.983425                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.456330                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.457892                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 71435.417221                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 65935.393258                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst        72000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 84218.888292                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 84136.037777                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 71435.417221                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 65935.393258                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst        72000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 84218.888292                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 84136.037777                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         387312                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks         1943                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total           1943                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data          10642                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total             10642                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data         1629                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total            1629                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data        12271                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total         12271                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.132752                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.132752                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data         1629                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total         1629                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data     78216774                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     78216774                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.132752                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.132752                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 48015.208103                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 48015.208103                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst             8                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total                8                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst       636000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total       636000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatencyDist::samples            8                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::mean          159                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::stdev    26.656546                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::130-139            1     12.50%     12.50% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::140-149            4     50.00%     62.50% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::170-179            2     25.00%     87.50% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::210-219            1     12.50%    100.00% # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::min_value          137                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::max_value          213                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.missLatencyDist::total            8                       # number of ReadCleanReq miss ticks histogram (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            8                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total              8                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst        79500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        79500                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst            8                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total            8                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst       576000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total       576000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst        72000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total        72000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             459460                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                459460                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           377494                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              377494                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  34660442270                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    34660442270                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatencyDist::samples       377494                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::mean   183.633793                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::stdev   112.791993                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::50-59         4401      1.17%      1.17% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::60-69        18960      5.02%      6.19% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::70-79         4613      1.22%      7.41% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::80-89         1046      0.28%      7.69% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::90-99          359      0.10%      7.78% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::100-109           92      0.02%      7.81% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::110-119        49393     13.08%     20.89% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::120-129        95800     25.38%     46.27% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::130-139        11032      2.92%     49.19% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::140-149        25936      6.87%     56.06% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::150-159         6358      1.68%     57.75% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::160-169         1894      0.50%     58.25% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::170-179         9727      2.58%     60.83% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::180-189        16629      4.41%     65.23% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::190-199         4134      1.10%     66.33% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::200-209         5305      1.41%     67.73% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::210-219         8306      2.20%     69.93% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::220-229         6880      1.82%     71.75% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::230-239        13910      3.68%     75.44% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::240-249        10286      2.72%     78.16% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::250-259         8443      2.24%     80.40% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::260-269        10268      2.72%     83.12% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::270-279        13678      3.62%     86.74% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::280-289         7956      2.11%     88.85% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::290-299         6225      1.65%     90.50% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::300-309         5384      1.43%     91.93% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::310-319         4701      1.25%     93.17% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::320-329         4004      1.06%     94.23% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::330-339         3762      1.00%     95.23% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::340-349         3812      1.01%     96.24% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::350-359         2684      0.71%     96.95% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::360-369         2152      0.57%     97.52% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::370-379         1792      0.47%     97.99% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::380-389          942      0.25%     98.24% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::390-399          633      0.17%     98.41% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::400-409          343      0.09%     98.50% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::410-419          251      0.07%     98.57% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::420-429          112      0.03%     98.60% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::430-439           83      0.02%     98.62% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::440-449           49      0.01%     98.63% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::450-459           39      0.01%     98.64% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::460-469           22      0.01%     98.65% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::470-479           39      0.01%     98.66% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::480-489           32      0.01%     98.67% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::490-499           17      0.00%     98.67% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::500-509           16      0.00%     98.68% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::510-519           21      0.01%     98.68% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::520-529           16      0.00%     98.69% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::530-539            4      0.00%     98.69% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::540-549           10      0.00%     98.69% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::550-559            7      0.00%     98.69% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::560-569            8      0.00%     98.69% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::570-579            7      0.00%     98.70% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::580-589            4      0.00%     98.70% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::590-599           13      0.00%     98.70% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::600-609           30      0.01%     98.71% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::610-619            6      0.00%     98.71% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::620-629           17      0.00%     98.71% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::630-639            5      0.00%     98.72% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::640-649           11      0.00%     98.72% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::650-659           13      0.00%     98.72% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::660-669           26      0.01%     98.73% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::670-679           17      0.00%     98.73% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::680-689           21      0.01%     98.74% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::690-699           22      0.01%     98.75% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::700-709           26      0.01%     98.75% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::710-719           24      0.01%     98.76% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::720-729           24      0.01%     98.77% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::730-739           28      0.01%     98.77% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::740-749           30      0.01%     98.78% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::750-759           20      0.01%     98.79% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::760-769           34      0.01%     98.79% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::770-779           35      0.01%     98.80% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::780-789           40      0.01%     98.81% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::790-799           46      0.01%     98.83% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::800-809           69      0.02%     98.85% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::810-819          102      0.03%     98.87% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::820-829         1302      0.34%     99.22% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::830-839          314      0.08%     99.30% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::840-849          263      0.07%     99.37% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::850-859          189      0.05%     99.42% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::860-869          161      0.04%     99.46% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::870-879          176      0.05%     99.51% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::880-889          196      0.05%     99.56% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::890-899           89      0.02%     99.58% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::900-909          109      0.03%     99.61% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::910-919           81      0.02%     99.63% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::920-929           28      0.01%     99.64% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::930-939           42      0.01%     99.65% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::940-949           35      0.01%     99.66% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::950-959           38      0.01%     99.67% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::960-969           57      0.02%     99.69% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::970-979           76      0.02%     99.71% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::980-989           63      0.02%     99.72% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::990-999           57      0.02%     99.74% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::overflows          982      0.26%    100.00% # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::min_value           58                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::max_value         1298                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.missLatencyDist::total       377494                       # number of ReadExReq miss ticks histogram (Tick)
system.l2.ReadExReq.accesses::cpu.data         836954                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            836954                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.451033                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.451033                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 91817.200459                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 91817.200459                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       377494                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          377494                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  31829237270                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  31829237270                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.451033                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.451033                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 84317.200459                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 84317.200459                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker         2253                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker          181                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data         8156                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           10590                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker    177841495                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker     13113000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    710947000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    901901495                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatencyDist::samples        10590                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::mean   170.330312                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::stdev    85.904530                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::20-29            2      0.02%      0.02% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::30-39            1      0.01%      0.03% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::60-69            1      0.01%      0.04% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::110-119         2687     25.37%     25.41% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::120-129          492      4.65%     30.06% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::130-139          131      1.24%     31.29% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::140-149         1421     13.42%     44.71% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::150-159          351      3.31%     48.03% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::160-169          181      1.71%     49.74% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::170-179         2883     27.22%     76.96% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::180-189          604      5.70%     82.66% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::190-199          288      2.72%     85.38% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::200-209          155      1.46%     86.85% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::210-219          176      1.66%     88.51% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::220-229          175      1.65%     90.16% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::230-239          140      1.32%     91.48% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::240-249          166      1.57%     93.05% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::250-259          146      1.38%     94.43% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::260-269          114      1.08%     95.51% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::270-279           88      0.83%     96.34% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::280-289           84      0.79%     97.13% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::290-299           55      0.52%     97.65% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::300-309           32      0.30%     97.95% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::310-319           21      0.20%     98.15% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::320-329           10      0.09%     98.24% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::330-339            8      0.08%     98.32% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::340-349            7      0.07%     98.39% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::350-359            9      0.08%     98.47% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::360-369            4      0.04%     98.51% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::370-379            5      0.05%     98.56% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::380-389            1      0.01%     98.56% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::390-399            1      0.01%     98.57% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::410-419            1      0.01%     98.58% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::420-429            1      0.01%     98.59% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::430-439            1      0.01%     98.60% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::510-519            1      0.01%     98.61% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::520-529            1      0.01%     98.62% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::540-549            1      0.01%     98.63% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::550-559            1      0.01%     98.64% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::560-569            1      0.01%     98.65% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::570-579            1      0.01%     98.66% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::600-609            1      0.01%     98.67% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::610-619            1      0.01%     98.68% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::620-629            1      0.01%     98.69% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::640-649            1      0.01%     98.70% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::650-659            1      0.01%     98.71% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::660-669            2      0.02%     98.73% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::670-679            2      0.02%     98.74% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::680-689            5      0.05%     98.79% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::690-699            4      0.04%     98.83% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::700-709            2      0.02%     98.85% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::710-719            5      0.05%     98.90% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::720-729            4      0.04%     98.93% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::730-739            3      0.03%     98.96% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::740-749            5      0.05%     99.01% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::750-759            2      0.02%     99.03% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::760-769            7      0.07%     99.09% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::770-779            2      0.02%     99.11% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::780-789           16      0.15%     99.26% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::790-799            7      0.07%     99.33% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::800-809            5      0.05%     99.38% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::810-819            7      0.07%     99.44% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::820-829           10      0.09%     99.54% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::830-839            9      0.08%     99.62% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::840-849            9      0.08%     99.71% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::850-859            7      0.07%     99.77% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::860-869            7      0.07%     99.84% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::870-879            6      0.06%     99.90% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::880-889            2      0.02%     99.92% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::890-899            3      0.03%     99.94% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::900-909            1      0.01%     99.95% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::940-949            1      0.01%     99.96% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::970-979            1      0.01%     99.97% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::overflows            3      0.03%    100.00% # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::min_value           25                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::max_value         1031                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.missLatencyDist::total        10590                       # number of ReadSharedReq miss ticks histogram (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker         2253                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker          181                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data         8159                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         10593                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.999632                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999717                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 78935.417221                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 72447.513812                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 87168.587543                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 85165.391407                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker         2253                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker          178                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data         8156                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        10587                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker    160943995                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker     11736500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    649777000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    822457495                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.983425                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.999632                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999434                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 71435.417221                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 65935.393258                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 79668.587543                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 77685.604515                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.misses::cpu.data               5                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  5                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.accesses::cpu.data             5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data             1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total                1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMisses::cpu.data            5                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              5                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data        54500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        54500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data        10900                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        10900                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         5607                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             5607                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         5607                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         5607                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       851749                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           851749                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       851749                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       851749                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16275.899070                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1343762                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     873657                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.538089                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   16275.899070                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.993402                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.993402                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16240                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                 1152                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                10607                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 4481                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.991211                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   14610396                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1327461                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    387312.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples      2253.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples       178.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    356146.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000046845788                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        21598                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        21598                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              789392                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             367383                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      388089                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     387312                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    388089                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   387312                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  29504                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       4.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.83                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                388089                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               387312                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   52758                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   46826                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   56484                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   76712                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   60749                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   26031                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   22371                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   16463                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      62                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      52                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     38                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   2499                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   5229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                   6813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                   8715                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  11981                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  16638                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  22402                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  29947                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  31828                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  35877                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  36760                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  33396                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  28398                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  24439                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  22843                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  22348                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  22040                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  22069                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                    690                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                    454                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                    287                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                    188                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                    136                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                    117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                     63                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                     55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                     57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                     45                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     33                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                    17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                    17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                    14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                    14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        21598                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.604130                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     11.457537                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-3            1762      8.16%      8.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7             907      4.20%     12.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11           1177      5.45%     17.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15          2257     10.45%     28.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19         12652     58.58%     86.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23           977      4.52%     91.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27           753      3.49%     94.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31           136      0.63%     95.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35           117      0.54%     96.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39            47      0.22%     96.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43            59      0.27%     96.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47            49      0.23%     96.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51            46      0.21%     96.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55            47      0.22%     97.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59            41      0.19%     97.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63            70      0.32%     97.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67            91      0.42%     98.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71            97      0.45%     98.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75           102      0.47%     99.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79           129      0.60%     99.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-83            66      0.31%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::84-87             6      0.03%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-91             1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::92-95             1      0.00%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-99             1      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::100-103            3      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::104-107            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::108-111            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-131            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         21598                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        21598                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.932957                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.357956                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      6.209471                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            17270     79.96%     79.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              312      1.44%     81.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              768      3.56%     84.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              555      2.57%     87.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              336      1.56%     89.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              238      1.10%     90.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              195      0.90%     91.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23              198      0.92%     92.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24              153      0.71%     92.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25              185      0.86%     93.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26              124      0.57%     94.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27               90      0.42%     94.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               86      0.40%     94.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29               75      0.35%     95.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30               89      0.41%     95.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31               53      0.25%     95.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32               83      0.38%     96.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33               89      0.41%     96.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34               44      0.20%     96.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::35               43      0.20%     97.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36               43      0.20%     97.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::37               29      0.13%     97.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38               47      0.22%     97.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::39               41      0.19%     97.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40               46      0.21%     98.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::41               37      0.17%     98.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42               26      0.12%     98.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::43               28      0.13%     98.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44               25      0.12%     98.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::45               21      0.10%     98.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46               12      0.06%     98.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::47               12      0.06%     98.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48               15      0.07%     98.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::49               13      0.06%     99.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50               14      0.06%     99.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::51               18      0.08%     99.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52               10      0.05%     99.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::53               11      0.05%     99.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::54                7      0.03%     99.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::55                9      0.04%     99.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56               12      0.06%     99.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::57               12      0.06%     99.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::58                9      0.04%     99.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::59                9      0.04%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60                8      0.04%     99.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::61               14      0.06%     99.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::62               10      0.05%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::63               12      0.06%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64                6      0.03%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::65                4      0.02%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::66                2      0.01%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::67                7      0.03%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68                5      0.02%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::69                4      0.02%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::70                9      0.04%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::71                3      0.01%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::72                2      0.01%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::73                1      0.00%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::74                2      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::75                2      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::76                4      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::77                2      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::78                1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::79                2      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80                1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::84                1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::87                3      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::92                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         21598                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 1888256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                24837696                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             24787968                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              3182960712.54698801                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              3176588049.38557625                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    7803350000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      10063.63                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker       144192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker        11392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     22793344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     24788224                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 18478262.680386107415                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 1459889.372884477023                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 65613.005522897845                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2920976183.119747161865                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 3176620855.888338088989                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker         2253                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker          178                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       385650                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       387312                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker     86744874                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      5851782                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst       315180                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  19687301444                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 458424440350                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     38501.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     32875.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     39397.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     51049.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1183605.05                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker       144192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker        11392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     24681600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       24837696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     24433856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     24433856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker         2253                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker          178                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       385650                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          388089                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       381779                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         381779                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker     18478263                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker      1459889                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst          65613                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     3162956947                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        3182960713                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        65613                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         65613                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   3131208454                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       3131208454                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   3131208454                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker     18478263                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker      1459889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         65613                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    3162956947                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       6314169167                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               358585                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              387316                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        18604                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        10944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         4735                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        16241                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        28687                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        29070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         8291                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         2636                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         3312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         6455                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         8628                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2570                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         6130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1439                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         5266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        15718                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         6437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         3563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        18072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        29290                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        28492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        11692                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        12357                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        10238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        10791                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         8525                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        10665                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        10196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        10895                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         7465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         9510                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        18568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        12050                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         6995                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        16184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        28544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        28924                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         8405                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         2643                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         4971                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         9999                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        10211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2587                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         7505                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1476                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         6887                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        17773                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         6622                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18         3675                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        19122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        29411                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        28613                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        11649                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        13461                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        10961                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        10259                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        10437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        13464                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        10297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        12431                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         8817                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        12724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             13507844460                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1194805220                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        19780213280                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                37669.85                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           55161.85                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              326272                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             347350                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            90.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.68                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        72274                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   660.467001                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   450.449762                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   407.317093                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        11100     15.36%     15.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         8193     11.34%     26.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5346      7.40%     34.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         3204      4.43%     38.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         2655      3.67%     42.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         2058      2.85%     45.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1863      2.58%     47.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         1612      2.23%     49.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        36243     50.15%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        72274                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              22949440                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           24788224                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2940.979948                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             3176.620856                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   31.85                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               15.31                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              16.54                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.31                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    102731690.880000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    136555587.907200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   650628876.307200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  629923929.600000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1388148382.454380                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 6278738183.726398                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 269673111.590401                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  9456399762.465599                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1211.841425                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    379046792                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    350700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7073584208                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    122688584.928000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    163117047.072000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   857693233.420800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  825801707.135999                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1388148382.454380                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 6474407016.873600                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 119328697.420799                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  9951184669.305601                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1275.248310                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    148477220                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    350700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   7304153780                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               10595                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        381779                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          5533                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1943                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 5                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             377494                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            377494                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           10595                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           1629                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      1167067                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      1167067                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1167067                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     49625664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     49625664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 49625664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             389723                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   389723    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               389723                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer1.occupancy          2363682500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1989315320                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         778979                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       389780                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp              10612                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1233528                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        11170                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             2440                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                5                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               5                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            836954                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           836956                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq              8                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         10604                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq         12271                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp        12271                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           16                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2572166                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          543                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port         6776                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                2579501                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    108960064                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        11584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       144192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               109116352                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          387323                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  24788672                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1252539                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000505                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.025628                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1252001     99.96%     99.96% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     443      0.04%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      95      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1252539                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1303690938                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy              8000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         851253000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            182497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy           2264000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1734964                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       869643                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          632                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED   7803331000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
