/**
 * \file
 *
 * \brief PPLC interface Configuration. [SAMG55_XPL - PL460]
 *
 * Copyright (c) 2020 Atmel Corporation. All rights reserved.
 *
 * \asf_license_start
 *
 * \page License
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * 1. Redistributions of source code must retain the above copyright notice,
 *    this list of conditions and the following disclaimer.
 *
 * 2. Redistributions in binary form must reproduce the above copyright notice,
 *    this list of conditions and the following disclaimer in the documentation
 *    and/or other materials provided with the distribution.
 *
 * 3. The name of Atmel may not be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * 4. This software may only be redistributed and used in connection with an
 *    Atmel microcontroller product.
 *
 * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
 * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
 * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 * \asf_license_stop
 *
 */

#ifndef CONF_PPLC_IF_H_INCLUDE
#define CONF_PPLC_IF_H_INCLUDE

/* Select the SPI module that PPLC is connected to */
#define PPLC_SPI_MODULE               SPI5
#define PPLC_SPI_ID                   ID_FLEXCOM5

/* Chip select used by PPLC internal peripheral  */
#define PPLC_CS                       0

/* Interruption pin used by PPLC internal peripheral */
#define PPLC_INT_GPIO                 EXT1_PIN_9
#define PPLC_INT_FLAGS                IOPORT_MODE_DEBOUNCE
#define PPLC_INT_SENSE                IOPORT_SENSE_FALLING

#define PPLC_INT_MASK                 PIO_PA24
#define PPLC_INT_PIO                  PIOA
#define PPLC_INT_ID                   ID_PIOA
#define PPLC_INT_TYPE                 PIO_INPUT
#define PPLC_INT_ATTR                 (PIO_DEGLITCH | PIO_IT_LOW_LEVEL)
#define PPLC_INT_IRQn                 PIOA_IRQn

/* Programmable Clock Settings (Hz) */
#define PPLC_CLOCK                    8000000

/* ATPL360 Reset pin definition */
#define PPLC_RESET_GPIO               EXT1_PIN_7
#define PPLC_RESET_ACTIVE_LEVEL       IOPORT_PIN_LEVEL_LOW
#define PPLC_RESET_INACTIVE_LEVEL     IOPORT_PIN_LEVEL_HIGH

/* ATPL360 LDO Enable pin definition */
#define PPLC_LDO_EN_GPIO              EXT1_PIN_8
#define PPLC_LDO_EN_ACTIVE_LEVEL      IOPORT_PIN_LEVEL_HIGH
#define PPLC_LDO_EN_INACTIVE_LEVEL    IOPORT_PIN_LEVEL_LOW

/* ATPL360 STBY pin definition */
#define PPLC_STBY_GPIO                EXT1_PIN_11
#define PPLC_STBY_ACTIVE_LEVEL        IOPORT_PIN_LEVEL_HIGH
#define PPLC_STBY_INACTIVE_LEVEL      IOPORT_PIN_LEVEL_LOW

/* PL460 NTHW0 pin definition */
#define PPLC_NTHW0_GPIO               EXT1_PIN_10

/* PL460 TX_ENABLE pin definition (old CD pin) */
#define PPLC_TX_ENABLE_GPIO           EXT1_PIN_12
#define PPLC_TX_ENABLE_ACTIVE_LEVEL   IOPORT_PIN_LEVEL_HIGH
#define PPLC_TX_ENABLE_INACTIVE_LEVEL IOPORT_PIN_LEVEL_LOW

/* ADC channel for PVDD monitor */
#define PPLC_PVDD_MON_ADC_CHN         ADC_CHANNEL_0

#endif  /* CONF_PPLC_IF_H_INCLUDE */
