#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "E:\Programs\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\Programs\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\Programs\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\Programs\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\Programs\iverilog\lib\ivl\va_math.vpi";
:vpi_module "E:\Programs\iverilog\lib\ivl\v2009.vpi";
S_00000285ae1ddaf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000285ae1ddc80 .scope module, "fullSub_tb" "fullSub_tb" 3 3;
 .timescale -9 -9;
v00000285ae1045f0_0 .net "bo", 0 0, L_00000285ae165600;  1 drivers
v00000285ae104910_0 .net "s", 0 0, L_00000285ae0d2b30;  1 drivers
v00000285ae103e70_0 .var "x", 0 0;
v00000285ae103f10_0 .var "y", 0 0;
v00000285ae159f80_0 .var "z", 0 0;
S_00000285ae1dcca0 .scope module, "fs" "fullSubtractor" 3 7, 4 3 0, S_00000285ae1ddc80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "bo";
    .port_info 1 /OUTPUT 1 "s";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "bi";
v00000285ae1040f0_0 .net "bi", 0 0, v00000285ae159f80_0;  1 drivers
v00000285ae104b90_0 .net "bo", 0 0, L_00000285ae165600;  alias, 1 drivers
v00000285ae104190_0 .net "bo1", 0 0, L_00000285ae0d2660;  1 drivers
v00000285ae1044b0_0 .net "bo2", 0 0, L_00000285ae1654b0;  1 drivers
v00000285ae104550_0 .net "s", 0 0, L_00000285ae0d2b30;  alias, 1 drivers
v00000285ae1049b0_0 .net "x", 0 0, v00000285ae103e70_0;  1 drivers
v00000285ae104870_0 .net "xn", 0 0, L_00000285ae0d2f70;  1 drivers
v00000285ae103c90_0 .net "xnor_xy", 0 0, L_00000285ae0d26d0;  1 drivers
v00000285ae103dd0_0 .net "xor_xy", 0 0, L_00000285ae106590;  1 drivers
v00000285ae104a50_0 .net "y", 0 0, v00000285ae103f10_0;  1 drivers
S_00000285ae106920 .scope module, "a1" "andGate" 4 13, 5 3 0, S_00000285ae1dcca0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "xy";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_00000285ae0d2660/d .functor AND 1, L_00000285ae0d2f70, v00000285ae103f10_0, C4<1>, C4<1>;
L_00000285ae0d2660 .delay 1 (5,5,5) L_00000285ae0d2660/d;
v00000285ae0d2d50_0 .net "x", 0 0, L_00000285ae0d2f70;  alias, 1 drivers
v00000285ae1dce30_0 .net "xy", 0 0, L_00000285ae0d2660;  alias, 1 drivers
v00000285ae1dced0_0 .net "y", 0 0, v00000285ae103f10_0;  alias, 1 drivers
S_00000285ae106ab0 .scope module, "a2" "andGate" 4 15, 5 3 0, S_00000285ae1dcca0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "xy";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_00000285ae1654b0/d .functor AND 1, L_00000285ae0d26d0, v00000285ae159f80_0, C4<1>, C4<1>;
L_00000285ae1654b0 .delay 1 (5,5,5) L_00000285ae1654b0/d;
v00000285ae106c40_0 .net "x", 0 0, L_00000285ae0d26d0;  alias, 1 drivers
v00000285ae106ce0_0 .net "xy", 0 0, L_00000285ae1654b0;  alias, 1 drivers
v00000285ae1dde10_0 .net "y", 0 0, v00000285ae159f80_0;  alias, 1 drivers
S_00000285ae1dead0 .scope module, "n1" "notGate" 4 12, 6 3 0, S_00000285ae1dcca0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "xn";
    .port_info 1 /INPUT 1 "x";
L_00000285ae0d2f70/d .functor NOT 1, v00000285ae103e70_0, C4<0>, C4<0>, C4<0>;
L_00000285ae0d2f70 .delay 1 (2,2,2) L_00000285ae0d2f70/d;
v00000285ae1ddeb0_0 .net "x", 0 0, v00000285ae103e70_0;  alias, 1 drivers
v00000285ae1dec60_0 .net "xn", 0 0, L_00000285ae0d2f70;  alias, 1 drivers
S_00000285ae1ded00 .scope module, "n2" "notGate" 4 14, 6 3 0, S_00000285ae1dcca0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "xn";
    .port_info 1 /INPUT 1 "x";
L_00000285ae0d26d0/d .functor NOT 1, L_00000285ae106590, C4<0>, C4<0>, C4<0>;
L_00000285ae0d26d0 .delay 1 (2,2,2) L_00000285ae0d26d0/d;
v00000285ae104370_0 .net "x", 0 0, L_00000285ae106590;  alias, 1 drivers
v00000285ae104230_0 .net "xn", 0 0, L_00000285ae0d26d0;  alias, 1 drivers
S_00000285ae10aa10 .scope module, "o" "orGate" 4 16, 7 3 0, S_00000285ae1dcca0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "xy";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_00000285ae165600/d .functor OR 1, L_00000285ae0d2660, L_00000285ae1654b0, C4<0>, C4<0>;
L_00000285ae165600 .delay 1 (5,5,5) L_00000285ae165600/d;
v00000285ae104050_0 .net "x", 0 0, L_00000285ae0d2660;  alias, 1 drivers
v00000285ae104690_0 .net "xy", 0 0, L_00000285ae165600;  alias, 1 drivers
v00000285ae104730_0 .net "y", 0 0, L_00000285ae1654b0;  alias, 1 drivers
S_00000285ae10aba0 .scope module, "x1" "xorGate" 4 9, 8 3 0, S_00000285ae1dcca0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "xy";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_00000285ae106590/d .functor XOR 1, v00000285ae103e70_0, v00000285ae103f10_0, C4<0>, C4<0>;
L_00000285ae106590 .delay 1 (5,5,5) L_00000285ae106590/d;
v00000285ae103d30_0 .net "x", 0 0, v00000285ae103e70_0;  alias, 1 drivers
v00000285ae1047d0_0 .net "xy", 0 0, L_00000285ae106590;  alias, 1 drivers
v00000285ae104af0_0 .net "y", 0 0, v00000285ae103f10_0;  alias, 1 drivers
S_00000285ae0d24d0 .scope module, "x2" "xorGate" 4 10, 8 3 0, S_00000285ae1dcca0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "xy";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
L_00000285ae0d2b30/d .functor XOR 1, L_00000285ae106590, v00000285ae159f80_0, C4<0>, C4<0>;
L_00000285ae0d2b30 .delay 1 (5,5,5) L_00000285ae0d2b30/d;
v00000285ae1042d0_0 .net "x", 0 0, L_00000285ae106590;  alias, 1 drivers
v00000285ae104410_0 .net "xy", 0 0, L_00000285ae0d2b30;  alias, 1 drivers
v00000285ae103fb0_0 .net "y", 0 0, v00000285ae159f80_0;  alias, 1 drivers
S_00000285ae1dcb10 .scope module, "xnorGate" "xnorGate" 9 3;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "xy";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /INPUT 1 "y";
o00000285ae10e5f8 .functor BUFZ 1, C4<z>; HiZ drive
o00000285ae10e658 .functor BUFZ 1, C4<z>; HiZ drive
L_00000285ae165520/d .functor XNOR 1, o00000285ae10e5f8, o00000285ae10e658, C4<0>, C4<0>;
L_00000285ae165520 .delay 1 (5,5,5) L_00000285ae165520/d;
v00000285ae1599e0_0 .net "x", 0 0, o00000285ae10e5f8;  0 drivers
v00000285ae159940_0 .net "xy", 0 0, L_00000285ae165520;  1 drivers
v00000285ae15a340_0 .net "y", 0 0, o00000285ae10e658;  0 drivers
    .scope S_00000285ae1ddc80;
T_0 ;
    %vpi_call/w 3 11 "$dumpfile", "fullSub.vcd" {0 0 0};
    %vpi_call/w 3 12 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285ae103e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285ae103f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000285ae159f80_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 2, 0, 32;
T_0.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.3, 5;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 2, 0, 32;
T_0.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.5, 5;
    %jmp/1 T_0.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 20, 0;
    %vpi_call/w 3 22 "$display", v00000285ae103e70_0, v00000285ae103f10_0, v00000285ae159f80_0, v00000285ae104910_0, v00000285ae1045f0_0 {0 0 0};
    %load/vec4 v00000285ae159f80_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v00000285ae159f80_0, 0, 1;
    %jmp T_0.4;
T_0.5 ;
    %pop/vec4 1;
    %load/vec4 v00000285ae103f10_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v00000285ae103f10_0, 0, 1;
    %jmp T_0.2;
T_0.3 ;
    %pop/vec4 1;
    %load/vec4 v00000285ae103e70_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v00000285ae103e70_0, 0, 1;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 29 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "FullSub_tb.v";
    "FullSubstractor.v";
    "lib\andGate.v";
    "lib\notGate.v";
    "lib\orGate.v";
    "lib\xorGate.v";
    "lib\xnorGate.v";
