# 1 "arch/arm/dts/.rk3399-evb.dtb.pre.tmp"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "././include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "././include/linux/kconfig.h" 2
# 1 "<command-line>" 2
# 1 "arch/arm/dts/.rk3399-evb.dtb.pre.tmp"






/dts-v1/;
# 1 "./arch/arm/dts/include/dt-bindings/pwm/pwm.h" 1
# 9 "arch/arm/dts/.rk3399-evb.dtb.pre.tmp" 2
# 1 "./arch/arm/dts/include/dt-bindings/pinctrl/rockchip.h" 1
# 10 "arch/arm/dts/.rk3399-evb.dtb.pre.tmp" 2
# 1 "arch/arm/dts/rk3399.dtsi" 1






# 1 "./arch/arm/dts/include/dt-bindings/clock/rk3399-cru.h" 1
# 8 "arch/arm/dts/rk3399.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm/dts/rk3399.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 10 "arch/arm/dts/rk3399.dtsi" 2


# 1 "./arch/arm/dts/include/dt-bindings/power/rk3399-power.h" 1
# 13 "arch/arm/dts/rk3399.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/thermal/thermal.h" 1
# 14 "arch/arm/dts/rk3399.dtsi" 2


/ {
 compatible = "rockchip,rk3399";

 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  i2c4 = &i2c4;
  i2c5 = &i2c5;
  i2c6 = &i2c6;
  i2c7 = &i2c7;
  i2c8 = &i2c8;
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
  serial4 = &uart4;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu_l0>;
    };
    core1 {
     cpu = <&cpu_l1>;
    };
    core2 {
     cpu = <&cpu_l2>;
    };
    core3 {
     cpu = <&cpu_l3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&cpu_b0>;
    };
    core1 {
     cpu = <&cpu_b1>;
    };
   };
  };

  cpu_l0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x0 0x0>;
   enable-method = "psci";
   #cooling-cells = <2>;
   clocks = <&cru 8>;
  };

  cpu_l1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x0 0x1>;
   enable-method = "psci";
   clocks = <&cru 8>;
  };

  cpu_l2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x0 0x2>;
   enable-method = "psci";
   clocks = <&cru 8>;
  };

  cpu_l3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x0 0x3>;
   enable-method = "psci";
   clocks = <&cru 8>;
  };

  cpu_b0: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a72", "arm,armv8";
   reg = <0x0 0x100>;
   enable-method = "psci";
   #cooling-cells = <2>;
   clocks = <&cru 9>;
  };

  cpu_b1: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a72", "arm,armv8";
   reg = <0x0 0x101>;
   enable-method = "psci";
   clocks = <&cru 9>;
  };
 };

 display_subsystem: display-subsystem {
  compatible = "rockchip,display-subsystem";
  ports = <&vopb_out>, <&vopl_out>;
  status = "okay";

  route {
   route_hdmi: route-hdmi {
    status = "disabled";
    logo,uboot = "logo.bmp";
    logo,kernel = "logo_kernel.bmp";
    logo,mode = "center";
    charge_logo,mode = "center";
    connect = <&vopb_out_hdmi>;
   };

   route_edp: route-edp {
    status = "disabled";
    logo,uboot = "logo.bmp";
    logo,kernel = "logo_kernel.bmp";
    logo,mode = "center";
    charge_logo,mode = "center";
    connect = <&vopb_out_edp>;
   };
  };
 };

 pmu_a53 {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7 8 &ppi_cluster0>;
 };

 pmu_a72 {
  compatible = "arm,cortex-a72-pmu";
  interrupts = <1 7 8 &ppi_cluster1>;
 };

 psci: psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8 0>,
        <1 14 8 0>,
        <1 11 8 0>,
        <1 10 8 0>;
  arm,no-tick-in-suspend;
 };

 xin24m: xin24m {
  compatible = "fixed-clock";
  clock-frequency = <24000000>;
  clock-output-names = "xin24m";
  #clock-cells = <0>;
 };

 amba {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  dmac_bus: dma-controller@ff6d0000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x0 0xff6d0000 0x0 0x4000>;
   interrupts = <0 5 4 0>,
         <0 6 4 0>;
   #dma-cells = <1>;
   clocks = <&cru 211>;
   clock-names = "apb_pclk";
  };

  dmac_peri: dma-controller@ff6e0000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x0 0xff6e0000 0x0 0x4000>;
   interrupts = <0 7 4 0>,
         <0 8 4 0>;
   #dma-cells = <1>;
   clocks = <&cru 212>;
   clock-names = "apb_pclk";
  };
 };

 crypto: crypto@ff8b0000 {
  compatible = "rockchip,rk3399-crypto";
  reg = <0x0 0xff8b0000 0x0 0x10000>;
  clock-names = "sclk_crypto0", "sclk_crypto1";
  clocks = <&cru 133>, <&cru 134>;
  status = "disabled";
 };

 pcie0: pcie@f8000000 {
  compatible = "rockchip,rk3399-pcie";
  reg = <0x0 0xf8000000 0x0 0x2000000>,
        <0x0 0xfd000000 0x0 0x1000000>;
  reg-names = "axi-base", "apb-base";
  #address-cells = <3>;
  #size-cells = <2>;
  #interrupt-cells = <1>;
  aspm-no-l0s;
  bus-range = <0x0 0x1>;
  clocks = <&cru 197>, <&cru 196>,
    <&cru 327>, <&cru 160>;
  clock-names = "aclk", "aclk-perf",
         "hclk", "pm";
  interrupts = <0 49 4 0>,
        <0 50 4 0>,
        <0 51 4 0>;
  interrupt-names = "sys", "legacy", "client";
  interrupt-map-mask = <0 0 0 7>;
  interrupt-map = <0 0 0 1 &pcie0_intc 0>,
    <0 0 0 2 &pcie0_intc 1>,
    <0 0 0 3 &pcie0_intc 2>,
    <0 0 0 4 &pcie0_intc 3>;
  linux,pci-domain = <0>;
  max-link-speed = <1>;
  msi-map = <0x0 &its 0x0 0x1000>;
  phys = <&pcie_phy>;
  phy-names = "pcie-phy";
  ranges = <0x83000000 0x0 0xfa000000 0x0 0xfa000000 0x0 0x600000
     0x81000000 0x0 0xfa600000 0x0 0xfa600000 0x0 0x100000>;
  resets = <&cru 130>, <&cru 131>,
    <&cru 132>, <&cru 133>,
    <&cru 134>, <&cru 129>,
    <&cru 128>;
  reset-names = "core", "mgmt", "mgmt-sticky", "pipe",
         "pm", "pclk", "aclk";
  status = "disabled";

  pcie0_intc: interrupt-controller {
   interrupt-controller;
   #address-cells = <0>;
   #interrupt-cells = <1>;
  };
 };

 gmac: ethernet@fe300000 {
  compatible = "rockchip,rk3399-gmac";
  reg = <0x0 0xfe300000 0x0 0x10000>;
  interrupts = <0 12 4 0>;
  interrupt-names = "macirq";
  clocks = <&cru 105>, <&cru 103>,
    <&cru 104>, <&cru 102>,
    <&cru 106>, <&cru 213>,
    <&cru 358>;
  clock-names = "stmmaceth", "mac_clk_rx",
         "mac_clk_tx", "clk_mac_ref",
         "clk_mac_refout", "aclk_mac",
         "pclk_mac";
  power-domains = <&power 22>;
  resets = <&cru 137>;
  reset-names = "stmmaceth";
  rockchip,grf = <&grf>;
  status = "disabled";
 };

 sdio0: dwmmc@fe310000 {
  compatible = "rockchip,rk3399-dw-mshc",
        "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xfe310000 0x0 0x4000>;
  interrupts = <0 64 4 0>;
  max-frequency = <150000000>;
  clocks = <&cru 494>, <&cru 77>,
    <&cru 156>, <&cru 157>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  power-domains = <&power 28>;
  resets = <&cru 121>;
  reset-names = "reset";
  status = "disabled";
 };

 sdmmc: dwmmc@fe320000 {
  compatible = "rockchip,rk3399-dw-mshc",
        "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xfe320000 0x0 0x4000>;
  interrupts = <0 65 4 0>;
  max-frequency = <150000000>;
  clocks = <&cru 462>, <&cru 76>,
    <&cru 154>, <&cru 155>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  power-domains = <&power 27>;
  resets = <&cru 122>;
  reset-names = "reset";
  status = "disabled";
 };

 sdhci: sdhci@fe330000 {
  compatible = "rockchip,rk3399-sdhci-5.1", "arasan,sdhci-5.1";
  reg = <0x0 0xfe330000 0x0 0x10000>;
  interrupts = <0 11 4 0>;
  arasan,soc-ctl-syscon = <&grf>;
  assigned-clocks = <&cru 78>;
  assigned-clock-rates = <200000000>;
  max-frequency = <150000000>;
  clocks = <&cru 78>, <&cru 240>;
  clock-names = "clk_xin", "clk_ahb";
  clock-output-names = "emmc_cardclock";
  #clock-cells = <0>;
  phys = <&emmc_phy>;
  phy-names = "phy_arasan";
  power-domains = <&power 23>;
  status = "disabled";
 };

 usb_host0_ehci: usb@fe380000 {
  compatible = "generic-ehci";
  reg = <0x0 0xfe380000 0x0 0x20000>;
  interrupts = <0 26 4 0>;
  clocks = <&cru 456>, <&cru 457>,
    <&u2phy0>;
  clock-names = "usbhost", "arbiter",
         "utmi";
  phys = <&u2phy0_host>;
  phy-names = "usb";
  power-domains = <&power 14>;
  status = "disabled";
 };

 usb_host0_ohci: usb@fe3a0000 {
  compatible = "generic-ohci";
  reg = <0x0 0xfe3a0000 0x0 0x20000>;
  interrupts = <0 28 4 0>;
  clocks = <&cru 456>, <&cru 457>,
    <&u2phy0>;
  clock-names = "usbhost", "arbiter",
         "utmi";
  phys = <&u2phy0_host>;
  phy-names = "usb";
  power-domains = <&power 14>;
  status = "disabled";
 };

 usb_host1_ehci: usb@fe3c0000 {
  compatible = "generic-ehci";
  reg = <0x0 0xfe3c0000 0x0 0x20000>;
  interrupts = <0 30 4 0>;
  clocks = <&cru 458>, <&cru 459>,
    <&u2phy1>;
  clock-names = "usbhost", "arbiter",
         "utmi";
  phys = <&u2phy1_host>;
  phy-names = "usb";
  power-domains = <&power 14>;
  status = "disabled";
 };

 usb_host1_ohci: usb@fe3e0000 {
  compatible = "generic-ohci";
  reg = <0x0 0xfe3e0000 0x0 0x20000>;
  interrupts = <0 32 4 0>;
  clocks = <&cru 458>, <&cru 459>,
    <&u2phy1>;
  clock-names = "usbhost", "arbiter",
         "utmi";
  phys = <&u2phy1_host>;
  phy-names = "usb";
  power-domains = <&power 14>;
  status = "disabled";
 };

 usbdrd3_0: usb0 {
  compatible = "rockchip,rk3399-dwc3";
  clocks = <&cru 129>, <&cru 131>,
    <&cru 246>, <&cru 249>;
  clock-names = "ref_clk", "suspend_clk",
         "bus_clk", "grf_clk";
  power-domains = <&power 24>;
  resets = <&cru 293>;
  reset-names = "usb3-otg";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  status = "disabled";

  usbdrd_dwc3_0: dwc3@fe800000 {
   compatible = "snps,dwc3";
   reg = <0x0 0xfe800000 0x0 0x100000>;
   interrupts = <0 105 4 0>;
   dr_mode = "otg";
   phys = <&u2phy0_otg>, <&tcphy0_usb3>;
   phy-names = "usb2-phy", "usb3-phy";
   phy_type = "utmi_wide";
   snps,dis_enblslpm_quirk;
   snps,dis-u2-freeclk-exists-quirk;
   snps,dis_u2_susphy_quirk;
   snps,dis-del-phy-power-chg-quirk;
   snps,tx-ipgap-linecheck-dis-quirk;
   snps,xhci-slow-suspend-quirk;
   snps,xhci-trb-ent-quirk;
   snps,usb3-warm-reset-on-resume-quirk;
   status = "disabled";
  };
 };

 usbdrd3_1: usb1 {
  compatible = "rockchip,rk3399-dwc3";
  clocks = <&cru 130>, <&cru 132>,
    <&cru 247>, <&cru 249>;
  clock-names = "ref_clk", "suspend_clk",
         "bus_clk", "grf_clk";
  power-domains = <&power 24>;
  resets = <&cru 294>;
  reset-names = "usb3-otg";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  status = "disabled";

  usbdrd_dwc3_1: dwc3@fe900000 {
   compatible = "snps,dwc3";
   reg = <0x0 0xfe900000 0x0 0x100000>;
   interrupts = <0 110 4 0>;
   dr_mode = "host";
   phys = <&u2phy1_otg>, <&tcphy1_usb3>;
   phy-names = "usb2-phy", "usb3-phy";
   phy_type = "utmi_wide";
   snps,dis_enblslpm_quirk;
   snps,dis-u2-freeclk-exists-quirk;
   snps,dis_u2_susphy_quirk;
   snps,dis-del-phy-power-chg-quirk;
   snps,tx-ipgap-linecheck-dis-quirk;
   snps,xhci-slow-suspend-quirk;
   snps,xhci-trb-ent-quirk;
   snps,usb3-warm-reset-on-resume-quirk;
   status = "disabled";
  };
 };

 gic: interrupt-controller@fee00000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <4>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  interrupt-controller;

  reg = <0x0 0xfee00000 0 0x10000>,
        <0x0 0xfef00000 0 0xc0000>,
        <0x0 0xfff00000 0 0x10000>,
        <0x0 0xfff10000 0 0x10000>,
        <0x0 0xfff20000 0 0x10000>;
  interrupts = <1 9 4 0>;
  its: interrupt-controller@fee20000 {
   compatible = "arm,gic-v3-its";
   msi-controller;
   reg = <0x0 0xfee20000 0x0 0x20000>;
  };

  ppi-partitions {
   ppi_cluster0: interrupt-partition-0 {
    affinity = <&cpu_l0 &cpu_l1 &cpu_l2 &cpu_l3>;
   };

   ppi_cluster1: interrupt-partition-1 {
    affinity = <&cpu_b0 &cpu_b1>;
   };
  };
 };

 saradc: saradc@ff100000 {
  compatible = "rockchip,rk3399-saradc";
  reg = <0x0 0xff100000 0x0 0x100>;
  interrupts = <0 62 4 0>;
  #io-channel-cells = <1>;
  clocks = <&cru 80>, <&cru 357>;
  clock-names = "saradc", "apb_pclk";
  resets = <&cru 212>;
  reset-names = "saradc-apb";
  status = "disabled";
 };

 i2c1: i2c@ff110000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xff110000 0x0 0x1000>;
  assigned-clocks = <&cru 65>;
  assigned-clock-rates = <200000000>;
  clocks = <&cru 65>, <&cru 341>;
  clock-names = "i2c", "pclk";
  interrupts = <0 59 4 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c1_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c2: i2c@ff120000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xff120000 0x0 0x1000>;
  assigned-clocks = <&cru 66>;
  assigned-clock-rates = <200000000>;
  clocks = <&cru 66>, <&cru 342>;
  clock-names = "i2c", "pclk";
  interrupts = <0 35 4 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c2_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c3: i2c@ff130000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xff130000 0x0 0x1000>;
  assigned-clocks = <&cru 67>;
  assigned-clock-rates = <200000000>;
  clocks = <&cru 67>, <&cru 343>;
  clock-names = "i2c", "pclk";
  interrupts = <0 34 4 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c3_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c5: i2c@ff140000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xff140000 0x0 0x1000>;
  assigned-clocks = <&cru 68>;
  assigned-clock-rates = <200000000>;
  clocks = <&cru 68>, <&cru 344>;
  clock-names = "i2c", "pclk";
  interrupts = <0 38 4 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c5_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c6: i2c@ff150000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xff150000 0x0 0x1000>;
  assigned-clocks = <&cru 69>;
  assigned-clock-rates = <200000000>;
  clocks = <&cru 69>, <&cru 345>;
  clock-names = "i2c", "pclk";
  interrupts = <0 37 4 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c6_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c7: i2c@ff160000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xff160000 0x0 0x1000>;
  assigned-clocks = <&cru 70>;
  assigned-clock-rates = <200000000>;
  clocks = <&cru 70>, <&cru 346>;
  clock-names = "i2c", "pclk";
  interrupts = <0 36 4 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c7_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 uart0: serial@ff180000 {
  compatible = "rockchip,rk3399-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff180000 0x0 0x100>;
  clocks = <&cru 81>, <&cru 352>;
  clock-names = "baudclk", "apb_pclk";
  interrupts = <0 99 4 0>;
  reg-shift = <2>;
  reg-io-width = <4>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart0_xfer>;
  status = "disabled";
 };

 uart1: serial@ff190000 {
  compatible = "rockchip,rk3399-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff190000 0x0 0x100>;
  clocks = <&cru 82>, <&cru 353>;
  clock-names = "baudclk", "apb_pclk";
  interrupts = <0 98 4 0>;
  reg-shift = <2>;
  reg-io-width = <4>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart1_xfer>;
  status = "disabled";
 };

 uart2: serial@ff1a0000 {
  compatible = "rockchip,rk3399-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff1a0000 0x0 0x100>;
  clocks = <&cru 83>, <&cru 354>;
  clock-names = "baudclk", "apb_pclk";
  interrupts = <0 100 4 0>;
  clock-frequency = <24000000>;
  reg-shift = <2>;
  reg-io-width = <4>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart2c_xfer>;
  status = "disabled";
 };

 uart3: serial@ff1b0000 {
  compatible = "rockchip,rk3399-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff1b0000 0x0 0x100>;
  clocks = <&cru 84>, <&cru 355>;
  clock-names = "baudclk", "apb_pclk";
  interrupts = <0 101 4 0>;
  reg-shift = <2>;
  reg-io-width = <4>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart3_xfer>;
  status = "disabled";
 };

 spi0: spi@ff1c0000 {
  compatible = "rockchip,rk3399-spi", "rockchip,rk3066-spi";
  reg = <0x0 0xff1c0000 0x0 0x1000>;
  clocks = <&cru 71>, <&cru 347>;
  clock-names = "spiclk", "apb_pclk";
  interrupts = <0 68 4 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&spi0_clk &spi0_tx &spi0_rx &spi0_cs0>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 spi1: spi@ff1d0000 {
  compatible = "rockchip,rk3399-spi", "rockchip,rk3066-spi";
  reg = <0x0 0xff1d0000 0x0 0x1000>;
  clocks = <&cru 72>, <&cru 348>;
  clock-names = "spiclk", "apb_pclk";
  interrupts = <0 53 4 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&spi1_clk &spi1_tx &spi1_rx &spi1_cs0>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 spi2: spi@ff1e0000 {
  compatible = "rockchip,rk3399-spi", "rockchip,rk3066-spi";
  reg = <0x0 0xff1e0000 0x0 0x1000>;
  clocks = <&cru 73>, <&cru 349>;
  clock-names = "spiclk", "apb_pclk";
  interrupts = <0 52 4 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&spi2_clk &spi2_tx &spi2_rx &spi2_cs0>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 spi4: spi@ff1f0000 {
  compatible = "rockchip,rk3399-spi", "rockchip,rk3066-spi";
  reg = <0x0 0xff1f0000 0x0 0x1000>;
  clocks = <&cru 74>, <&cru 350>;
  clock-names = "spiclk", "apb_pclk";
  interrupts = <0 67 4 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&spi4_clk &spi4_tx &spi4_rx &spi4_cs0>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 spi5: spi@ff200000 {
  compatible = "rockchip,rk3399-spi", "rockchip,rk3066-spi";
  reg = <0x0 0xff200000 0x0 0x1000>;
  clocks = <&cru 75>, <&cru 351>;
  clock-names = "spiclk", "apb_pclk";
  interrupts = <0 132 4 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&spi5_clk &spi5_tx &spi5_rx &spi5_cs0>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 thermal_zones: thermal-zones {
  cpu_thermal: cpu {
   polling-delay-passive = <100>;
   polling-delay = <1000>;

   thermal-sensors = <&tsadc 0>;

   trips {
    cpu_alert0: cpu_alert0 {
     temperature = <70000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu_alert1: cpu_alert1 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu_crit: cpu_crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu_alert0>;
     cooling-device =
      <&cpu_b0 (~0) (~0)>;
    };
    map1 {
     trip = <&cpu_alert1>;
     cooling-device =
      <&cpu_l0 (~0) (~0)>,
      <&cpu_b0 (~0) (~0)>;
    };
   };
  };

  gpu_thermal: gpu {
   polling-delay-passive = <100>;
   polling-delay = <1000>;

   thermal-sensors = <&tsadc 1>;

   trips {
    gpu_alert0: gpu_alert0 {
     temperature = <75000>;
     hysteresis = <2000>;
     type = "passive";
    };
    gpu_crit: gpu_crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&gpu_alert0>;
     cooling-device =
      <&cpu_b0 (~0) (~0)>;
    };
   };
  };
 };

 tsadc: tsadc@ff260000 {
  compatible = "rockchip,rk3399-tsadc";
  reg = <0x0 0xff260000 0x0 0x100>;
  interrupts = <0 97 4 0>;
  assigned-clocks = <&cru 79>;
  assigned-clock-rates = <750000>;
  clocks = <&cru 79>, <&cru 356>;
  clock-names = "tsadc", "apb_pclk";
  resets = <&cru 232>;
  reset-names = "tsadc-apb";
  rockchip,grf = <&grf>;
  rockchip,hw-tshut-temp = <95000>;
  pinctrl-names = "init", "default", "sleep";
  pinctrl-0 = <&otp_gpio>;
  pinctrl-1 = <&otp_out>;
  pinctrl-2 = <&otp_gpio>;
  #thermal-sensor-cells = <1>;
  status = "disabled";
 };

 qos_emmc: qos@ffa58000 {
  compatible = "syscon";
  reg = <0x0 0xffa58000 0x0 0x20>;
 };

 qos_gmac: qos@ffa5c000 {
  compatible = "syscon";
  reg = <0x0 0xffa5c000 0x0 0x20>;
 };

 qos_pcie: qos@ffa60080 {
  compatible = "syscon";
  reg = <0x0 0xffa60080 0x0 0x20>;
 };

 qos_usb_host0: qos@ffa60100 {
  compatible = "syscon";
  reg = <0x0 0xffa60100 0x0 0x20>;
 };

 qos_usb_host1: qos@ffa60180 {
  compatible = "syscon";
  reg = <0x0 0xffa60180 0x0 0x20>;
 };

 qos_usb_otg0: qos@ffa70000 {
  compatible = "syscon";
  reg = <0x0 0xffa70000 0x0 0x20>;
 };

 qos_usb_otg1: qos@ffa70080 {
  compatible = "syscon";
  reg = <0x0 0xffa70080 0x0 0x20>;
 };

 qos_sd: qos@ffa74000 {
  compatible = "syscon";
  reg = <0x0 0xffa74000 0x0 0x20>;
 };

 qos_sdioaudio: qos@ffa76000 {
  compatible = "syscon";
  reg = <0x0 0xffa76000 0x0 0x20>;
 };

 qos_hdcp: qos@ffa90000 {
  compatible = "syscon";
  reg = <0x0 0xffa90000 0x0 0x20>;
 };

 qos_iep: qos@ffa98000 {
  compatible = "syscon";
  reg = <0x0 0xffa98000 0x0 0x20>;
 };

 qos_isp0_m0: qos@ffaa0000 {
  compatible = "syscon";
  reg = <0x0 0xffaa0000 0x0 0x20>;
 };

 qos_isp0_m1: qos@ffaa0080 {
  compatible = "syscon";
  reg = <0x0 0xffaa0080 0x0 0x20>;
 };

 qos_isp1_m0: qos@ffaa8000 {
  compatible = "syscon";
  reg = <0x0 0xffaa8000 0x0 0x20>;
 };

 qos_isp1_m1: qos@ffaa8080 {
  compatible = "syscon";
  reg = <0x0 0xffaa8080 0x0 0x20>;
 };

 qos_rga_r: qos@ffab0000 {
  compatible = "syscon";
  reg = <0x0 0xffab0000 0x0 0x20>;
 };

 qos_rga_w: qos@ffab0080 {
  compatible = "syscon";
  reg = <0x0 0xffab0080 0x0 0x20>;
 };

 qos_video_m0: qos@ffab8000 {
  compatible = "syscon";
  reg = <0x0 0xffab8000 0x0 0x20>;
 };

 qos_video_m1_r: qos@ffac0000 {
  compatible = "syscon";
  reg = <0x0 0xffac0000 0x0 0x20>;
 };

 qos_video_m1_w: qos@ffac0080 {
  compatible = "syscon";
  reg = <0x0 0xffac0080 0x0 0x20>;
 };

 qos_vop_big_r: qos@ffac8000 {
  compatible = "syscon";
  reg = <0x0 0xffac8000 0x0 0x20>;
 };

 qos_vop_big_w: qos@ffac8080 {
  compatible = "syscon";
  reg = <0x0 0xffac8080 0x0 0x20>;
 };

 qos_vop_little: qos@ffad0000 {
  compatible = "syscon";
  reg = <0x0 0xffad0000 0x0 0x20>;
 };

 qos_perihp: qos@ffad8080 {
  compatible = "syscon";
  reg = <0x0 0xffad8080 0x0 0x20>;
 };

 qos_gpu: qos@ffae0000 {
  compatible = "syscon";
  reg = <0x0 0xffae0000 0x0 0x20>;
 };

 pmu: power-management@ff310000 {
  compatible = "rockchip,rk3399-pmu", "syscon", "simple-mfd";
  reg = <0x0 0xff310000 0x0 0x1000>;
# 928 "arch/arm/dts/rk3399.dtsi"
  power: power-controller {
   compatible = "rockchip,rk3399-power-controller";
   #power-domain-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;


   pd_iep@34 {
    reg = <34>;
    clocks = <&cru 225>,
      <&cru 477>;
    pm_qos = <&qos_iep>;
   };
   pd_rga@33 {
    reg = <33>;
    clocks = <&cru 220>,
      <&cru 485>;
    pm_qos = <&qos_rga_r>,
      <&qos_rga_w>;
   };
   pd_vcodec@31 {
    reg = <31>;
    clocks = <&cru 235>,
      <&cru 490>;
    pm_qos = <&qos_video_m0>;
   };
   pd_vdu@32 {
    reg = <32>;
    clocks = <&cru 237>,
      <&cru 492>;
    pm_qos = <&qos_video_m1_r>,
      <&qos_video_m1_w>;
   };


   pd_gpu@35 {
    reg = <35>;
    clocks = <&cru 208>;
    pm_qos = <&qos_gpu>;
   };


   pd_edp@25 {
    reg = <25>;
    clocks = <&cru 364>;
   };
   pd_emmc@23 {
    reg = <23>;
    clocks = <&cru 240>;
    pm_qos = <&qos_emmc>;
   };
   pd_gmac@22 {
    reg = <22>;
    clocks = <&cru 213>,
      <&cru 358>;
    pm_qos = <&qos_gmac>;
   };
   pd_perihp@14 {
    reg = <14>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&cru 192>;
    pm_qos = <&qos_perihp>,
      <&qos_pcie>,
      <&qos_usb_host0>,
      <&qos_usb_host1>;

    pd_sd@27 {
     reg = <27>;
     clocks = <&cru 462>,
       <&cru 76>;
     pm_qos = <&qos_sd>;
    };
   };
   pd_sdioaudio@28 {
    reg = <28>;
    clocks = <&cru 494>;
    pm_qos = <&qos_sdioaudio>;
   };
   pd_usb3@24 {
    reg = <24>;
    clocks = <&cru 244>;
    pm_qos = <&qos_usb_otg0>,
      <&qos_usb_otg1>;
   };
   pd_vio@15 {
    reg = <15>;
    #address-cells = <1>;
    #size-cells = <0>;

    pd_hdcp@21 {
     reg = <21>;
     clocks = <&cru 222>,
       <&cru 487>,
       <&cru 370>;
     pm_qos = <&qos_hdcp>;
    };
    pd_isp0@19 {
     reg = <19>;
     clocks = <&cru 229>,
       <&cru 479>;
     pm_qos = <&qos_isp0_m0>,
       <&qos_isp0_m1>;
    };
    pd_isp1@20 {
     reg = <20>;
     clocks = <&cru 230>,
       <&cru 480>;
     pm_qos = <&qos_isp1_m0>,
       <&qos_isp1_m1>;
    };
    pd_tcpc0@RK3399_PD_TCPC0 {
     reg = <8>;
     clocks = <&cru 126>,
       <&cru 125>;
    };
    pd_tcpc1@RK3399_PD_TCPC1 {
     reg = <9>;
     clocks = <&cru 128>,
       <&cru 127>;
    };
    pd_vo@16 {
     reg = <16>;
     #address-cells = <1>;
     #size-cells = <0>;

     pd_vopb@17 {
      reg = <17>;
      clocks = <&cru 217>,
        <&cru 473>;
      pm_qos = <&qos_vop_big_r>,
        <&qos_vop_big_w>;
     };
     pd_vopl@18 {
      reg = <18>;
      clocks = <&cru 219>,
        <&cru 475>;
      pm_qos = <&qos_vop_little>;
     };
    };
   };
  };
 };

 pmugrf: syscon@ff320000 {
  compatible = "rockchip,rk3399-pmugrf", "syscon", "simple-mfd";
  reg = <0x0 0xff320000 0x0 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmu_io_domains: io-domains {
   compatible = "rockchip,rk3399-pmu-io-voltage-domain";
   status = "disabled";
  };
 };

 pmusgrf: syscon@ff330000 {
  compatible = "rockchip,rk3399-pmusgrf", "syscon";
  reg = <0x0 0xff330000 0x0 0xe3d4>;
 };

 spi3: spi@ff350000 {
  compatible = "rockchip,rk3399-spi", "rockchip,rk3066-spi";
  reg = <0x0 0xff350000 0x0 0x1000>;
  clocks = <&pmucru 3>, <&pmucru 31>;
  clock-names = "spiclk", "apb_pclk";
  interrupts = <0 60 4 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&spi3_clk &spi3_tx &spi3_rx &spi3_cs0>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 uart4: serial@ff370000 {
  compatible = "rockchip,rk3399-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff370000 0x0 0x100>;
  clocks = <&pmucru 6>, <&pmucru 34>;
  clock-names = "baudclk", "apb_pclk";
  interrupts = <0 102 4 0>;
  reg-shift = <2>;
  reg-io-width = <4>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart4_xfer>;
  status = "disabled";
 };

 i2c4: i2c@ff3d0000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xff3d0000 0x0 0x1000>;
  assigned-clocks = <&pmucru 10>;
  assigned-clock-rates = <200000000>;
  clocks = <&pmucru 10>, <&pmucru 28>;
  clock-names = "i2c", "pclk";
  interrupts = <0 56 4 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c4_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 i2c8: i2c@ff3e0000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xff3e0000 0x0 0x1000>;
  assigned-clocks = <&pmucru 11>;
  assigned-clock-rates = <200000000>;
  clocks = <&pmucru 11>, <&pmucru 29>;
  clock-names = "i2c", "pclk";
  interrupts = <0 58 4 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c8_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 pwm0: pwm@ff420000 {
  compatible = "rockchip,rk3399-pwm", "rockchip,rk3288-pwm";
  reg = <0x0 0xff420000 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm0_pin>;
  clocks = <&pmucru 30>;
  clock-names = "pwm";
  status = "disabled";
 };

 pwm1: pwm@ff420010 {
  compatible = "rockchip,rk3399-pwm", "rockchip,rk3288-pwm";
  reg = <0x0 0xff420010 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm1_pin>;
  clocks = <&pmucru 30>;
  clock-names = "pwm";
  status = "disabled";
 };

 pwm2: pwm@ff420020 {
  compatible = "rockchip,rk3399-pwm", "rockchip,rk3288-pwm";
  reg = <0x0 0xff420020 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm2_pin>;
  clocks = <&pmucru 30>;
  clock-names = "pwm";
  status = "disabled";
 };

 pwm3: pwm@ff420030 {
  compatible = "rockchip,rk3399-pwm", "rockchip,rk3288-pwm";
  reg = <0x0 0xff420030 0x0 0x10>;
  #pwm-cells = <3>;
  pinctrl-names = "active";
  pinctrl-0 = <&pwm3a_pin>;
  clocks = <&pmucru 30>;
  clock-names = "pwm";
  status = "disabled";
 };

 cic: syscon@ff620000 {
  compatible = "rockchip,rk3399-cic", "syscon";
  reg = <0x0 0xff620000 0x0 0x100>;
 };

 dfi: dfi@ff630000 {
  reg = <0x00 0xff630000 0x00 0x4000>;
  compatible = "rockchip,rk3399-dfi";
  rockchip,pmu = <&pmugrf>;
  clocks = <&cru 377>;
  clock-names = "pclk_ddr_mon";
  status = "disabled";
 };

 dmc: dmc {
  compatible = "rockchip,rk3399-dmc";
  devfreq-events = <&dfi>;
  interrupts = <0 1 4 0>;
  clocks = <&cru 170>;
  clock-names = "dmc_clk";
  reg = <0x0 0xffa80000 0x0 0x0800
         0x0 0xffa80800 0x0 0x1800
         0x0 0xffa82000 0x0 0x2000
         0x0 0xffa84000 0x0 0x1000
         0x0 0xffa88000 0x0 0x0800
         0x0 0xffa88800 0x0 0x1800
         0x0 0xffa8a000 0x0 0x2000
         0x0 0xffa8c000 0x0 0x1000>;
 };

 efuse0: efuse@ff690000 {
  compatible = "rockchip,rk3399-efuse";
  reg = <0x0 0xff690000 0x0 0x80>;
  #address-cells = <1>;
  #size-cells = <1>;
  clocks = <&cru 381>;
  clock-names = "pclk_efuse";


  cpu_id: cpu-id@7 {
   reg = <0x07 0x10>;
  };
  cpub_leakage: cpu-leakage@17 {
   reg = <0x17 0x1>;
  };
  gpu_leakage: gpu-leakage@18 {
   reg = <0x18 0x1>;
  };
  center_leakage: center-leakage@19 {
   reg = <0x19 0x1>;
  };
  cpul_leakage: cpu-leakage@1a {
   reg = <0x1a 0x1>;
  };
  logic_leakage: logic-leakage@1b {
   reg = <0x1b 0x1>;
  };
  wafer_info: wafer-info@1c {
   reg = <0x1c 0x1>;
  };
 };

 pmucru: pmu-clock-controller@ff750000 {
  compatible = "rockchip,rk3399-pmucru";
  reg = <0x0 0xff750000 0x0 0x1000>;
  rockchip,grf = <&pmugrf>;
  #clock-cells = <1>;
  #reset-cells = <1>;
  assigned-clocks = <&pmucru 1>;
  assigned-clock-rates = <676000000>;
 };

 cru: clock-controller@ff760000 {
  compatible = "rockchip,rk3399-cru";
  reg = <0x0 0xff760000 0x0 0x1000>;
  rockchip,grf = <&grf>;
  #clock-cells = <1>;
  #reset-cells = <1>;
  assigned-clocks =
   <&cru 5>, <&cru 4>,
   <&cru 6>,
   <&cru 192>, <&cru 448>,
   <&cru 320>,
   <&cru 194>, <&cru 449>,
   <&cru 322>, <&cru 201>,
   <&cru 450>, <&cru 323>;
  assigned-clock-rates =
    <594000000>, <800000000>,
   <1000000000>,
    <150000000>, <75000000>,
     <37500000>,
    <100000000>, <100000000>,
     <50000000>, <600000000>,
    <100000000>, <50000000>;
 };

 grf: syscon@ff770000 {
  compatible = "rockchip,rk3399-grf", "syscon", "simple-mfd";
  reg = <0x0 0xff770000 0x0 0x10000>;
  #address-cells = <1>;
  #size-cells = <1>;

  io_domains: io-domains {
   compatible = "rockchip,rk3399-io-voltage-domain";
   status = "disabled";
  };

  u2phy0: usb2-phy@e450 {
   compatible = "rockchip,rk3399-usb2phy";
   reg = <0xe450 0x10>;
   clocks = <&cru 123>;
   clock-names = "phyclk";
   #clock-cells = <0>;
   clock-output-names = "clk_usbphy0_480m";
   status = "disabled";

   u2phy0_host: host-port {
    #phy-cells = <0>;
    interrupts = <0 27 4 0>;
    interrupt-names = "linestate";
    status = "disabled";
   };

   u2phy0_otg: otg-port {
    #phy-cells = <0>;
    interrupts = <0 103 4 0>,
          <0 104 4 0>,
          <0 106 4 0>;
    interrupt-names = "otg-bvalid", "otg-id",
        "linestate";
    status = "disabled";
   };
  };

  u2phy1: usb2-phy@e460 {
   compatible = "rockchip,rk3399-usb2phy";
   reg = <0xe460 0x10>;
   clocks = <&cru 124>;
   clock-names = "phyclk";
   #clock-cells = <0>;
   clock-output-names = "clk_usbphy1_480m";
   status = "disabled";

   u2phy1_host: host-port {
    #phy-cells = <0>;
    interrupts = <0 31 4 0>;
    interrupt-names = "linestate";
    status = "disabled";
   };

   u2phy1_otg: otg-port {
    #phy-cells = <0>;
    interrupts = <0 108 4 0>,
          <0 109 4 0>,
          <0 111 4 0>;
    interrupt-names = "otg-bvalid", "otg-id",
        "linestate";
    status = "disabled";
   };
  };

  emmc_phy: phy@f780 {
   compatible = "rockchip,rk3399-emmc-phy";
   reg = <0xf780 0x24>;
   clocks = <&sdhci>;
   clock-names = "emmcclk";
   #phy-cells = <0>;
   status = "disabled";
  };

  pcie_phy: pcie-phy {
   compatible = "rockchip,rk3399-pcie-phy";
   clocks = <&cru 138>;
   clock-names = "refclk";
   #phy-cells = <0>;
   resets = <&cru 135>;
   reset-names = "phy";
   status = "disabled";
  };
 };

 tcphy0: phy@ff7c0000 {
  compatible = "rockchip,rk3399-typec-phy";
  reg = <0x0 0xff7c0000 0x0 0x40000>;
  #phy-cells = <1>;
  clocks = <&cru 126>,
    <&cru 125>;
  clock-names = "tcpdcore", "tcpdphy-ref";
  assigned-clocks = <&cru 126>;
  assigned-clock-rates = <50000000>;
  power-domains = <&power 8>;
  resets = <&cru 149>,
    <&cru 148>,
    <&cru 332>;
  reset-names = "uphy", "uphy-pipe", "uphy-tcphy";
  rockchip,grf = <&grf>;
  rockchip,typec-conn-dir = <0xe580 0 16>;
  rockchip,usb3tousb2-en = <0xe580 3 19>;
  rockchip,usb3-host-disable = <0x2434 0 16>;
  rockchip,usb3-host-port = <0x2434 12 28>;
  rockchip,external-psm = <0xe588 14 30>;
  rockchip,pipe-status = <0xe5c0 0 0>;
  rockchip,uphy-dp-sel = <0x6268 19 19>;
  status = "disabled";

  tcphy0_dp: dp-port {
   #phy-cells = <0>;
  };

  tcphy0_usb3: usb3-port {
   #phy-cells = <0>;
  };
 };

 tcphy1: phy@ff800000 {
  compatible = "rockchip,rk3399-typec-phy";
  reg = <0x0 0xff800000 0x0 0x40000>;
  #phy-cells = <1>;
  clocks = <&cru 128>,
    <&cru 127>;
  clock-names = "tcpdcore", "tcpdphy-ref";
  assigned-clocks = <&cru 128>;
  assigned-clock-rates = <50000000>;
  power-domains = <&power 9>;
  resets = <&cru 157>,
    <&cru 156>,
    <&cru 333>;
  reset-names = "uphy", "uphy-pipe", "uphy-tcphy";
  rockchip,grf = <&grf>;
  rockchip,typec-conn-dir = <0xe58c 0 16>;
  rockchip,usb3tousb2-en = <0xe58c 3 19>;
  rockchip,usb3-host-disable = <0x2444 0 16>;
  rockchip,usb3-host-port = <0x2444 12 28>;
  rockchip,external-psm = <0xe594 14 30>;
  rockchip,pipe-status = <0xe5c0 16 16>;
  rockchip,uphy-dp-sel = <0x6268 3 19>;
  status = "disabled";

  tcphy1_dp: dp-port {
   #phy-cells = <0>;
  };

  tcphy1_usb3: usb3-port {
   #phy-cells = <0>;
  };
 };

 watchdog@ff848000 {
  compatible = "snps,dw-wdt";
  reg = <0x0 0xff848000 0x0 0x100>;
  clocks = <&cru 380>;
  interrupts = <0 120 4 0>;
 };

 rktimer: rktimer@ff850000 {
  compatible = "rockchip,rk3399-timer";
  reg = <0x0 0xff850000 0x0 0x1000>;
  interrupts = <0 81 4 0>;
  clocks = <&cru 360>, <&cru 90>;
  clock-names = "pclk", "timer";
 };

 spdif: spdif@ff870000 {
  compatible = "rockchip,rk3399-spdif";
  reg = <0x0 0xff870000 0x0 0x1000>;
  interrupts = <0 66 4 0>;
  dmas = <&dmac_bus 7>;
  dma-names = "tx";
  clock-names = "mclk", "hclk";
  clocks = <&cru 85>, <&cru 471>;
  pinctrl-names = "default";
  pinctrl-0 = <&spdif_bus>;
  power-domains = <&power 28>;
  status = "disabled";
 };

 i2s0: i2s@ff880000 {
  compatible = "rockchip,rk3399-i2s", "rockchip,rk3066-i2s";
  reg = <0x0 0xff880000 0x0 0x1000>;
  rockchip,grf = <&grf>;
  interrupts = <0 39 4 0>;
  dmas = <&dmac_bus 0>, <&dmac_bus 1>;
  dma-names = "tx", "rx";
  clock-names = "i2s_clk", "i2s_hclk";
  clocks = <&cru 86>, <&cru 468>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2s0_8ch_bus>;
  power-domains = <&power 28>;
  status = "disabled";
 };

 i2s1: i2s@ff890000 {
  compatible = "rockchip,rk3399-i2s", "rockchip,rk3066-i2s";
  reg = <0x0 0xff890000 0x0 0x1000>;
  interrupts = <0 40 4 0>;
  dmas = <&dmac_bus 2>, <&dmac_bus 3>;
  dma-names = "tx", "rx";
  clock-names = "i2s_clk", "i2s_hclk";
  clocks = <&cru 87>, <&cru 469>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2s1_2ch_bus>;
  power-domains = <&power 28>;
  status = "disabled";
 };

 i2s2: i2s@ff8a0000 {
  compatible = "rockchip,rk3399-i2s", "rockchip,rk3066-i2s";
  reg = <0x0 0xff8a0000 0x0 0x1000>;
  interrupts = <0 41 4 0>;
  dmas = <&dmac_bus 4>, <&dmac_bus 5>;
  dma-names = "tx", "rx";
  clock-names = "i2s_clk", "i2s_hclk";
  clocks = <&cru 88>, <&cru 470>;
  power-domains = <&power 28>;
  status = "disabled";
 };

 i2c0: i2c@ff3c0000 {
  compatible = "rockchip,rk3399-i2c";
  reg = <0x0 0xff3c0000 0x0 0x1000>;
  assigned-clocks = <&pmucru 9>;
  assigned-clock-rates = <200000000>;
  clocks = <&pmucru 9>, <&pmucru 27>;
  clock-names = "i2c", "pclk";
  interrupts = <0 57 4 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c0_xfer>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 vopl: vop@ff8f0000 {
  compatible = "rockchip,rk3399-vop-lit";
  reg = <0x0 0xff8f0000 0x0 0x3efc>;
  interrupts = <0 119 4 0>;
  clocks = <&cru 219>, <&cru 181>, <&cru 475>;
  clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
  resets = <&cru 275>, <&cru 279>, <&cru 281>;
  reset-names = "axi", "ahb", "dclk";
  status = "disabled";
  vopl_out: port {
   #address-cells = <1>;
   #size-cells = <0>;
   vopl_out_mipi: endpoint@0 {
    reg = <0>;
    remote-endpoint = <&mipi_in_vopl>;
   };

   vopl_out_hdmi: endpoint@1 {
    reg = <1>;
    remote-endpoint = <&hdmi_in_vopl>;
   };

   vopl_out_edp: endpoint@2 {
    reg = <2>;
    remote-endpoint = <&edp_in_vopl>;
   };
  };
 };

 vopb: vop@ff900000 {
  compatible = "rockchip,rk3399-vop-big";
  reg = <0x0 0xff900000 0x0 0x3efc>;
  interrupts = <0 118 4 0>;
  clocks = <&cru 217>, <&cru 180>, <&cru 473>;
  #clock-cells = <0>;
  clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
  resets = <&cru 274>, <&cru 278>, <&cru 280>;
  reset-names = "axi", "ahb", "dclk";
  status = "disabled";
  vopb_out: port {
   #address-cells = <1>;
   #size-cells = <0>;
   vopb_out_mipi: endpoint@0 {
    reg = <0>;
    remote-endpoint = <&mipi_in_vopb>;
   };

   vopb_out_hdmi: endpoint@1 {
    reg = <1>;
    remote-endpoint = <&hdmi_in_vopb>;
   };

   vopb_out_edp: endpoint@2 {
    reg = <2>;
    remote-endpoint = <&edp_in_vopb>;
   };
  };
 };

 hdmi: hdmi@ff940000 {
  compatible = "rockchip,rk3399-dw-hdmi";
  reg = <0x0 0xff940000 0x0 0x20000>;
  reg-io-width = <4>;
  rockchip,grf = <&grf>;
  pinctrl-names = "default";
  pinctrl-0 = <&hdmi_i2c_xfer>;
  power-domains = <&power 21>;
  interrupts = <0 23 4 0>;
  clocks = <&cru 372>, <&cru 113>, <&cru 7>, <&cru 367>;
  clock-names = "iahb", "isfr", "vpll", "grf";
  status = "okay";

  ports {
   hdmi_in: port {
    #address-cells = <1>;
    #size-cells = <0>;
    hdmi_in_vopb: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vopb_out_hdmi>;
    };
    hdmi_in_vopl: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vopl_out_hdmi>;
    };
   };
  };
 };

 mipi_dsi: mipi@ff960000 {
  compatible = "rockchip,rk3399_mipi_dsi";
  reg = <0x0 0xff960000 0x0 0x8000>;
  interrupts = <0 45 4 0>;
  clocks = <&cru 119>, <&cru 368>,
           <&cru 163>;
  clock-names = "ref", "pclk", "phy_cfg";
  rockchip,grf = <&grf>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
  ports {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <1>;
   mipi_in: port {
    #address-cells = <1>;
    #size-cells = <0>;
    mipi_in_vopb: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vopb_out_mipi>;
    };
    mipi_in_vopl: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vopl_out_mipi>;
    };
   };
  };
 };

 edp: edp@ff970000 {
  compatible = "rockchip,rk3399-edp";
  reg = <0x0 0xff970000 0x0 0x8000>;
  interrupts = <0 10 4 0>;
  clocks = <&cru 362>, <&cru 364>;
  clock-names = "dp", "pclk";
  power-domains = <&power 25>;
  resets = <&cru 285>;
  reset-names = "dp";
  rockchip,grf = <&grf>;
  status = "disabled";
  pinctrl-names = "default";
  pinctrl-0 = <&edp_hpd>;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   edp_in: port@0 {
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;

    edp_in_vopb: endpoint@0 {
     reg = <0>;
     remote-endpoint = <&vopb_out_edp>;
    };

    edp_in_vopl: endpoint@1 {
     reg = <1>;
     remote-endpoint = <&vopl_out_edp>;
    };
   };
  };
 };

 pinctrl: pinctrl {
  compatible = "rockchip,rk3399-pinctrl";
  rockchip,grf = <&grf>;
  rockchip,pmu = <&pmugrf>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  gpio0: gpio0@ff720000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff720000 0x0 0x100>;
   clocks = <&pmucru 23>;
   interrupts = <0 14 4 0>;

   gpio-controller;
   #gpio-cells = <0x2>;

   interrupt-controller;
   #interrupt-cells = <0x2>;
  };

  gpio1: gpio1@ff730000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff730000 0x0 0x100>;
   clocks = <&pmucru 24>;
   interrupts = <0 15 4 0>;

   gpio-controller;
   #gpio-cells = <0x2>;

   interrupt-controller;
   #interrupt-cells = <0x2>;
  };

  gpio2: gpio2@ff780000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff780000 0x0 0x100>;
   clocks = <&cru 336>;
   interrupts = <0 16 4 0>;

   gpio-controller;
   #gpio-cells = <0x2>;

   interrupt-controller;
   #interrupt-cells = <0x2>;
  };

  gpio3: gpio3@ff788000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff788000 0x0 0x100>;
   clocks = <&cru 337>;
   interrupts = <0 17 4 0>;

   gpio-controller;
   #gpio-cells = <0x2>;

   interrupt-controller;
   #interrupt-cells = <0x2>;
  };

  gpio4: gpio4@ff790000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff790000 0x0 0x100>;
   clocks = <&cru 338>;
   interrupts = <0 18 4 0>;

   gpio-controller;
   #gpio-cells = <0x2>;

   interrupt-controller;
   #interrupt-cells = <0x2>;
  };

  pcfg_pull_up: pcfg-pull-up {
   bias-pull-up;
  };

  pcfg_pull_down: pcfg-pull-down {
   bias-pull-down;
  };

  pcfg_pull_none: pcfg-pull-none {
   bias-disable;
  };

  pcfg_pull_none_12ma: pcfg-pull-none-12ma {
   bias-disable;
   drive-strength = <12>;
  };

  pcfg_pull_up_8ma: pcfg-pull-up-8ma {
   bias-pull-up;
   drive-strength = <8>;
  };

  pcfg_pull_down_4ma: pcfg-pull-down-4ma {
   bias-pull-down;
   drive-strength = <4>;
  };

  pcfg_pull_up_2ma: pcfg-pull-up-2ma {
   bias-pull-up;
   drive-strength = <2>;
  };

  pcfg_pull_down_12ma: pcfg-pull-down-12ma {
   bias-pull-down;
   drive-strength = <12>;
  };

  pcfg_pull_none_13ma: pcfg-pull-none-13ma {
   bias-disable;
   drive-strength = <13>;
  };

  clock {
   clk_32k: clk-32k {
    rockchip,pins = <0 0 2 &pcfg_pull_none>;
   };
  };

  edp {
   edp_hpd: edp-hpd {
    rockchip,pins =
     <4 23 2 &pcfg_pull_none>;
   };
  };

  gmac {
   rgmii_pins: rgmii-pins {
    rockchip,pins =

     <3 17 1 &pcfg_pull_none_13ma>,

     <3 14 1 &pcfg_pull_none>,

     <3 13 1 &pcfg_pull_none>,

     <3 12 1 &pcfg_pull_none_13ma>,

     <3 11 1 &pcfg_pull_none>,

     <3 9 1 &pcfg_pull_none>,

     <3 8 1 &pcfg_pull_none>,

     <3 7 1 &pcfg_pull_none>,

     <3 6 1 &pcfg_pull_none>,

     <3 5 1 &pcfg_pull_none_13ma>,

     <3 4 1 &pcfg_pull_none_13ma>,

     <3 3 1 &pcfg_pull_none>,

     <3 2 1 &pcfg_pull_none>,

     <3 1 1 &pcfg_pull_none_13ma>,

     <3 0 1 &pcfg_pull_none_13ma>;
   };

   rmii_pins: rmii-pins {
    rockchip,pins =

     <3 13 1 &pcfg_pull_none>,

     <3 12 1 &pcfg_pull_none_13ma>,

     <3 11 1 &pcfg_pull_none>,

     <3 10 1 &pcfg_pull_none>,

     <3 9 1 &pcfg_pull_none>,

     <3 8 1 &pcfg_pull_none>,

     <3 7 1 &pcfg_pull_none>,

     <3 6 1 &pcfg_pull_none>,

     <3 5 1 &pcfg_pull_none_13ma>,

     <3 4 1 &pcfg_pull_none_13ma>;
   };
  };

  i2c0 {
   i2c0_xfer: i2c0-xfer {
    rockchip,pins =
     <1 15 2 &pcfg_pull_none>,
     <1 16 2 &pcfg_pull_none>;
   };
  };

  i2c1 {
   i2c1_xfer: i2c1-xfer {
    rockchip,pins =
     <4 2 1 &pcfg_pull_none>,
     <4 1 1 &pcfg_pull_none>;
   };
  };

  i2c2 {
   i2c2_xfer: i2c2-xfer {
    rockchip,pins =
     <2 1 2 &pcfg_pull_none_12ma>,
     <2 0 2 &pcfg_pull_none_12ma>;
   };
  };

  i2c3 {
   i2c3_xfer: i2c3-xfer {
    rockchip,pins =
     <4 17 1 &pcfg_pull_none>,
     <4 16 1 &pcfg_pull_none>;
   };
  };

  i2c4 {
   i2c4_xfer: i2c4-xfer {
    rockchip,pins =
     <1 12 1 &pcfg_pull_none>,
     <1 11 1 &pcfg_pull_none>;
   };
  };

  i2c5 {
   i2c5_xfer: i2c5-xfer {
    rockchip,pins =
     <3 11 2 &pcfg_pull_none>,
     <3 10 2 &pcfg_pull_none>;
   };
  };

  i2c6 {
   i2c6_xfer: i2c6-xfer {
    rockchip,pins =
     <2 10 2 &pcfg_pull_none>,
     <2 9 2 &pcfg_pull_none>;
   };
  };

  i2c7 {
   i2c7_xfer: i2c7-xfer {
    rockchip,pins =
     <2 8 2 &pcfg_pull_none>,
     <2 7 2 &pcfg_pull_none>;
   };
  };

  i2c8 {
   i2c8_xfer: i2c8-xfer {
    rockchip,pins =
     <1 21 1 &pcfg_pull_none>,
     <1 20 1 &pcfg_pull_none>;
   };
  };

  i2s0 {
   i2s0_8ch_bus: i2s0-8ch-bus {
    rockchip,pins =
     <3 24 1 &pcfg_pull_none>,
     <3 25 1 &pcfg_pull_none>,
     <3 26 1 &pcfg_pull_none>,
     <3 27 1 &pcfg_pull_none>,
     <3 28 1 &pcfg_pull_none>,
     <3 29 1 &pcfg_pull_none>,
     <3 30 1 &pcfg_pull_none>,
     <3 31 1 &pcfg_pull_none>,
     <4 0 1 &pcfg_pull_none>;
   };
  };

  i2s1 {
   i2s1_2ch_bus: i2s1-2ch-bus {
    rockchip,pins =
     <4 3 1 &pcfg_pull_none>,
     <4 4 1 &pcfg_pull_none>,
     <4 5 1 &pcfg_pull_none>,
     <4 6 1 &pcfg_pull_none>,
     <4 7 1 &pcfg_pull_none>;
   };
  };

  sdio0 {
   sdio0_bus1: sdio0-bus1 {
    rockchip,pins =
     <2 20 1 &pcfg_pull_up>;
   };

   sdio0_bus4: sdio0-bus4 {
    rockchip,pins =
     <2 20 1 &pcfg_pull_up>,
     <2 21 1 &pcfg_pull_up>,
     <2 22 1 &pcfg_pull_up>,
     <2 23 1 &pcfg_pull_up>;
   };

   sdio0_cmd: sdio0-cmd {
    rockchip,pins =
     <2 24 1 &pcfg_pull_up>;
   };

   sdio0_clk: sdio0-clk {
    rockchip,pins =
     <2 25 1 &pcfg_pull_none>;
   };

   sdio0_cd: sdio0-cd {
    rockchip,pins =
     <2 26 1 &pcfg_pull_up>;
   };

   sdio0_pwr: sdio0-pwr {
    rockchip,pins =
     <2 27 1 &pcfg_pull_up>;
   };

   sdio0_bkpwr: sdio0-bkpwr {
    rockchip,pins =
     <2 28 1 &pcfg_pull_up>;
   };

   sdio0_wp: sdio0-wp {
    rockchip,pins =
     <0 3 1 &pcfg_pull_up>;
   };

   sdio0_int: sdio0-int {
    rockchip,pins =
     <0 4 1 &pcfg_pull_up>;
   };
  };

  sdmmc {
   sdmmc_bus1: sdmmc-bus1 {
    rockchip,pins =
     <4 8 1 &pcfg_pull_up>;
   };

   sdmmc_bus4: sdmmc-bus4 {
    rockchip,pins =
     <4 8 1 &pcfg_pull_up>,
     <4 9 1 &pcfg_pull_up>,
     <4 10 1 &pcfg_pull_up>,
     <4 11 1 &pcfg_pull_up>;
   };

   sdmmc_clk: sdmmc-clk {
    rockchip,pins =
     <4 12 1 &pcfg_pull_none>;
   };

   sdmmc_cmd: sdmmc-cmd {
    rockchip,pins =
     <4 13 1 &pcfg_pull_up>;
   };

   sdmmc_cd: sdmcc-cd {
    rockchip,pins =
     <0 7 1 &pcfg_pull_up>;
   };

   sdmmc_wp: sdmmc-wp {
    rockchip,pins =
     <0 8 1 &pcfg_pull_up>;
   };
  };

  sleep {
   ap_pwroff: ap-pwroff {
    rockchip,pins = <1 5 1 &pcfg_pull_none>;
   };

   ddrio_pwroff: ddrio-pwroff {
    rockchip,pins = <0 1 1 &pcfg_pull_none>;
   };
  };

  spdif {
   spdif_bus: spdif-bus {
    rockchip,pins =
     <4 21 1 &pcfg_pull_none>;
   };

   spdif_bus_1: spdif-bus-1 {
    rockchip,pins =
     <3 16 3 &pcfg_pull_none>;
   };
  };

  spi0 {
   spi0_clk: spi0-clk {
    rockchip,pins =
     <3 6 2 &pcfg_pull_up>;
   };
   spi0_cs0: spi0-cs0 {
    rockchip,pins =
     <3 7 2 &pcfg_pull_up>;
   };
   spi0_cs1: spi0-cs1 {
    rockchip,pins =
     <3 8 2 &pcfg_pull_up>;
   };
   spi0_tx: spi0-tx {
    rockchip,pins =
     <3 5 2 &pcfg_pull_up>;
   };
   spi0_rx: spi0-rx {
    rockchip,pins =
     <3 4 2 &pcfg_pull_up>;
   };
  };

  spi1 {
   spi1_clk: spi1-clk {
    rockchip,pins =
     <1 9 2 &pcfg_pull_up>;
   };
   spi1_cs0: spi1-cs0 {
    rockchip,pins =
     <1 10 2 &pcfg_pull_up>;
   };
   spi1_rx: spi1-rx {
    rockchip,pins =
     <1 7 2 &pcfg_pull_up>;
   };
   spi1_tx: spi1-tx {
    rockchip,pins =
     <1 8 2 &pcfg_pull_up>;
   };
  };

  spi2 {
   spi2_clk: spi2-clk {
    rockchip,pins =
     <2 11 1 &pcfg_pull_up>;
   };
   spi2_cs0: spi2-cs0 {
    rockchip,pins =
     <2 12 1 &pcfg_pull_up>;
   };
   spi2_rx: spi2-rx {
    rockchip,pins =
     <2 9 1 &pcfg_pull_up>;
   };
   spi2_tx: spi2-tx {
    rockchip,pins =
     <2 10 1 &pcfg_pull_up>;
   };
  };

  spi3 {
   spi3_clk: spi3-clk {
    rockchip,pins =
     <1 17 1 &pcfg_pull_up>;
   };
   spi3_cs0: spi3-cs0 {
    rockchip,pins =
     <1 18 1 &pcfg_pull_up>;
   };
   spi3_rx: spi3-rx {
    rockchip,pins =
     <1 15 1 &pcfg_pull_up>;
   };
   spi3_tx: spi3-tx {
    rockchip,pins =
     <1 16 1 &pcfg_pull_up>;
   };
  };

  spi4 {
   spi4_clk: spi4-clk {
    rockchip,pins =
     <3 2 2 &pcfg_pull_up>;
   };
   spi4_cs0: spi4-cs0 {
    rockchip,pins =
     <3 3 2 &pcfg_pull_up>;
   };
   spi4_rx: spi4-rx {
    rockchip,pins =
     <3 0 2 &pcfg_pull_up>;
   };
   spi4_tx: spi4-tx {
    rockchip,pins =
     <3 1 2 &pcfg_pull_up>;
   };
  };

  spi5 {
   spi5_clk: spi5-clk {
    rockchip,pins =
     <2 22 2 &pcfg_pull_up>;
   };
   spi5_cs0: spi5-cs0 {
    rockchip,pins =
     <2 23 2 &pcfg_pull_up>;
   };
   spi5_rx: spi5-rx {
    rockchip,pins =
     <2 20 2 &pcfg_pull_up>;
   };
   spi5_tx: spi5-tx {
    rockchip,pins =
     <2 21 2 &pcfg_pull_up>;
   };
  };

  tsadc {
   otp_gpio: otp-gpio {
    rockchip,pins = <1 6 0 &pcfg_pull_none>;
   };

   otp_out: otp-out {
    rockchip,pins = <1 6 1 &pcfg_pull_none>;
   };
  };

  uart0 {
   uart0_xfer: uart0-xfer {
    rockchip,pins =
     <2 16 1 &pcfg_pull_up>,
     <2 17 1 &pcfg_pull_none>;
   };

   uart0_cts: uart0-cts {
    rockchip,pins =
     <2 18 1 &pcfg_pull_none>;
   };

   uart0_rts: uart0-rts {
    rockchip,pins =
     <2 19 1 &pcfg_pull_none>;
   };
  };

  uart1 {
   uart1_xfer: uart1-xfer {
    rockchip,pins =
     <3 12 2 &pcfg_pull_up>,
     <3 13 2 &pcfg_pull_none>;
   };
  };

  uart2a {
   uart2a_xfer: uart2a-xfer {
    rockchip,pins =
     <4 8 2 &pcfg_pull_up>,
     <4 9 2 &pcfg_pull_none>;
   };
  };

  uart2b {
   uart2b_xfer: uart2b-xfer {
    rockchip,pins =
     <4 16 2 &pcfg_pull_up>,
     <4 17 2 &pcfg_pull_none>;
   };
  };

  uart2c {
   uart2c_xfer: uart2c-xfer {
    rockchip,pins =
     <4 19 1 &pcfg_pull_up>,
     <4 20 1 &pcfg_pull_none>;
   };
  };

  uart3 {
   uart3_xfer: uart3-xfer {
    rockchip,pins =
     <3 14 2 &pcfg_pull_up>,
     <3 15 2 &pcfg_pull_none>;
   };

   uart3_cts: uart3-cts {
    rockchip,pins =
     <3 18 2 &pcfg_pull_none>;
   };

   uart3_rts: uart3-rts {
    rockchip,pins =
     <3 19 2 &pcfg_pull_none>;
   };
  };

  uart4 {
   uart4_xfer: uart4-xfer {
    rockchip,pins =
     <1 7 1 &pcfg_pull_up>,
     <1 8 1 &pcfg_pull_none>;
   };
  };

  uarthdcp {
   uarthdcp_xfer: uarthdcp-xfer {
    rockchip,pins =
     <4 21 2 &pcfg_pull_up>,
     <4 22 2 &pcfg_pull_none>;
   };
  };

  pwm0 {
   pwm0_pin: pwm0-pin {
    rockchip,pins =
     <4 18 1 &pcfg_pull_none>;
   };

   vop0_pwm_pin: vop0-pwm-pin {
    rockchip,pins =
     <4 18 2 &pcfg_pull_none>;
   };
  };

  pwm1 {
   pwm1_pin: pwm1-pin {
    rockchip,pins =
     <4 22 1 &pcfg_pull_none>;
   };

   vop1_pwm_pin: vop1-pwm-pin {
    rockchip,pins =
     <4 18 3 &pcfg_pull_none>;
   };
  };

  pwm2 {
   pwm2_pin: pwm2-pin {
    rockchip,pins =
     <1 19 1 &pcfg_pull_none>;
   };
  };

  pwm3a {
   pwm3a_pin: pwm3a-pin {
    rockchip,pins =
     <0 6 1 &pcfg_pull_none>;
   };
  };

  pwm3b {
   pwm3b_pin: pwm3b-pin {
    rockchip,pins =
     <1 14 1 &pcfg_pull_none>;
   };
  };

  hdmi {
   hdmi_i2c_xfer: hdmi-i2c-xfer {
    rockchip,pins =
     <4 17 3 &pcfg_pull_none>,
     <4 16 3 &pcfg_pull_none>;
   };

   hdmi_cec: hdmi-cec {
    rockchip,pins =
     <4 23 1 &pcfg_pull_none>;
   };
  };

  pcie {
   pcie_clkreqn: pci-clkreqn {
    rockchip,pins =
     <2 26 2 &pcfg_pull_none>;
   };

   pcie_clkreqnb: pci-clkreqnb {
    rockchip,pins =
     <4 24 1 &pcfg_pull_none>;
   };

   pcie_clkreqn_cpm: pci-clkreqn-cpm {
    rockchip,pins =
     <2 26 0 &pcfg_pull_none>;
   };

   pcie_clkreqnb_cpm: pci-clkreqnb-cpm {
    rockchip,pins =
     <4 24 0 &pcfg_pull_none>;
   };
  };

 };
};
# 11 "arch/arm/dts/.rk3399-evb.dtb.pre.tmp" 2
# 1 "arch/arm/dts/rk3399-sdram-lpddr3-4GB-1600.dtsi" 1






&dmc {
 rockchip,sdram-params = <
  0x2
  0xa
  0x3
  0x2
  0x2
  0x0
  0xf
  0xf
  0
  0
  0xf
  0xf
  0xf
  0xf
  1
  0x1d191519
  0x14040808
  0x00000002
  0x00006226
  0x00000054
  0x00000000
  0x2
  0xa
  0x3
  0x2
  0x2
  0x0
  0xf
  0xf
  0
  0
  0xf
  0xf
  0xf
  0xf
  1
  0x1d191519
  0x14040808
  0x00000002
  0x00006226
  0x00000054
  0x00000000
  800
  6
  2
  13
  1
  0x00000700
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000050
  0x00027100
  0x00000320
  0x00001f40
  0x00000050
  0x00027100
  0x00000320
  0x00001f40
  0x00000050
  0x00027100
  0x00000320
  0x01001f40
  0x00000000
  0x00000101
  0x00020100
  0x000000a0
  0x00000190
  0x00000000
  0x06180000
  0x00061800
  0x04000618
  0x33080004
  0x280f0622
  0x22330800
  0x00280f06
  0x06223308
  0x0600280f
  0x00000a0a
  0x0600dac0
  0x0a0a060c
  0x0600dac0
  0x0a0a060c
  0x0600dac0
  0x0203000c
  0x0f0c0f00
  0x040c0f0c
  0x14000a0a
  0x03030a0a
  0x00010003
  0x031b1b1b
  0x00111111
  0x00000000
  0x03010000
  0x0c2800a8
  0x0c2800a8
  0x0c2800a8
  0x00000000
  0x00060006
  0x00140006
  0x00140014
  0x000f0f0f
  0x00000000
  0x00000000
  0x00000000
  0x00b00000
  0x00b000b0
  0x00b000b0
  0x000000b0
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000301
  0x00000001
  0x00000000
  0x00000000
  0x01000000
  0x80104002
  0x00040003
  0x00040005
  0x00030000
  0x00050004
  0x00000004
  0x00040003
  0x00040005
  0x30a00000
  0x00001850
  0x185030a0
  0x30a00000
  0x00001850
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x02020200
  0x00020202
  0x00030200
  0x00040700
  0x00000302
  0x02000407
  0x00000003
  0x00030f04
  0x00070004
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00010000
  0x20040020
  0x00200400
  0x01000400
  0x00000b80
  0x00000000
  0x00000001
  0x00000002
  0x0000000e
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00a00000
  0x00c80050
  0x00c80000
  0x005000a0
  0x000000c8
  0x00a000c8
  0x00c80050
  0x00c80000
  0x00000000
  0x00000000
  0x00000000
  0x00430000
  0x0000001a
  0x001a0043
  0x00430000
  0x0000001a
  0x00010001
  0x07000001
  0x00000707
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00430000
  0x0000001a
  0x001a0043
  0x00430000
  0x0000001a
  0x00010001
  0x07000001
  0x00000707
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x01000000
  0x00000000
  0x00000000
  0x18151100
  0x0000000c
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00032003
  0x00480120
  0x00000000
  0x01200320
  0x00000048
  0x00032000
  0x00480120
  0x00000000
  0x00280000
  0x00280028
  0x01010100
  0x01000202
  0x0a000002
  0x01000f0f
  0x00000000
  0x00000000
  0x00010003
  0x00000c03
  0x00000100
  0x00010000
  0x01000000
  0x00010000
  0x00000001
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00010000
  0x03030301
  0x01010808
  0x03030001
  0x0a0a0a03
  0x02080808
  0x02050103
  0x02050103
  0x00050103
  0x00020202
  0x05020500
  0x00020502
  0x00000000
  0x00000000
  0x0d000001
  0x00010028
  0x00010000
  0x00000003
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00010100
  0x01000000
  0x00000001
  0x00000303
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x000556aa
  0x000aaaaa
  0x000aa955
  0x00055555
  0x000b3133
  0x0004cd33
  0x0004cecc
  0x000b32cc
  0x00010300
  0x03000100
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00ffff00
  0x1e1e0000
  0x0800001e
  0x00001850
  0x00000200
  0x00000200
  0x00000200
  0x00000200
  0x00001850
  0x0000f320
  0x1850050a
  0x00000200
  0x00000200
  0x00000200
  0x00000200
  0x00001850
  0x0000f320
  0x1850050a
  0x00000200
  0x00000200
  0x00000200
  0x00000200
  0x00001850
  0x0000f320
  0x0202050a
  0x03030202
  0x00000018
  0x00000000
  0x00000000
  0x00001403
  0x00000000
  0x00000000
  0x00000000
  0x00030000
  0x000e0020
  0x000e0020
  0x000e0020
  0x00000000
  0x00000000
  0x01000000
  0x00070007
  0x00050007
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x01000101
  0x01010101
  0x01000101
  0x01000100
  0x00010001
  0x00010002
  0x00020100
  0x00000002
  0x00000700
  0x00000000
  0x000030a0
  0x00001850
  0x000030a0
  0x00001850
  0x000030a0
  0x18501850
  0x00000200
  0x00000200
  0x00000200
  0x00000200
  0x00001850
  0x00000200
  0x00000200
  0x00000200
  0x00000200
  0x00001850
  0x00000200
  0x00000200
  0x00000200
  0x00000200
  0x00010000
  0x00000007
  0x81000001
  0x0f0003f0
  0x3fffffff
  0x0f0000a0
  0x377ff000
  0x0f000020
  0x377ff000
  0x0f000030
  0x377ff000
  0x0f0000b0
  0x377ff000
  0x0f000100
  0x377ff000
  0x0f000110
  0x377ff000
  0x0f000010
  0x377ff000
  0x03000101
  0x042e2e2e
  0x06180006
  0x00061800
  0x00000018
  0x0c2800a8
  0x0c2800a8
  0x0c2800a8
  0x00000500
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x04040000
  0x0d000004
  0x00000128
  0x00000000
  0x00030003
  0x00000018
  0x00000000
  0x00000000
  0x03060002
  0x03010301
  0x01080801
  0x04020201
  0x01080804
  0x00000000
  0x03030000
  0x0a0a0a03
  0x00000000
  0x00000000
  0x00000000
  0x00030300
  0x00000014
  0x00000000
  0x01010300
  0x00000000
  0x00000000
  0x01000000
  0x00000101
  0x55555a5a
  0x55555a5a
  0x55555a5a
  0x55555a5a
  0x0a0a0001
  0x0505000a
  0x00000005
  0x00000100
  0x00030000
  0x17030000
  0x000e0020
  0x000e0020
  0x000e0020
  0x00000000
  0x00000000
  0x00000100
  0x140a0000
  0x000a030a
  0x03000a03
  0x010a000a
  0x00000100
  0x01000000
  0x00000000
  0x00000100
  0x1e1a0000
  0x10010204
  0x07070705
  0x20000202
  0x00201000
  0x00201000
  0x04041000
  0x10100100
  0x00010110
  0x004b004a
  0x1a030000
  0x0102041e
  0x34000000
  0x00000000
  0x00000000
  0x00000000
  0x00004300
  0x0001001a
  0x004d4d07
  0x001a0043
  0x4d070001
  0x0000434d
  0x0001001a
  0x004d4d07
  0x001a0043
  0x4d070001
  0x0000434d
  0x0001001a
  0x004d4d07
  0x001a0043
  0x4d070001
  0x0043004d
  0x0001001a
  0x004d4d07
  0x001a0043
  0x4d070001
  0x0000434d
  0x0001001a
  0x004d4d07
  0x001a0043
  0x4d070001
  0x0000434d
  0x0001001a
  0x004d4d07
  0x001a0043
  0x4d070001
  0x0100004d
  0x00c800c8
  0x060400c8
  0x0c060f11
  0x2200d890
  0x0a0c2005
  0x0f11060a
  0x00000c06
  0x2200d890
  0x0a0c2005
  0x0f11060a
  0x00000c06
  0x2200d890
  0x0a0c2005
  0x0200020a
  0x02000200
  0x02000200
  0x02000200
  0x02000200
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x01000300
  0x00185000
  0x0000f320
  0x00001850
  0x0000f320
  0x00001850
  0x0000f320
  0x08000000
  0x00000100
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000002
  0x76543210
  0x0004c008
  0x000000b3
  0x00000000
  0x00000000
  0x00010000
  0x01665555
  0x00665555
  0x00010f00
  0x05010200
  0x00000003
  0x001700c0
  0x00cc0101
  0x00030066
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x04080000
  0x04080400
  0x08000000
  0x0c00c007
  0x00000100
  0x00000100
  0x55555555
  0xaaaaaaaa
  0x55555555
  0xaaaaaaaa
  0x00005555
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00200000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x02700270
  0x02700270
  0x02700270
  0x02700270
  0x00000270
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00800000
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00b30080
  0x00000003
  0x00000000
  0x00020000
  0x00000200
  0x00000000
  0x51315152
  0xc0013150
  0x020000c0
  0x00100001
  0x07054208
  0x000f0c18
  0x01000140
  0x00000c20
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x76543210
  0x0004c008
  0x000000b3
  0x00000000
  0x00000000
  0x00010000
  0x01665555
  0x00665555
  0x00010f00
  0x05010200
  0x00000003
  0x001700c0
  0x00cc0101
  0x00030066
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x04080000
  0x04080400
  0x08000000
  0x0c00c007
  0x00000100
  0x00000100
  0x55555555
  0xaaaaaaaa
  0x55555555
  0xaaaaaaaa
  0x00005555
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00200000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x02700270
  0x02700270
  0x02700270
  0x02700270
  0x00000270
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00800000
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00b30080
  0x00000003
  0x00000000
  0x00020000
  0x00000200
  0x00000000
  0x51315152
  0xc0013150
  0x020000c0
  0x00100001
  0x07054208
  0x000f0c18
  0x01000140
  0x00000c20
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x76543210
  0x0004c008
  0x000000b3
  0x00000000
  0x00000000
  0x00010000
  0x01665555
  0x00665555
  0x00010f00
  0x05010200
  0x00000003
  0x001700c0
  0x00cc0101
  0x00030066
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x04080000
  0x04080400
  0x08000000
  0x0c00c007
  0x00000100
  0x00000100
  0x55555555
  0xaaaaaaaa
  0x55555555
  0xaaaaaaaa
  0x00005555
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00200000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x02700270
  0x02700270
  0x02700270
  0x02700270
  0x00000270
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00800000
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00b30080
  0x00000003
  0x00000000
  0x00020000
  0x00000200
  0x00000000
  0x51315152
  0xc0013150
  0x020000c0
  0x00100001
  0x07054208
  0x000f0c18
  0x01000140
  0x00000c20
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x76543210
  0x0004c008
  0x000000b3
  0x00000000
  0x00000000
  0x00010000
  0x01665555
  0x00665555
  0x00010f00
  0x05010200
  0x00000003
  0x001700c0
  0x00cc0101
  0x00030066
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x04080000
  0x04080400
  0x08000000
  0x0c00c007
  0x00000100
  0x00000100
  0x55555555
  0xaaaaaaaa
  0x55555555
  0xaaaaaaaa
  0x00005555
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00200000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x02700270
  0x02700270
  0x02700270
  0x02700270
  0x00000270
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00800000
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00800080
  0x00b30080
  0x00000003
  0x00000000
  0x00020000
  0x00000200
  0x00000000
  0x51315152
  0xc0013150
  0x020000c0
  0x00100001
  0x07054208
  0x000f0c18
  0x01000140
  0x00000c20
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00800000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000001
  0x00000000
  0x00000000
  0x00000000
  0x00400320
  0x00000040
  0x00806420
  0x00917531
  0x00806420
  0x01917531
  0x00020003
  0x00000000
  0x00000000
  0x00000000
  0x000556aa
  0x000aaaaa
  0x000aa955
  0x00055555
  0x000b3133
  0x0004cd33
  0x0004cecc
  0x000b32cc
  0x0a418820
  0x103f0000
  0x0000003f
  0x00038055
  0x03800380
  0x03800380
  0x00000380
  0x42080010
  0x00000003
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00800000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000001
  0x00000000
  0x00000000
  0x00000000
  0x00400320
  0x00000040
  0x00008eca
  0x00009fdb
  0x00008eca
  0x01009fdb
  0x00020003
  0x00000000
  0x00000000
  0x00000000
  0x000556aa
  0x000aaaaa
  0x000aa955
  0x00055555
  0x000b3133
  0x0004cd33
  0x0004cecc
  0x000b32cc
  0x0004a0e6
  0x080f0000
  0x0000000f
  0x00038055
  0x03800380
  0x03800380
  0x00000380
  0x42080010
  0x00000003
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00800000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000001
  0x00000000
  0x00000000
  0x00000000
  0x00400320
  0x00000040
  0x00008eca
  0x00009fdb
  0x00008eca
  0x01009fdb
  0x00020003
  0x00000000
  0x00000000
  0x00000000
  0x000556aa
  0x000aaaaa
  0x000aa955
  0x00055555
  0x000b3133
  0x0004cd33
  0x0004cecc
  0x000b32cc
  0x1ee6b16a
  0x10000000
  0x00000000
  0x00038055
  0x03800380
  0x03800380
  0x00000380
  0x42080010
  0x00000003
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000001
  0x00000000
  0x01000005
  0x04000f00
  0x00020040
  0x00020055
  0x00000000
  0x00000000
  0x00000000
  0x00000050
  0x00000000
  0x00010100
  0x00000601
  0x00000000
  0x00006400
  0x01221102
  0x00000000
  0x00051f00
  0x051f051f
  0x051f051f
  0x00030003
  0x03000300
  0x00000300
  0x01221102
  0x00000000
  0x00000000
  0x03020000
  0x00000001
  0x00000011
  0x00000011
  0x00000400
  0x00000000
  0x00000011
  0x00000011
  0x00004410
  0x00004410
  0x00004410
  0x00004410
  0x00004410
  0x00000011
  0x00004410
  0x00000011
  0x00004410
  0x00000011
  0x00004410
  0x00000000
  0x00000000
  0x00000000
  0x04000000
  0x00000000
  0x00000000
  0x00000508
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0x00000000
  0xe4000000
  0x00000000
  0x00000000
  0x01010000
  0x00000000
 >;
};
# 12 "arch/arm/dts/.rk3399-evb.dtb.pre.tmp" 2
# 1 "arch/arm/dts/rk3399-u-boot.dtsi" 1






/ {
 aliases {
  mmc0 = &sdhci;
  mmc1 = &sdmmc;
 };

 chosen {
  stdout-path = &uart2;
  u-boot,spl-boot-order = &sdhci, &sdmmc;
 };
};

&psci {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&uart2 {
 clock-frequency = <24000000>;
 u-boot,dm-pre-reloc;
};

&saradc {
 u-boot,dm-pre-reloc;
};

&sdmmc {
 u-boot,dm-pre-reloc;
};

&sdhci {
 u-boot,dm-pre-reloc;
};

&pmu {
 u-boot,dm-pre-reloc;
};

&pmugrf {
 u-boot,dm-pre-reloc;
};

&pmusgrf {
 u-boot,dm-pre-reloc;
};

&pmucru {
 u-boot,dm-pre-reloc;
};

&cru {
 u-boot,dm-pre-reloc;
};

&crypto {
 u-boot,dm-pre-reloc;
};

&grf {
 u-boot,dm-pre-reloc;
};

&cic {
 u-boot,dm-pre-reloc;
};

&dmc {
 u-boot,dm-pre-reloc;
};

&emmc_phy {
 u-boot,dm-pre-reloc;
};

&u2phy0 {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&u2phy0_otg {
 u-boot,dm-pre-reloc;
 status = "okay";
};
# 13 "arch/arm/dts/.rk3399-evb.dtb.pre.tmp" 2
# 1 "include/linux/media-bus-format.h" 1
# 14 "arch/arm/dts/.rk3399-evb.dtb.pre.tmp" 2
# 1 "./arch/arm/dts/include/dt-bindings/input/input.h" 1
# 12 "./arch/arm/dts/include/dt-bindings/input/input.h"
# 1 "./arch/arm/dts/include/dt-bindings/input/linux-event-codes.h" 1
# 13 "./arch/arm/dts/include/dt-bindings/input/input.h" 2
# 15 "arch/arm/dts/.rk3399-evb.dtb.pre.tmp" 2

/ {
 model = "Rockchip RK3399 Evaluation Board";
 compatible = "rockchip,rk3399-evb", "rockchip,rk3399",
       "google,rk3399evb-rev2";


 rk_key0 {
  u-boot,dm-pre-reloc;
  compatible = "rockchip,key";
  status = "okay";
  io-channels = <&saradc 1>;

  vol-up-key0 {
   u-boot,dm-pre-reloc;
   linux,code = <115>;
   label = "volume up";
   rockchip,adc_value = <1>;
  };
 };


 rk_key1 {
  u-boot,dm-pre-reloc;
  compatible = "rockchip,key";
  status = "okay";
  io-channels = <&saradc 2>;

  vol-up-key1 {
   u-boot,dm-pre-reloc;
   linux,code = <115>;
   label = "volume up";
   rockchip,adc_value = <10>;
  };
 };

 vdd_center: vdd-center {
  compatible = "pwm-regulator";
  pwms = <&pwm3 0 25000 1>;
  regulator-name = "vdd_center";
  regulator-min-microvolt = <800000>;
  regulator-max-microvolt = <1400000>;
  regulator-init-microvolt = <950000>;
  regulator-always-on;
  regulator-boot-on;
  status = "okay";
 };

 vccsys: vccsys {
  compatible = "regulator-fixed";
  regulator-name = "vccsys";
  regulator-boot-on;
  regulator-always-on;
 };

 vcc3v3_sys: vcc3v3-sys {
  compatible = "regulator-fixed";
  regulator-name = "vcc3v3_sys";
  regulator-always-on;
  regulator-boot-on;
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
 };

 vcc_phy: vcc-phy-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vcc_phy";
  regulator-always-on;
  regulator-boot-on;
 };

 vcc5v0_host: vcc5v0-host-en {
  compatible = "regulator-fixed";
  regulator-name = "vcc5v0_host";
  gpio = <&gpio4 25 0>;
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-always-on;
  regulator-boot-on;
 };

 vcc5v0_typec0: vcc5v0-typec0-en {
  compatible = "regulator-fixed";
  regulator-name = "vcc5v0_typec0";
  gpio = <&gpio1 3 0>;
 };

 vcc5v0_typec1: vcc5v0-typec1-en {
  compatible = "regulator-fixed";
  regulator-name = "vcc5v0_typec1";
  gpio = <&gpio1 4 0>;
 };

 clkin_gmac: external-gmac-clock {
  compatible = "fixed-clock";
  clock-frequency = <125000000>;
  clock-output-names = "clkin_gmac";
  #clock-cells = <0>;
 };

 backlight: backlight {
  compatible = "pwm-backlight";
  power-supply = <&vccsys>;
  enable-gpios = <&gpio1 13 0>;
  brightness-levels = <
     0 1 2 3 4 5 6 7
     8 9 10 11 12 13 14 15
    16 17 18 19 20 21 22 23
    24 25 26 27 28 29 30 31
    32 33 34 35 36 37 38 39
    40 41 42 43 44 45 46 47
    48 49 50 51 52 53 54 55
    56 57 58 59 60 61 62 63
    64 65 66 67 68 69 70 71
    72 73 74 75 76 77 78 79
    80 81 82 83 84 85 86 87
    88 89 90 91 92 93 94 95
    96 97 98 99 100 101 102 103
   104 105 106 107 108 109 110 111
   112 113 114 115 116 117 118 119
   120 121 122 123 124 125 126 127
   128 129 130 131 132 133 134 135
   136 137 138 139 140 141 142 143
   144 145 146 147 148 149 150 151
   152 153 154 155 156 157 158 159
   160 161 162 163 164 165 166 167
   168 169 170 171 172 173 174 175
   176 177 178 179 180 181 182 183
   184 185 186 187 188 189 190 191
   192 193 194 195 196 197 198 199
   200 201 202 203 204 205 206 207
   208 209 210 211 212 213 214 215
   216 217 218 219 220 221 222 223
   224 225 226 227 228 229 230 231
   232 233 234 235 236 237 238 239
   240 241 242 243 244 245 246 247
   248 249 250 251 252 253 254 255>;
  default-brightness-level = <200>;
  pwms = <&pwm0 0 25000 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&pwm0_pin>;
  pwm-delay-us = <10000>;
  status = "disabled";
 };

 vcc5v0_sys: vcc5v0-sys {
  compatible = "regulator-fixed";
  regulator-name = "vcc5v0_sys";
  regulator-always-on;
  regulator-boot-on;
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
 };

 vcc_lcd: vcc-lcd {
  compatible = "regulator-fixed";
  regulator-name = "vcc_lcd";
  gpio = <&gpio4 30 0>;
  startup-delay-us = <20000>;
  enable-active-high;
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  vin-supply = <&vcc5v0_sys>;
 };

 panel: panel {
  compatible = "simple-panel";
  backlight = <&backlight>;
  power-supply = <&vcc_lcd>;
  enable-gpios = <&gpio1 13 0>;
  prepare-delay-ms = <20>;
  enable-delay-ms = <20>;

  display-timings {
   native-mode = <&timing0>;

   timing0: timing0 {
    clock-frequency = <200000000>;
    hactive = <1536>;
    vactive = <2048>;
    hfront-porch = <12>;
    hsync-len = <16>;
    hback-porch = <48>;
    vfront-porch = <8>;
    vsync-len = <4>;
    vback-porch = <8>;
    hsync-active = <0>;
    vsync-active = <0>;
    de-active = <0>;
    pixelclk-active = <0>;
   };
  };

  ports {
   panel_in: endpoint {
    remote-endpoint = <&edp_out>;
   };
  };
 };

};

&crypto {
 status = "okay";
};

&uart2 {
 status = "okay";
};

&emmc_phy {
 status = "okay";
};

&pwm0 {
 status = "okay";
};

&pwm2 {
 status = "okay";
};

&pwm3 {
 status = "okay";
};

&saradc {
 status = "okay";
};

&sdmmc {
 bus-width = <4>;
 status = "okay";
};

&sdhci {
 bus-width = <8>;
 mmc-hs400-1_8v;
 mmc-hs400-enhanced-strobe;
 non-removable;
 status = "okay";
};

&tcphy0 {
 status = "okay";
};

&tcphy1 {
 status = "okay";
};

&usb_host0_ehci {
 status = "okay";
};

&usb_host0_ohci {
 status = "okay";
};

&usbdrd3_0 {
 status = "okay";
};

&usbdrd3_1 {
 status = "okay";
};

&usbdrd_dwc3_0 {
 status = "okay";
};

&usbdrd_dwc3_1 {
 status = "okay";
};

&usb_host1_ehci {
 status = "okay";
};

&usb_host1_ohci {
 status = "okay";
};

&i2c0 {
 status = "okay";
 clock-frequency = <400000>;
 i2c-scl-falling-time-ns = <50>;
 i2c-scl-rising-time-ns = <100>;

 rk808: pmic@1b {
  compatible = "rockchip,rk808";
  clock-output-names = "xin32k", "wifibt_32kin";
  interrupt-parent = <&gpio0>;
  interrupts = <4 8>;
  pinctrl-names = "default";
  pinctrl-0 = <&pmic_int_l>;
  reg = <0x1b>;
  rockchip,system-power-controller;
  #clock-cells = <1>;
  status = "okay";

  vcc12-supply = <&vcc3v3_sys>;

  regulators {
   vcc33_lcd: SWITCH_REG2 {
    regulator-always-on;
    regulator-boot-on;
    regulator-name = "vcc33_lcd";
   };
  };
 };
};

&mipi_dsi {
 status = "disabled";
 rockchip,panel = <&panel>;
 display-timings {
  timing0 {
  bits-per-pixel = <24>;
  clock-frequency = <160000000>;
  hfront-porch = <120>;
  hsync-len = <20>;
  hback-porch = <21>;
  hactive = <1200>;
  vfront-porch = <21>;
  vsync-len = <3>;
  vback-porch = <18>;
  vactive = <1920>;
  hsync-active = <0>;
  vsync-active = <0>;
  de-active = <1>;
  pixelclk-active = <0>;
  };
 };
};

&pinctrl {
 pmic {
  pmic_int_l: pmic-int-l {
   rockchip,pins =
    <1 21 0 &pcfg_pull_up>;
  };

  pmic_dvs2: pmic-dvs2 {
   rockchip,pins =
    <1 18 0 &pcfg_pull_down>;
  };
 };
};

&gmac {
        phy-supply = <&vcc_phy>;
 phy-mode = "rgmii";
 clock_in_out = "input";
 snps,reset-gpio = <&gpio3 15 1>;
 snps,reset-active-low;
 snps,reset-delays-us = <0 10000 50000>;
 assigned-clocks = <&cru 166>;
 assigned-clock-parents = <&clkin_gmac>;
 pinctrl-names = "default";
 pinctrl-0 = <&rgmii_pins>;
 tx_delay = <0x28>;
 rx_delay = <0x11>;
 status = "okay";
};

&backlight {
 status = "okay";
 enable-gpios = <&gpio4 29 0>;
};

&route_edp {
 status = "okay";
};

&edp_in_vopl {
 status = "disabled";
};

&edp_in_vopb {
 status = "okay";
};

&edp {
 status = "okay";
 force-hpd;

 ports {
  port@1 {
   reg = <1>;

   edp_out: endpoint {
    remote-endpoint = <&panel_in>;
   };
  };
 };
};

&vopb {
 status = "okay";
};
