module basic_gates_tb;
reg a,b;
wire c,d,e,f,g,h,i;
gates dut (.a(a),.b(b),.c(c),.d(d),.e(e),.f(f),.g(g),.h(h),.i(i));
initial begin
$dumpfile("basic_gates.vcd");
$dumpvars(0,basic_gates_tb);
$monitor("time=%0t | a=%b b=%b not=%b or=%b xor=%b nand=%b and=%b nor=%b xnor=%b" , $time , a, b ,c ,d, e, f, g,h,i );
a=0;b=0;#10;
a=0;b=1;#10;
a=1;b=0;#10;
a=1;b=1;#10;
$finish;
end
endmodule 
