$date
	Fri Oct 30 18:44:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$var reg 1 # EN $end
$var reg 1 $ J $end
$var reg 1 % K $end
$var reg 1 & RESET $end
$scope module fjk $end
$var wire 1 " CLK $end
$var wire 1 # EN $end
$var wire 1 $ J $end
$var wire 1 % K $end
$var wire 1 ' NK $end
$var wire 1 ( NQ $end
$var wire 1 & RESET $end
$var wire 1 ) q $end
$var wire 1 * s1 $end
$var wire 1 + s2 $end
$var wire 1 ! Q $end
$scope module FJK $end
$var wire 1 " CLK $end
$var wire 1 ) D $end
$var wire 1 # EN $end
$var wire 1 & RESET $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
1'
0*
0%
0$
0#
0&
1"
#2
0"
#3
0)
0+
1(
0!
1"
1&
#4
0"
#5
1"
0&
#6
0"
#7
1)
1*
1"
1$
1#
#8
0"
#9
1"
0#
#10
0"
#11
1+
0(
1!
1)
0*
1"
0$
1#
#12
0"
#13
0)
0+
0'
1"
1%
#14
0"
#15
1*
1(
0!
1)
0+
1'
1"
0%
1$
#16
0"
#17
0)
0*
0(
1!
0'
1"
1%
#18
0"
#19
1)
1*
1(
0!
1"
#20
0"
#21
0)
0*
0(
1!
1"
#22
0"
#23
1)
1*
1(
0!
1"
#24
0"
#25
0)
0*
0(
1!
1"
#26
0"
#27
1)
1*
1(
0!
1"
#28
0"
#29
0)
0*
0(
1!
1"
#30
0"
