/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [17:0] _03_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire [31:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [19:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_3z & celloutsig_1_9z[1]);
  assign celloutsig_0_6z = !(celloutsig_0_0z[4] ? celloutsig_0_0z[7] : in_data[52]);
  assign celloutsig_0_9z = !(celloutsig_0_2z[14] ? celloutsig_0_6z : celloutsig_0_8z[9]);
  assign celloutsig_1_4z = !(celloutsig_1_0z ? _00_ : in_data[96]);
  assign celloutsig_1_1z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_1_11z = celloutsig_1_3z | ~(celloutsig_1_5z);
  assign celloutsig_1_3z = in_data[188] | _01_;
  assign celloutsig_1_5z = in_data[157] | _02_;
  reg [9:0] _12_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 10'h000;
    else _12_ <= celloutsig_0_7z;
  assign out_data[41:32] = _12_;
  reg [17:0] _13_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 18'h00000;
    else _13_ <= { in_data[138:122], celloutsig_1_0z };
  assign { _02_, _03_[16:14], _01_, _03_[12:11], _00_, _03_[9:0] } = _13_;
  assign celloutsig_1_18z = { _03_[12:11], _00_, _03_[9:4] } / { 1'h1, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_14z };
  assign celloutsig_0_7z = celloutsig_0_2z[24:15] / { 1'h1, celloutsig_0_2z[23:16], in_data[0] };
  assign celloutsig_1_14z = { in_data[124:114], celloutsig_1_3z } < celloutsig_1_7z[14:3];
  assign celloutsig_0_2z = { in_data[86:56], celloutsig_0_0z[3] } * { in_data[92:81], celloutsig_0_0z[3], celloutsig_0_0z[3], celloutsig_0_0z[3], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z[3] };
  assign celloutsig_0_0z = in_data[10:3] - in_data[30:23];
  assign celloutsig_1_19z = celloutsig_1_18z[2:0] - celloutsig_1_9z[2:0];
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z[3] } - { celloutsig_0_2z[27:25], celloutsig_0_3z };
  assign celloutsig_0_8z = in_data[92:80] ^ { celloutsig_0_2z[24:22], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_0z[3], celloutsig_0_4z };
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z } ^ celloutsig_1_7z[7:4];
  assign celloutsig_0_3z = ~((celloutsig_0_0z[7] & celloutsig_0_2z[15]) | (celloutsig_0_0z[2] & celloutsig_0_0z[3]));
  assign celloutsig_0_12z = ~((celloutsig_0_9z & celloutsig_0_0z[4]) | (celloutsig_0_0z[5] & celloutsig_0_7z[3]));
  assign celloutsig_1_0z = ~((in_data[124] & in_data[161]) | (in_data[100] & in_data[122]));
  assign { celloutsig_1_7z[2:1], celloutsig_1_7z[4:3], celloutsig_1_7z[19:5] } = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, in_data[190:176] } ^ { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, _03_[15:14], _01_, _03_[12:11], _00_, _03_[9:1] };
  assign { _03_[17], _03_[13], _03_[10] } = { _02_, _01_, _00_ };
  assign celloutsig_1_7z[0] = 1'h0;
  assign { out_data[136:128], out_data[98:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z };
endmodule
