###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID lab1-16.eng.utah.edu)
#  Generated on:      Wed Dec 16 23:08:13 2015
#  Design:            FPU_Control
#  Command:           optDesign -postRoute
###############################################################
Path 1: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.781
- Setup                         0.344
+ Phase Shift                  15.000
= Required Time                17.436
- Arrival Time                 13.089
= Slack Time                    4.348
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                               |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                          |         |       |   0.651 |    4.998 | 
     | FE_OFC837_RSTn/IN                       |   v   | RSTn                          | INVX4   | 0.000 |   0.651 |    4.998 | 
     | FE_OFC837_RSTn/OUT                      |   ^   | FE_OFN837_RSTn                | INVX4   | 0.429 |   1.080 |    5.428 | 
     | FE_OFC838_RSTn/IN                       |   ^   | FE_OFN837_RSTn                | INVX8   | 0.000 |   1.080 |    5.428 | 
     | FE_OFC838_RSTn/OUT                      |   v   | FE_OFN838_RSTn                | INVX8   | 0.885 |   1.966 |    6.313 | 
     | U1601/IN                                |   v   | FE_OFN838_RSTn                | INVX8   | 0.074 |   2.039 |    6.387 | 
     | U1601/OUT                               |   ^   | n1833                         | INVX8   | 1.102 |   3.142 |    7.489 | 
     | FE_OFC490_n1833/IN                      |   ^   | n1833                         | INVX4   | 0.020 |   3.162 |    7.509 | 
     | FE_OFC490_n1833/OUT                     |   v   | FE_OFN490_n1833               | INVX4   | 0.455 |   3.616 |    7.964 | 
     | FE_OFC492_n1833/IN                      |   v   | FE_OFN490_n1833               | INVX4   | 0.000 |   3.616 |    7.964 | 
     | FE_OFC492_n1833/OUT                     |   ^   | FE_OFN492_n1833               | INVX4   | 0.948 |   4.564 |    8.912 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | FE_OFN492_n1833               | NOR2X1  | 0.023 |   4.587 |    8.935 | 
     | u_adder_cntrl/U1040/OUT                 |   v   | u_adder_cntrl/n885            | NOR2X1  | 1.255 |   5.842 |   10.189 | 
     | u_adder_cntrl/FE_OFC916_n885/IN         |   v   | u_adder_cntrl/n885            | BUF4X   | 0.001 |   5.843 |   10.191 | 
     | u_adder_cntrl/FE_OFC916_n885/OUT        |   v   | u_adder_cntrl/FE_OFN916_n885  | BUF4X   | 0.871 |   6.714 |   11.062 | 
     | u_adder_cntrl/U634/IN1                  |   v   | u_adder_cntrl/FE_OFN916_n885  | NANDX2  | 0.003 |   6.718 |   11.065 | 
     | u_adder_cntrl/U634/OUT                  |   ^   | u_adder_cntrl/n1118           | NANDX2  | 0.745 |   7.463 |   11.811 | 
     | u_adder_cntrl/U414/IN                   |   ^   | u_adder_cntrl/n1118           | INVX8   | 0.002 |   7.465 |   11.812 | 
     | u_adder_cntrl/U414/OUT                  |   v   | u_adder_cntrl/n821            | INVX8   | 0.864 |   8.328 |   12.676 | 
     | u_adder_cntrl/U1125/IN1                 |   v   | u_adder_cntrl/n821            | NAND3X1 | 0.016 |   8.344 |   12.692 | 
     | u_adder_cntrl/U1125/OUT                 |   ^   | u_adder_cntrl/n1008           | NAND3X1 | 1.348 |   9.692 |   14.040 | 
     | u_adder_cntrl/U1166/IN1                 |   ^   | u_adder_cntrl/n1008           | NOR2X1  | 0.000 |   9.692 |   14.040 | 
     | u_adder_cntrl/U1166/OUT                 |   v   | u_adder_cntrl/n1048           | NOR2X1  | 0.929 |  10.622 |   14.969 | 
     | u_adder_cntrl/FE_OFC647_n1048/IN        |   v   | u_adder_cntrl/n1048           | BUF4X   | 0.000 |  10.622 |   14.969 | 
     | u_adder_cntrl/FE_OFC647_n1048/OUT       |   v   | u_adder_cntrl/FE_OFN647_n1048 | BUF4X   | 0.702 |  11.323 |   15.671 | 
     | u_adder_cntrl/U1167/IN                  |   v   | u_adder_cntrl/FE_OFN647_n1048 | INVX4   | 0.002 |  11.325 |   15.673 | 
     | u_adder_cntrl/U1167/OUT                 |   ^   | u_adder_cntrl/n1009           | INVX4   | 0.213 |  11.539 |   15.886 | 
     | u_adder_cntrl/U1168/IN3                 |   ^   | u_adder_cntrl/n1009           | AOI21   | 0.000 |  11.539 |   15.886 | 
     | u_adder_cntrl/U1168/OUT                 |   v   | u_adder_cntrl/n1014           | AOI21   | 0.462 |  12.001 |   16.348 | 
     | u_adder_cntrl/U1171/IN1                 |   v   | u_adder_cntrl/n1014           | AOI22   | 0.000 |  12.001 |   16.348 | 
     | u_adder_cntrl/U1171/OUT                 |   ^   | u_adder_cntrl/n1026           | AOI22   | 0.512 |  12.513 |   16.861 | 
     | u_adder_cntrl/FE_RC_893_0/IN3           |   ^   | u_adder_cntrl/n1026           | NAND3X1 | 0.000 |  12.513 |   16.861 | 
     | u_adder_cntrl/FE_RC_893_0/OUT           |   v   | u_adder_cntrl/n1077           | NAND3X1 | 0.575 |  13.088 |   17.436 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_3_/D |   v   | u_adder_cntrl/n1077           | DFFRX1  | 0.001 |  13.089 |   17.436 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.231 |   -4.117 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -4.117 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -3.609 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -3.604 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -3.134 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -3.127 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.464 |   1.684 |   -2.663 | 
     | CLK__L4_I3/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.686 |   -2.662 | 
     | CLK__L4_I3/OUT                            |   ^   | CLK__L4_N3  | BUF8X  | 0.441 |   2.126 |   -2.221 | 
     | CLK__L5_I21/IN                            |   ^   | CLK__L4_N3  | BUF8X  | 0.002 |   2.128 |   -2.219 | 
     | CLK__L5_I21/OUT                           |   ^   | CLK__L5_N21 | BUF8X  | 0.625 |   2.754 |   -1.594 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_3_/CLK |   ^   | CLK__L5_N21 | DFFRX1 | 0.027 |   2.781 |   -1.567 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_2_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_2_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.781
- Setup                         0.307
+ Phase Shift                  15.000
= Required Time                17.473
- Arrival Time                 13.070
= Slack Time                    4.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                              |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                         |         |       |   0.651 |    5.055 | 
     | FE_OFC837_RSTn/IN                       |   v   | RSTn                         | INVX4   | 0.000 |   0.651 |    5.055 | 
     | FE_OFC837_RSTn/OUT                      |   ^   | FE_OFN837_RSTn               | INVX4   | 0.429 |   1.080 |    5.484 | 
     | FE_OFC838_RSTn/IN                       |   ^   | FE_OFN837_RSTn               | INVX8   | 0.000 |   1.081 |    5.484 | 
     | FE_OFC838_RSTn/OUT                      |   v   | FE_OFN838_RSTn               | INVX8   | 0.885 |   1.966 |    6.370 | 
     | U1601/IN                                |   v   | FE_OFN838_RSTn               | INVX8   | 0.074 |   2.040 |    6.443 | 
     | U1601/OUT                               |   ^   | n1833                        | INVX8   | 1.102 |   3.142 |    7.546 | 
     | FE_OFC490_n1833/IN                      |   ^   | n1833                        | INVX4   | 0.020 |   3.162 |    7.565 | 
     | FE_OFC490_n1833/OUT                     |   v   | FE_OFN490_n1833              | INVX4   | 0.455 |   3.616 |    8.020 | 
     | FE_OFC492_n1833/IN                      |   v   | FE_OFN490_n1833              | INVX4   | 0.000 |   3.616 |    8.020 | 
     | FE_OFC492_n1833/OUT                     |   ^   | FE_OFN492_n1833              | INVX4   | 0.948 |   4.564 |    8.968 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | FE_OFN492_n1833              | NOR2X1  | 0.023 |   4.587 |    8.991 | 
     | u_adder_cntrl/U1040/OUT                 |   v   | u_adder_cntrl/n885           | NOR2X1  | 1.255 |   5.842 |   10.246 | 
     | u_adder_cntrl/FE_OFC916_n885/IN         |   v   | u_adder_cntrl/n885           | BUF4X   | 0.001 |   5.843 |   10.247 | 
     | u_adder_cntrl/FE_OFC916_n885/OUT        |   v   | u_adder_cntrl/FE_OFN916_n885 | BUF4X   | 0.871 |   6.715 |   11.118 | 
     | u_adder_cntrl/U717/IN1                  |   v   | u_adder_cntrl/FE_OFN916_n885 | NANDX2  | 0.003 |   6.718 |   11.122 | 
     | u_adder_cntrl/U717/OUT                  |   ^   | u_adder_cntrl/n1116          | NANDX2  | 1.186 |   7.904 |   12.308 | 
     | u_adder_cntrl/U423/IN                   |   ^   | u_adder_cntrl/n1116          | INVX8   | 0.010 |   7.913 |   12.317 | 
     | u_adder_cntrl/U423/OUT                  |   v   | u_adder_cntrl/n822           | INVX8   | 1.128 |   9.041 |   13.445 | 
     | u_adder_cntrl/U452/IN2                  |   v   | u_adder_cntrl/n822           | NANDX2  | 0.001 |   9.042 |   13.446 | 
     | u_adder_cntrl/U452/OUT                  |   ^   | u_adder_cntrl/n924           | NANDX2  | 0.595 |   9.638 |   14.041 | 
     | u_adder_cntrl/U552/IN                   |   ^   | u_adder_cntrl/n924           | INVX4   | 0.000 |   9.638 |   14.041 | 
     | u_adder_cntrl/U552/OUT                  |   v   | u_adder_cntrl/n1053          | INVX4   | 0.512 |  10.149 |   14.553 | 
     | u_adder_cntrl/U1151/IN3                 |   v   | u_adder_cntrl/n1053          | OAI21   | 0.001 |  10.151 |   14.555 | 
     | u_adder_cntrl/U1151/OUT                 |   ^   | u_adder_cntrl/n986           | OAI21   | 0.324 |  10.475 |   14.878 | 
     | u_adder_cntrl/U1152/IN2                 |   ^   | u_adder_cntrl/n986           | NOR2X1  | 0.000 |  10.475 |   14.878 | 
     | u_adder_cntrl/U1152/OUT                 |   v   | u_adder_cntrl/n988           | NOR2X1  | 0.546 |  11.021 |   15.425 | 
     | u_adder_cntrl/U1153/IN3                 |   v   | u_adder_cntrl/n988           | AOI22   | 0.000 |  11.021 |   15.425 | 
     | u_adder_cntrl/U1153/OUT                 |   ^   | u_adder_cntrl/n990           | AOI22   | 0.528 |  11.549 |   15.953 | 
     | u_adder_cntrl/U1154/IN3                 |   ^   | u_adder_cntrl/n990           | OAI21   | 0.000 |  11.549 |   15.953 | 
     | u_adder_cntrl/U1154/OUT                 |   v   | u_adder_cntrl/n1021          | OAI21   | 0.542 |  12.092 |   16.495 | 
     | u_adder_cntrl/U1164/IN2                 |   v   | u_adder_cntrl/n1021          | AOI21   | 0.000 |  12.092 |   16.495 | 
     | u_adder_cntrl/U1164/OUT                 |   ^   | u_adder_cntrl/n1005          | AOI21   | 0.513 |  12.604 |   17.008 | 
     | u_adder_cntrl/U1165/IN1                 |   ^   | u_adder_cntrl/n1005          | NAND3X1 | 0.000 |  12.605 |   17.008 | 
     | u_adder_cntrl/U1165/OUT                 |   v   | u_adder_cntrl/n1078          | NAND3X1 | 0.465 |  13.069 |   17.473 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_2_/D |   v   | u_adder_cntrl/n1078          | DFFRX1  | 0.000 |  13.070 |   17.473 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.231 |   -4.173 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -4.173 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -3.665 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -3.660 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -3.190 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -3.184 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.464 |   1.684 |   -2.720 | 
     | CLK__L4_I3/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.686 |   -2.718 | 
     | CLK__L4_I3/OUT                            |   ^   | CLK__L4_N3  | BUF8X  | 0.441 |   2.126 |   -2.277 | 
     | CLK__L5_I21/IN                            |   ^   | CLK__L4_N3  | BUF8X  | 0.002 |   2.128 |   -2.275 | 
     | CLK__L5_I21/OUT                           |   ^   | CLK__L5_N21 | BUF8X  | 0.625 |   2.754 |   -1.650 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_2_/CLK |   ^   | CLK__L5_N21 | DFFRX1 | 0.027 |   2.781 |   -1.623 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_0_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.779
- Setup                         0.304
+ Phase Shift                  15.000
= Required Time                17.476
- Arrival Time                 13.008
= Slack Time                    4.467
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                               |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                          |         |       |   0.651 |    5.118 | 
     | FE_OFC837_RSTn/IN                       |   v   | RSTn                          | INVX4   | 0.000 |   0.651 |    5.118 | 
     | FE_OFC837_RSTn/OUT                      |   ^   | FE_OFN837_RSTn                | INVX4   | 0.429 |   1.080 |    5.548 | 
     | FE_OFC838_RSTn/IN                       |   ^   | FE_OFN837_RSTn                | INVX8   | 0.000 |   1.080 |    5.548 | 
     | FE_OFC838_RSTn/OUT                      |   v   | FE_OFN838_RSTn                | INVX8   | 0.885 |   1.966 |    6.433 | 
     | U1601/IN                                |   v   | FE_OFN838_RSTn                | INVX8   | 0.074 |   2.039 |    6.507 | 
     | U1601/OUT                               |   ^   | n1833                         | INVX8   | 1.102 |   3.142 |    7.609 | 
     | FE_OFC490_n1833/IN                      |   ^   | n1833                         | INVX4   | 0.020 |   3.162 |    7.629 | 
     | FE_OFC490_n1833/OUT                     |   v   | FE_OFN490_n1833               | INVX4   | 0.455 |   3.616 |    8.084 | 
     | FE_OFC492_n1833/IN                      |   v   | FE_OFN490_n1833               | INVX4   | 0.000 |   3.616 |    8.084 | 
     | FE_OFC492_n1833/OUT                     |   ^   | FE_OFN492_n1833               | INVX4   | 0.948 |   4.564 |    9.032 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | FE_OFN492_n1833               | NOR2X1  | 0.023 |   4.587 |    9.054 | 
     | u_adder_cntrl/U1040/OUT                 |   v   | u_adder_cntrl/n885            | NOR2X1  | 1.255 |   5.842 |   10.309 | 
     | u_adder_cntrl/FE_OFC916_n885/IN         |   v   | u_adder_cntrl/n885            | BUF4X   | 0.001 |   5.843 |   10.311 | 
     | u_adder_cntrl/FE_OFC916_n885/OUT        |   v   | u_adder_cntrl/FE_OFN916_n885  | BUF4X   | 0.871 |   6.714 |   11.182 | 
     | u_adder_cntrl/U634/IN1                  |   v   | u_adder_cntrl/FE_OFN916_n885  | NANDX2  | 0.003 |   6.718 |   11.185 | 
     | u_adder_cntrl/U634/OUT                  |   ^   | u_adder_cntrl/n1118           | NANDX2  | 0.745 |   7.463 |   11.931 | 
     | u_adder_cntrl/U414/IN                   |   ^   | u_adder_cntrl/n1118           | INVX8   | 0.002 |   7.465 |   11.932 | 
     | u_adder_cntrl/U414/OUT                  |   v   | u_adder_cntrl/n821            | INVX8   | 0.864 |   8.328 |   12.796 | 
     | u_adder_cntrl/U556/IN1                  |   v   | u_adder_cntrl/n821            | NANDX2  | 0.014 |   8.343 |   12.810 | 
     | u_adder_cntrl/U556/OUT                  |   ^   | u_adder_cntrl/n1001           | NANDX2  | 0.613 |   8.955 |   13.423 | 
     | u_adder_cntrl/U1110/IN2                 |   ^   | u_adder_cntrl/n1001           | NOR2X1  | 0.000 |   8.955 |   13.423 | 
     | u_adder_cntrl/U1110/OUT                 |   v   | u_adder_cntrl/n1038           | NOR2X1  | 0.610 |   9.566 |   14.033 | 
     | u_adder_cntrl/FE_OFC917_n1038/IN        |   v   | u_adder_cntrl/n1038           | BUF8X   | 0.000 |   9.566 |   14.033 | 
     | u_adder_cntrl/FE_OFC917_n1038/OUT       |   v   | u_adder_cntrl/FE_OFN917_n1038 | BUF8X   | 0.625 |  10.191 |   14.658 | 
     | u_adder_cntrl/U550/IN2                  |   v   | u_adder_cntrl/FE_OFN917_n1038 | NANDX2  | 0.000 |  10.191 |   14.658 | 
     | u_adder_cntrl/U550/OUT                  |   ^   | u_adder_cntrl/n1055           | NANDX2  | 0.339 |  10.530 |   14.997 | 
     | u_adder_cntrl/U549/IN                   |   ^   | u_adder_cntrl/n1055           | INVX4   | 0.000 |  10.530 |   14.997 | 
     | u_adder_cntrl/U549/OUT                  |   v   | u_adder_cntrl/n1045           | INVX4   | 0.375 |  10.905 |   15.372 | 
     | u_adder_cntrl/U1112/IN3                 |   v   | u_adder_cntrl/n1045           | AOI22   | 0.000 |  10.905 |   15.372 | 
     | u_adder_cntrl/U1112/OUT                 |   ^   | u_adder_cntrl/n956            | AOI22   | 0.611 |  11.516 |   15.983 | 
     | u_adder_cntrl/U1114/IN2                 |   ^   | u_adder_cntrl/n956            | AOI22   | 0.001 |  11.517 |   15.985 | 
     | u_adder_cntrl/U1114/OUT                 |   v   | u_adder_cntrl/n939            | AOI22   | 0.578 |  12.095 |   16.563 | 
     | u_adder_cntrl/U1115/IN2                 |   v   | u_adder_cntrl/n939            | NOR2X1  | 0.000 |  12.095 |   16.563 | 
     | u_adder_cntrl/U1115/OUT                 |   ^   | u_adder_cntrl/n949            | NOR2X1  | 0.446 |  12.541 |   17.008 | 
     | u_adder_cntrl/U1127/IN1                 |   ^   | u_adder_cntrl/n949            | NAND3X1 | 0.000 |  12.541 |   17.008 | 
     | u_adder_cntrl/U1127/OUT                 |   v   | u_adder_cntrl/n1080           | NAND3X1 | 0.467 |  13.008 |   17.475 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_0_/D |   v   | u_adder_cntrl/n1080           | DFFRX1  | 0.000 |  13.008 |   17.476 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.231 |   -4.237 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -4.237 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -3.728 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -3.724 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -3.253 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -3.247 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.464 |   1.684 |   -2.783 | 
     | CLK__L4_I3/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.686 |   -2.782 | 
     | CLK__L4_I3/OUT                            |   ^   | CLK__L4_N3  | BUF8X  | 0.441 |   2.126 |   -2.341 | 
     | CLK__L5_I21/IN                            |   ^   | CLK__L4_N3  | BUF8X  | 0.002 |   2.128 |   -2.339 | 
     | CLK__L5_I21/OUT                           |   ^   | CLK__L5_N21 | BUF8X  | 0.625 |   2.754 |   -1.714 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_0_/CLK |   ^   | CLK__L5_N21 | DFFRX1 | 0.026 |   2.779 |   -1.688 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   DOUT[13]                (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                 10.092
= Slack Time                    4.708
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.231 |    4.938 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.231 |    4.939 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.508 |   0.739 |    5.447 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.005 |   0.744 |    5.452 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.470 |   1.214 |    5.922 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.220 |    5.928 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.457 |   1.678 |    6.385 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.679 |    6.387 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.505 |   2.184 |    6.892 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.011 |   2.195 |    6.903 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.645 |   2.841 |    7.548 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.013 |   2.854 |    7.561 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.777 |   4.631 |    9.338 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.000 |   4.631 |    9.339 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.846 |   5.477 |   10.184 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.477 |   10.184 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.446 |   5.922 |   10.630 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.922 |   10.630 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.969 |   6.892 |   11.599 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.012 |   6.904 |   11.612 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 0.970 |   7.874 |   12.582 | 
     | U2020/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.006 |   7.880 |   12.588 | 
     | U2020/OUT                |   ^   | n1946            | AOI22       | 1.017 |   8.898 |   13.605 | 
     | FE_OFC1931_n1946/IN      |   ^   | n1946            | BUF4X       | 0.005 |   8.902 |   13.610 | 
     | FE_OFC1931_n1946/OUT     |   ^   | FE_OFN1931_n1946 | BUF4X       | 0.991 |   9.893 |   14.601 | 
     | U1751/IN                 |   ^   | FE_OFN1931_n1946 | INVX4       | 0.002 |   9.895 |   14.603 | 
     | U1751/OUT                |   v   | DOUT[13]         | INVX4       | 0.197 |  10.092 |   14.800 | 
     | DOUT[13]                 |   v   | DOUT[13]         | FPU_Control | 0.000 |  10.092 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_1_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_1_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.780
- Setup                         0.236
+ Phase Shift                  15.000
= Required Time                17.543
- Arrival Time                 12.826
= Slack Time                    4.717
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net              |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                               |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                          |        |       |   0.651 |    5.368 | 
     | FE_OFC837_RSTn/IN                       |   v   | RSTn                          | INVX4  | 0.000 |   0.651 |    5.368 | 
     | FE_OFC837_RSTn/OUT                      |   ^   | FE_OFN837_RSTn                | INVX4  | 0.429 |   1.080 |    5.798 | 
     | FE_OFC838_RSTn/IN                       |   ^   | FE_OFN837_RSTn                | INVX8  | 0.000 |   1.080 |    5.798 | 
     | FE_OFC838_RSTn/OUT                      |   v   | FE_OFN838_RSTn                | INVX8  | 0.885 |   1.966 |    6.683 | 
     | U1601/IN                                |   v   | FE_OFN838_RSTn                | INVX8  | 0.074 |   2.039 |    6.757 | 
     | U1601/OUT                               |   ^   | n1833                         | INVX8  | 1.102 |   3.142 |    7.859 | 
     | FE_OFC490_n1833/IN                      |   ^   | n1833                         | INVX4  | 0.020 |   3.162 |    7.879 | 
     | FE_OFC490_n1833/OUT                     |   v   | FE_OFN490_n1833               | INVX4  | 0.455 |   3.616 |    8.334 | 
     | FE_OFC492_n1833/IN                      |   v   | FE_OFN490_n1833               | INVX4  | 0.000 |   3.616 |    8.334 | 
     | FE_OFC492_n1833/OUT                     |   ^   | FE_OFN492_n1833               | INVX4  | 0.948 |   4.564 |    9.282 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | FE_OFN492_n1833               | NOR2X1 | 0.023 |   4.587 |    9.304 | 
     | u_adder_cntrl/U1040/OUT                 |   v   | u_adder_cntrl/n885            | NOR2X1 | 1.255 |   5.842 |   10.559 | 
     | u_adder_cntrl/FE_OFC916_n885/IN         |   v   | u_adder_cntrl/n885            | BUF4X  | 0.001 |   5.843 |   10.561 | 
     | u_adder_cntrl/FE_OFC916_n885/OUT        |   v   | u_adder_cntrl/FE_OFN916_n885  | BUF4X  | 0.871 |   6.714 |   11.432 | 
     | u_adder_cntrl/U634/IN1                  |   v   | u_adder_cntrl/FE_OFN916_n885  | NANDX2 | 0.003 |   6.718 |   11.435 | 
     | u_adder_cntrl/U634/OUT                  |   ^   | u_adder_cntrl/n1118           | NANDX2 | 0.745 |   7.463 |   12.181 | 
     | u_adder_cntrl/U414/IN                   |   ^   | u_adder_cntrl/n1118           | INVX8  | 0.002 |   7.465 |   12.182 | 
     | u_adder_cntrl/U414/OUT                  |   v   | u_adder_cntrl/n821            | INVX8  | 0.864 |   8.328 |   13.046 | 
     | u_adder_cntrl/U556/IN1                  |   v   | u_adder_cntrl/n821            | NANDX2 | 0.014 |   8.343 |   13.060 | 
     | u_adder_cntrl/U556/OUT                  |   ^   | u_adder_cntrl/n1001           | NANDX2 | 0.613 |   8.955 |   13.673 | 
     | u_adder_cntrl/U1110/IN2                 |   ^   | u_adder_cntrl/n1001           | NOR2X1 | 0.000 |   8.956 |   13.673 | 
     | u_adder_cntrl/U1110/OUT                 |   v   | u_adder_cntrl/n1038           | NOR2X1 | 0.610 |   9.566 |   14.283 | 
     | u_adder_cntrl/FE_OFC917_n1038/IN        |   v   | u_adder_cntrl/n1038           | BUF8X  | 0.000 |   9.566 |   14.283 | 
     | u_adder_cntrl/FE_OFC917_n1038/OUT       |   v   | u_adder_cntrl/FE_OFN917_n1038 | BUF8X  | 0.625 |  10.191 |   14.908 | 
     | u_adder_cntrl/U550/IN2                  |   v   | u_adder_cntrl/FE_OFN917_n1038 | NANDX2 | 0.000 |  10.191 |   14.908 | 
     | u_adder_cntrl/U550/OUT                  |   ^   | u_adder_cntrl/n1055           | NANDX2 | 0.339 |  10.530 |   15.247 | 
     | u_adder_cntrl/U549/IN                   |   ^   | u_adder_cntrl/n1055           | INVX4  | 0.000 |  10.530 |   15.247 | 
     | u_adder_cntrl/U549/OUT                  |   v   | u_adder_cntrl/n1045           | INVX4  | 0.375 |  10.905 |   15.622 | 
     | u_adder_cntrl/U1112/IN3                 |   v   | u_adder_cntrl/n1045           | AOI22  | 0.000 |  10.905 |   15.622 | 
     | u_adder_cntrl/U1112/OUT                 |   ^   | u_adder_cntrl/n956            | AOI22  | 0.611 |  11.516 |   16.234 | 
     | u_adder_cntrl/U1133/IN1                 |   ^   | u_adder_cntrl/n956            | OAI21  | 0.001 |  11.517 |   16.235 | 
     | u_adder_cntrl/U1133/OUT                 |   v   | u_adder_cntrl/n957            | OAI21  | 0.560 |  12.077 |   16.795 | 
     | u_adder_cntrl/U109/IN1                  |   v   | u_adder_cntrl/n957            | NOR2X1 | 0.000 |  12.077 |   16.795 | 
     | u_adder_cntrl/U109/OUT                  |   ^   | u_adder_cntrl/n83             | NOR2X1 | 0.442 |  12.519 |   17.237 | 
     | u_adder_cntrl/U111/IN1                  |   ^   | u_adder_cntrl/n83             | NANDX2 | 0.000 |  12.520 |   17.237 | 
     | u_adder_cntrl/U111/OUT                  |   v   | u_adder_cntrl/n1079           | NANDX2 | 0.306 |  12.826 |   17.543 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_1_/D |   v   | u_adder_cntrl/n1079           | DFFRX1 | 0.000 |  12.826 |   17.543 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.231 |   -4.487 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -4.487 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -3.978 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -3.974 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -3.503 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -3.497 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.464 |   1.684 |   -3.033 | 
     | CLK__L4_I3/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.686 |   -3.032 | 
     | CLK__L4_I3/OUT                            |   ^   | CLK__L4_N3  | BUF8X  | 0.441 |   2.126 |   -2.591 | 
     | CLK__L5_I21/IN                            |   ^   | CLK__L4_N3  | BUF8X  | 0.002 |   2.128 |   -2.589 | 
     | CLK__L5_I21/OUT                           |   ^   | CLK__L5_N21 | BUF8X  | 0.625 |   2.754 |   -1.964 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_1_/CLK |   ^   | CLK__L5_N21 | DFFRX1 | 0.026 |   2.780 |   -1.938 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   DOUT[0]                 (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.977
= Slack Time                    4.823
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.231 |    5.054 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.231 |    5.054 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.508 |   0.739 |    5.563 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.005 |   0.744 |    5.567 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.470 |   1.214 |    6.038 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.220 |    6.044 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.457 |   1.678 |    6.501 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.679 |    6.502 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.505 |   2.184 |    7.008 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.011 |   2.195 |    7.019 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.645 |   2.841 |    7.664 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.013 |   2.854 |    7.677 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.777 |   4.631 |    9.454 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.000 |   4.631 |    9.454 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.846 |   5.477 |   10.300 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.477 |   10.300 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.446 |   5.923 |   10.746 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.923 |   10.746 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.969 |   6.892 |   11.715 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.012 |   6.904 |   11.728 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 0.970 |   7.874 |   12.698 | 
     | U2016/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.009 |   7.884 |   12.707 | 
     | U2016/OUT                |   ^   | n1942            | AOI22       | 0.930 |   8.814 |   13.637 | 
     | FE_OFC1935_n1942/IN      |   ^   | n1942            | BUF4X       | 0.004 |   8.818 |   13.641 | 
     | FE_OFC1935_n1942/OUT     |   ^   | FE_OFN1935_n1942 | BUF4X       | 0.864 |   9.682 |   14.505 | 
     | U1757/IN                 |   ^   | FE_OFN1935_n1942 | INVX4       | 0.000 |   9.682 |   14.506 | 
     | U1757/OUT                |   v   | DOUT[0]          | INVX4       | 0.291 |   9.974 |   14.797 | 
     | DOUT[0]                  |   v   | DOUT[0]          | FPU_Control | 0.003 |   9.977 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   DOUT[4]                 (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.892
= Slack Time                    4.908
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.231 |    5.139 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.231 |    5.139 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.508 |   0.739 |    5.647 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.005 |   0.744 |    5.652 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.470 |   1.214 |    6.122 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.220 |    6.128 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.457 |   1.678 |    6.586 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.679 |    6.587 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.505 |   2.184 |    7.092 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.011 |   2.195 |    7.103 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.645 |   2.841 |    7.749 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.013 |   2.853 |    7.762 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.777 |   4.631 |    9.539 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.000 |   4.631 |    9.539 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.846 |   5.477 |   10.385 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.477 |   10.385 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.446 |   5.922 |   10.830 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.922 |   10.830 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.969 |   6.892 |   11.800 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.012 |   6.904 |   11.812 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 0.970 |   7.874 |   12.782 | 
     | U2026/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.010 |   7.884 |   12.792 | 
     | U2026/OUT                |   ^   | n1952            | AOI22       | 0.912 |   8.796 |   13.704 | 
     | FE_OFC2197_n1952/IN      |   ^   | n1952            | BUF4X       | 0.004 |   8.799 |   13.707 | 
     | FE_OFC2197_n1952/OUT     |   ^   | FE_OFN2197_n1952 | BUF4X       | 0.805 |   9.605 |   14.513 | 
     | U1763/IN                 |   ^   | FE_OFN2197_n1952 | INVX4       | 0.000 |   9.605 |   14.513 | 
     | U1763/OUT                |   v   | DOUT[4]          | INVX4       | 0.284 |   9.889 |   14.797 | 
     | DOUT[4]                  |   v   | DOUT[4]          | FPU_Control | 0.003 |   9.892 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_4_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_4_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.779
- Setup                         0.242
+ Phase Shift                  15.000
= Required Time                17.537
- Arrival Time                 12.424
= Slack Time                    5.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                              |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                         |        |       |   0.651 |    5.764 | 
     | FE_OFC837_RSTn/IN                       |   v   | RSTn                         | INVX4  | 0.000 |   0.651 |    5.764 | 
     | FE_OFC837_RSTn/OUT                      |   ^   | FE_OFN837_RSTn               | INVX4  | 0.429 |   1.080 |    6.193 | 
     | FE_OFC838_RSTn/IN                       |   ^   | FE_OFN837_RSTn               | INVX8  | 0.000 |   1.080 |    6.194 | 
     | FE_OFC838_RSTn/OUT                      |   v   | FE_OFN838_RSTn               | INVX8  | 0.885 |   1.966 |    7.079 | 
     | U1601/IN                                |   v   | FE_OFN838_RSTn               | INVX8  | 0.074 |   2.039 |    7.153 | 
     | U1601/OUT                               |   ^   | n1833                        | INVX8  | 1.102 |   3.142 |    8.255 | 
     | FE_OFC490_n1833/IN                      |   ^   | n1833                        | INVX4  | 0.020 |   3.162 |    8.275 | 
     | FE_OFC490_n1833/OUT                     |   v   | FE_OFN490_n1833              | INVX4  | 0.455 |   3.616 |    8.729 | 
     | FE_OFC492_n1833/IN                      |   v   | FE_OFN490_n1833              | INVX4  | 0.000 |   3.616 |    8.729 | 
     | FE_OFC492_n1833/OUT                     |   ^   | FE_OFN492_n1833              | INVX4  | 0.948 |   4.564 |    9.677 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | FE_OFN492_n1833              | NOR2X1 | 0.023 |   4.587 |    9.700 | 
     | u_adder_cntrl/U1040/OUT                 |   v   | u_adder_cntrl/n885           | NOR2X1 | 1.255 |   5.842 |   10.955 | 
     | u_adder_cntrl/FE_OFC916_n885/IN         |   v   | u_adder_cntrl/n885           | BUF4X  | 0.001 |   5.843 |   10.956 | 
     | u_adder_cntrl/FE_OFC916_n885/OUT        |   v   | u_adder_cntrl/FE_OFN916_n885 | BUF4X  | 0.871 |   6.714 |   11.828 | 
     | u_adder_cntrl/U717/IN1                  |   v   | u_adder_cntrl/FE_OFN916_n885 | NANDX2 | 0.003 |   6.718 |   11.831 | 
     | u_adder_cntrl/U717/OUT                  |   ^   | u_adder_cntrl/n1116          | NANDX2 | 1.186 |   7.904 |   13.017 | 
     | u_adder_cntrl/U423/IN                   |   ^   | u_adder_cntrl/n1116          | INVX8  | 0.010 |   7.913 |   13.027 | 
     | u_adder_cntrl/U423/OUT                  |   v   | u_adder_cntrl/n822           | INVX8  | 1.128 |   9.041 |   14.154 | 
     | u_adder_cntrl/U452/IN2                  |   v   | u_adder_cntrl/n822           | NANDX2 | 0.001 |   9.042 |   14.156 | 
     | u_adder_cntrl/U452/OUT                  |   ^   | u_adder_cntrl/n924           | NANDX2 | 0.595 |   9.638 |   14.751 | 
     | u_adder_cntrl/U552/IN                   |   ^   | u_adder_cntrl/n924           | INVX4  | 0.000 |   9.638 |   14.751 | 
     | u_adder_cntrl/U552/OUT                  |   v   | u_adder_cntrl/n1053          | INVX4  | 0.512 |  10.149 |   15.262 | 
     | u_adder_cntrl/U1094/IN3                 |   v   | u_adder_cntrl/n1053          | AOI22  | 0.002 |  10.151 |   15.264 | 
     | u_adder_cntrl/U1094/OUT                 |   ^   | u_adder_cntrl/n1027          | AOI22  | 0.729 |  10.880 |   15.993 | 
     | u_adder_cntrl/U1176/IN                  |   ^   | u_adder_cntrl/n1027          | INVX1  | 0.000 |  10.880 |   15.993 | 
     | u_adder_cntrl/U1176/OUT                 |   v   | u_adder_cntrl/n1028          | INVX1  | 0.664 |  11.543 |   16.656 | 
     | u_adder_cntrl/U1177/IN2                 |   v   | u_adder_cntrl/n1028          | AOI22  | 0.000 |  11.543 |   16.657 | 
     | u_adder_cntrl/U1177/OUT                 |   ^   | u_adder_cntrl/n1033          | AOI22  | 0.499 |  12.042 |   17.155 | 
     | u_adder_cntrl/U177/IN1                  |   ^   | u_adder_cntrl/n1033          | NANDX2 | 0.000 |  12.042 |   17.156 | 
     | u_adder_cntrl/U177/OUT                  |   v   | u_adder_cntrl/n1076          | NANDX2 | 0.381 |  12.423 |   17.536 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_4_/D |   v   | u_adder_cntrl/n1076          | DFFRX1 | 0.001 |  12.424 |   17.537 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.231 |   -4.882 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -4.882 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -4.374 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -4.369 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -3.899 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -3.893 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.464 |   1.684 |   -3.429 | 
     | CLK__L4_I3/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.686 |   -3.427 | 
     | CLK__L4_I3/OUT                            |   ^   | CLK__L4_N3  | BUF8X  | 0.441 |   2.126 |   -2.987 | 
     | CLK__L5_I21/IN                            |   ^   | CLK__L4_N3  | BUF8X  | 0.002 |   2.128 |   -2.985 | 
     | CLK__L5_I21/OUT                           |   ^   | CLK__L5_N21 | BUF8X  | 0.625 |   2.754 |   -2.359 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_4_/CLK |   ^   | CLK__L5_N21 | DFFRX1 | 0.026 |   2.779 |   -2.334 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   DOUT[12]                (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.633
= Slack Time                    5.167
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.231 |    5.398 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.231 |    5.398 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.508 |   0.739 |    5.907 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.005 |   0.744 |    5.912 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.470 |   1.214 |    6.382 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.220 |    6.388 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.457 |   1.678 |    6.845 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.679 |    6.847 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.505 |   2.184 |    7.352 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.011 |   2.195 |    7.363 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.645 |   2.841 |    8.008 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.013 |   2.854 |    8.021 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.777 |   4.631 |    9.798 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.000 |   4.631 |    9.798 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.846 |   5.477 |   10.644 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.477 |   10.644 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.446 |   5.923 |   11.090 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.923 |   11.090 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.969 |   6.892 |   12.059 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.012 |   6.904 |   12.072 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 0.970 |   7.874 |   13.042 | 
     | U2019/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.005 |   7.879 |   13.047 | 
     | U2019/OUT                |   ^   | n1945            | AOI22       | 0.635 |   8.514 |   13.681 | 
     | FE_OFC2173_n1945/IN      |   ^   | n1945            | BUF4X       | 0.001 |   8.515 |   13.682 | 
     | FE_OFC2173_n1945/OUT     |   ^   | FE_OFN2173_n1945 | BUF4X       | 0.841 |   9.356 |   14.523 | 
     | U1756/IN                 |   ^   | FE_OFN2173_n1945 | INVX4       | 0.005 |   9.360 |   14.528 | 
     | U1756/OUT                |   v   | DOUT[12]         | INVX4       | 0.271 |   9.632 |   14.799 | 
     | DOUT[12]                 |   v   | DOUT[12]         | FPU_Control | 0.001 |   9.633 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   DOUT[5]                 (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.582
= Slack Time                    5.218
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.231 |    5.448 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.231 |    5.449 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.508 |   0.739 |    5.957 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.005 |   0.744 |    5.962 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.470 |   1.214 |    6.432 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.220 |    6.438 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.457 |   1.678 |    6.895 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.679 |    6.897 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.505 |   2.184 |    7.402 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.011 |   2.195 |    7.413 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.645 |   2.841 |    8.058 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.013 |   2.854 |    8.071 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.777 |   4.631 |    9.848 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.000 |   4.631 |    9.849 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.846 |   5.477 |   10.694 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.477 |   10.694 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.446 |   5.922 |   11.140 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.922 |   11.140 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.969 |   6.892 |   12.109 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.012 |   6.904 |   12.122 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 0.970 |   7.874 |   13.092 | 
     | U2027/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.008 |   7.882 |   13.099 | 
     | U2027/OUT                |   ^   | n1953            | AOI22       | 0.587 |   8.468 |   13.686 | 
     | FE_OFC1930_n1953/IN      |   ^   | n1953            | BUF4X       | 0.001 |   8.469 |   13.687 | 
     | FE_OFC1930_n1953/OUT     |   ^   | FE_OFN1930_n1953 | BUF4X       | 0.861 |   9.330 |   14.548 | 
     | U1760/IN                 |   ^   | FE_OFN1930_n1953 | INVX4       | 0.008 |   9.339 |   14.557 | 
     | U1760/OUT                |   v   | DOUT[5]          | INVX4       | 0.243 |   9.582 |   14.800 | 
     | DOUT[5]                  |   v   | DOUT[5]          | FPU_Control | 0.000 |   9.582 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_5_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_5_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.780
- Setup                         0.218
+ Phase Shift                  15.000
= Required Time                17.563
- Arrival Time                 12.295
= Slack Time                    5.268
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net              |  Cell  | Delay | Arrival | Required | 
     |                                         |       |                              |        |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------------------------+--------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                         |        |       |   0.651 |    5.919 | 
     | FE_OFC837_RSTn/IN                       |   v   | RSTn                         | INVX4  | 0.000 |   0.651 |    5.919 | 
     | FE_OFC837_RSTn/OUT                      |   ^   | FE_OFN837_RSTn               | INVX4  | 0.429 |   1.080 |    6.348 | 
     | FE_OFC838_RSTn/IN                       |   ^   | FE_OFN837_RSTn               | INVX8  | 0.000 |   1.081 |    6.349 | 
     | FE_OFC838_RSTn/OUT                      |   v   | FE_OFN838_RSTn               | INVX8  | 0.885 |   1.966 |    7.234 | 
     | U1601/IN                                |   v   | FE_OFN838_RSTn               | INVX8  | 0.074 |   2.040 |    7.308 | 
     | U1601/OUT                               |   ^   | n1833                        | INVX8  | 1.102 |   3.142 |    8.410 | 
     | FE_OFC490_n1833/IN                      |   ^   | n1833                        | INVX4  | 0.020 |   3.162 |    8.430 | 
     | FE_OFC490_n1833/OUT                     |   v   | FE_OFN490_n1833              | INVX4  | 0.455 |   3.616 |    8.884 | 
     | FE_OFC492_n1833/IN                      |   v   | FE_OFN490_n1833              | INVX4  | 0.000 |   3.616 |    8.884 | 
     | FE_OFC492_n1833/OUT                     |   ^   | FE_OFN492_n1833              | INVX4  | 0.948 |   4.564 |    9.832 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | FE_OFN492_n1833              | NOR2X1 | 0.023 |   4.587 |    9.855 | 
     | u_adder_cntrl/U1040/OUT                 |   v   | u_adder_cntrl/n885           | NOR2X1 | 1.255 |   5.842 |   11.110 | 
     | u_adder_cntrl/FE_OFC916_n885/IN         |   v   | u_adder_cntrl/n885           | BUF4X  | 0.001 |   5.843 |   11.111 | 
     | u_adder_cntrl/FE_OFC916_n885/OUT        |   v   | u_adder_cntrl/FE_OFN916_n885 | BUF4X  | 0.871 |   6.715 |   11.983 | 
     | u_adder_cntrl/U717/IN1                  |   v   | u_adder_cntrl/FE_OFN916_n885 | NANDX2 | 0.003 |   6.718 |   11.986 | 
     | u_adder_cntrl/U717/OUT                  |   ^   | u_adder_cntrl/n1116          | NANDX2 | 1.186 |   7.904 |   13.172 | 
     | u_adder_cntrl/U423/IN                   |   ^   | u_adder_cntrl/n1116          | INVX8  | 0.010 |   7.914 |   13.182 | 
     | u_adder_cntrl/U423/OUT                  |   v   | u_adder_cntrl/n822           | INVX8  | 1.128 |   9.041 |   14.309 | 
     | u_adder_cntrl/U452/IN2                  |   v   | u_adder_cntrl/n822           | NANDX2 | 0.001 |   9.043 |   14.311 | 
     | u_adder_cntrl/U452/OUT                  |   ^   | u_adder_cntrl/n924           | NANDX2 | 0.595 |   9.638 |   14.906 | 
     | u_adder_cntrl/U552/IN                   |   ^   | u_adder_cntrl/n924           | INVX4  | 0.000 |   9.638 |   14.906 | 
     | u_adder_cntrl/U552/OUT                  |   v   | u_adder_cntrl/n1053          | INVX4  | 0.512 |  10.149 |   15.417 | 
     | u_adder_cntrl/U1135/IN3                 |   v   | u_adder_cntrl/n1053          | AOI22  | 0.002 |  10.151 |   15.419 | 
     | u_adder_cntrl/U1135/OUT                 |   ^   | u_adder_cntrl/n961           | AOI22  | 0.440 |  10.591 |   15.859 | 
     | u_adder_cntrl/U1136/IN3                 |   ^   | u_adder_cntrl/n961           | AOI22  | 0.000 |  10.591 |   15.859 | 
     | u_adder_cntrl/U1136/OUT                 |   v   | u_adder_cntrl/n1034          | AOI22  | 0.733 |  11.323 |   16.592 | 
     | u_adder_cntrl/U1179/IN1                 |   v   | u_adder_cntrl/n1034          | AOI22  | 0.000 |  11.323 |   16.592 | 
     | u_adder_cntrl/U1179/OUT                 |   ^   | u_adder_cntrl/n1040          | AOI22  | 0.645 |  11.968 |   17.237 | 
     | u_adder_cntrl/U178/IN1                  |   ^   | u_adder_cntrl/n1040          | NANDX2 | 0.000 |  11.969 |   17.237 | 
     | u_adder_cntrl/U178/OUT                  |   v   | u_adder_cntrl/n1075          | NANDX2 | 0.326 |  12.295 |   17.563 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_5_/D |   v   | u_adder_cntrl/n1075          | DFFRX1 | 0.000 |  12.295 |   17.563 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.231 |   -5.038 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.038 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -4.529 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -4.524 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.054 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.048 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.464 |   1.684 |   -3.584 | 
     | CLK__L4_I3/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.686 |   -3.583 | 
     | CLK__L4_I3/OUT                            |   ^   | CLK__L4_N3  | BUF8X  | 0.441 |   2.126 |   -3.142 | 
     | CLK__L5_I21/IN                            |   ^   | CLK__L4_N3  | BUF8X  | 0.002 |   2.128 |   -3.140 | 
     | CLK__L5_I21/OUT                           |   ^   | CLK__L5_N21 | BUF8X  | 0.625 |   2.754 |   -2.514 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_5_/CLK |   ^   | CLK__L5_N21 | DFFRX1 | 0.027 |   2.780 |   -2.488 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   DOUT[2]                 (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.520
= Slack Time                    5.280
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.231 |    5.511 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.231 |    5.511 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.508 |   0.739 |    6.019 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.005 |   0.744 |    6.024 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.470 |   1.214 |    6.494 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.220 |    6.500 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.457 |   1.678 |    6.958 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.679 |    6.959 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.505 |   2.184 |    7.464 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.011 |   2.195 |    7.475 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.645 |   2.841 |    8.121 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.013 |   2.854 |    8.133 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.777 |   4.631 |    9.911 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.000 |   4.631 |    9.911 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.846 |   5.477 |   10.757 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.477 |   10.757 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.446 |   5.922 |   11.202 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.922 |   11.202 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.969 |   6.892 |   12.172 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.012 |   6.904 |   12.184 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 0.970 |   7.874 |   13.154 | 
     | U2024/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.010 |   7.884 |   13.164 | 
     | U2024/OUT                |   ^   | n1950            | AOI22       | 1.033 |   8.916 |   14.196 | 
     | U1747/IN                 |   ^   | n1950            | INVX4       | 0.004 |   8.921 |   14.201 | 
     | U1747/OUT                |   v   | DOUT[2]          | INVX4       | 0.597 |   9.518 |   14.798 | 
     | DOUT[2]                  |   v   | DOUT[2]          | FPU_Control | 0.002 |   9.520 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_7_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_7_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (^) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.695
- Setup                         0.563
+ Phase Shift                  15.000
= Required Time                17.132
- Arrival Time                 11.847
= Slack Time                    5.284
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.331
     = Beginpoint Arrival Time            0.531
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                               |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | RSTn                                      |   ^   | RSTn                          |         |       |   0.531 |    5.815 | 
     | FE_OFC837_RSTn/IN                         |   ^   | RSTn                          | INVX4   | 0.000 |   0.531 |    5.815 | 
     | FE_OFC837_RSTn/OUT                        |   v   | FE_OFN837_RSTn                | INVX4   | 0.348 |   0.879 |    6.164 | 
     | FE_OFC838_RSTn/IN                         |   v   | FE_OFN837_RSTn                | INVX8   | 0.000 |   0.880 |    6.164 | 
     | FE_OFC838_RSTn/OUT                        |   ^   | FE_OFN838_RSTn                | INVX8   | 0.834 |   1.714 |    6.998 | 
     | U1601/IN                                  |   ^   | FE_OFN838_RSTn                | INVX8   | 0.074 |   1.788 |    7.072 | 
     | U1601/OUT                                 |   v   | n1833                         | INVX8   | 1.091 |   2.879 |    8.163 | 
     | FE_OFC490_n1833/IN                        |   v   | n1833                         | INVX4   | 0.020 |   2.898 |    8.183 | 
     | FE_OFC490_n1833/OUT                       |   ^   | FE_OFN490_n1833               | INVX4   | 0.500 |   3.398 |    8.682 | 
     | FE_OFC492_n1833/IN                        |   ^   | FE_OFN490_n1833               | INVX4   | 0.000 |   3.398 |    8.682 | 
     | FE_OFC492_n1833/OUT                       |   v   | FE_OFN492_n1833               | INVX4   | 1.001 |   4.399 |    9.683 | 
     | u_adder_cntrl/U469/IN                     |   v   | FE_OFN492_n1833               | INVX4   | 0.018 |   4.417 |    9.701 | 
     | u_adder_cntrl/U469/OUT                    |   ^   | u_adder_cntrl/n285            | INVX4   | 1.372 |   5.789 |   11.073 | 
     | u_adder_cntrl/U715/IN1                    |   ^   | u_adder_cntrl/n285            | NAND2X1 | 0.005 |   5.794 |   11.078 | 
     | u_adder_cntrl/U715/OUT                    |   v   | u_adder_cntrl/n1146           | NAND2X1 | 0.522 |   6.316 |   11.601 | 
     | u_adder_cntrl/FE_OFC571_n1146/IN          |   v   | u_adder_cntrl/n1146           | BUF4X   | 0.000 |   6.316 |   11.601 | 
     | u_adder_cntrl/FE_OFC571_n1146/OUT         |   v   | u_adder_cntrl/FE_OFN571_n1146 | BUF4X   | 0.949 |   7.265 |   12.549 | 
     | u_adder_cntrl/U870/IN                     |   v   | u_adder_cntrl/FE_OFN571_n1146 | INVX4   | 0.008 |   7.273 |   12.557 | 
     | u_adder_cntrl/U870/OUT                    |   ^   | u_adder_cntrl/n823            | INVX4   | 0.754 |   8.027 |   13.312 | 
     | u_adder_cntrl/U203/IN1                    |   ^   | u_adder_cntrl/n823            | NAND2X1 | 0.003 |   8.030 |   13.314 | 
     | u_adder_cntrl/U203/OUT                    |   v   | u_adder_cntrl/n580            | NAND2X1 | 0.478 |   8.508 |   13.792 | 
     | u_adder_cntrl/U626/IN1                    |   v   | u_adder_cntrl/n580            | NANDX2  | 0.000 |   8.508 |   13.792 | 
     | u_adder_cntrl/U626/OUT                    |   ^   | u_adder_cntrl/n647            | NANDX2  | 1.013 |   9.521 |   14.805 | 
     | u_adder_cntrl/U908/IN2                    |   ^   | u_adder_cntrl/n647            | AOI22   | 0.006 |   9.526 |   14.811 | 
     | u_adder_cntrl/U908/OUT                    |   v   | u_adder_cntrl/n648            | AOI22   | 0.713 |  10.239 |   15.524 | 
     | u_adder_cntrl/U182/IN                     |   v   | u_adder_cntrl/n648            | INVX1   | 0.000 |  10.239 |   15.524 | 
     | u_adder_cntrl/U182/OUT                    |   ^   | u_adder_cntrl/n649            | INVX1   | 0.427 |  10.667 |   15.951 | 
     | u_adder_cntrl/U909/IN3                    |   ^   | u_adder_cntrl/n649            | AOI21   | 0.000 |  10.667 |   15.951 | 
     | u_adder_cntrl/U909/OUT                    |   v   | u_adder_cntrl/n652            | AOI21   | 0.640 |  11.307 |   16.591 | 
     | u_adder_cntrl/U161/IN1                    |   v   | u_adder_cntrl/n652            | NANDX2  | 0.000 |  11.307 |   16.591 | 
     | u_adder_cntrl/U161/OUT                    |   ^   | u_adder_cntrl/n1102           | NANDX2  | 0.540 |  11.847 |   17.132 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_7_/D |   ^   | u_adder_cntrl/n1102           | DFFRX1  | 0.000 |  11.847 |   17.132 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |            |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK        |        |       |   0.231 |   -5.054 | 
     | CLK__L1_I0/IN                               |   ^   | CLK        | BUF8X  | 0.000 |   0.231 |   -5.054 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0 | BUF8X  | 0.508 |   0.739 |   -4.545 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0 | BUF8X  | 0.005 |   0.744 |   -4.541 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0 | BUF8X  | 0.470 |   1.214 |   -4.070 | 
     | CLK__L3_I0/IN                               |   ^   | CLK__L2_N0 | BUF8X  | 0.006 |   1.220 |   -4.064 | 
     | CLK__L3_I0/OUT                              |   ^   | CLK__L3_N0 | BUF8X  | 0.464 |   1.684 |   -3.600 | 
     | CLK__L4_I1/IN                               |   ^   | CLK__L3_N0 | BUF8X  | 0.002 |   1.686 |   -3.599 | 
     | CLK__L4_I1/OUT                              |   ^   | CLK__L4_N1 | BUF8X  | 0.466 |   2.152 |   -3.132 | 
     | CLK__L5_I4/IN                               |   ^   | CLK__L4_N1 | BUF8X  | 0.001 |   2.153 |   -3.131 | 
     | CLK__L5_I4/OUT                              |   ^   | CLK__L5_N4 | BUF8X  | 0.541 |   2.694 |   -2.590 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_7_/CLK |   ^   | CLK__L5_N4 | DFFRX1 | 0.001 |   2.695 |   -2.589 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   DOUT[6]                 (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.515
= Slack Time                    5.285
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.231 |    5.516 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.231 |    5.516 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.508 |   0.739 |    6.024 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.005 |   0.744 |    6.029 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.470 |   1.214 |    6.499 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.220 |    6.505 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.457 |   1.678 |    6.963 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.679 |    6.964 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.505 |   2.184 |    7.469 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.011 |   2.195 |    7.480 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.645 |   2.841 |    8.125 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.013 |   2.853 |    8.138 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.777 |   4.631 |    9.916 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.000 |   4.631 |    9.916 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.846 |   5.477 |   10.761 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.477 |   10.761 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.446 |   5.922 |   11.207 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.922 |   11.207 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.969 |   6.892 |   12.177 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.012 |   6.904 |   12.189 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 0.970 |   7.874 |   13.159 | 
     | U2028/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.007 |   7.881 |   13.166 | 
     | U2028/OUT                |   ^   | n1954            | AOI22       | 0.508 |   8.389 |   13.674 | 
     | FE_OFC1934_n1954/IN      |   ^   | n1954            | BUF4X       | 0.000 |   8.389 |   13.674 | 
     | FE_OFC1934_n1954/OUT     |   ^   | FE_OFN1934_n1954 | BUF4X       | 0.858 |   9.247 |   14.532 | 
     | U1761/IN                 |   ^   | FE_OFN1934_n1954 | INVX4       | 0.010 |   9.258 |   14.543 | 
     | U1761/OUT                |   v   | DOUT[6]          | INVX4       | 0.257 |   9.515 |   14.800 | 
     | DOUT[6]                  |   v   | DOUT[6]          | FPU_Control | 0.000 |   9.515 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   DOUT[3]                 (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.507
= Slack Time                    5.293
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.231 |    5.524 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.231 |    5.524 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.508 |   0.739 |    6.033 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.005 |   0.744 |    6.037 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.470 |   1.214 |    6.508 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.220 |    6.514 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.457 |   1.678 |    6.971 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.679 |    6.972 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.505 |   2.184 |    7.477 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.011 |   2.195 |    7.489 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.645 |   2.841 |    8.134 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.013 |   2.853 |    8.147 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.777 |   4.631 |    9.924 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.000 |   4.631 |    9.924 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.846 |   5.477 |   10.770 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.477 |   10.770 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.446 |   5.922 |   11.216 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.922 |   11.216 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.969 |   6.892 |   12.185 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.012 |   6.904 |   12.198 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 0.970 |   7.874 |   13.167 | 
     | U2025/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.009 |   7.883 |   13.176 | 
     | U2025/OUT                |   ^   | n1951            | AOI22       | 0.500 |   8.383 |   13.677 | 
     | FE_OFC1936_n1951/IN      |   ^   | n1951            | BUF4X       | 0.000 |   8.384 |   13.677 | 
     | FE_OFC1936_n1951/OUT     |   ^   | FE_OFN1936_n1951 | BUF4X       | 0.779 |   9.162 |   14.456 | 
     | U1770/IN                 |   ^   | FE_OFN1936_n1951 | INVX4       | 0.005 |   9.167 |   14.460 | 
     | U1770/OUT                |   v   | DOUT[3]          | INVX4       | 0.337 |   9.504 |   14.797 | 
     | DOUT[3]                  |   v   | DOUT[3]          | FPU_Control | 0.003 |   9.507 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_6_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_6_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (^) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.671
- Setup                         0.571
+ Phase Shift                  15.000
= Required Time                17.100
- Arrival Time                 11.782
= Slack Time                    5.318
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.331
     = Beginpoint Arrival Time            0.531
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                               |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | RSTn                                      |   ^   | RSTn                          |         |       |   0.531 |    5.849 | 
     | FE_OFC837_RSTn/IN                         |   ^   | RSTn                          | INVX4   | 0.000 |   0.531 |    5.849 | 
     | FE_OFC837_RSTn/OUT                        |   v   | FE_OFN837_RSTn                | INVX4   | 0.348 |   0.879 |    6.197 | 
     | FE_OFC838_RSTn/IN                         |   v   | FE_OFN837_RSTn                | INVX8   | 0.000 |   0.880 |    6.197 | 
     | FE_OFC838_RSTn/OUT                        |   ^   | FE_OFN838_RSTn                | INVX8   | 0.834 |   1.714 |    7.031 | 
     | U1601/IN                                  |   ^   | FE_OFN838_RSTn                | INVX8   | 0.074 |   1.788 |    7.105 | 
     | U1601/OUT                                 |   v   | n1833                         | INVX8   | 1.091 |   2.878 |    8.196 | 
     | FE_OFC490_n1833/IN                        |   v   | n1833                         | INVX4   | 0.020 |   2.898 |    8.216 | 
     | FE_OFC490_n1833/OUT                       |   ^   | FE_OFN490_n1833               | INVX4   | 0.500 |   3.398 |    8.716 | 
     | FE_OFC492_n1833/IN                        |   ^   | FE_OFN490_n1833               | INVX4   | 0.000 |   3.398 |    8.716 | 
     | FE_OFC492_n1833/OUT                       |   v   | FE_OFN492_n1833               | INVX4   | 1.001 |   4.399 |    9.716 | 
     | u_adder_cntrl/U469/IN                     |   v   | FE_OFN492_n1833               | INVX4   | 0.018 |   4.417 |    9.735 | 
     | u_adder_cntrl/U469/OUT                    |   ^   | u_adder_cntrl/n285            | INVX4   | 1.372 |   5.789 |   11.106 | 
     | u_adder_cntrl/U715/IN1                    |   ^   | u_adder_cntrl/n285            | NAND2X1 | 0.005 |   5.794 |   11.112 | 
     | u_adder_cntrl/U715/OUT                    |   v   | u_adder_cntrl/n1146           | NAND2X1 | 0.522 |   6.316 |   11.634 | 
     | u_adder_cntrl/FE_OFC571_n1146/IN          |   v   | u_adder_cntrl/n1146           | BUF4X   | 0.000 |   6.316 |   11.634 | 
     | u_adder_cntrl/FE_OFC571_n1146/OUT         |   v   | u_adder_cntrl/FE_OFN571_n1146 | BUF4X   | 0.949 |   7.265 |   12.583 | 
     | u_adder_cntrl/U870/IN                     |   v   | u_adder_cntrl/FE_OFN571_n1146 | INVX4   | 0.008 |   7.273 |   12.591 | 
     | u_adder_cntrl/U870/OUT                    |   ^   | u_adder_cntrl/n823            | INVX4   | 0.754 |   8.027 |   13.345 | 
     | u_adder_cntrl/U203/IN1                    |   ^   | u_adder_cntrl/n823            | NAND2X1 | 0.003 |   8.030 |   13.348 | 
     | u_adder_cntrl/U203/OUT                    |   v   | u_adder_cntrl/n580            | NAND2X1 | 0.478 |   8.508 |   13.825 | 
     | u_adder_cntrl/U626/IN1                    |   v   | u_adder_cntrl/n580            | NANDX2  | 0.000 |   8.508 |   13.826 | 
     | u_adder_cntrl/U626/OUT                    |   ^   | u_adder_cntrl/n647            | NANDX2  | 1.013 |   9.521 |   14.838 | 
     | u_adder_cntrl/U6/IN2                      |   ^   | u_adder_cntrl/n647            | AOI22   | 0.006 |   9.527 |   14.844 | 
     | u_adder_cntrl/U6/OUT                      |   v   | u_adder_cntrl/n2              | AOI22   | 0.682 |  10.208 |   15.526 | 
     | u_adder_cntrl/FE_RC_819_0/IN1             |   v   | u_adder_cntrl/n2              | NAND2X1 | 0.000 |  10.209 |   15.526 | 
     | u_adder_cntrl/FE_RC_819_0/OUT             |   ^   | u_adder_cntrl/FE_RN_594_0     | NAND2X1 | 0.545 |  10.754 |   16.072 | 
     | u_adder_cntrl/FE_RC_818_0/IN              |   ^   | u_adder_cntrl/FE_RN_594_0     | INVX1   | 0.000 |  10.754 |   16.072 | 
     | u_adder_cntrl/FE_RC_818_0/OUT             |   v   | u_adder_cntrl/FE_RN_593_0     | INVX1   | 0.540 |  11.294 |   16.612 | 
     | u_adder_cntrl/FE_RC_829_0/IN1             |   v   | u_adder_cntrl/FE_RN_593_0     | NANDX2  | 0.000 |  11.294 |   16.612 | 
     | u_adder_cntrl/FE_RC_829_0/OUT             |   ^   | u_adder_cntrl/n1100           | NANDX2  | 0.488 |  11.782 |   17.100 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_6_/D |   ^   | u_adder_cntrl/n1100           | DFFRX1  | 0.000 |  11.782 |   17.100 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.231 |   -5.087 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.087 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -4.579 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -4.574 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.104 | 
     | CLK__L3_I2/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.098 | 
     | CLK__L3_I2/OUT                              |   ^   | CLK__L3_N2  | BUF8X  | 0.457 |   1.677 |   -3.640 | 
     | CLK__L4_I8/IN                               |   ^   | CLK__L3_N2  | BUF8X  | 0.001 |   1.679 |   -3.639 | 
     | CLK__L4_I8/OUT                              |   ^   | CLK__L4_N8  | BUF8X  | 0.462 |   2.141 |   -3.177 | 
     | CLK__L5_I41/IN                              |   ^   | CLK__L4_N8  | BUF8X  | 0.004 |   2.145 |   -3.172 | 
     | CLK__L5_I41/OUT                             |   ^   | CLK__L5_N41 | BUF8X  | 0.523 |   2.668 |   -2.650 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_6_/CLK |   ^   | CLK__L5_N41 | DFFRX1 | 0.003 |   2.671 |   -2.647 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   DOUT[1]                 (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.444
= Slack Time                    5.356
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.231 |    5.587 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.231 |    5.587 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.508 |   0.739 |    6.096 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.005 |   0.744 |    6.100 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.470 |   1.214 |    6.571 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.220 |    6.577 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.457 |   1.678 |    7.034 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.679 |    7.035 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.505 |   2.184 |    7.541 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.011 |   2.195 |    7.552 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.645 |   2.841 |    8.197 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.013 |   2.854 |    8.210 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.777 |   4.631 |    9.987 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.000 |   4.631 |    9.987 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.846 |   5.477 |   10.833 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.477 |   10.833 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.446 |   5.922 |   11.279 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.922 |   11.279 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.969 |   6.892 |   12.248 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.012 |   6.904 |   12.261 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 0.970 |   7.874 |   13.231 | 
     | U2023/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.009 |   7.883 |   13.240 | 
     | U2023/OUT                |   ^   | n1949            | AOI22       | 0.453 |   8.336 |   13.692 | 
     | FE_OFC2165_n1949/IN      |   ^   | n1949            | BUF4X       | 0.000 |   8.336 |   13.692 | 
     | FE_OFC2165_n1949/OUT     |   ^   | FE_OFN2165_n1949 | BUF4X       | 0.755 |   9.091 |   14.448 | 
     | U1752/IN                 |   ^   | FE_OFN2165_n1949 | INVX4       | 0.005 |   9.097 |   14.453 | 
     | U1752/OUT                |   v   | DOUT[1]          | INVX4       | 0.344 |   9.440 |   14.797 | 
     | DOUT[1]                  |   v   | DOUT[1]          | FPU_Control | 0.003 |   9.444 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin u_adder_cntrl/Op2_Mantissa_reg_reg_6_/CLK 
Endpoint:   u_adder_cntrl/Op2_Mantissa_reg_reg_6_/D (v) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                    (v) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.751
- Setup                         0.252
+ Phase Shift                  15.000
= Required Time                17.499
- Arrival Time                 12.076
= Slack Time                    5.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                         |       |                               |         |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | RSTn                                    |   v   | RSTn                          |         |       |   0.651 |    6.074 | 
     | FE_OFC837_RSTn/IN                       |   v   | RSTn                          | INVX4   | 0.000 |   0.651 |    6.074 | 
     | FE_OFC837_RSTn/OUT                      |   ^   | FE_OFN837_RSTn                | INVX4   | 0.429 |   1.080 |    6.504 | 
     | FE_OFC838_RSTn/IN                       |   ^   | FE_OFN837_RSTn                | INVX8   | 0.000 |   1.080 |    6.504 | 
     | FE_OFC838_RSTn/OUT                      |   v   | FE_OFN838_RSTn                | INVX8   | 0.885 |   1.966 |    7.389 | 
     | U1601/IN                                |   v   | FE_OFN838_RSTn                | INVX8   | 0.074 |   2.039 |    7.463 | 
     | U1601/OUT                               |   ^   | n1833                         | INVX8   | 1.102 |   3.142 |    8.565 | 
     | FE_OFC490_n1833/IN                      |   ^   | n1833                         | INVX4   | 0.020 |   3.162 |    8.585 | 
     | FE_OFC490_n1833/OUT                     |   v   | FE_OFN490_n1833               | INVX4   | 0.455 |   3.616 |    9.040 | 
     | FE_OFC492_n1833/IN                      |   v   | FE_OFN490_n1833               | INVX4   | 0.000 |   3.616 |    9.040 | 
     | FE_OFC492_n1833/OUT                     |   ^   | FE_OFN492_n1833               | INVX4   | 0.948 |   4.564 |    9.988 | 
     | u_adder_cntrl/U1040/IN2                 |   ^   | FE_OFN492_n1833               | NOR2X1  | 0.023 |   4.587 |   10.010 | 
     | u_adder_cntrl/U1040/OUT                 |   v   | u_adder_cntrl/n885            | NOR2X1  | 1.255 |   5.842 |   11.265 | 
     | u_adder_cntrl/FE_OFC916_n885/IN         |   v   | u_adder_cntrl/n885            | BUF4X   | 0.001 |   5.843 |   11.267 | 
     | u_adder_cntrl/FE_OFC916_n885/OUT        |   v   | u_adder_cntrl/FE_OFN916_n885  | BUF4X   | 0.871 |   6.714 |   12.138 | 
     | u_adder_cntrl/U634/IN1                  |   v   | u_adder_cntrl/FE_OFN916_n885  | NANDX2  | 0.003 |   6.718 |   12.141 | 
     | u_adder_cntrl/U634/OUT                  |   ^   | u_adder_cntrl/n1118           | NANDX2  | 0.745 |   7.463 |   12.887 | 
     | u_adder_cntrl/U414/IN                   |   ^   | u_adder_cntrl/n1118           | INVX8   | 0.002 |   7.465 |   12.888 | 
     | u_adder_cntrl/U414/OUT                  |   v   | u_adder_cntrl/n821            | INVX8   | 0.864 |   8.328 |   13.752 | 
     | u_adder_cntrl/U1125/IN1                 |   v   | u_adder_cntrl/n821            | NAND3X1 | 0.016 |   8.344 |   13.768 | 
     | u_adder_cntrl/U1125/OUT                 |   ^   | u_adder_cntrl/n1008           | NAND3X1 | 1.348 |   9.692 |   15.116 | 
     | u_adder_cntrl/U1166/IN1                 |   ^   | u_adder_cntrl/n1008           | NOR2X1  | 0.000 |   9.692 |   15.116 | 
     | u_adder_cntrl/U1166/OUT                 |   v   | u_adder_cntrl/n1048           | NOR2X1  | 0.929 |  10.622 |   16.045 | 
     | u_adder_cntrl/FE_OFC647_n1048/IN        |   v   | u_adder_cntrl/n1048           | BUF4X   | 0.000 |  10.622 |   16.045 | 
     | u_adder_cntrl/FE_OFC647_n1048/OUT       |   v   | u_adder_cntrl/FE_OFN647_n1048 | BUF4X   | 0.702 |  11.323 |   16.747 | 
     | u_adder_cntrl/U1184/IN1                 |   v   | u_adder_cntrl/FE_OFN647_n1048 | AOI22   | 0.000 |  11.324 |   16.747 | 
     | u_adder_cntrl/U1184/OUT                 |   ^   | u_adder_cntrl/n1049           | AOI22   | 0.412 |  11.736 |   17.159 | 
     | u_adder_cntrl/U176/IN2                  |   ^   | u_adder_cntrl/n1049           | NANDX2  | 0.000 |  11.736 |   17.159 | 
     | u_adder_cntrl/U176/OUT                  |   v   | u_adder_cntrl/n1074           | NANDX2  | 0.340 |  12.076 |   17.499 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_6_/D |   v   | u_adder_cntrl/n1074           | DFFRX1  | 0.000 |  12.076 |   17.499 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                           |       |             |        |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                       |   ^   | CLK         |        |       |   0.231 |   -5.193 | 
     | CLK__L1_I0/IN                             |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.193 | 
     | CLK__L1_I0/OUT                            |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -4.685 | 
     | CLK__L2_I0/IN                             |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -4.680 | 
     | CLK__L2_I0/OUT                            |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.210 | 
     | CLK__L3_I0/IN                             |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.203 | 
     | CLK__L3_I0/OUT                            |   ^   | CLK__L3_N0  | BUF8X  | 0.464 |   1.684 |   -3.739 | 
     | CLK__L4_I3/IN                             |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.686 |   -3.738 | 
     | CLK__L4_I3/OUT                            |   ^   | CLK__L4_N3  | BUF8X  | 0.441 |   2.126 |   -3.297 | 
     | CLK__L5_I19/IN                            |   ^   | CLK__L4_N3  | BUF8X  | 0.002 |   2.129 |   -3.295 | 
     | CLK__L5_I19/OUT                           |   ^   | CLK__L5_N19 | BUF8X  | 0.605 |   2.734 |   -2.690 | 
     | u_adder_cntrl/Op2_Mantissa_reg_reg_6_/CLK |   ^   | CLK__L5_N19 | DFFRX1 | 0.017 |   2.751 |   -2.672 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   EXC[0]                  (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.357
= Slack Time                    5.443
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.231 |    5.673 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.231 |    5.674 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.508 |   0.739 |    6.182 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.005 |   0.744 |    6.187 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.470 |   1.214 |    6.657 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.220 |    6.663 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.457 |   1.678 |    7.120 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.679 |    7.122 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.505 |   2.184 |    7.627 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.011 |   2.195 |    7.638 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.645 |   2.841 |    8.283 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.013 |   2.853 |    8.296 | 
     | outputRdy_reg_reg_0_/QB  |   v   | n587             | DFFRX1      | 1.777 |   4.631 |   10.073 | 
     | U1839/IN1                |   v   | n587             | NAND2X1     | 0.000 |   4.631 |   10.074 | 
     | U1839/OUT                |   ^   | n1941            | NAND2X1     | 0.846 |   5.477 |   10.919 | 
     | U2014/IN2                |   ^   | n1941            | NOR2X1      | 0.000 |   5.477 |   10.919 | 
     | U2014/OUT                |   v   | n1974            | NOR2X1      | 0.446 |   5.922 |   11.365 | 
     | U1826/IN                 |   v   | n1974            | BUF4X       | 0.000 |   5.922 |   11.365 | 
     | U1826/OUT                |   v   | n1820            | BUF4X       | 0.969 |   6.892 |   12.335 | 
     | FE_OFC1910_n1820/IN      |   v   | n1820            | BUF4X       | 0.012 |   6.904 |   12.347 | 
     | FE_OFC1910_n1820/OUT     |   v   | FE_OFN1910_n1820 | BUF4X       | 0.970 |   7.874 |   13.317 | 
     | U2033/IN1                |   v   | FE_OFN1910_n1820 | AOI22       | 0.001 |   7.875 |   13.318 | 
     | U2033/OUT                |   ^   | n1959            | AOI22       | 0.962 |   8.837 |   14.280 | 
     | U1762/IN                 |   ^   | n1959            | INVX4       | 0.004 |   8.841 |   14.284 | 
     | U1762/OUT                |   v   | EXC[0]           | INVX4       | 0.515 |   9.356 |   14.799 | 
     | EXC[0]                   |   v   | EXC[0]           | FPU_Control | 0.001 |   9.357 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   EXC[1]                  (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (^) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.138
= Slack Time                    5.662
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                          |       |                  |             |       |  Time   |   Time   | 
     |--------------------------+-------+------------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK              |             |       |   0.231 |    5.893 | 
     | CLK__L1_I0/IN            |   ^   | CLK              | BUF8X       | 0.000 |   0.231 |    5.893 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0       | BUF8X       | 0.508 |   0.739 |    6.402 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0       | BUF8X       | 0.005 |   0.744 |    6.406 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0       | BUF8X       | 0.470 |   1.214 |    6.877 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0       | BUF8X       | 0.006 |   1.220 |    6.883 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2       | BUF8X       | 0.457 |   1.678 |    7.340 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2       | BUF8X       | 0.001 |   1.679 |    7.341 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10      | BUF8X       | 0.505 |   2.184 |    7.847 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10      | BUF8X       | 0.011 |   2.195 |    7.858 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47      | BUF8X       | 0.645 |   2.841 |    8.503 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47      | DFFRX1      | 0.013 |   2.853 |    8.516 | 
     | outputRdy_reg_reg_0_/QB  |   ^   | n587             | DFFRX1      | 1.764 |   4.618 |   10.280 | 
     | U2015/IN1                |   ^   | n587             | NOR2X1      | 0.000 |   4.618 |   10.280 | 
     | U2015/OUT                |   v   | n1971            | NOR2X1      | 0.799 |   5.417 |   11.079 | 
     | U1825/IN                 |   v   | n1971            | BUF4X       | 0.000 |   5.417 |   11.079 | 
     | U1825/OUT                |   v   | n1821            | BUF4X       | 0.711 |   6.127 |   11.790 | 
     | FE_OFC422_n1821/IN       |   v   | n1821            | BUF4X       | 0.003 |   6.131 |   11.793 | 
     | FE_OFC422_n1821/OUT      |   v   | FE_OFN422_n1821  | BUF4X       | 1.076 |   7.206 |   12.869 | 
     | U2034/IN4                |   v   | FE_OFN422_n1821  | AOI22       | 0.010 |   7.217 |   12.879 | 
     | U2034/OUT                |   ^   | n1960            | AOI22       | 0.839 |   8.056 |   13.718 | 
     | FE_OFC2195_n1960/IN      |   ^   | n1960            | BUF4X       | 0.001 |   8.057 |   13.719 | 
     | FE_OFC2195_n1960/OUT     |   ^   | FE_OFN2195_n1960 | BUF4X       | 0.867 |   8.924 |   14.586 | 
     | U1764/IN                 |   ^   | FE_OFN2195_n1960 | INVX4       | 0.004 |   8.928 |   14.591 | 
     | U1764/OUT                |   v   | EXC[1]           | INVX4       | 0.209 |   9.137 |   14.800 | 
     | EXC[1]                   |   v   | EXC[1]           | FPU_Control | 0.000 |   9.138 |   14.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_0_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_0_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.732
- Setup                         0.649
+ Phase Shift                  15.000
= Required Time                17.083
- Arrival Time                 11.405
= Slack Time                    5.677
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                       |        |       |   0.651 |    6.328 | 
     | FE_OFC837_RSTn/IN                  |   v   | RSTn                       | INVX4  | 0.000 |   0.651 |    6.328 | 
     | FE_OFC837_RSTn/OUT                 |   ^   | FE_OFN837_RSTn             | INVX4  | 0.429 |   1.080 |    6.758 | 
     | FE_OFC838_RSTn/IN                  |   ^   | FE_OFN837_RSTn             | INVX8  | 0.000 |   1.081 |    6.758 | 
     | FE_OFC838_RSTn/OUT                 |   v   | FE_OFN838_RSTn             | INVX8  | 0.885 |   1.966 |    7.643 | 
     | U1601/IN                           |   v   | FE_OFN838_RSTn             | INVX8  | 0.074 |   2.040 |    7.717 | 
     | U1601/OUT                          |   ^   | n1833                      | INVX8  | 1.102 |   3.142 |    8.819 | 
     | FE_OFC491_n1833/IN                 |   ^   | n1833                      | INVX1  | 0.028 |   3.170 |    8.847 | 
     | FE_OFC491_n1833/OUT                |   v   | FE_OFN491_n1833            | INVX1  | 1.126 |   4.296 |    9.974 | 
     | FE_OFC493_n1833/IN                 |   v   | FE_OFN491_n1833            | INVX8  | 0.000 |   4.296 |    9.974 | 
     | FE_OFC493_n1833/OUT                |   ^   | FE_OFN493_n1833            | INVX8  | 0.957 |   5.253 |   10.931 | 
     | u_mul_cntrl/U947/IN3               |   ^   | FE_OFN493_n1833            | AOI21  | 0.011 |   5.264 |   10.942 | 
     | u_mul_cntrl/U947/OUT               |   v   | u_mul_cntrl/n919           | AOI21  | 1.391 |   6.656 |   12.333 | 
     | u_mul_cntrl/U968/IN1               |   v   | u_mul_cntrl/n919           | NOR2X1 | 0.001 |   6.657 |   12.335 | 
     | u_mul_cntrl/U968/OUT               |   ^   | u_mul_cntrl/n922           | NOR2X1 | 0.704 |   7.361 |   13.038 | 
     | u_mul_cntrl/FE_OFC618_n922/IN      |   ^   | u_mul_cntrl/n922           | BUF4X  | 0.000 |   7.361 |   13.038 | 
     | u_mul_cntrl/FE_OFC618_n922/OUT     |   ^   | u_mul_cntrl/FE_OFN618_n922 | BUF4X  | 0.794 |   8.155 |   13.832 | 
     | u_mul_cntrl/U969/IN                |   ^   | u_mul_cntrl/FE_OFN618_n922 | INVX1  | 0.003 |   8.158 |   13.835 | 
     | u_mul_cntrl/U969/OUT               |   v   | u_mul_cntrl/n921           | INVX1  | 0.567 |   8.725 |   14.403 | 
     | u_mul_cntrl/U971/IN1               |   v   | u_mul_cntrl/n921           | NOR2X1 | 0.000 |   8.725 |   14.403 | 
     | u_mul_cntrl/U971/OUT               |   ^   | u_mul_cntrl/n937           | NOR2X1 | 0.372 |   9.097 |   14.774 | 
     | u_mul_cntrl/U295/IN                |   ^   | u_mul_cntrl/n937           | BUF4X  | 0.000 |   9.097 |   14.774 | 
     | u_mul_cntrl/U295/OUT               |   ^   | u_mul_cntrl/n203           | BUF4X  | 0.960 |  10.057 |   15.735 | 
     | u_mul_cntrl/U986/IN2               |   ^   | u_mul_cntrl/n203           | AOI22  | 0.009 |  10.066 |   15.744 | 
     | u_mul_cntrl/U986/OUT               |   v   | u_mul_cntrl/n938           | AOI22  | 0.644 |  10.710 |   16.388 | 
     | u_mul_cntrl/U149/IN                |   v   | u_mul_cntrl/n938           | INVX1  | 0.000 |  10.711 |   16.388 | 
     | u_mul_cntrl/U149/OUT               |   ^   | u_mul_cntrl/n128           | INVX1  | 0.695 |  11.405 |   17.083 | 
     | u_mul_cntrl/Multi_datain1_reg_0_/D |   ^   | u_mul_cntrl/n128           | DFFRX1 | 0.000 |  11.405 |   17.083 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.231 |   -5.447 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.447 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -4.938 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -4.934 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.463 | 
     | CLK__L3_I3/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.458 | 
     | CLK__L3_I3/OUT                       |   ^   | CLK__L3_N3  | BUF8X  | 0.462 |   1.682 |   -3.995 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N3  | BUF8X  | 0.002 |   1.684 |   -3.993 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.501 |   2.185 |   -3.492 | 
     | CLK__L5_I65/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.007 |   2.193 |   -3.485 | 
     | CLK__L5_I65/OUT                      |   ^   | CLK__L5_N65 | BUF8X  | 0.536 |   2.728 |   -2.949 | 
     | u_mul_cntrl/Multi_datain1_reg_0_/CLK |   ^   | CLK__L5_N65 | DFFRX1 | 0.004 |   2.732 |   -2.946 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin u_adder_cntrl/Final_Exponent_reg_reg_3_/CLK 
Endpoint:   u_adder_cntrl/Final_Exponent_reg_reg_3_/D (^) checked with  leading 
edge of 'CLK'
Beginpoint: RSTn                                      (^) triggered by  leading 
edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.727
- Setup                         0.813
+ Phase Shift                  15.000
= Required Time                16.914
- Arrival Time                 11.203
= Slack Time                    5.711
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.331
     = Beginpoint Arrival Time            0.531
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |              Net              |  Cell   | Delay | Arrival | Required | 
     |                                           |       |                               |         |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------+---------+-------+---------+----------| 
     | RSTn                                      |   ^   | RSTn                          |         |       |   0.531 |    6.242 | 
     | FE_OFC837_RSTn/IN                         |   ^   | RSTn                          | INVX4   | 0.000 |   0.531 |    6.242 | 
     | FE_OFC837_RSTn/OUT                        |   v   | FE_OFN837_RSTn                | INVX4   | 0.348 |   0.879 |    6.591 | 
     | FE_OFC838_RSTn/IN                         |   v   | FE_OFN837_RSTn                | INVX8   | 0.000 |   0.880 |    6.591 | 
     | FE_OFC838_RSTn/OUT                        |   ^   | FE_OFN838_RSTn                | INVX8   | 0.834 |   1.714 |    7.425 | 
     | U1601/IN                                  |   ^   | FE_OFN838_RSTn                | INVX8   | 0.074 |   1.788 |    7.499 | 
     | U1601/OUT                                 |   v   | n1833                         | INVX8   | 1.091 |   2.879 |    8.590 | 
     | FE_OFC490_n1833/IN                        |   v   | n1833                         | INVX4   | 0.020 |   2.898 |    8.610 | 
     | FE_OFC490_n1833/OUT                       |   ^   | FE_OFN490_n1833               | INVX4   | 0.500 |   3.398 |    9.109 | 
     | FE_OFC492_n1833/IN                        |   ^   | FE_OFN490_n1833               | INVX4   | 0.000 |   3.398 |    9.109 | 
     | FE_OFC492_n1833/OUT                       |   v   | FE_OFN492_n1833               | INVX4   | 1.001 |   4.399 |   10.110 | 
     | u_adder_cntrl/U469/IN                     |   v   | FE_OFN492_n1833               | INVX4   | 0.018 |   4.417 |   10.128 | 
     | u_adder_cntrl/U469/OUT                    |   ^   | u_adder_cntrl/n285            | INVX4   | 1.372 |   5.789 |   11.500 | 
     | u_adder_cntrl/U715/IN1                    |   ^   | u_adder_cntrl/n285            | NAND2X1 | 0.005 |   5.794 |   11.505 | 
     | u_adder_cntrl/U715/OUT                    |   v   | u_adder_cntrl/n1146           | NAND2X1 | 0.522 |   6.316 |   12.027 | 
     | u_adder_cntrl/FE_OFC571_n1146/IN          |   v   | u_adder_cntrl/n1146           | BUF4X   | 0.000 |   6.316 |   12.027 | 
     | u_adder_cntrl/FE_OFC571_n1146/OUT         |   v   | u_adder_cntrl/FE_OFN571_n1146 | BUF4X   | 0.949 |   7.265 |   12.976 | 
     | u_adder_cntrl/U870/IN                     |   v   | u_adder_cntrl/FE_OFN571_n1146 | INVX4   | 0.008 |   7.273 |   12.984 | 
     | u_adder_cntrl/U870/OUT                    |   ^   | u_adder_cntrl/n823            | INVX4   | 0.754 |   8.027 |   13.739 | 
     | u_adder_cntrl/U203/IN1                    |   ^   | u_adder_cntrl/n823            | NAND2X1 | 0.003 |   8.030 |   13.741 | 
     | u_adder_cntrl/U203/OUT                    |   v   | u_adder_cntrl/n580            | NAND2X1 | 0.478 |   8.508 |   14.219 | 
     | u_adder_cntrl/U626/IN1                    |   v   | u_adder_cntrl/n580            | NANDX2  | 0.000 |   8.508 |   14.219 | 
     | u_adder_cntrl/U626/OUT                    |   ^   | u_adder_cntrl/n647            | NANDX2  | 1.013 |   9.521 |   15.232 | 
     | u_adder_cntrl/U875/IN2                    |   ^   | u_adder_cntrl/n647            | AOI22   | 0.007 |   9.528 |   15.239 | 
     | u_adder_cntrl/U875/OUT                    |   v   | u_adder_cntrl/n586            | AOI22   | 0.682 |  10.210 |   15.921 | 
     | u_adder_cntrl/U876/IN1                    |   v   | u_adder_cntrl/n586            | NAND3X1 | 0.000 |  10.210 |   15.921 | 
     | u_adder_cntrl/U876/OUT                    |   ^   | u_adder_cntrl/n1097           | NAND3X1 | 0.992 |  11.202 |   16.913 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_3_/D |   ^   | u_adder_cntrl/n1097           | DFFRX1  | 0.001 |  11.203 |   16.914 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                             |       |             |        |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                         |   ^   | CLK         |        |       |   0.231 |   -5.481 | 
     | CLK__L1_I0/IN                               |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.481 | 
     | CLK__L1_I0/OUT                              |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -4.972 | 
     | CLK__L2_I0/IN                               |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -4.968 | 
     | CLK__L2_I0/OUT                              |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.497 | 
     | CLK__L3_I2/IN                               |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.491 | 
     | CLK__L3_I2/OUT                              |   ^   | CLK__L3_N2  | BUF8X  | 0.457 |   1.677 |   -4.034 | 
     | CLK__L4_I8/IN                               |   ^   | CLK__L3_N2  | BUF8X  | 0.001 |   1.679 |   -4.032 | 
     | CLK__L4_I8/OUT                              |   ^   | CLK__L4_N8  | BUF8X  | 0.462 |   2.141 |   -3.570 | 
     | CLK__L5_I43/IN                              |   ^   | CLK__L4_N8  | BUF8X  | 0.004 |   2.145 |   -3.566 | 
     | CLK__L5_I43/OUT                             |   ^   | CLK__L5_N43 | BUF8X  | 0.575 |   2.720 |   -2.991 | 
     | u_adder_cntrl/Final_Exponent_reg_reg_3_/CLK |   ^   | CLK__L5_N43 | DFFRX1 | 0.007 |   2.727 |   -2.984 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   EXC[2]                  (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (^) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.077
= Slack Time                    5.723
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     +-----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                          |       |                 |             |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK             |             |       |   0.231 |    5.954 | 
     | CLK__L1_I0/IN            |   ^   | CLK             | BUF8X       | 0.000 |   0.231 |    5.954 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0      | BUF8X       | 0.508 |   0.739 |    6.463 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0      | BUF8X       | 0.005 |   0.744 |    6.467 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0      | BUF8X       | 0.470 |   1.214 |    6.938 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0      | BUF8X       | 0.006 |   1.220 |    6.944 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2      | BUF8X       | 0.457 |   1.678 |    7.401 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2      | BUF8X       | 0.001 |   1.679 |    7.402 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10     | BUF8X       | 0.505 |   2.184 |    7.908 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10     | BUF8X       | 0.011 |   2.195 |    7.919 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47     | BUF8X       | 0.645 |   2.841 |    8.564 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47     | DFFRX1      | 0.013 |   2.853 |    8.577 | 
     | outputRdy_reg_reg_0_/QB  |   ^   | n587            | DFFRX1      | 1.764 |   4.618 |   10.341 | 
     | U2015/IN1                |   ^   | n587            | NOR2X1      | 0.000 |   4.618 |   10.341 | 
     | U2015/OUT                |   v   | n1971           | NOR2X1      | 0.799 |   5.417 |   11.140 | 
     | U1825/IN                 |   v   | n1971           | BUF4X       | 0.000 |   5.417 |   11.140 | 
     | U1825/OUT                |   v   | n1821           | BUF4X       | 0.711 |   6.127 |   11.851 | 
     | FE_OFC422_n1821/IN       |   v   | n1821           | BUF4X       | 0.003 |   6.131 |   11.854 | 
     | FE_OFC422_n1821/OUT      |   v   | FE_OFN422_n1821 | BUF4X       | 1.076 |   7.206 |   12.930 | 
     | U2035/IN4                |   v   | FE_OFN422_n1821 | AOI22       | 0.011 |   7.217 |   12.941 | 
     | U2035/OUT                |   ^   | n1961           | AOI22       | 1.099 |   8.316 |   14.039 | 
     | U1767/IN                 |   ^   | n1961           | INVX1       | 0.004 |   8.320 |   14.043 | 
     | U1767/OUT                |   v   | EXC[2]          | INVX1       | 0.757 |   9.077 |   14.800 | 
     | EXC[2]                   |   v   | EXC[2]          | FPU_Control | 0.000 |   9.077 |   14.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin MulCntrl_Op2_reg_15_/CLK 
Endpoint:   MulCntrl_Op2_reg_15_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.665
- Setup                         0.643
+ Phase Shift                  15.000
= Required Time                17.022
- Arrival Time                 11.237
= Slack Time                    5.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                        |       |                  |        |       |  Time   |   Time   | 
     |------------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn             |        |       |   0.651 |    6.436 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.436 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.865 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.866 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.751 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.825 | 
     | U1601/OUT              |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    8.927 | 
     | U2215/IN2              |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    8.947 | 
     | U2215/OUT              |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.098 | 
     | FE_OFC1876_n2176/IN    |   v   | n2176            | BUF4X  | 0.001 |   4.314 |   10.100 | 
     | FE_OFC1876_n2176/OUT   |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.421 | 
     | U1769/IN               |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.672 |   11.458 | 
     | U1769/OUT              |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   11.937 | 
     | U1885/IN               |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   11.937 | 
     | U1885/OUT              |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.044 | 
     | U2216/IN1              |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.049 | 
     | U2216/OUT              |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.561 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.561 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.366 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.367 | 
     | U1716/OUT              |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.653 | 
     | U1805/IN               |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.653 | 
     | U1805/OUT              |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.703 | 
     | U2232/IN3              |   ^   | n1825            | AOI22  | 0.005 |   9.923 |   15.708 | 
     | U2232/OUT              |   v   | n2159            | AOI22  | 0.603 |  10.526 |   16.311 | 
     | U1638/IN               |   v   | n2159            | INVX1  | 0.000 |  10.526 |   16.311 | 
     | U1638/OUT              |   ^   | n568             | INVX1  | 0.711 |  11.237 |   17.022 | 
     | MulCntrl_Op2_reg_15_/D |   ^   | n568             | DFFRX1 | 0.000 |  11.237 |   17.022 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |             |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK         |        |       |   0.231 |   -5.554 | 
     | CLK__L1_I0/IN            |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.554 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.046 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.041 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.571 | 
     | CLK__L3_I0/IN            |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.565 | 
     | CLK__L3_I0/OUT           |   ^   | CLK__L3_N0  | BUF8X  | 0.464 |   1.684 |   -4.101 | 
     | CLK__L4_I3/IN            |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.686 |   -4.099 | 
     | CLK__L4_I3/OUT           |   ^   | CLK__L4_N3  | BUF8X  | 0.441 |   2.126 |   -3.659 | 
     | CLK__L5_I18/IN           |   ^   | CLK__L4_N3  | BUF8X  | 0.001 |   2.128 |   -3.657 | 
     | CLK__L5_I18/OUT          |   ^   | CLK__L5_N18 | BUF8X  | 0.530 |   2.657 |   -3.128 | 
     | MulCntrl_Op2_reg_15_/CLK |   ^   | CLK__L5_N18 | DFFRX1 | 0.008 |   2.665 |   -3.120 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   DOUT[14]                (v) checked with  leading edge of 'CLK'
Beginpoint: outputRdy_reg_reg_0_/QB (^) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                  15.000
= Required Time                14.800
- Arrival Time                  9.007
= Slack Time                    5.793
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     +-----------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                          |       |                 |             |       |  Time   |   Time   | 
     |--------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | CLK                      |   ^   | CLK             |             |       |   0.231 |    6.023 | 
     | CLK__L1_I0/IN            |   ^   | CLK             | BUF8X       | 0.000 |   0.231 |    6.023 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0      | BUF8X       | 0.508 |   0.739 |    6.532 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0      | BUF8X       | 0.005 |   0.744 |    6.537 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0      | BUF8X       | 0.470 |   1.214 |    7.007 | 
     | CLK__L3_I2/IN            |   ^   | CLK__L2_N0      | BUF8X       | 0.006 |   1.220 |    7.013 | 
     | CLK__L3_I2/OUT           |   ^   | CLK__L3_N2      | BUF8X       | 0.457 |   1.678 |    7.470 | 
     | CLK__L4_I10/IN           |   ^   | CLK__L3_N2      | BUF8X       | 0.001 |   1.679 |    7.472 | 
     | CLK__L4_I10/OUT          |   ^   | CLK__L4_N10     | BUF8X       | 0.505 |   2.184 |    7.977 | 
     | CLK__L5_I47/IN           |   ^   | CLK__L4_N10     | BUF8X       | 0.011 |   2.195 |    7.988 | 
     | CLK__L5_I47/OUT          |   ^   | CLK__L5_N47     | BUF8X       | 0.645 |   2.841 |    8.633 | 
     | outputRdy_reg_reg_0_/CLK |   ^   | CLK__L5_N47     | DFFRX1      | 0.013 |   2.853 |    8.646 | 
     | outputRdy_reg_reg_0_/QB  |   ^   | n587            | DFFRX1      | 1.764 |   4.618 |   10.410 | 
     | U2015/IN1                |   ^   | n587            | NOR2X1      | 0.000 |   4.618 |   10.410 | 
     | U2015/OUT                |   v   | n1971           | NOR2X1      | 0.799 |   5.417 |   11.209 | 
     | U1825/IN                 |   v   | n1971           | BUF4X       | 0.000 |   5.417 |   11.209 | 
     | U1825/OUT                |   v   | n1821           | BUF4X       | 0.711 |   6.127 |   11.920 | 
     | FE_OFC422_n1821/IN       |   v   | n1821           | BUF4X       | 0.003 |   6.131 |   11.923 | 
     | FE_OFC422_n1821/OUT      |   v   | FE_OFN422_n1821 | BUF4X       | 1.076 |   7.206 |   12.999 | 
     | U2021/IN4                |   v   | FE_OFN422_n1821 | AOI22       | 0.006 |   7.212 |   13.005 | 
     | U2021/OUT                |   ^   | n1947           | AOI22       | 1.054 |   8.266 |   14.059 | 
     | U1753/IN                 |   ^   | n1947           | INVX1       | 0.004 |   8.270 |   14.062 | 
     | U1753/OUT                |   v   | DOUT[14]        | INVX1       | 0.738 |   9.007 |   14.800 | 
     | DOUT[14]                 |   v   | DOUT[14]        | FPU_Control | 0.000 |   9.007 |   14.800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin MulCntrl_Op2_reg_0_/CLK 
Endpoint:   MulCntrl_Op2_reg_0_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.766
- Setup                         0.627
+ Phase Shift                  15.000
= Required Time                17.139
- Arrival Time                 11.345
= Slack Time                    5.793
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.651 |    6.445 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.445 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.874 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.874 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.759 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.833 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    8.935 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    8.955 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.107 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.314 |   10.108 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.429 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.672 |   11.466 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   11.945 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   11.945 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.053 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.057 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.569 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.569 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.375 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.375 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.661 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.661 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.712 | 
     | U2217/IN2             |   ^   | n1825            | AOI22  | 0.003 |   9.921 |   15.714 | 
     | U2217/OUT             |   v   | n2144            | AOI22  | 0.740 |  10.661 |   16.455 | 
     | U1642/IN              |   v   | n2144            | INVX1  | 0.000 |  10.661 |   16.455 | 
     | U1642/OUT             |   ^   | n583             | INVX1  | 0.684 |  11.345 |   17.139 | 
     | MulCntrl_Op2_reg_0_/D |   ^   | n583             | DFFRX1 | 0.000 |  11.345 |   17.139 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.231 |   -5.563 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.563 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.055 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.050 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.579 | 
     | CLK__L3_I3/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.574 | 
     | CLK__L3_I3/OUT          |   ^   | CLK__L3_N3  | BUF8X  | 0.462 |   1.682 |   -4.111 | 
     | CLK__L4_I13/IN          |   ^   | CLK__L3_N3  | BUF8X  | 0.002 |   1.684 |   -4.109 | 
     | CLK__L4_I13/OUT         |   ^   | CLK__L4_N13 | BUF8X  | 0.501 |   2.185 |   -3.608 | 
     | CLK__L5_I61/IN          |   ^   | CLK__L4_N13 | BUF8X  | 0.006 |   2.192 |   -3.602 | 
     | CLK__L5_I61/OUT         |   ^   | CLK__L5_N61 | BUF8X  | 0.567 |   2.759 |   -3.035 | 
     | MulCntrl_Op2_reg_0_/CLK |   ^   | CLK__L5_N61 | DFFRX1 | 0.007 |   2.766 |   -3.028 | 
     +-------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin MulCntrl_Op1_reg_9_/CLK 
Endpoint:   MulCntrl_Op1_reg_9_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.734
- Setup                         0.642
+ Phase Shift                  15.000
= Required Time                17.092
- Arrival Time                 11.297
= Slack Time                    5.795
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.651 |    6.446 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.446 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.875 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.876 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.761 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.835 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    8.937 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    8.957 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.109 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.315 |   10.110 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.431 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.673 |   11.468 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   11.947 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   11.947 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.055 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.059 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.571 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.571 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.377 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.377 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.663 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.663 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.714 | 
     | U2242/IN3             |   ^   | n1825            | AOI22  | 0.010 |   9.928 |   15.724 | 
     | U2242/OUT             |   v   | n2169            | AOI22  | 0.634 |  10.563 |   16.358 | 
     | U1658/IN              |   v   | n2169            | INVX1  | 0.000 |  10.563 |   16.358 | 
     | U1658/OUT             |   ^   | n558             | INVX1  | 0.734 |  11.297 |   17.092 | 
     | MulCntrl_Op1_reg_9_/D |   ^   | n558             | DFFRX1 | 0.000 |  11.297 |   17.092 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |            |        |       |  Time   |   Time   | 
     |-------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK        |        |       |   0.231 |   -5.565 | 
     | CLK__L1_I0/IN           |   ^   | CLK        | BUF8X  | 0.000 |   0.231 |   -5.565 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0 | BUF8X  | 0.508 |   0.739 |   -5.056 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0 | BUF8X  | 0.005 |   0.744 |   -5.051 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0 | BUF8X  | 0.470 |   1.214 |   -4.581 | 
     | CLK__L3_I0/IN           |   ^   | CLK__L2_N0 | BUF8X  | 0.006 |   1.220 |   -4.575 | 
     | CLK__L3_I0/OUT          |   ^   | CLK__L3_N0 | BUF8X  | 0.464 |   1.684 |   -4.111 | 
     | CLK__L4_I1/IN           |   ^   | CLK__L3_N0 | BUF8X  | 0.002 |   1.686 |   -4.109 | 
     | CLK__L4_I1/OUT          |   ^   | CLK__L4_N1 | BUF8X  | 0.466 |   2.152 |   -3.643 | 
     | CLK__L5_I8/IN           |   ^   | CLK__L4_N1 | BUF8X  | 0.001 |   2.153 |   -3.642 | 
     | CLK__L5_I8/OUT          |   ^   | CLK__L5_N8 | BUF8X  | 0.576 |   2.729 |   -3.066 | 
     | MulCntrl_Op1_reg_9_/CLK |   ^   | CLK__L5_N8 | DFFRX1 | 0.005 |   2.734 |   -3.061 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin MulCntrl_Op2_reg_11_/CLK 
Endpoint:   MulCntrl_Op2_reg_11_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.708
- Setup                         0.660
+ Phase Shift                  15.000
= Required Time                17.048
- Arrival Time                 11.253
= Slack Time                    5.795
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                        |       |                  |        |       |  Time   |   Time   | 
     |------------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn             |        |       |   0.651 |    6.446 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.446 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.876 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.876 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.761 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.835 | 
     | U1601/OUT              |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    8.937 | 
     | U2215/IN2              |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    8.957 | 
     | U2215/OUT              |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.109 | 
     | FE_OFC1876_n2176/IN    |   v   | n2176            | BUF4X  | 0.001 |   4.314 |   10.110 | 
     | FE_OFC1876_n2176/OUT   |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.431 | 
     | U1769/IN               |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.672 |   11.468 | 
     | U1769/OUT              |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   11.947 | 
     | U1885/IN               |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   11.947 | 
     | U1885/OUT              |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.055 | 
     | U2216/IN1              |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.059 | 
     | U2216/OUT              |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.571 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.571 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.377 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.377 | 
     | U1716/OUT              |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.663 | 
     | U1805/IN               |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.663 | 
     | U1805/OUT              |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.714 | 
     | U2228/IN3              |   ^   | n1825            | AOI22  | 0.011 |   9.929 |   15.725 | 
     | U2228/OUT              |   v   | n2155            | AOI22  | 0.586 |  10.515 |   16.311 | 
     | U1628/IN               |   v   | n2155            | INVX1  | 0.000 |  10.515 |   16.311 | 
     | U1628/OUT              |   ^   | n572             | INVX1  | 0.737 |  11.252 |   17.048 | 
     | MulCntrl_Op2_reg_11_/D |   ^   | n572             | DFFRX1 | 0.000 |  11.253 |   17.048 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |             |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK         |        |       |   0.231 |   -5.565 | 
     | CLK__L1_I0/IN            |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.565 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.056 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.052 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.581 | 
     | CLK__L3_I0/IN            |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.575 | 
     | CLK__L3_I0/OUT           |   ^   | CLK__L3_N0  | BUF8X  | 0.464 |   1.684 |   -4.111 | 
     | CLK__L4_I1/IN            |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.686 |   -4.110 | 
     | CLK__L4_I1/OUT           |   ^   | CLK__L4_N1  | BUF8X  | 0.466 |   2.152 |   -3.644 | 
     | CLK__L5_I10/IN           |   ^   | CLK__L4_N1  | BUF8X  | 0.001 |   2.153 |   -3.643 | 
     | CLK__L5_I10/OUT          |   ^   | CLK__L5_N10 | BUF8X  | 0.548 |   2.701 |   -3.095 | 
     | MulCntrl_Op2_reg_11_/CLK |   ^   | CLK__L5_N10 | DFFRX1 | 0.008 |   2.708 |   -3.087 | 
     +--------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_1_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.745
- Setup                         0.653
+ Phase Shift                  15.000
= Required Time                17.092
- Arrival Time                 11.292
= Slack Time                    5.800
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                       |        |       |   0.651 |    6.451 | 
     | FE_OFC837_RSTn/IN                  |   v   | RSTn                       | INVX4  | 0.000 |   0.651 |    6.451 | 
     | FE_OFC837_RSTn/OUT                 |   ^   | FE_OFN837_RSTn             | INVX4  | 0.429 |   1.080 |    6.880 | 
     | FE_OFC838_RSTn/IN                  |   ^   | FE_OFN837_RSTn             | INVX8  | 0.000 |   1.081 |    6.881 | 
     | FE_OFC838_RSTn/OUT                 |   v   | FE_OFN838_RSTn             | INVX8  | 0.885 |   1.966 |    7.766 | 
     | U1601/IN                           |   v   | FE_OFN838_RSTn             | INVX8  | 0.074 |   2.040 |    7.840 | 
     | U1601/OUT                          |   ^   | n1833                      | INVX8  | 1.102 |   3.142 |    8.942 | 
     | FE_OFC491_n1833/IN                 |   ^   | n1833                      | INVX1  | 0.028 |   3.170 |    8.970 | 
     | FE_OFC491_n1833/OUT                |   v   | FE_OFN491_n1833            | INVX1  | 1.126 |   4.296 |   10.096 | 
     | FE_OFC493_n1833/IN                 |   v   | FE_OFN491_n1833            | INVX8  | 0.000 |   4.296 |   10.097 | 
     | FE_OFC493_n1833/OUT                |   ^   | FE_OFN493_n1833            | INVX8  | 0.957 |   5.253 |   11.054 | 
     | u_mul_cntrl/U947/IN3               |   ^   | FE_OFN493_n1833            | AOI21  | 0.011 |   5.264 |   11.065 | 
     | u_mul_cntrl/U947/OUT               |   v   | u_mul_cntrl/n919           | AOI21  | 1.391 |   6.656 |   12.456 | 
     | u_mul_cntrl/U968/IN1               |   v   | u_mul_cntrl/n919           | NOR2X1 | 0.001 |   6.657 |   12.457 | 
     | u_mul_cntrl/U968/OUT               |   ^   | u_mul_cntrl/n922           | NOR2X1 | 0.704 |   7.361 |   13.161 | 
     | u_mul_cntrl/FE_OFC618_n922/IN      |   ^   | u_mul_cntrl/n922           | BUF4X  | 0.000 |   7.361 |   13.161 | 
     | u_mul_cntrl/FE_OFC618_n922/OUT     |   ^   | u_mul_cntrl/FE_OFN618_n922 | BUF4X  | 0.794 |   8.155 |   13.955 | 
     | u_mul_cntrl/U969/IN                |   ^   | u_mul_cntrl/FE_OFN618_n922 | INVX1  | 0.003 |   8.158 |   13.958 | 
     | u_mul_cntrl/U969/OUT               |   v   | u_mul_cntrl/n921           | INVX1  | 0.567 |   8.725 |   14.525 | 
     | u_mul_cntrl/U971/IN1               |   v   | u_mul_cntrl/n921           | NOR2X1 | 0.000 |   8.725 |   14.526 | 
     | u_mul_cntrl/U971/OUT               |   ^   | u_mul_cntrl/n937           | NOR2X1 | 0.372 |   9.097 |   14.897 | 
     | u_mul_cntrl/U295/IN                |   ^   | u_mul_cntrl/n937           | BUF4X  | 0.000 |   9.097 |   14.897 | 
     | u_mul_cntrl/U295/OUT               |   ^   | u_mul_cntrl/n203           | BUF4X  | 0.960 |  10.057 |   15.858 | 
     | u_mul_cntrl/U985/IN2               |   ^   | u_mul_cntrl/n203           | AOI22  | 0.009 |  10.066 |   15.867 | 
     | u_mul_cntrl/U985/OUT               |   v   | u_mul_cntrl/n935           | AOI22  | 0.560 |  10.626 |   16.427 | 
     | u_mul_cntrl/U148/IN                |   v   | u_mul_cntrl/n935           | INVX1  | 0.000 |  10.626 |   16.427 | 
     | u_mul_cntrl/U148/OUT               |   ^   | u_mul_cntrl/n129           | INVX1  | 0.665 |  11.291 |   17.091 | 
     | u_mul_cntrl/Multi_datain1_reg_1_/D |   ^   | u_mul_cntrl/n129           | DFFRX1 | 0.000 |  11.292 |   17.092 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.231 |   -5.570 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.570 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.061 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.057 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.586 | 
     | CLK__L3_I3/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.580 | 
     | CLK__L3_I3/OUT                       |   ^   | CLK__L3_N3  | BUF8X  | 0.462 |   1.682 |   -4.118 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N3  | BUF8X  | 0.002 |   1.684 |   -4.116 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.501 |   2.185 |   -3.615 | 
     | CLK__L5_I66/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.007 |   2.193 |   -3.608 | 
     | CLK__L5_I66/OUT                      |   ^   | CLK__L5_N66 | BUF8X  | 0.549 |   2.741 |   -3.059 | 
     | u_mul_cntrl/Multi_datain1_reg_1_/CLK |   ^   | CLK__L5_N66 | DFFRX1 | 0.004 |   2.745 |   -3.055 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin MulCntrl_Op1_reg_8_/CLK 
Endpoint:   MulCntrl_Op1_reg_8_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.708
- Setup                         0.656
+ Phase Shift                  15.000
= Required Time                17.052
- Arrival Time                 11.251
= Slack Time                    5.802
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.651 |    6.453 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.453 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.882 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.882 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.767 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.841 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    8.943 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    8.963 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.115 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.314 |   10.116 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.438 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.672 |   11.474 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   11.953 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   11.953 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.061 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.065 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.577 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.577 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.383 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.383 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.669 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.669 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.720 | 
     | U2241/IN3             |   ^   | n1825            | AOI22  | 0.011 |   9.929 |   15.731 | 
     | U2241/OUT             |   v   | n2168            | AOI22  | 0.591 |  10.520 |   16.321 | 
     | U1655/IN              |   v   | n2168            | INVX1  | 0.000 |  10.520 |   16.321 | 
     | U1655/OUT             |   ^   | n559             | INVX1  | 0.731 |  11.250 |   17.052 | 
     | MulCntrl_Op1_reg_8_/D |   ^   | n559             | DFFRX1 | 0.000 |  11.251 |   17.052 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.231 |   -5.571 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.571 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.063 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.058 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.588 | 
     | CLK__L3_I0/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.581 | 
     | CLK__L3_I0/OUT          |   ^   | CLK__L3_N0  | BUF8X  | 0.464 |   1.684 |   -4.117 | 
     | CLK__L4_I1/IN           |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.686 |   -4.116 | 
     | CLK__L4_I1/OUT          |   ^   | CLK__L4_N1  | BUF8X  | 0.466 |   2.152 |   -3.650 | 
     | CLK__L5_I10/IN          |   ^   | CLK__L4_N1  | BUF8X  | 0.001 |   2.153 |   -3.649 | 
     | CLK__L5_I10/OUT         |   ^   | CLK__L5_N10 | BUF8X  | 0.548 |   2.701 |   -3.101 | 
     | MulCntrl_Op1_reg_8_/CLK |   ^   | CLK__L5_N10 | DFFRX1 | 0.007 |   2.708 |   -3.093 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin MulCntrl_Op1_reg_13_/CLK 
Endpoint:   MulCntrl_Op1_reg_13_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.711
- Setup                         0.651
+ Phase Shift                  15.000
= Required Time                17.060
- Arrival Time                 11.253
= Slack Time                    5.808
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                        |       |                  |        |       |  Time   |   Time   | 
     |------------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn             |        |       |   0.651 |    6.459 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.459 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.888 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.888 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.773 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.847 | 
     | U1601/OUT              |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    8.949 | 
     | U2215/IN2              |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    8.970 | 
     | U2215/OUT              |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.121 | 
     | FE_OFC1876_n2176/IN    |   v   | n2176            | BUF4X  | 0.001 |   4.315 |   10.122 | 
     | FE_OFC1876_n2176/OUT   |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.444 | 
     | U1769/IN               |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.673 |   11.480 | 
     | U1769/OUT              |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   11.959 | 
     | U1885/IN               |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   11.959 | 
     | U1885/OUT              |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.067 | 
     | U2216/IN1              |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.071 | 
     | U2216/OUT              |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.583 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.583 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.389 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.389 | 
     | U1716/OUT              |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.675 | 
     | U1805/IN               |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.675 | 
     | U1805/OUT              |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.726 | 
     | U2246/IN3              |   ^   | n1825            | AOI22  | 0.011 |   9.929 |   15.737 | 
     | U2246/OUT              |   v   | n2173            | AOI22  | 0.596 |  10.526 |   16.333 | 
     | U1659/IN               |   v   | n2173            | INVX1  | 0.000 |  10.526 |   16.333 | 
     | U1659/OUT              |   ^   | n554             | INVX1  | 0.726 |  11.252 |   17.060 | 
     | MulCntrl_Op1_reg_13_/D |   ^   | n554             | DFFRX1 | 0.000 |  11.253 |   17.060 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |            |        |       |  Time   |   Time   | 
     |--------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK        |        |       |   0.231 |   -5.577 | 
     | CLK__L1_I0/IN            |   ^   | CLK        | BUF8X  | 0.000 |   0.231 |   -5.577 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0 | BUF8X  | 0.508 |   0.739 |   -5.069 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0 | BUF8X  | 0.005 |   0.744 |   -5.064 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0 | BUF8X  | 0.470 |   1.214 |   -4.594 | 
     | CLK__L3_I0/IN            |   ^   | CLK__L2_N0 | BUF8X  | 0.006 |   1.220 |   -4.587 | 
     | CLK__L3_I0/OUT           |   ^   | CLK__L3_N0 | BUF8X  | 0.464 |   1.684 |   -4.123 | 
     | CLK__L4_I1/IN            |   ^   | CLK__L3_N0 | BUF8X  | 0.002 |   1.686 |   -4.122 | 
     | CLK__L4_I1/OUT           |   ^   | CLK__L4_N1 | BUF8X  | 0.466 |   2.152 |   -3.656 | 
     | CLK__L5_I9/IN            |   ^   | CLK__L4_N1 | BUF8X  | 0.001 |   2.153 |   -3.654 | 
     | CLK__L5_I9/OUT           |   ^   | CLK__L5_N9 | BUF8X  | 0.555 |   2.708 |   -3.100 | 
     | MulCntrl_Op1_reg_13_/CLK |   ^   | CLK__L5_N9 | DFFRX1 | 0.003 |   2.711 |   -3.097 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin MulCntrl_Op2_reg_5_/CLK 
Endpoint:   MulCntrl_Op2_reg_5_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.666
- Setup                         0.625
+ Phase Shift                  15.000
= Required Time                17.041
- Arrival Time                 11.222
= Slack Time                    5.819
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.651 |    6.470 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.470 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.899 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.900 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.785 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.859 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    8.961 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    8.981 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.132 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.315 |   10.134 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.455 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.673 |   11.492 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   11.971 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   11.971 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.078 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.083 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.595 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.595 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.400 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.401 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.687 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.687 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.737 | 
     | U2222/IN3             |   ^   | n1825            | AOI22  | 0.008 |   9.926 |   15.746 | 
     | U2222/OUT             |   v   | n2149            | AOI22  | 0.603 |  10.529 |   16.348 | 
     | U1634/IN              |   v   | n2149            | INVX1  | 0.000 |  10.529 |   16.348 | 
     | U1634/OUT             |   ^   | n578             | INVX1  | 0.693 |  11.222 |   17.041 | 
     | MulCntrl_Op2_reg_5_/D |   ^   | n578             | DFFRX1 | 0.000 |  11.222 |   17.041 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.231 |   -5.589 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.589 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.080 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.075 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.605 | 
     | CLK__L3_I1/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.599 | 
     | CLK__L3_I1/OUT          |   ^   | CLK__L3_N1  | BUF8X  | 0.425 |   1.645 |   -4.174 | 
     | CLK__L4_I6/IN           |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.645 |   -4.174 | 
     | CLK__L4_I6/OUT          |   ^   | CLK__L4_N6  | BUF8X  | 0.450 |   2.095 |   -3.724 | 
     | CLK__L5_I31/IN          |   ^   | CLK__L4_N6  | BUF8X  | 0.002 |   2.097 |   -3.722 | 
     | CLK__L5_I31/OUT         |   ^   | CLK__L5_N31 | BUF8X  | 0.561 |   2.658 |   -3.161 | 
     | MulCntrl_Op2_reg_5_/CLK |   ^   | CLK__L5_N31 | DFFRX1 | 0.008 |   2.666 |   -3.153 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin MulCntrl_Op2_reg_6_/CLK 
Endpoint:   MulCntrl_Op2_reg_6_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.666
- Setup                         0.626
+ Phase Shift                  15.000
= Required Time                17.040
- Arrival Time                 11.211
= Slack Time                    5.829
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.651 |    6.480 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.480 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.909 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.909 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.794 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.868 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    8.970 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    8.990 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.142 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.314 |   10.143 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.465 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.672 |   11.501 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   11.980 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   11.980 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.088 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.092 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.604 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.604 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.410 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.410 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.696 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.696 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.747 | 
     | U2223/IN3             |   ^   | n1825            | AOI22  | 0.008 |   9.926 |   15.755 | 
     | U2223/OUT             |   v   | n2150            | AOI22  | 0.593 |  10.519 |   16.348 | 
     | U1633/IN              |   v   | n2150            | INVX1  | 0.000 |  10.519 |   16.348 | 
     | U1633/OUT             |   ^   | n577             | INVX1  | 0.692 |  11.211 |   17.040 | 
     | MulCntrl_Op2_reg_6_/D |   ^   | n577             | DFFRX1 | 0.000 |  11.211 |   17.040 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.231 |   -5.598 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.598 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.090 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.085 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.615 | 
     | CLK__L3_I1/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.608 | 
     | CLK__L3_I1/OUT          |   ^   | CLK__L3_N1  | BUF8X  | 0.425 |   1.645 |   -4.183 | 
     | CLK__L4_I6/IN           |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.645 |   -4.183 | 
     | CLK__L4_I6/OUT          |   ^   | CLK__L4_N6  | BUF8X  | 0.450 |   2.095 |   -3.733 | 
     | CLK__L5_I31/IN          |   ^   | CLK__L4_N6  | BUF8X  | 0.002 |   2.097 |   -3.731 | 
     | CLK__L5_I31/OUT         |   ^   | CLK__L5_N31 | BUF8X  | 0.561 |   2.658 |   -3.170 | 
     | MulCntrl_Op2_reg_6_/CLK |   ^   | CLK__L5_N31 | DFFRX1 | 0.008 |   2.666 |   -3.163 | 
     +-------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin MulCntrl_Op2_reg_7_/CLK 
Endpoint:   MulCntrl_Op2_reg_7_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.655
- Setup                         0.622
+ Phase Shift                  15.000
= Required Time                17.033
- Arrival Time                 11.203
= Slack Time                    5.831
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.651 |    6.482 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.482 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.911 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.911 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.797 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.870 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    8.973 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    8.993 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.144 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.315 |   10.145 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.467 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.673 |   11.503 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   11.983 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   11.983 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.090 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.095 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.607 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.607 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.412 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.413 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.699 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.699 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.749 | 
     | U2224/IN3             |   ^   | n1825            | AOI22  | 0.007 |   9.926 |   15.757 | 
     | U2224/OUT             |   v   | n2151            | AOI22  | 0.616 |  10.542 |   16.372 | 
     | U1631/IN              |   v   | n2151            | INVX1  | 0.000 |  10.542 |   16.372 | 
     | U1631/OUT             |   ^   | n576             | INVX1  | 0.661 |  11.202 |   17.033 | 
     | MulCntrl_Op2_reg_7_/D |   ^   | n576             | DFFRX1 | 0.000 |  11.203 |   17.033 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.231 |   -5.600 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.600 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.092 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.087 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.617 | 
     | CLK__L3_I1/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.611 | 
     | CLK__L3_I1/OUT          |   ^   | CLK__L3_N1  | BUF8X  | 0.425 |   1.645 |   -4.186 | 
     | CLK__L4_I6/IN           |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.645 |   -4.186 | 
     | CLK__L4_I6/OUT          |   ^   | CLK__L4_N6  | BUF8X  | 0.450 |   2.095 |   -3.736 | 
     | CLK__L5_I35/IN          |   ^   | CLK__L4_N6  | BUF8X  | 0.002 |   2.097 |   -3.734 | 
     | CLK__L5_I35/OUT         |   ^   | CLK__L5_N35 | BUF8X  | 0.554 |   2.651 |   -3.180 | 
     | MulCntrl_Op2_reg_7_/CLK |   ^   | CLK__L5_N35 | DFFRX1 | 0.004 |   2.655 |   -3.176 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_7_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_7_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.733
- Setup                         0.625
+ Phase Shift                  15.000
= Required Time                17.108
- Arrival Time                 11.275
= Slack Time                    5.834
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                       |        |       |   0.651 |    6.485 | 
     | FE_OFC837_RSTn/IN                  |   v   | RSTn                       | INVX4  | 0.000 |   0.651 |    6.485 | 
     | FE_OFC837_RSTn/OUT                 |   ^   | FE_OFN837_RSTn             | INVX4  | 0.429 |   1.080 |    6.914 | 
     | FE_OFC838_RSTn/IN                  |   ^   | FE_OFN837_RSTn             | INVX8  | 0.000 |   1.081 |    6.914 | 
     | FE_OFC838_RSTn/OUT                 |   v   | FE_OFN838_RSTn             | INVX8  | 0.885 |   1.966 |    7.799 | 
     | U1601/IN                           |   v   | FE_OFN838_RSTn             | INVX8  | 0.074 |   2.040 |    7.873 | 
     | U1601/OUT                          |   ^   | n1833                      | INVX8  | 1.102 |   3.142 |    8.976 | 
     | FE_OFC491_n1833/IN                 |   ^   | n1833                      | INVX1  | 0.028 |   3.170 |    9.003 | 
     | FE_OFC491_n1833/OUT                |   v   | FE_OFN491_n1833            | INVX1  | 1.126 |   4.296 |   10.130 | 
     | FE_OFC493_n1833/IN                 |   v   | FE_OFN491_n1833            | INVX8  | 0.000 |   4.297 |   10.130 | 
     | FE_OFC493_n1833/OUT                |   ^   | FE_OFN493_n1833            | INVX8  | 0.957 |   5.253 |   11.087 | 
     | u_mul_cntrl/U947/IN3               |   ^   | FE_OFN493_n1833            | AOI21  | 0.011 |   5.265 |   11.098 | 
     | u_mul_cntrl/U947/OUT               |   v   | u_mul_cntrl/n919           | AOI21  | 1.391 |   6.656 |   12.490 | 
     | u_mul_cntrl/U968/IN1               |   v   | u_mul_cntrl/n919           | NOR2X1 | 0.001 |   6.657 |   12.491 | 
     | u_mul_cntrl/U968/OUT               |   ^   | u_mul_cntrl/n922           | NOR2X1 | 0.704 |   7.361 |   13.195 | 
     | u_mul_cntrl/FE_OFC618_n922/IN      |   ^   | u_mul_cntrl/n922           | BUF4X  | 0.000 |   7.361 |   13.195 | 
     | u_mul_cntrl/FE_OFC618_n922/OUT     |   ^   | u_mul_cntrl/FE_OFN618_n922 | BUF4X  | 0.794 |   8.155 |   13.988 | 
     | u_mul_cntrl/U969/IN                |   ^   | u_mul_cntrl/FE_OFN618_n922 | INVX1  | 0.003 |   8.158 |   13.992 | 
     | u_mul_cntrl/U969/OUT               |   v   | u_mul_cntrl/n921           | INVX1  | 0.567 |   8.725 |   14.559 | 
     | u_mul_cntrl/U971/IN1               |   v   | u_mul_cntrl/n921           | NOR2X1 | 0.000 |   8.725 |   14.559 | 
     | u_mul_cntrl/U971/OUT               |   ^   | u_mul_cntrl/n937           | NOR2X1 | 0.372 |   9.097 |   14.931 | 
     | u_mul_cntrl/U295/IN                |   ^   | u_mul_cntrl/n937           | BUF4X  | 0.000 |   9.097 |   14.931 | 
     | u_mul_cntrl/U295/OUT               |   ^   | u_mul_cntrl/n203           | BUF4X  | 0.960 |  10.057 |   15.891 | 
     | u_mul_cntrl/U973/IN2               |   ^   | u_mul_cntrl/n203           | AOI22  | 0.004 |  10.062 |   15.895 | 
     | u_mul_cntrl/U973/OUT               |   v   | u_mul_cntrl/n923           | AOI22  | 0.562 |  10.624 |   16.457 | 
     | u_mul_cntrl/U150/IN                |   v   | u_mul_cntrl/n923           | INVX1  | 0.000 |  10.624 |   16.457 | 
     | u_mul_cntrl/U150/OUT               |   ^   | u_mul_cntrl/n141           | INVX1  | 0.651 |  11.274 |   17.108 | 
     | u_mul_cntrl/Multi_datain2_reg_7_/D |   ^   | u_mul_cntrl/n141           | DFFRX1 | 0.000 |  11.275 |   17.108 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.231 |   -5.603 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.603 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.095 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.090 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.620 | 
     | CLK__L3_I1/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.614 | 
     | CLK__L3_I1/OUT                       |   ^   | CLK__L3_N1  | BUF8X  | 0.425 |   1.645 |   -4.189 | 
     | CLK__L4_I7/IN                        |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.645 |   -4.189 | 
     | CLK__L4_I7/OUT                       |   ^   | CLK__L4_N7  | BUF8X  | 0.483 |   2.128 |   -3.706 | 
     | CLK__L5_I36/IN                       |   ^   | CLK__L4_N7  | BUF8X  | 0.006 |   2.134 |   -3.700 | 
     | CLK__L5_I36/OUT                      |   ^   | CLK__L5_N36 | BUF8X  | 0.591 |   2.725 |   -3.109 | 
     | u_mul_cntrl/Multi_datain2_reg_7_/CLK |   ^   | CLK__L5_N36 | DFFRX1 | 0.009 |   2.733 |   -3.101 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin MulCntrl_Op1_reg_15_/CLK 
Endpoint:   MulCntrl_Op1_reg_15_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.711
- Setup                         0.642
+ Phase Shift                  15.000
= Required Time                17.069
- Arrival Time                 11.232
= Slack Time                    5.838
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                        |       |                  |        |       |  Time   |   Time   | 
     |------------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn             |        |       |   0.651 |    6.489 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.489 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.918 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.918 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.803 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.877 | 
     | U1601/OUT              |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    8.980 | 
     | U2215/IN2              |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    9.000 | 
     | U2215/OUT              |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.151 | 
     | FE_OFC1876_n2176/IN    |   v   | n2176            | BUF4X  | 0.001 |   4.314 |   10.152 | 
     | FE_OFC1876_n2176/OUT   |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.474 | 
     | U1769/IN               |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.672 |   11.510 | 
     | U1769/OUT              |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   11.989 | 
     | U1885/IN               |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   11.989 | 
     | U1885/OUT              |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.097 | 
     | U2216/IN1              |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.102 | 
     | U2216/OUT              |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.613 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.613 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.419 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.419 | 
     | U1716/OUT              |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.705 | 
     | U1805/IN               |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.705 | 
     | U1805/OUT              |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.756 | 
     | U2248/IN3              |   ^   | n1825            | AOI22  | 0.011 |   9.929 |   15.767 | 
     | U2248/OUT              |   v   | n2177            | AOI22  | 0.591 |  10.520 |   16.358 | 
     | U1651/IN               |   v   | n2177            | INVX1  | 0.000 |  10.520 |   16.358 | 
     | U1651/OUT              |   ^   | n552             | INVX1  | 0.711 |  11.231 |   17.069 | 
     | MulCntrl_Op1_reg_15_/D |   ^   | n552             | DFFRX1 | 0.000 |  11.232 |   17.069 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |            |        |       |  Time   |   Time   | 
     |--------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK        |        |       |   0.231 |   -5.607 | 
     | CLK__L1_I0/IN            |   ^   | CLK        | BUF8X  | 0.000 |   0.231 |   -5.607 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0 | BUF8X  | 0.508 |   0.739 |   -5.099 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0 | BUF8X  | 0.005 |   0.744 |   -5.094 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0 | BUF8X  | 0.470 |   1.214 |   -4.624 | 
     | CLK__L3_I0/IN            |   ^   | CLK__L2_N0 | BUF8X  | 0.006 |   1.220 |   -4.618 | 
     | CLK__L3_I0/OUT           |   ^   | CLK__L3_N0 | BUF8X  | 0.464 |   1.684 |   -4.154 | 
     | CLK__L4_I1/IN            |   ^   | CLK__L3_N0 | BUF8X  | 0.002 |   1.686 |   -4.152 | 
     | CLK__L4_I1/OUT           |   ^   | CLK__L4_N1 | BUF8X  | 0.466 |   2.152 |   -3.686 | 
     | CLK__L5_I9/IN            |   ^   | CLK__L4_N1 | BUF8X  | 0.001 |   2.153 |   -3.685 | 
     | CLK__L5_I9/OUT           |   ^   | CLK__L5_N9 | BUF8X  | 0.555 |   2.708 |   -3.130 | 
     | MulCntrl_Op1_reg_15_/CLK |   ^   | CLK__L5_N9 | DFFRX1 | 0.003 |   2.711 |   -3.127 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin u_mul_cntrl/Multi_datain1_reg_3_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain1_reg_3_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.745
- Setup                         0.626
+ Phase Shift                  15.000
= Required Time                17.119
- Arrival Time                 11.281
= Slack Time                    5.838
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                       |        |       |   0.651 |    6.489 | 
     | FE_OFC837_RSTn/IN                  |   v   | RSTn                       | INVX4  | 0.000 |   0.651 |    6.489 | 
     | FE_OFC837_RSTn/OUT                 |   ^   | FE_OFN837_RSTn             | INVX4  | 0.429 |   1.080 |    6.918 | 
     | FE_OFC838_RSTn/IN                  |   ^   | FE_OFN837_RSTn             | INVX8  | 0.000 |   1.081 |    6.918 | 
     | FE_OFC838_RSTn/OUT                 |   v   | FE_OFN838_RSTn             | INVX8  | 0.885 |   1.966 |    7.804 | 
     | U1601/IN                           |   v   | FE_OFN838_RSTn             | INVX8  | 0.074 |   2.040 |    7.877 | 
     | U1601/OUT                          |   ^   | n1833                      | INVX8  | 1.102 |   3.142 |    8.980 | 
     | FE_OFC491_n1833/IN                 |   ^   | n1833                      | INVX1  | 0.028 |   3.170 |    9.008 | 
     | FE_OFC491_n1833/OUT                |   v   | FE_OFN491_n1833            | INVX1  | 1.126 |   4.296 |   10.134 | 
     | FE_OFC493_n1833/IN                 |   v   | FE_OFN491_n1833            | INVX8  | 0.000 |   4.297 |   10.134 | 
     | FE_OFC493_n1833/OUT                |   ^   | FE_OFN493_n1833            | INVX8  | 0.957 |   5.253 |   11.091 | 
     | u_mul_cntrl/U947/IN3               |   ^   | FE_OFN493_n1833            | AOI21  | 0.011 |   5.265 |   11.102 | 
     | u_mul_cntrl/U947/OUT               |   v   | u_mul_cntrl/n919           | AOI21  | 1.391 |   6.656 |   12.494 | 
     | u_mul_cntrl/U968/IN1               |   v   | u_mul_cntrl/n919           | NOR2X1 | 0.001 |   6.657 |   12.495 | 
     | u_mul_cntrl/U968/OUT               |   ^   | u_mul_cntrl/n922           | NOR2X1 | 0.704 |   7.361 |   13.199 | 
     | u_mul_cntrl/FE_OFC618_n922/IN      |   ^   | u_mul_cntrl/n922           | BUF4X  | 0.000 |   7.361 |   13.199 | 
     | u_mul_cntrl/FE_OFC618_n922/OUT     |   ^   | u_mul_cntrl/FE_OFN618_n922 | BUF4X  | 0.794 |   8.155 |   13.993 | 
     | u_mul_cntrl/U969/IN                |   ^   | u_mul_cntrl/FE_OFN618_n922 | INVX1  | 0.003 |   8.158 |   13.996 | 
     | u_mul_cntrl/U969/OUT               |   v   | u_mul_cntrl/n921           | INVX1  | 0.567 |   8.725 |   14.563 | 
     | u_mul_cntrl/U971/IN1               |   v   | u_mul_cntrl/n921           | NOR2X1 | 0.000 |   8.725 |   14.563 | 
     | u_mul_cntrl/U971/OUT               |   ^   | u_mul_cntrl/n937           | NOR2X1 | 0.372 |   9.097 |   14.935 | 
     | u_mul_cntrl/U295/IN                |   ^   | u_mul_cntrl/n937           | BUF4X  | 0.000 |   9.097 |   14.935 | 
     | u_mul_cntrl/U295/OUT               |   ^   | u_mul_cntrl/n203           | BUF4X  | 0.960 |  10.057 |   15.895 | 
     | u_mul_cntrl/U983/IN2               |   ^   | u_mul_cntrl/n203           | AOI22  | 0.009 |  10.066 |   15.904 | 
     | u_mul_cntrl/U983/OUT               |   v   | u_mul_cntrl/n933           | AOI22  | 0.562 |  10.628 |   16.466 | 
     | u_mul_cntrl/U136/IN                |   v   | u_mul_cntrl/n933           | INVX1  | 0.000 |  10.628 |   16.466 | 
     | u_mul_cntrl/U136/OUT               |   ^   | u_mul_cntrl/n131           | INVX1  | 0.653 |  11.281 |   17.119 | 
     | u_mul_cntrl/Multi_datain1_reg_3_/D |   ^   | u_mul_cntrl/n131           | DFFRX1 | 0.000 |  11.281 |   17.119 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.231 |   -5.607 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.607 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.099 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.094 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.624 | 
     | CLK__L3_I3/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.618 | 
     | CLK__L3_I3/OUT                       |   ^   | CLK__L3_N3  | BUF8X  | 0.462 |   1.682 |   -4.156 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N3  | BUF8X  | 0.002 |   1.684 |   -4.154 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.501 |   2.185 |   -3.653 | 
     | CLK__L5_I66/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.007 |   2.193 |   -3.645 | 
     | CLK__L5_I66/OUT                      |   ^   | CLK__L5_N66 | BUF8X  | 0.549 |   2.741 |   -3.097 | 
     | u_mul_cntrl/Multi_datain1_reg_3_/CLK |   ^   | CLK__L5_N66 | DFFRX1 | 0.003 |   2.745 |   -3.093 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin MulCntrl_Op2_reg_8_/CLK 
Endpoint:   MulCntrl_Op2_reg_8_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.655
- Setup                         0.630
+ Phase Shift                  15.000
= Required Time                17.025
- Arrival Time                 11.184
= Slack Time                    5.841
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.651 |    6.492 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.492 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.921 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.921 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.806 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.880 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    8.982 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    9.003 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.154 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.315 |   10.155 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.477 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.673 |   11.513 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   11.992 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   11.992 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.100 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.104 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.616 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.616 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.422 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.422 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.708 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.708 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.759 | 
     | U2225/IN3             |   ^   | n1825            | AOI22  | 0.006 |   9.925 |   15.765 | 
     | U2225/OUT             |   v   | n2152            | AOI22  | 0.591 |  10.515 |   16.356 | 
     | U1630/IN              |   v   | n2152            | INVX1  | 0.000 |  10.515 |   16.356 | 
     | U1630/OUT             |   ^   | n575             | INVX1  | 0.668 |  11.184 |   17.024 | 
     | MulCntrl_Op2_reg_8_/D |   ^   | n575             | DFFRX1 | 0.000 |  11.184 |   17.025 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.231 |   -5.610 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.610 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.102 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.097 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.627 | 
     | CLK__L3_I1/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.620 | 
     | CLK__L3_I1/OUT          |   ^   | CLK__L3_N1  | BUF8X  | 0.425 |   1.645 |   -4.195 | 
     | CLK__L4_I6/IN           |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.645 |   -4.195 | 
     | CLK__L4_I6/OUT          |   ^   | CLK__L4_N6  | BUF8X  | 0.450 |   2.095 |   -3.745 | 
     | CLK__L5_I35/IN          |   ^   | CLK__L4_N6  | BUF8X  | 0.002 |   2.097 |   -3.743 | 
     | CLK__L5_I35/OUT         |   ^   | CLK__L5_N35 | BUF8X  | 0.554 |   2.651 |   -3.189 | 
     | MulCntrl_Op2_reg_8_/CLK |   ^   | CLK__L5_N35 | DFFRX1 | 0.004 |   2.655 |   -3.186 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin MulCntrl_Op2_reg_9_/CLK 
Endpoint:   MulCntrl_Op2_reg_9_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.654
- Setup                         0.630
+ Phase Shift                  15.000
= Required Time                17.024
- Arrival Time                 11.181
= Slack Time                    5.843
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.651 |    6.494 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.494 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.923 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.923 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.809 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.882 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    8.985 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    9.005 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.156 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.314 |   10.157 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.479 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.672 |   11.515 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   11.994 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   11.994 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.102 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.107 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.619 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.619 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.424 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.424 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.710 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.710 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.761 | 
     | U2226/IN3             |   ^   | n1825            | AOI22  | 0.010 |   9.928 |   15.771 | 
     | U2226/OUT             |   v   | n2153            | AOI22  | 0.586 |  10.514 |   16.357 | 
     | U1629/IN              |   v   | n2153            | INVX1  | 0.000 |  10.514 |   16.357 | 
     | U1629/OUT             |   ^   | n574             | INVX1  | 0.667 |  11.181 |   17.023 | 
     | MulCntrl_Op2_reg_9_/D |   ^   | n574             | DFFRX1 | 0.000 |  11.181 |   17.024 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.231 |   -5.612 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.612 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.104 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.099 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.629 | 
     | CLK__L3_I1/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.623 | 
     | CLK__L3_I1/OUT          |   ^   | CLK__L3_N1  | BUF8X  | 0.425 |   1.645 |   -4.198 | 
     | CLK__L4_I6/IN           |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.645 |   -4.198 | 
     | CLK__L4_I6/OUT          |   ^   | CLK__L4_N6  | BUF8X  | 0.450 |   2.095 |   -3.748 | 
     | CLK__L5_I35/IN          |   ^   | CLK__L4_N6  | BUF8X  | 0.002 |   2.097 |   -3.746 | 
     | CLK__L5_I35/OUT         |   ^   | CLK__L5_N35 | BUF8X  | 0.554 |   2.651 |   -3.192 | 
     | MulCntrl_Op2_reg_9_/CLK |   ^   | CLK__L5_N35 | DFFRX1 | 0.003 |   2.654 |   -3.189 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin MulCntrl_Op2_reg_3_/CLK 
Endpoint:   MulCntrl_Op2_reg_3_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.675
- Setup                         0.645
+ Phase Shift                  15.000
= Required Time                17.030
- Arrival Time                 11.183
= Slack Time                    5.847
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.651 |    6.498 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.498 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.927 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.928 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.813 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.887 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    8.989 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    9.009 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.160 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.315 |   10.162 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.483 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.673 |   11.520 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   11.999 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   11.999 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.106 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.111 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.623 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.623 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.428 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.429 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.715 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.715 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.765 | 
     | U2220/IN3             |   ^   | n1825            | AOI22  | 0.008 |   9.927 |   15.774 | 
     | U2220/OUT             |   v   | n2147            | AOI22  | 0.589 |  10.515 |   16.362 | 
     | U1637/IN              |   v   | n2147            | INVX1  | 0.000 |  10.515 |   16.362 | 
     | U1637/OUT             |   ^   | n580             | INVX1  | 0.668 |  11.183 |   17.030 | 
     | MulCntrl_Op2_reg_3_/D |   ^   | n580             | DFFRX1 | 0.000 |  11.183 |   17.030 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.231 |   -5.616 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.616 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.108 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.103 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.633 | 
     | CLK__L3_I1/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.627 | 
     | CLK__L3_I1/OUT          |   ^   | CLK__L3_N1  | BUF8X  | 0.425 |   1.645 |   -4.202 | 
     | CLK__L4_I6/IN           |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.645 |   -4.202 | 
     | CLK__L4_I6/OUT          |   ^   | CLK__L4_N6  | BUF8X  | 0.450 |   2.095 |   -3.752 | 
     | CLK__L5_I32/IN          |   ^   | CLK__L4_N6  | BUF8X  | 0.002 |   2.097 |   -3.750 | 
     | CLK__L5_I32/OUT         |   ^   | CLK__L5_N32 | BUF8X  | 0.572 |   2.669 |   -3.178 | 
     | MulCntrl_Op2_reg_3_/CLK |   ^   | CLK__L5_N32 | DFFRX1 | 0.005 |   2.675 |   -3.172 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin MulCntrl_Op2_reg_14_/CLK 
Endpoint:   MulCntrl_Op2_reg_14_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.712
- Setup                         0.640
+ Phase Shift                  15.000
= Required Time                17.072
- Arrival Time                 11.217
= Slack Time                    5.855
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                        |       |                  |        |       |  Time   |   Time   | 
     |------------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn             |        |       |   0.651 |    6.506 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.506 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.935 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.935 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.821 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.894 | 
     | U1601/OUT              |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    8.997 | 
     | U2215/IN2              |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    9.017 | 
     | U2215/OUT              |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.168 | 
     | FE_OFC1876_n2176/IN    |   v   | n2176            | BUF4X  | 0.001 |   4.314 |   10.169 | 
     | FE_OFC1876_n2176/OUT   |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.491 | 
     | U1769/IN               |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.672 |   11.527 | 
     | U1769/OUT              |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   12.006 | 
     | U1885/IN               |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   12.006 | 
     | U1885/OUT              |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.114 | 
     | U2216/IN1              |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.119 | 
     | U2216/OUT              |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.631 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.631 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.436 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.436 | 
     | U1716/OUT              |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.722 | 
     | U1805/IN               |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.722 | 
     | U1805/OUT              |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.773 | 
     | U2231/IN3              |   ^   | n1825            | AOI22  | 0.011 |   9.929 |   15.784 | 
     | U2231/OUT              |   v   | n2158            | AOI22  | 0.581 |  10.510 |   16.365 | 
     | U1635/IN               |   v   | n2158            | INVX1  | 0.000 |  10.510 |   16.365 | 
     | U1635/OUT              |   ^   | n569             | INVX1  | 0.707 |  11.217 |   17.071 | 
     | MulCntrl_Op2_reg_14_/D |   ^   | n569             | DFFRX1 | 0.000 |  11.217 |   17.072 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |            |        |       |  Time   |   Time   | 
     |--------------------------+-------+------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK        |        |       |   0.231 |   -5.624 | 
     | CLK__L1_I0/IN            |   ^   | CLK        | BUF8X  | 0.000 |   0.231 |   -5.624 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0 | BUF8X  | 0.508 |   0.739 |   -5.116 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0 | BUF8X  | 0.005 |   0.744 |   -5.111 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0 | BUF8X  | 0.470 |   1.214 |   -4.641 | 
     | CLK__L3_I0/IN            |   ^   | CLK__L2_N0 | BUF8X  | 0.006 |   1.220 |   -4.635 | 
     | CLK__L3_I0/OUT           |   ^   | CLK__L3_N0 | BUF8X  | 0.464 |   1.684 |   -4.171 | 
     | CLK__L4_I1/IN            |   ^   | CLK__L3_N0 | BUF8X  | 0.002 |   1.686 |   -4.169 | 
     | CLK__L4_I1/OUT           |   ^   | CLK__L4_N1 | BUF8X  | 0.466 |   2.152 |   -3.703 | 
     | CLK__L5_I9/IN            |   ^   | CLK__L4_N1 | BUF8X  | 0.001 |   2.153 |   -3.702 | 
     | CLK__L5_I9/OUT           |   ^   | CLK__L5_N9 | BUF8X  | 0.555 |   2.708 |   -3.147 | 
     | MulCntrl_Op2_reg_14_/CLK |   ^   | CLK__L5_N9 | DFFRX1 | 0.004 |   2.712 |   -3.143 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin MulCntrl_Op2_reg_12_/CLK 
Endpoint:   MulCntrl_Op2_reg_12_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.654
- Setup                         0.616
+ Phase Shift                  15.000
= Required Time                17.038
- Arrival Time                 11.179
= Slack Time                    5.859
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                        |       |                  |        |       |  Time   |   Time   | 
     |------------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn             |        |       |   0.651 |    6.510 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.510 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.939 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.939 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.825 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.898 | 
     | U1601/OUT              |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    9.001 | 
     | U2215/IN2              |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    9.021 | 
     | U2215/OUT              |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.172 | 
     | FE_OFC1876_n2176/IN    |   v   | n2176            | BUF4X  | 0.001 |   4.315 |   10.173 | 
     | FE_OFC1876_n2176/OUT   |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.495 | 
     | U1769/IN               |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.673 |   11.531 | 
     | U1769/OUT              |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   12.010 | 
     | U1885/IN               |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   12.010 | 
     | U1885/OUT              |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.118 | 
     | U2216/IN1              |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.123 | 
     | U2216/OUT              |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.635 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.635 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.440 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.441 | 
     | U1716/OUT              |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.726 | 
     | U1805/IN               |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.727 | 
     | U1805/OUT              |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.777 | 
     | U2229/IN3              |   ^   | n1825            | AOI22  | 0.010 |   9.928 |   15.787 | 
     | U2229/OUT              |   v   | n2156            | AOI22  | 0.607 |  10.535 |   16.394 | 
     | U1632/IN               |   v   | n2156            | INVX1  | 0.000 |  10.535 |   16.394 | 
     | U1632/OUT              |   ^   | n571             | INVX1  | 0.644 |  11.179 |   17.038 | 
     | MulCntrl_Op2_reg_12_/D |   ^   | n571             | DFFRX1 | 0.000 |  11.179 |   17.038 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |             |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK         |        |       |   0.231 |   -5.628 | 
     | CLK__L1_I0/IN            |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.628 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.120 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.115 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.645 | 
     | CLK__L3_I1/IN            |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.639 | 
     | CLK__L3_I1/OUT           |   ^   | CLK__L3_N1  | BUF8X  | 0.425 |   1.645 |   -4.214 | 
     | CLK__L4_I6/IN            |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.645 |   -4.214 | 
     | CLK__L4_I6/OUT           |   ^   | CLK__L4_N6  | BUF8X  | 0.450 |   2.095 |   -3.764 | 
     | CLK__L5_I35/IN           |   ^   | CLK__L4_N6  | BUF8X  | 0.002 |   2.097 |   -3.762 | 
     | CLK__L5_I35/OUT          |   ^   | CLK__L5_N35 | BUF8X  | 0.554 |   2.651 |   -3.208 | 
     | MulCntrl_Op2_reg_12_/CLK |   ^   | CLK__L5_N35 | DFFRX1 | 0.003 |   2.654 |   -3.205 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_6_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_6_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.733
- Setup                         0.610
+ Phase Shift                  15.000
= Required Time                17.123
- Arrival Time                 11.258
= Slack Time                    5.865
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                       |        |       |   0.651 |    6.516 | 
     | FE_OFC837_RSTn/IN                  |   v   | RSTn                       | INVX4  | 0.000 |   0.651 |    6.516 | 
     | FE_OFC837_RSTn/OUT                 |   ^   | FE_OFN837_RSTn             | INVX4  | 0.429 |   1.080 |    6.945 | 
     | FE_OFC838_RSTn/IN                  |   ^   | FE_OFN837_RSTn             | INVX8  | 0.000 |   1.080 |    6.945 | 
     | FE_OFC838_RSTn/OUT                 |   v   | FE_OFN838_RSTn             | INVX8  | 0.885 |   1.966 |    7.831 | 
     | U1601/IN                           |   v   | FE_OFN838_RSTn             | INVX8  | 0.074 |   2.039 |    7.904 | 
     | U1601/OUT                          |   ^   | n1833                      | INVX8  | 1.102 |   3.142 |    9.007 | 
     | FE_OFC491_n1833/IN                 |   ^   | n1833                      | INVX1  | 0.028 |   3.170 |    9.035 | 
     | FE_OFC491_n1833/OUT                |   v   | FE_OFN491_n1833            | INVX1  | 1.126 |   4.296 |   10.161 | 
     | FE_OFC493_n1833/IN                 |   v   | FE_OFN491_n1833            | INVX8  | 0.000 |   4.296 |   10.161 | 
     | FE_OFC493_n1833/OUT                |   ^   | FE_OFN493_n1833            | INVX8  | 0.957 |   5.253 |   11.118 | 
     | u_mul_cntrl/U947/IN3               |   ^   | FE_OFN493_n1833            | AOI21  | 0.011 |   5.264 |   11.129 | 
     | u_mul_cntrl/U947/OUT               |   v   | u_mul_cntrl/n919           | AOI21  | 1.391 |   6.656 |   12.521 | 
     | u_mul_cntrl/U968/IN1               |   v   | u_mul_cntrl/n919           | NOR2X1 | 0.001 |   6.657 |   12.522 | 
     | u_mul_cntrl/U968/OUT               |   ^   | u_mul_cntrl/n922           | NOR2X1 | 0.704 |   7.361 |   13.226 | 
     | u_mul_cntrl/FE_OFC618_n922/IN      |   ^   | u_mul_cntrl/n922           | BUF4X  | 0.000 |   7.361 |   13.226 | 
     | u_mul_cntrl/FE_OFC618_n922/OUT     |   ^   | u_mul_cntrl/FE_OFN618_n922 | BUF4X  | 0.794 |   8.155 |   14.019 | 
     | u_mul_cntrl/U969/IN                |   ^   | u_mul_cntrl/FE_OFN618_n922 | INVX1  | 0.003 |   8.158 |   14.023 | 
     | u_mul_cntrl/U969/OUT               |   v   | u_mul_cntrl/n921           | INVX1  | 0.567 |   8.725 |   14.590 | 
     | u_mul_cntrl/U971/IN1               |   v   | u_mul_cntrl/n921           | NOR2X1 | 0.000 |   8.725 |   14.590 | 
     | u_mul_cntrl/U971/OUT               |   ^   | u_mul_cntrl/n937           | NOR2X1 | 0.372 |   9.097 |   14.962 | 
     | u_mul_cntrl/U295/IN                |   ^   | u_mul_cntrl/n937           | BUF4X  | 0.000 |   9.097 |   14.962 | 
     | u_mul_cntrl/U295/OUT               |   ^   | u_mul_cntrl/n203           | BUF4X  | 0.960 |  10.057 |   15.922 | 
     | u_mul_cntrl/U974/IN2               |   ^   | u_mul_cntrl/n203           | AOI22  | 0.005 |  10.062 |   15.927 | 
     | u_mul_cntrl/U974/OUT               |   v   | u_mul_cntrl/n924           | AOI22  | 0.568 |  10.630 |   16.495 | 
     | u_mul_cntrl/U147/IN                |   v   | u_mul_cntrl/n924           | INVX1  | 0.000 |  10.631 |   16.496 | 
     | u_mul_cntrl/U147/OUT               |   ^   | u_mul_cntrl/n140           | INVX1  | 0.627 |  11.258 |   17.123 | 
     | u_mul_cntrl/Multi_datain2_reg_6_/D |   ^   | u_mul_cntrl/n140           | DFFRX1 | 0.000 |  11.258 |   17.123 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.231 |   -5.634 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.634 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.126 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.121 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.651 | 
     | CLK__L3_I1/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.645 | 
     | CLK__L3_I1/OUT                       |   ^   | CLK__L3_N1  | BUF8X  | 0.425 |   1.645 |   -4.220 | 
     | CLK__L4_I7/IN                        |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.645 |   -4.220 | 
     | CLK__L4_I7/OUT                       |   ^   | CLK__L4_N7  | BUF8X  | 0.483 |   2.128 |   -3.737 | 
     | CLK__L5_I36/IN                       |   ^   | CLK__L4_N7  | BUF8X  | 0.006 |   2.134 |   -3.731 | 
     | CLK__L5_I36/OUT                      |   ^   | CLK__L5_N36 | BUF8X  | 0.591 |   2.725 |   -3.140 | 
     | u_mul_cntrl/Multi_datain2_reg_6_/CLK |   ^   | CLK__L5_N36 | DFFRX1 | 0.008 |   2.733 |   -3.132 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_0_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_0_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.744
- Setup                         0.624
+ Phase Shift                  15.000
= Required Time                17.119
- Arrival Time                 11.250
= Slack Time                    5.869
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                       |        |       |   0.651 |    6.520 | 
     | FE_OFC837_RSTn/IN                  |   v   | RSTn                       | INVX4  | 0.000 |   0.651 |    6.520 | 
     | FE_OFC837_RSTn/OUT                 |   ^   | FE_OFN837_RSTn             | INVX4  | 0.429 |   1.080 |    6.950 | 
     | FE_OFC838_RSTn/IN                  |   ^   | FE_OFN837_RSTn             | INVX8  | 0.000 |   1.081 |    6.950 | 
     | FE_OFC838_RSTn/OUT                 |   v   | FE_OFN838_RSTn             | INVX8  | 0.885 |   1.966 |    7.835 | 
     | U1601/IN                           |   v   | FE_OFN838_RSTn             | INVX8  | 0.074 |   2.040 |    7.909 | 
     | U1601/OUT                          |   ^   | n1833                      | INVX8  | 1.102 |   3.142 |    9.011 | 
     | FE_OFC491_n1833/IN                 |   ^   | n1833                      | INVX1  | 0.028 |   3.170 |    9.039 | 
     | FE_OFC491_n1833/OUT                |   v   | FE_OFN491_n1833            | INVX1  | 1.126 |   4.296 |   10.166 | 
     | FE_OFC493_n1833/IN                 |   v   | FE_OFN491_n1833            | INVX8  | 0.000 |   4.297 |   10.166 | 
     | FE_OFC493_n1833/OUT                |   ^   | FE_OFN493_n1833            | INVX8  | 0.957 |   5.253 |   11.123 | 
     | u_mul_cntrl/U947/IN3               |   ^   | FE_OFN493_n1833            | AOI21  | 0.011 |   5.265 |   11.134 | 
     | u_mul_cntrl/U947/OUT               |   v   | u_mul_cntrl/n919           | AOI21  | 1.391 |   6.656 |   12.525 | 
     | u_mul_cntrl/U968/IN1               |   v   | u_mul_cntrl/n919           | NOR2X1 | 0.001 |   6.657 |   12.527 | 
     | u_mul_cntrl/U968/OUT               |   ^   | u_mul_cntrl/n922           | NOR2X1 | 0.704 |   7.361 |   13.230 | 
     | u_mul_cntrl/FE_OFC618_n922/IN      |   ^   | u_mul_cntrl/n922           | BUF4X  | 0.000 |   7.361 |   13.230 | 
     | u_mul_cntrl/FE_OFC618_n922/OUT     |   ^   | u_mul_cntrl/FE_OFN618_n922 | BUF4X  | 0.794 |   8.155 |   14.024 | 
     | u_mul_cntrl/U969/IN                |   ^   | u_mul_cntrl/FE_OFN618_n922 | INVX1  | 0.003 |   8.158 |   14.028 | 
     | u_mul_cntrl/U969/OUT               |   v   | u_mul_cntrl/n921           | INVX1  | 0.567 |   8.725 |   14.595 | 
     | u_mul_cntrl/U971/IN1               |   v   | u_mul_cntrl/n921           | NOR2X1 | 0.000 |   8.725 |   14.595 | 
     | u_mul_cntrl/U971/OUT               |   ^   | u_mul_cntrl/n937           | NOR2X1 | 0.372 |   9.097 |   14.966 | 
     | u_mul_cntrl/U295/IN                |   ^   | u_mul_cntrl/n937           | BUF4X  | 0.000 |   9.097 |   14.967 | 
     | u_mul_cntrl/U295/OUT               |   ^   | u_mul_cntrl/n203           | BUF4X  | 0.960 |  10.057 |   15.927 | 
     | u_mul_cntrl/U980/IN2               |   ^   | u_mul_cntrl/n203           | AOI22  | 0.008 |  10.065 |   15.934 | 
     | u_mul_cntrl/U980/OUT               |   v   | u_mul_cntrl/n930           | AOI22  | 0.543 |  10.608 |   16.478 | 
     | u_mul_cntrl/U133/IN                |   v   | u_mul_cntrl/n930           | INVX1  | 0.000 |  10.608 |   16.478 | 
     | u_mul_cntrl/U133/OUT               |   ^   | u_mul_cntrl/n134           | INVX1  | 0.642 |  11.250 |   17.119 | 
     | u_mul_cntrl/Multi_datain2_reg_0_/D |   ^   | u_mul_cntrl/n134           | DFFRX1 | 0.000 |  11.250 |   17.119 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.231 |   -5.639 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.639 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.130 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.126 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.655 | 
     | CLK__L3_I3/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.650 | 
     | CLK__L3_I3/OUT                       |   ^   | CLK__L3_N3  | BUF8X  | 0.462 |   1.682 |   -4.187 | 
     | CLK__L4_I13/IN                       |   ^   | CLK__L3_N3  | BUF8X  | 0.002 |   1.684 |   -4.185 | 
     | CLK__L4_I13/OUT                      |   ^   | CLK__L4_N13 | BUF8X  | 0.501 |   2.185 |   -3.684 | 
     | CLK__L5_I66/IN                       |   ^   | CLK__L4_N13 | BUF8X  | 0.007 |   2.193 |   -3.677 | 
     | CLK__L5_I66/OUT                      |   ^   | CLK__L5_N66 | BUF8X  | 0.549 |   2.741 |   -3.128 | 
     | u_mul_cntrl/Multi_datain2_reg_0_/CLK |   ^   | CLK__L5_N66 | DFFRX1 | 0.002 |   2.744 |   -3.126 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin MulCntrl_Op2_reg_4_/CLK 
Endpoint:   MulCntrl_Op2_reg_4_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.663
- Setup                         0.620
+ Phase Shift                  15.000
= Required Time                17.043
- Arrival Time                 11.170
= Slack Time                    5.872
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.651 |    6.523 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.523 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.952 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.953 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.838 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.912 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    9.014 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    9.034 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.185 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.315 |   10.187 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.508 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.673 |   11.545 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   12.024 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   12.024 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.131 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.136 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.648 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.648 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.453 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.454 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.740 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.740 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.790 | 
     | U2221/IN3             |   ^   | n1825            | AOI22  | 0.008 |   9.926 |   15.798 | 
     | U2221/OUT             |   v   | n2148            | AOI22  | 0.586 |  10.512 |   16.384 | 
     | U1636/IN              |   v   | n2148            | INVX1  | 0.000 |  10.512 |   16.384 | 
     | U1636/OUT             |   ^   | n579             | INVX1  | 0.658 |  11.170 |   17.042 | 
     | MulCntrl_Op2_reg_4_/D |   ^   | n579             | DFFRX1 | 0.000 |  11.170 |   17.043 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.231 |   -5.642 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.642 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.133 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.128 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.658 | 
     | CLK__L3_I1/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.652 | 
     | CLK__L3_I1/OUT          |   ^   | CLK__L3_N1  | BUF8X  | 0.425 |   1.645 |   -4.227 | 
     | CLK__L4_I6/IN           |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.645 |   -4.227 | 
     | CLK__L4_I6/OUT          |   ^   | CLK__L4_N6  | BUF8X  | 0.450 |   2.095 |   -3.777 | 
     | CLK__L5_I31/IN          |   ^   | CLK__L4_N6  | BUF8X  | 0.002 |   2.097 |   -3.775 | 
     | CLK__L5_I31/OUT         |   ^   | CLK__L5_N31 | BUF8X  | 0.561 |   2.658 |   -3.214 | 
     | MulCntrl_Op2_reg_4_/CLK |   ^   | CLK__L5_N31 | DFFRX1 | 0.005 |   2.663 |   -3.209 | 
     +-------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin MulCntrl_Op1_reg_3_/CLK 
Endpoint:   MulCntrl_Op1_reg_3_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.764
- Setup                         0.656
+ Phase Shift                  15.000
= Required Time                17.108
- Arrival Time                 11.234
= Slack Time                    5.874
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.651 |    6.525 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.525 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.954 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.955 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.840 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.914 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    9.016 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    9.036 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.187 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.315 |   10.189 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.510 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.673 |   11.547 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   12.026 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   12.026 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.133 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.138 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.650 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.650 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.455 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.456 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.742 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.742 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.792 | 
     | U2236/IN3             |   ^   | n1825            | AOI22  | 0.001 |   9.920 |   15.794 | 
     | U2236/OUT             |   v   | n2163            | AOI22  | 0.586 |  10.506 |   16.380 | 
     | U1646/IN              |   v   | n2163            | INVX1  | 0.000 |  10.506 |   16.380 | 
     | U1646/OUT             |   ^   | n564             | INVX1  | 0.728 |  11.234 |   17.108 | 
     | MulCntrl_Op1_reg_3_/D |   ^   | n564             | DFFRX1 | 0.000 |  11.234 |   17.108 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.231 |   -5.643 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.643 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.135 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.130 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.660 | 
     | CLK__L3_I3/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.654 | 
     | CLK__L3_I3/OUT          |   ^   | CLK__L3_N3  | BUF8X  | 0.462 |   1.682 |   -4.192 | 
     | CLK__L4_I13/IN          |   ^   | CLK__L3_N3  | BUF8X  | 0.002 |   1.684 |   -4.190 | 
     | CLK__L4_I13/OUT         |   ^   | CLK__L4_N13 | BUF8X  | 0.501 |   2.185 |   -3.689 | 
     | CLK__L5_I61/IN          |   ^   | CLK__L4_N13 | BUF8X  | 0.006 |   2.192 |   -3.682 | 
     | CLK__L5_I61/OUT         |   ^   | CLK__L5_N61 | BUF8X  | 0.567 |   2.759 |   -3.115 | 
     | MulCntrl_Op1_reg_3_/CLK |   ^   | CLK__L5_N61 | DFFRX1 | 0.005 |   2.764 |   -3.110 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_2_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_2_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.733
- Setup                         0.604
+ Phase Shift                  15.000
= Required Time                17.128
- Arrival Time                 11.247
= Slack Time                    5.881
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                       |        |       |   0.651 |    6.532 | 
     | FE_OFC837_RSTn/IN                  |   v   | RSTn                       | INVX4  | 0.000 |   0.651 |    6.532 | 
     | FE_OFC837_RSTn/OUT                 |   ^   | FE_OFN837_RSTn             | INVX4  | 0.429 |   1.080 |    6.961 | 
     | FE_OFC838_RSTn/IN                  |   ^   | FE_OFN837_RSTn             | INVX8  | 0.000 |   1.081 |    6.961 | 
     | FE_OFC838_RSTn/OUT                 |   v   | FE_OFN838_RSTn             | INVX8  | 0.885 |   1.966 |    7.846 | 
     | U1601/IN                           |   v   | FE_OFN838_RSTn             | INVX8  | 0.074 |   2.040 |    7.920 | 
     | U1601/OUT                          |   ^   | n1833                      | INVX8  | 1.102 |   3.142 |    9.022 | 
     | FE_OFC491_n1833/IN                 |   ^   | n1833                      | INVX1  | 0.028 |   3.170 |    9.050 | 
     | FE_OFC491_n1833/OUT                |   v   | FE_OFN491_n1833            | INVX1  | 1.126 |   4.296 |   10.177 | 
     | FE_OFC493_n1833/IN                 |   v   | FE_OFN491_n1833            | INVX8  | 0.000 |   4.296 |   10.177 | 
     | FE_OFC493_n1833/OUT                |   ^   | FE_OFN493_n1833            | INVX8  | 0.957 |   5.253 |   11.134 | 
     | u_mul_cntrl/U947/IN3               |   ^   | FE_OFN493_n1833            | AOI21  | 0.011 |   5.264 |   11.145 | 
     | u_mul_cntrl/U947/OUT               |   v   | u_mul_cntrl/n919           | AOI21  | 1.391 |   6.656 |   12.536 | 
     | u_mul_cntrl/U968/IN1               |   v   | u_mul_cntrl/n919           | NOR2X1 | 0.001 |   6.657 |   12.538 | 
     | u_mul_cntrl/U968/OUT               |   ^   | u_mul_cntrl/n922           | NOR2X1 | 0.704 |   7.361 |   13.242 | 
     | u_mul_cntrl/FE_OFC618_n922/IN      |   ^   | u_mul_cntrl/n922           | BUF4X  | 0.000 |   7.361 |   13.242 | 
     | u_mul_cntrl/FE_OFC618_n922/OUT     |   ^   | u_mul_cntrl/FE_OFN618_n922 | BUF4X  | 0.794 |   8.155 |   14.035 | 
     | u_mul_cntrl/U969/IN                |   ^   | u_mul_cntrl/FE_OFN618_n922 | INVX1  | 0.003 |   8.158 |   14.039 | 
     | u_mul_cntrl/U969/OUT               |   v   | u_mul_cntrl/n921           | INVX1  | 0.567 |   8.725 |   14.606 | 
     | u_mul_cntrl/U971/IN1               |   v   | u_mul_cntrl/n921           | NOR2X1 | 0.000 |   8.725 |   14.606 | 
     | u_mul_cntrl/U971/OUT               |   ^   | u_mul_cntrl/n937           | NOR2X1 | 0.372 |   9.097 |   14.978 | 
     | u_mul_cntrl/U295/IN                |   ^   | u_mul_cntrl/n937           | BUF4X  | 0.000 |   9.097 |   14.978 | 
     | u_mul_cntrl/U295/OUT               |   ^   | u_mul_cntrl/n203           | BUF4X  | 0.960 |  10.057 |   15.938 | 
     | u_mul_cntrl/U978/IN2               |   ^   | u_mul_cntrl/n203           | AOI22  | 0.004 |  10.061 |   15.942 | 
     | u_mul_cntrl/U978/OUT               |   v   | u_mul_cntrl/n928           | AOI22  | 0.572 |  10.633 |   16.513 | 
     | u_mul_cntrl/U140/IN                |   v   | u_mul_cntrl/n928           | INVX1  | 0.000 |  10.633 |   16.514 | 
     | u_mul_cntrl/U140/OUT               |   ^   | u_mul_cntrl/n136           | INVX1  | 0.614 |  11.247 |   17.128 | 
     | u_mul_cntrl/Multi_datain2_reg_2_/D |   ^   | u_mul_cntrl/n136           | DFFRX1 | 0.000 |  11.247 |   17.128 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.231 |   -5.650 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.650 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.142 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.137 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.667 | 
     | CLK__L3_I1/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.660 | 
     | CLK__L3_I1/OUT                       |   ^   | CLK__L3_N1  | BUF8X  | 0.425 |   1.645 |   -4.235 | 
     | CLK__L4_I7/IN                        |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.645 |   -4.235 | 
     | CLK__L4_I7/OUT                       |   ^   | CLK__L4_N7  | BUF8X  | 0.483 |   2.128 |   -3.753 | 
     | CLK__L5_I36/IN                       |   ^   | CLK__L4_N7  | BUF8X  | 0.006 |   2.134 |   -3.747 | 
     | CLK__L5_I36/OUT                      |   ^   | CLK__L5_N36 | BUF8X  | 0.591 |   2.725 |   -3.156 | 
     | u_mul_cntrl/Multi_datain2_reg_2_/CLK |   ^   | CLK__L5_N36 | DFFRX1 | 0.008 |   2.733 |   -3.148 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin MulCntrl_Op1_reg_11_/CLK 
Endpoint:   MulCntrl_Op1_reg_11_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                   (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.709
- Setup                         0.630
+ Phase Shift                  15.000
= Required Time                17.079
- Arrival Time                 11.198
= Slack Time                    5.881
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                        |       |                  |        |       |  Time   |   Time   | 
     |------------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                   |   v   | RSTn             |        |       |   0.651 |    6.532 | 
     | FE_OFC837_RSTn/IN      |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.532 | 
     | FE_OFC837_RSTn/OUT     |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.961 | 
     | FE_OFC838_RSTn/IN      |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.961 | 
     | FE_OFC838_RSTn/OUT     |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.847 | 
     | U1601/IN               |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.920 | 
     | U1601/OUT              |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    9.023 | 
     | U2215/IN2              |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    9.043 | 
     | U2215/OUT              |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.194 | 
     | FE_OFC1876_n2176/IN    |   v   | n2176            | BUF4X  | 0.001 |   4.314 |   10.195 | 
     | FE_OFC1876_n2176/OUT   |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.517 | 
     | U1769/IN               |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.672 |   11.553 | 
     | U1769/OUT              |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   12.032 | 
     | U1885/IN               |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   12.032 | 
     | U1885/OUT              |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.140 | 
     | U2216/IN1              |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.145 | 
     | U2216/OUT              |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.657 | 
     | FE_OFC533_n2175/IN     |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.657 | 
     | FE_OFC533_n2175/OUT    |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.462 | 
     | U1716/IN               |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.463 | 
     | U1716/OUT              |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.748 | 
     | U1805/IN               |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.749 | 
     | U1805/OUT              |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.799 | 
     | U2244/IN3              |   ^   | n1825            | AOI22  | 0.004 |   9.922 |   15.803 | 
     | U2244/OUT              |   v   | n2171            | AOI22  | 0.586 |  10.508 |   16.389 | 
     | U1650/IN               |   v   | n2171            | INVX1  | 0.000 |  10.508 |   16.389 | 
     | U1650/OUT              |   ^   | n556             | INVX1  | 0.690 |  11.198 |   17.079 | 
     | MulCntrl_Op1_reg_11_/D |   ^   | n556             | DFFRX1 | 0.000 |  11.198 |   17.079 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                          |       |             |        |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                      |   ^   | CLK         |        |       |   0.231 |   -5.650 | 
     | CLK__L1_I0/IN            |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.650 | 
     | CLK__L1_I0/OUT           |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.142 | 
     | CLK__L2_I0/IN            |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.137 | 
     | CLK__L2_I0/OUT           |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.667 | 
     | CLK__L3_I0/IN            |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.661 | 
     | CLK__L3_I0/OUT           |   ^   | CLK__L3_N0  | BUF8X  | 0.464 |   1.684 |   -4.197 | 
     | CLK__L4_I1/IN            |   ^   | CLK__L3_N0  | BUF8X  | 0.002 |   1.686 |   -4.195 | 
     | CLK__L4_I1/OUT           |   ^   | CLK__L4_N1  | BUF8X  | 0.466 |   2.152 |   -3.729 | 
     | CLK__L5_I10/IN           |   ^   | CLK__L4_N1  | BUF8X  | 0.001 |   2.153 |   -3.728 | 
     | CLK__L5_I10/OUT          |   ^   | CLK__L5_N10 | BUF8X  | 0.548 |   2.701 |   -3.180 | 
     | MulCntrl_Op1_reg_11_/CLK |   ^   | CLK__L5_N10 | DFFRX1 | 0.008 |   2.709 |   -3.172 | 
     +--------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin MulCntrl_Op2_reg_2_/CLK 
Endpoint:   MulCntrl_Op2_reg_2_/D (^) checked with  leading edge of 'CLK'
Beginpoint: RSTn                  (v) triggered by  leading edge of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.676
- Setup                         0.629
+ Phase Shift                  15.000
= Required Time                17.047
- Arrival Time                 11.161
= Slack Time                    5.885
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |       Net        |  Cell  | Delay | Arrival | Required | 
     |                       |       |                  |        |       |  Time   |   Time   | 
     |-----------------------+-------+------------------+--------+-------+---------+----------| 
     | RSTn                  |   v   | RSTn             |        |       |   0.651 |    6.536 | 
     | FE_OFC837_RSTn/IN     |   v   | RSTn             | INVX4  | 0.000 |   0.651 |    6.536 | 
     | FE_OFC837_RSTn/OUT    |   ^   | FE_OFN837_RSTn   | INVX4  | 0.429 |   1.080 |    6.966 | 
     | FE_OFC838_RSTn/IN     |   ^   | FE_OFN837_RSTn   | INVX8  | 0.000 |   1.081 |    6.966 | 
     | FE_OFC838_RSTn/OUT    |   v   | FE_OFN838_RSTn   | INVX8  | 0.885 |   1.966 |    7.851 | 
     | U1601/IN              |   v   | FE_OFN838_RSTn   | INVX8  | 0.074 |   2.040 |    7.925 | 
     | U1601/OUT             |   ^   | n1833            | INVX8  | 1.102 |   3.142 |    9.027 | 
     | U2215/IN2             |   ^   | n1833            | NOR2X1 | 0.020 |   3.162 |    9.047 | 
     | U2215/OUT             |   v   | n2176            | NOR2X1 | 1.151 |   4.313 |   10.199 | 
     | FE_OFC1876_n2176/IN   |   v   | n2176            | BUF4X  | 0.001 |   4.314 |   10.200 | 
     | FE_OFC1876_n2176/OUT  |   v   | FE_OFN1876_n2176 | BUF4X  | 1.321 |   5.636 |   11.521 | 
     | U1769/IN              |   v   | FE_OFN1876_n2176 | INVX4  | 0.036 |   5.672 |   11.558 | 
     | U1769/OUT             |   ^   | n1828            | INVX4  | 0.479 |   6.152 |   12.037 | 
     | U1885/IN              |   ^   | n1828            | INVX4  | 0.000 |   6.152 |   12.037 | 
     | U1885/OUT             |   v   | n1827            | INVX4  | 1.108 |   7.259 |   13.145 | 
     | U2216/IN1             |   v   | n1827            | NOR2X1 | 0.005 |   7.264 |   13.149 | 
     | U2216/OUT             |   ^   | n2175            | NOR2X1 | 0.512 |   7.776 |   13.661 | 
     | FE_OFC533_n2175/IN    |   ^   | n2175            | BUF4X  | 0.000 |   7.776 |   13.661 | 
     | FE_OFC533_n2175/OUT   |   ^   | FE_OFN533_n2175  | BUF4X  | 0.806 |   8.581 |   14.467 | 
     | U1716/IN              |   ^   | FE_OFN533_n2175  | INVX4  | 0.000 |   8.582 |   14.467 | 
     | U1716/OUT             |   v   | n1826            | INVX4  | 0.286 |   8.868 |   14.753 | 
     | U1805/IN              |   v   | n1826            | INVX4  | 0.000 |   8.868 |   14.753 | 
     | U1805/OUT             |   ^   | n1825            | INVX4  | 1.051 |   9.918 |   15.804 | 
     | U2219/IN3             |   ^   | n1825            | AOI22  | 0.008 |   9.926 |   15.812 | 
     | U2219/OUT             |   v   | n2146            | AOI22  | 0.588 |  10.515 |   16.400 | 
     | U1639/IN              |   v   | n2146            | INVX1  | 0.000 |  10.515 |   16.400 | 
     | U1639/OUT             |   ^   | n581             | INVX1  | 0.646 |  11.161 |   17.047 | 
     | MulCntrl_Op2_reg_2_/D |   ^   | n581             | DFFRX1 | 0.000 |  11.161 |   17.047 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                         |       |             |        |       |  Time   |   Time   | 
     |-------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                     |   ^   | CLK         |        |       |   0.231 |   -5.655 | 
     | CLK__L1_I0/IN           |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.655 | 
     | CLK__L1_I0/OUT          |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.146 | 
     | CLK__L2_I0/IN           |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.142 | 
     | CLK__L2_I0/OUT          |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.671 | 
     | CLK__L3_I1/IN           |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.665 | 
     | CLK__L3_I1/OUT          |   ^   | CLK__L3_N1  | BUF8X  | 0.425 |   1.645 |   -4.240 | 
     | CLK__L4_I6/IN           |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.645 |   -4.240 | 
     | CLK__L4_I6/OUT          |   ^   | CLK__L4_N6  | BUF8X  | 0.450 |   2.095 |   -3.790 | 
     | CLK__L5_I32/IN          |   ^   | CLK__L4_N6  | BUF8X  | 0.002 |   2.097 |   -3.788 | 
     | CLK__L5_I32/OUT         |   ^   | CLK__L5_N32 | BUF8X  | 0.572 |   2.669 |   -3.216 | 
     | MulCntrl_Op2_reg_2_/CLK |   ^   | CLK__L5_N32 | DFFRX1 | 0.006 |   2.676 |   -3.210 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin u_mul_cntrl/Multi_datain2_reg_1_/CLK 
Endpoint:   u_mul_cntrl/Multi_datain2_reg_1_/D (^) checked with  leading edge 
of 'CLK'
Beginpoint: RSTn                               (v) triggered by  leading edge 
of 'CLK'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          2.733
- Setup                         0.606
+ Phase Shift                  15.000
= Required Time                17.127
- Arrival Time                 11.238
= Slack Time                    5.889
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     + Drive Adjustment                   0.451
     = Beginpoint Arrival Time            0.651
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |            Net             |  Cell  | Delay | Arrival | Required | 
     |                                    |       |                            |        |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------+--------+-------+---------+----------| 
     | RSTn                               |   v   | RSTn                       |        |       |   0.651 |    6.540 | 
     | FE_OFC837_RSTn/IN                  |   v   | RSTn                       | INVX4  | 0.000 |   0.651 |    6.540 | 
     | FE_OFC837_RSTn/OUT                 |   ^   | FE_OFN837_RSTn             | INVX4  | 0.429 |   1.080 |    6.970 | 
     | FE_OFC838_RSTn/IN                  |   ^   | FE_OFN837_RSTn             | INVX8  | 0.000 |   1.080 |    6.970 | 
     | FE_OFC838_RSTn/OUT                 |   v   | FE_OFN838_RSTn             | INVX8  | 0.885 |   1.966 |    7.855 | 
     | U1601/IN                           |   v   | FE_OFN838_RSTn             | INVX8  | 0.074 |   2.039 |    7.929 | 
     | U1601/OUT                          |   ^   | n1833                      | INVX8  | 1.102 |   3.142 |    9.031 | 
     | FE_OFC491_n1833/IN                 |   ^   | n1833                      | INVX1  | 0.028 |   3.170 |    9.059 | 
     | FE_OFC491_n1833/OUT                |   v   | FE_OFN491_n1833            | INVX1  | 1.126 |   4.296 |   10.186 | 
     | FE_OFC493_n1833/IN                 |   v   | FE_OFN491_n1833            | INVX8  | 0.000 |   4.296 |   10.186 | 
     | FE_OFC493_n1833/OUT                |   ^   | FE_OFN493_n1833            | INVX8  | 0.957 |   5.253 |   11.143 | 
     | u_mul_cntrl/U947/IN3               |   ^   | FE_OFN493_n1833            | AOI21  | 0.011 |   5.264 |   11.154 | 
     | u_mul_cntrl/U947/OUT               |   v   | u_mul_cntrl/n919           | AOI21  | 1.391 |   6.656 |   12.545 | 
     | u_mul_cntrl/U968/IN1               |   v   | u_mul_cntrl/n919           | NOR2X1 | 0.001 |   6.657 |   12.546 | 
     | u_mul_cntrl/U968/OUT               |   ^   | u_mul_cntrl/n922           | NOR2X1 | 0.704 |   7.361 |   13.250 | 
     | u_mul_cntrl/FE_OFC618_n922/IN      |   ^   | u_mul_cntrl/n922           | BUF4X  | 0.000 |   7.361 |   13.250 | 
     | u_mul_cntrl/FE_OFC618_n922/OUT     |   ^   | u_mul_cntrl/FE_OFN618_n922 | BUF4X  | 0.794 |   8.155 |   14.044 | 
     | u_mul_cntrl/U969/IN                |   ^   | u_mul_cntrl/FE_OFN618_n922 | INVX1  | 0.003 |   8.158 |   14.047 | 
     | u_mul_cntrl/U969/OUT               |   v   | u_mul_cntrl/n921           | INVX1  | 0.567 |   8.725 |   14.615 | 
     | u_mul_cntrl/U971/IN1               |   v   | u_mul_cntrl/n921           | NOR2X1 | 0.000 |   8.725 |   14.615 | 
     | u_mul_cntrl/U971/OUT               |   ^   | u_mul_cntrl/n937           | NOR2X1 | 0.372 |   9.097 |   14.986 | 
     | u_mul_cntrl/U295/IN                |   ^   | u_mul_cntrl/n937           | BUF4X  | 0.000 |   9.097 |   14.986 | 
     | u_mul_cntrl/U295/OUT               |   ^   | u_mul_cntrl/n203           | BUF4X  | 0.960 |  10.057 |   15.947 | 
     | u_mul_cntrl/U979/IN2               |   ^   | u_mul_cntrl/n203           | AOI22  | 0.007 |  10.064 |   15.953 | 
     | u_mul_cntrl/U979/OUT               |   v   | u_mul_cntrl/n929           | AOI22  | 0.539 |  10.603 |   16.492 | 
     | u_mul_cntrl/U143/IN                |   v   | u_mul_cntrl/n929           | INVX1  | 0.000 |  10.603 |   16.492 | 
     | u_mul_cntrl/U143/OUT               |   ^   | u_mul_cntrl/n135           | INVX1  | 0.635 |  11.238 |   17.127 | 
     | u_mul_cntrl/Multi_datain2_reg_1_/D |   ^   | u_mul_cntrl/n135           | DFFRX1 | 0.000 |  11.238 |   17.127 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.231
     = Beginpoint Arrival Time            0.231
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |     Net     |  Cell  | Delay | Arrival | Required | 
     |                                      |       |             |        |       |  Time   |   Time   | 
     |--------------------------------------+-------+-------------+--------+-------+---------+----------| 
     | CLK                                  |   ^   | CLK         |        |       |   0.231 |   -5.659 | 
     | CLK__L1_I0/IN                        |   ^   | CLK         | BUF8X  | 0.000 |   0.231 |   -5.659 | 
     | CLK__L1_I0/OUT                       |   ^   | CLK__L1_N0  | BUF8X  | 0.508 |   0.739 |   -5.150 | 
     | CLK__L2_I0/IN                        |   ^   | CLK__L1_N0  | BUF8X  | 0.005 |   0.744 |   -5.146 | 
     | CLK__L2_I0/OUT                       |   ^   | CLK__L2_N0  | BUF8X  | 0.470 |   1.214 |   -4.675 | 
     | CLK__L3_I1/IN                        |   ^   | CLK__L2_N0  | BUF8X  | 0.006 |   1.220 |   -4.669 | 
     | CLK__L3_I1/OUT                       |   ^   | CLK__L3_N1  | BUF8X  | 0.425 |   1.645 |   -4.244 | 
     | CLK__L4_I7/IN                        |   ^   | CLK__L3_N1  | BUF8X  | 0.000 |   1.645 |   -4.244 | 
     | CLK__L4_I7/OUT                       |   ^   | CLK__L4_N7  | BUF8X  | 0.483 |   2.128 |   -3.762 | 
     | CLK__L5_I36/IN                       |   ^   | CLK__L4_N7  | BUF8X  | 0.006 |   2.134 |   -3.756 | 
     | CLK__L5_I36/OUT                      |   ^   | CLK__L5_N36 | BUF8X  | 0.591 |   2.725 |   -3.165 | 
     | u_mul_cntrl/Multi_datain2_reg_1_/CLK |   ^   | CLK__L5_N36 | DFFRX1 | 0.009 |   2.733 |   -3.156 | 
     +--------------------------------------------------------------------------------------------------+ 

