#summary This page describes the opcode format of fermi

Note: information here is not organised. Many parts may be unclear and confusing. Information may be inaccurate.

<wiki:toc max_depth="3"/>

= Opcode Information =
Currently 2 types of opcodes found: 4-byte and 8-byte. For instruction names and their identifier bits (na, nb), see [Instructions], [nanb].

----
== 8-byte ==
General format:
{{{
LSB                                                                MSB
xxx0 xxxxxx xxxx xxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxx
  na    mod   pr    re1    re0                             imme     nb
}}}
The numbering below, such as mod0, start from the MSB

{{{
#na, nb:
Identifier bits.
These two bit fields specify the instruction name. Invalid bits result in invalid opcode.

#mod:
Modifier bits. Instruction-specific.

#pr:
Predicate bits
pr0: 1: negate predicate
pr1~3: predicate number, 0-6
pr: 1111: @!pt. what is pt?
pr: 1110: No predicate used

#re0, re1:
registers
re1 is often the destination reg.

#imme:
This field contains immediate value for certain instructions
Eg. 
/*0000*/     /*0x00005de428004404*/ 	MOV R1, c [0x1] [0x100];
0010 011110 1110 100000 000000 0000000010000000 1000 100000000000 010100
                                          0x100  0x1 another mod
imme10-11:  11: 16-bit immediate
            10: constant mem
            01: invalid
            00: reg to reg

Sometimes it could also contain the third register used by the instruction.
}}}

----
== 4-byte ==
General format:
{{{
LSB                               MSB
xxx1xxx   x     xx xxxx xxxxxx xxxxxx xxxxxx
     na mod  immeb   pr    re1    re0  immea
}}}