===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.1135 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2509 ( 17.8%)    0.2509 ( 22.5%)  FIR Parser
    0.9340 ( 66.2%)    0.6365 ( 57.2%)  'firrtl.circuit' Pipeline
    0.1167 (  8.3%)    0.0639 (  5.7%)    'firrtl.module' Pipeline
    0.1026 (  7.3%)    0.0562 (  5.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0141 (  1.0%)    0.0078 (  0.7%)      LowerCHIRRTL
    0.0116 (  0.8%)    0.0116 (  1.0%)    InferWidths
    0.0469 (  3.3%)    0.0469 (  4.2%)    InferResets
    0.0019 (  0.1%)    0.0019 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1012 (  7.2%)    0.1012 (  9.1%)    LowerFIRRTLTypes
    0.5209 ( 36.9%)    0.2761 ( 24.8%)    'firrtl.module' Pipeline
    0.0840 (  6.0%)    0.0454 (  4.1%)      ExpandWhens
    0.4369 ( 31.0%)    0.2307 ( 20.7%)      Canonicalizer
    0.0199 (  1.4%)    0.0199 (  1.8%)    Inliner
    0.0255 (  1.8%)    0.0255 (  2.3%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0911 (  6.5%)    0.0911 (  8.2%)    'firrtl.module' Pipeline
    0.0910 (  6.5%)    0.0910 (  8.2%)      Canonicalizer
    0.0737 (  5.2%)    0.0737 (  6.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0843 (  6.0%)    0.0843 (  7.6%)  'hw.module' Pipeline
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWCleanup
    0.0251 (  1.8%)    0.0251 (  2.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0572 (  4.1%)    0.0572 (  5.1%)    Canonicalizer
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0052 (  0.4%)    0.0052 (  0.5%)  HWLegalizeNames
    0.0139 (  1.0%)    0.0139 (  1.3%)  'hw.module' Pipeline
    0.0139 (  1.0%)    0.0139 (  1.3%)    PrettifyVerilog
    0.0481 (  3.4%)    0.0481 (  4.3%)  ExportVerilog emission
    0.0008 (  0.1%)    0.0008 (  0.1%)  Rest
    1.4110 (100.0%)    1.1135 (100.0%)  Total

{
  totalTime: 1.122,
  maxMemory: 70586368
}
