

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:21:56 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.307 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       11|       11| 55.000 ns | 55.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_9_6_s_fu_237  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_242  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_247  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_252  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_257  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_262  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_267  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_272  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_277  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_282  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_287  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_292  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_297  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_302  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_307  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_312  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_9_6_s_fu_317  |generic_sincos_9_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.30>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_V_read = call i144 @_ssdm_op_Read.ap_vld.i144P(i144* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 13 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_12 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 27, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i9 %p_Val2_12 to i12" [firmware/myproject.cpp:50]   --->   Operation 15 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r_V_16 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_12, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 16 'bitconcatenate' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i11 %r_V_16 to i12" [firmware/myproject.cpp:50]   --->   Operation 17 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_s = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 126, i32 134)" [firmware/myproject.cpp:50]   --->   Operation 18 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lhs_V = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_Val2_s, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 19 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.74ns)   --->   "%ret_V_21 = sub i12 %lhs_V, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 20 'sub' 'ret_V_21' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_21, i32 3, i32 11)" [firmware/myproject.cpp:50]   --->   Operation 21 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [8/8] (3.55ns)   --->   "%outsin_V = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 22 'call' 'outsin_V' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 36, i32 44)" [firmware/myproject.cpp:50]   --->   Operation 23 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i9 %p_Val2_3 to i15" [firmware/myproject.cpp:50]   --->   Operation 24 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 18, i32 26)" [firmware/myproject.cpp:50]   --->   Operation 25 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i9 %tmp_3 to i15" [firmware/myproject.cpp:50]   --->   Operation 26 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.46ns)   --->   "%mul_ln1192 = mul i15 %sext_ln1118_4, %sext_ln1118_4" [firmware/myproject.cpp:50]   --->   Operation 27 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.49ns) (grouped into DSP with root node ret_V_22)   --->   "%mul_ln1192_1 = mul i15 %sext_ln1192, %mul_ln1192" [firmware/myproject.cpp:50]   --->   Operation 28 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 135, i32 143)" [firmware/myproject.cpp:50]   --->   Operation 29 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %p_Val2_4, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 30 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_22 = add i15 %mul_ln1192_1, %lhs_V_1" [firmware/myproject.cpp:50]   --->   Operation 31 'add' 'ret_V_22' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %ret_V_22, i32 6, i32 14)" [firmware/myproject.cpp:50]   --->   Operation 32 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_Val2_4, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 33 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_4, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 34 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i10 %shl_ln1118_3 to i12" [firmware/myproject.cpp:50]   --->   Operation 35 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.74ns)   --->   "%sub_ln1192 = sub i12 %sext_ln1192_3, %lhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 36 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_3, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 37 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_3, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 38 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i10 %shl_ln1118_5 to i12" [firmware/myproject.cpp:50]   --->   Operation 39 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.74ns)   --->   "%sub_ln1192_1 = sub i12 %shl_ln1118_4, %sext_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 40 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_2 = add i12 %sub_ln1192_1, %sub_ln1192" [firmware/myproject.cpp:50]   --->   Operation 41 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_24 = add i12 48, %add_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 42 'add' 'ret_V_24' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_24, i32 3, i32 11)" [firmware/myproject.cpp:50]   --->   Operation 43 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i9 %tmp_3 to i12" [firmware/myproject.cpp:51]   --->   Operation 44 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.46ns)   --->   "%mul_ln1192_7 = mul i12 %sext_ln1118_5, %sext_ln1118_5" [firmware/myproject.cpp:51]   --->   Operation 45 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.74ns)   --->   "%add_ln1192_5 = add i12 %mul_ln1192_7, %lhs_V_2" [firmware/myproject.cpp:51]   --->   Operation 46 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_Val2_12, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 47 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_2 = sub i12 %add_ln1192_5, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 48 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_26 = add i12 -104, %sub_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 49 'add' 'ret_V_26' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_26, i32 3, i32 11)" [firmware/myproject.cpp:51]   --->   Operation 50 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i144.i32.i32(i144 %x_V_read, i32 27, i32 34)" [firmware/myproject.cpp:51]   --->   Operation 51 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%r_V_s = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_s, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 52 'bitconcatenate' 'r_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.74ns)   --->   "%add_ln1192_7 = add i12 -16, %r_V_s" [firmware/myproject.cpp:51]   --->   Operation 53 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %add_ln1192_7, i32 3, i32 11)" [firmware/myproject.cpp:51]   --->   Operation 54 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [8/8] (3.55ns)   --->   "%outsin_V_5 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 55 'call' 'outsin_V_5' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 56 [1/1] (0.74ns)   --->   "%ret_V_28 = add i12 -72, %mul_ln1192_7" [firmware/myproject.cpp:52]   --->   Operation 56 'add' 'ret_V_28' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_28, i32 3, i32 11)" [firmware/myproject.cpp:52]   --->   Operation 57 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i9 %p_Val2_s to i15" [firmware/myproject.cpp:52]   --->   Operation 58 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i9 %p_Val2_s to i13" [firmware/myproject.cpp:52]   --->   Operation 59 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i9 %p_Val2_s to i12" [firmware/myproject.cpp:52]   --->   Operation 60 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_s, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 61 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i11 %shl_ln1118_s to i12" [firmware/myproject.cpp:52]   --->   Operation 62 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.73ns)   --->   "%r_V_19 = add i12 %sext_ln1118_12, %sext_ln1118_13" [firmware/myproject.cpp:52]   --->   Operation 63 'add' 'r_V_19' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.73ns)   --->   "%r_V_20 = add i12 %sext_ln1118, %sext_ln1118_1" [firmware/myproject.cpp:52]   --->   Operation 64 'add' 'r_V_20' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i12 %r_V_19 to i13" [firmware/myproject.cpp:52]   --->   Operation 65 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i12 %r_V_20 to i13" [firmware/myproject.cpp:52]   --->   Operation 66 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_31 = sub i13 %sext_ln703_3, %sext_ln703_4" [firmware/myproject.cpp:52]   --->   Operation 67 'sub' 'ret_V_31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 68 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln1192_13 = add i13 64, %ret_V_31" [firmware/myproject.cpp:52]   --->   Operation 68 'add' 'add_ln1192_13' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i13 %add_ln1192_13 to i21" [firmware/myproject.cpp:52]   --->   Operation 69 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i21 %sext_ln1118_14, %sext_ln1118_14" [firmware/myproject.cpp:52]   --->   Operation 70 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 71 [1/1] (1.46ns)   --->   "%mul_ln700_1 = mul i15 %sext_ln1118_10, %sext_ln1118_10" [firmware/myproject.cpp:53]   --->   Operation 71 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_2 = mul i15 26, %mul_ln700_1" [firmware/myproject.cpp:53]   --->   Operation 72 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i6 @_ssdm_op_PartSelect.i6.i144.i32.i32(i144 %x_V_read, i32 138, i32 143)" [firmware/myproject.cpp:54]   --->   Operation 73 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i6 %trunc_ln708_10 to i9" [firmware/myproject.cpp:54]   --->   Operation 74 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [8/8] (3.55ns)   --->   "%outsin_V_21 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 75 'call' 'outsin_V_21' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_25 = add i12 -112, %r_V_s" [firmware/myproject.cpp:54]   --->   Operation 76 'add' 'add_ln1192_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 77 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln1192_26 = add i12 %lhs_V, %add_ln1192_25" [firmware/myproject.cpp:54]   --->   Operation 77 'add' 'add_ln1192_26' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %add_ln1192_26, i32 3, i32 11)" [firmware/myproject.cpp:54]   --->   Operation 78 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [8/8] (3.55ns)   --->   "%outsin_V_12 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 79 'call' 'outsin_V_12' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i12 %lhs_V to i13" [firmware/myproject.cpp:54]   --->   Operation 80 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_25 = sub i13 %sext_ln1118_15, %sext_ln1118_11" [firmware/myproject.cpp:54]   --->   Operation 81 'sub' 'r_V_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 82 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln1192_28 = add i13 64, %r_V_25" [firmware/myproject.cpp:54]   --->   Operation 82 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i13 %add_ln1192_28 to i21" [firmware/myproject.cpp:54]   --->   Operation 83 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i21 %sext_ln1118_16, %sext_ln1118_16" [firmware/myproject.cpp:54]   --->   Operation 84 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node r_V_26)   --->   "%shl_ln1118 = shl i21 %mul_ln1118_4, 5" [firmware/myproject.cpp:54]   --->   Operation 85 'shl' 'shl_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node r_V_26)   --->   "%shl_ln1118_2 = shl i21 %mul_ln1118_4, 2" [firmware/myproject.cpp:54]   --->   Operation 86 'shl' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.81ns) (out node of the LUT)   --->   "%r_V_26 = add i21 %shl_ln1118, %shl_ln1118_2" [firmware/myproject.cpp:54]   --->   Operation 87 'add' 'r_V_26' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i9 @_ssdm_op_PartSelect.i9.i21.i32.i32(i21 %r_V_26, i32 12, i32 20)" [firmware/myproject.cpp:54]   --->   Operation 88 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.49ns) (grouped into DSP with root node ret_V_38)   --->   "%mul_ln1192_4 = mul i12 %sext_ln1118, %sext_ln1118" [firmware/myproject.cpp:54]   --->   Operation 89 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 90 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_38 = add i12 -40, %mul_ln1192_4" [firmware/myproject.cpp:54]   --->   Operation 90 'add' 'ret_V_38' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_38, i32 3, i32 11)" [firmware/myproject.cpp:54]   --->   Operation 91 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 92 [7/8] (4.30ns)   --->   "%outsin_V = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 92 'call' 'outsin_V' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 93 [8/8] (3.55ns)   --->   "%outsin_V_16 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 93 'call' 'outsin_V_16' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 94 [8/8] (3.55ns)   --->   "%outsin_V_17 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 94 'call' 'outsin_V_17' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 95 [8/8] (3.55ns)   --->   "%outsin_V_18 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 95 'call' 'outsin_V_18' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 96 [8/8] (3.55ns)   --->   "%outsin_V_19 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 96 'call' 'outsin_V_19' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 97 [7/8] (4.30ns)   --->   "%outsin_V_5 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 97 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 98 [8/8] (3.55ns)   --->   "%outsin_V_i36 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 98 'call' 'outsin_V_i36' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 99 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_21 = mul i21 19, %mul_ln1118" [firmware/myproject.cpp:52]   --->   Operation 99 'mul' 'r_V_21' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i9 @_ssdm_op_PartSelect.i9.i21.i32.i32(i21 %r_V_21, i32 12, i32 20)" [firmware/myproject.cpp:52]   --->   Operation 100 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700_3 = mul i15 208, %sext_ln1118_10" [firmware/myproject.cpp:53]   --->   Operation 101 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 102 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i15 %mul_ln700_2, %mul_ln700_3" [firmware/myproject.cpp:53]   --->   Operation 102 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [7/8] (4.30ns)   --->   "%outsin_V_21 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 103 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 104 [7/8] (4.30ns)   --->   "%outsin_V_12 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 104 'call' 'outsin_V_12' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 105 [8/8] (3.55ns)   --->   "%outsin_V_22 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 105 'call' 'outsin_V_22' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 106 [8/8] (3.55ns)   --->   "%outsin_V_23 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 106 'call' 'outsin_V_23' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 107 [1/1] (0.71ns)   --->   "%add_ln703_2 = add i9 11, %p_Val2_s" [firmware/myproject.cpp:54]   --->   Operation 107 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [8/8] (3.55ns)   --->   "%outsin_V_15 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 108 'call' 'outsin_V_15' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i9 %p_Val2_12 to i15" [firmware/myproject.cpp:53]   --->   Operation 109 'sext' 'sext_ln727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [6/8] (4.30ns)   --->   "%outsin_V = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 110 'call' 'outsin_V' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 111 [7/8] (4.30ns)   --->   "%outsin_V_16 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 111 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 112 [7/8] (4.30ns)   --->   "%outsin_V_17 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 112 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 113 [7/8] (4.30ns)   --->   "%outsin_V_18 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 113 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 114 [7/8] (4.30ns)   --->   "%outsin_V_19 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 114 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 115 [6/8] (4.30ns)   --->   "%outsin_V_5 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 115 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 116 [8/8] (3.55ns)   --->   "%outsin_V_6 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 116 'call' 'outsin_V_6' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 117 [7/8] (4.30ns)   --->   "%outsin_V_i36 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 117 'call' 'outsin_V_i36' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 118 [8/8] (3.55ns)   --->   "%outsin_V_7 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 118 'call' 'outsin_V_7' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 119 [1/1] (0.49ns) (grouped into DSP with root node ret_V_33)   --->   "%rhs_V_5 = mul i15 416, %sext_ln727" [firmware/myproject.cpp:53]   --->   Operation 119 'mul' 'rhs_V_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 120 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_33 = add i15 %add_ln700, %rhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 120 'add' 'ret_V_33' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %ret_V_33, i32 6, i32 14)" [firmware/myproject.cpp:53]   --->   Operation 121 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [6/8] (4.30ns)   --->   "%outsin_V_21 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 122 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 123 [6/8] (4.30ns)   --->   "%outsin_V_12 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 123 'call' 'outsin_V_12' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 124 [7/8] (4.30ns)   --->   "%outsin_V_22 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 124 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 125 [7/8] (4.30ns)   --->   "%outsin_V_23 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 125 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 126 [7/8] (4.30ns)   --->   "%outsin_V_15 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 126 'call' 'outsin_V_15' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 127 [5/8] (4.30ns)   --->   "%outsin_V = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 127 'call' 'outsin_V' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 128 [6/8] (4.30ns)   --->   "%outsin_V_16 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 128 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 129 [6/8] (4.30ns)   --->   "%outsin_V_17 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 129 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 130 [6/8] (4.30ns)   --->   "%outsin_V_18 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 130 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 131 [6/8] (4.30ns)   --->   "%outsin_V_19 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 131 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 132 [5/8] (4.30ns)   --->   "%outsin_V_5 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 132 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 133 [7/8] (4.30ns)   --->   "%outsin_V_6 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 133 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 134 [6/8] (4.30ns)   --->   "%outsin_V_i36 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 134 'call' 'outsin_V_i36' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 135 [7/8] (4.30ns)   --->   "%outsin_V_7 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 135 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 136 [1/1] (0.71ns)   --->   "%add_ln703 = add i9 -6, %p_Val2_12" [firmware/myproject.cpp:53]   --->   Operation 136 'add' 'add_ln703' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [8/8] (3.55ns)   --->   "%outsin_V_8 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 137 'call' 'outsin_V_8' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 138 [8/8] (3.55ns)   --->   "%outsin_V_9 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 138 'call' 'outsin_V_9' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 139 [1/1] (0.71ns)   --->   "%add_ln703_1 = add i9 %p_Val2_4, %p_Val2_12" [firmware/myproject.cpp:53]   --->   Operation 139 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [8/8] (3.55ns)   --->   "%outsin_V_20 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 140 'call' 'outsin_V_20' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 141 [5/8] (4.30ns)   --->   "%outsin_V_21 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 141 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 142 [5/8] (4.30ns)   --->   "%outsin_V_12 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 142 'call' 'outsin_V_12' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 143 [6/8] (4.30ns)   --->   "%outsin_V_22 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 143 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 144 [6/8] (4.30ns)   --->   "%outsin_V_23 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 144 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 145 [6/8] (4.30ns)   --->   "%outsin_V_15 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 145 'call' 'outsin_V_15' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.30>
ST_5 : Operation 146 [4/8] (4.30ns)   --->   "%outsin_V = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 146 'call' 'outsin_V' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 147 [5/8] (4.30ns)   --->   "%outsin_V_16 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 147 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 148 [5/8] (4.30ns)   --->   "%outsin_V_17 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 148 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 149 [5/8] (4.30ns)   --->   "%outsin_V_18 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 149 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 150 [5/8] (4.30ns)   --->   "%outsin_V_19 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 150 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 151 [4/8] (4.30ns)   --->   "%outsin_V_5 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 151 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 152 [6/8] (4.30ns)   --->   "%outsin_V_6 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 152 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 153 [5/8] (4.30ns)   --->   "%outsin_V_i36 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 153 'call' 'outsin_V_i36' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 154 [6/8] (4.30ns)   --->   "%outsin_V_7 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 154 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 155 [7/8] (4.30ns)   --->   "%outsin_V_8 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 155 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 156 [7/8] (4.30ns)   --->   "%outsin_V_9 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 156 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 157 [7/8] (4.30ns)   --->   "%outsin_V_20 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 157 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 158 [4/8] (4.30ns)   --->   "%outsin_V_21 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 158 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 159 [4/8] (4.30ns)   --->   "%outsin_V_12 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 159 'call' 'outsin_V_12' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 160 [5/8] (4.30ns)   --->   "%outsin_V_22 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 160 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 161 [5/8] (4.30ns)   --->   "%outsin_V_23 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 161 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 162 [5/8] (4.30ns)   --->   "%outsin_V_15 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 162 'call' 'outsin_V_15' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 163 [3/8] (4.30ns)   --->   "%outsin_V = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 163 'call' 'outsin_V' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 164 [4/8] (4.30ns)   --->   "%outsin_V_16 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 164 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 165 [4/8] (4.30ns)   --->   "%outsin_V_17 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 165 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 166 [4/8] (4.30ns)   --->   "%outsin_V_18 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 166 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 167 [4/8] (4.30ns)   --->   "%outsin_V_19 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 167 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 168 [3/8] (4.30ns)   --->   "%outsin_V_5 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 168 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 169 [5/8] (4.30ns)   --->   "%outsin_V_6 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 169 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 170 [4/8] (4.30ns)   --->   "%outsin_V_i36 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 170 'call' 'outsin_V_i36' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 171 [5/8] (4.30ns)   --->   "%outsin_V_7 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 171 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 172 [6/8] (4.30ns)   --->   "%outsin_V_8 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 172 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 173 [6/8] (4.30ns)   --->   "%outsin_V_9 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 173 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 174 [6/8] (4.30ns)   --->   "%outsin_V_20 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 174 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 175 [3/8] (4.30ns)   --->   "%outsin_V_21 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 175 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 176 [3/8] (4.30ns)   --->   "%outsin_V_12 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 176 'call' 'outsin_V_12' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 177 [4/8] (4.30ns)   --->   "%outsin_V_22 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 177 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 178 [4/8] (4.30ns)   --->   "%outsin_V_23 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 178 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 179 [4/8] (4.30ns)   --->   "%outsin_V_15 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 179 'call' 'outsin_V_15' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.30>
ST_7 : Operation 180 [2/8] (4.30ns)   --->   "%outsin_V = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 180 'call' 'outsin_V' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 181 [3/8] (4.30ns)   --->   "%outsin_V_16 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 181 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 182 [3/8] (4.30ns)   --->   "%outsin_V_17 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 182 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 183 [3/8] (4.30ns)   --->   "%outsin_V_18 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 183 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 184 [3/8] (4.30ns)   --->   "%outsin_V_19 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 184 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 185 [2/8] (4.30ns)   --->   "%outsin_V_5 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 185 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 186 [4/8] (4.30ns)   --->   "%outsin_V_6 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 186 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 187 [3/8] (4.30ns)   --->   "%outsin_V_i36 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 187 'call' 'outsin_V_i36' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 188 [4/8] (4.30ns)   --->   "%outsin_V_7 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 188 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 189 [5/8] (4.30ns)   --->   "%outsin_V_8 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 189 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 190 [5/8] (4.30ns)   --->   "%outsin_V_9 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 190 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 191 [5/8] (4.30ns)   --->   "%outsin_V_20 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 191 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 192 [2/8] (4.30ns)   --->   "%outsin_V_21 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 192 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 193 [2/8] (4.30ns)   --->   "%outsin_V_12 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 193 'call' 'outsin_V_12' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 194 [3/8] (4.30ns)   --->   "%outsin_V_22 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 194 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 195 [3/8] (4.30ns)   --->   "%outsin_V_23 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 195 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 196 [3/8] (4.30ns)   --->   "%outsin_V_15 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 196 'call' 'outsin_V_15' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.30>
ST_8 : Operation 197 [1/8] (1.99ns)   --->   "%outsin_V = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 197 'call' 'outsin_V' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 198 [2/8] (4.30ns)   --->   "%outsin_V_16 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 198 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 199 [2/8] (4.30ns)   --->   "%outsin_V_17 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 199 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 200 [2/8] (4.30ns)   --->   "%outsin_V_18 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 200 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 201 [2/8] (4.30ns)   --->   "%outsin_V_19 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 201 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 202 [1/8] (1.99ns)   --->   "%outsin_V_5 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 202 'call' 'outsin_V_5' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 203 [3/8] (4.30ns)   --->   "%outsin_V_6 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 203 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 204 [2/8] (4.30ns)   --->   "%outsin_V_i36 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 204 'call' 'outsin_V_i36' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 205 [3/8] (4.30ns)   --->   "%outsin_V_7 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 205 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 206 [4/8] (4.30ns)   --->   "%outsin_V_8 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 206 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 207 [4/8] (4.30ns)   --->   "%outsin_V_9 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 207 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 208 [4/8] (4.30ns)   --->   "%outsin_V_20 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 208 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 209 [1/8] (1.99ns)   --->   "%outsin_V_21 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 209 'call' 'outsin_V_21' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 210 [1/8] (1.99ns)   --->   "%outsin_V_12 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 210 'call' 'outsin_V_12' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 211 [2/8] (4.30ns)   --->   "%outsin_V_22 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 211 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 212 [2/8] (4.30ns)   --->   "%outsin_V_23 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 212 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 213 [2/8] (4.30ns)   --->   "%outsin_V_15 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 213 'call' 'outsin_V_15' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.30>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i5 %outsin_V to i9" [firmware/myproject.cpp:50]   --->   Operation 214 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i5 %outsin_V to i9" [firmware/myproject.cpp:50]   --->   Operation 215 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.49ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1192_8 = mul i9 %sext_ln1118_18, %sext_ln1118_17" [firmware/myproject.cpp:50]   --->   Operation 216 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 217 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1118 = add i9 -16, %mul_ln1192_8" [firmware/myproject.cpp:50]   --->   Operation 217 'add' 'add_ln1118' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 218 [1/8] (1.99ns)   --->   "%outsin_V_16 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 218 'call' 'outsin_V_16' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i9 %p_Val2_3 to i10" [firmware/myproject.cpp:50]   --->   Operation 219 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i5 %outsin_V_16 to i10" [firmware/myproject.cpp:50]   --->   Operation 220 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_23 = sub i10 %sext_ln1192_2, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 221 'sub' 'ret_V_23' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 222 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i10 31, %ret_V_23" [firmware/myproject.cpp:50]   --->   Operation 222 'add' 'add_ln1192' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 223 [1/8] (1.99ns)   --->   "%outsin_V_17 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 223 'call' 'outsin_V_17' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 224 [1/8] (1.99ns)   --->   "%outsin_V_18 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %tmp_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 224 'call' 'outsin_V_18' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 225 [1/8] (1.99ns)   --->   "%outsin_V_19 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 225 'call' 'outsin_V_19' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 226 [2/8] (4.30ns)   --->   "%outsin_V_6 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 226 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 227 [1/8] (1.99ns)   --->   "%outsin_V_i36 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 227 'call' 'outsin_V_i36' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 228 [2/8] (4.30ns)   --->   "%outsin_V_7 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 228 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 229 [3/8] (4.30ns)   --->   "%outsin_V_8 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 229 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 230 [3/8] (4.30ns)   --->   "%outsin_V_9 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 230 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 231 [3/8] (4.30ns)   --->   "%outsin_V_20 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 231 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%r_V_10 = sext i5 %outsin_V_21 to i6" [firmware/myproject.cpp:54]   --->   Operation 232 'sext' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (0.70ns)   --->   "%r_V_23 = sub i6 0, %r_V_10" [firmware/myproject.cpp:54]   --->   Operation 233 'sub' 'r_V_23' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%r_V_12 = sext i5 %outsin_V_12 to i10" [firmware/myproject.cpp:54]   --->   Operation 234 'sext' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.49ns) (grouped into DSP with root node ret_V_16)   --->   "%r_V_24 = mul i10 %r_V_12, %r_V_12" [firmware/myproject.cpp:54]   --->   Operation 235 'mul' 'r_V_24' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %r_V_23, i3 0)" [firmware/myproject.cpp:54]   --->   Operation 236 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i9 %lhs_V_6 to i10" [firmware/myproject.cpp:54]   --->   Operation 237 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_16 = add i10 %r_V_24, %sext_ln728_5" [firmware/myproject.cpp:54]   --->   Operation 238 'add' 'ret_V_16' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 239 [1/8] (1.99ns)   --->   "%outsin_V_22 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 239 'call' 'outsin_V_22' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 240 [1/8] (1.99ns)   --->   "%outsin_V_23 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 240 'call' 'outsin_V_23' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%lhs_V_7 = sext i5 %outsin_V_22 to i6" [firmware/myproject.cpp:54]   --->   Operation 241 'sext' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i5 %outsin_V_23 to i6" [firmware/myproject.cpp:54]   --->   Operation 242 'sext' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.70ns)   --->   "%ret_V_39 = sub i6 %lhs_V_7, %rhs_V_9" [firmware/myproject.cpp:54]   --->   Operation 243 'sub' 'ret_V_39' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i6 %ret_V_39 to i7" [firmware/myproject.cpp:54]   --->   Operation 244 'sext' 'sext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.70ns)   --->   "%ret_V_19 = add i7 1, %sext_ln703_13" [firmware/myproject.cpp:54]   --->   Operation 245 'add' 'ret_V_19' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [1/8] (1.99ns)   --->   "%outsin_V_15 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 246 'call' 'outsin_V_15' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.30>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %add_ln1118, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 247 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i17 %shl_ln to i18" [firmware/myproject.cpp:50]   --->   Operation 248 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %add_ln1118, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 249 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i15 %shl_ln1118_1 to i18" [firmware/myproject.cpp:50]   --->   Operation 250 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.00ns) (grouped into DSP with root node ret_V_25)   --->   "%r_V = sub i18 %sext_ln1118_2, %sext_ln1118_3" [firmware/myproject.cpp:50]   --->   Operation 251 'sub' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 252 [1/1] (0.00ns) (grouped into DSP with root node ret_V_25)   --->   "%sext_ln700 = sext i18 %r_V to i24" [firmware/myproject.cpp:50]   --->   Operation 252 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i10 %add_ln1192 to i24" [firmware/myproject.cpp:50]   --->   Operation 253 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.49ns) (grouped into DSP with root node ret_V_25)   --->   "%mul_ln700 = mul i24 %sext_ln700_1, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 254 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%rhs_V = call i20 @_ssdm_op_BitConcatenate.i20.i5.i15(i5 %outsin_V_17, i15 0)" [firmware/myproject.cpp:50]   --->   Operation 255 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i20 %rhs_V to i24" [firmware/myproject.cpp:50]   --->   Operation 256 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_25 = sub i24 %mul_ln700, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 257 'sub' 'ret_V_25' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i9 @_ssdm_op_PartSelect.i9.i24.i32.i32(i24 %ret_V_25, i32 15, i32 23)" [firmware/myproject.cpp:50]   --->   Operation 258 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i5 %outsin_V_18 to i6" [firmware/myproject.cpp:51]   --->   Operation 259 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%ret_V = add i6 -11, %sext_ln703" [firmware/myproject.cpp:51]   --->   Operation 260 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i5 %outsin_V_19 to i6" [firmware/myproject.cpp:51]   --->   Operation 261 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.70ns)   --->   "%ret_V_2 = add i6 -8, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 262 'add' 'ret_V_2' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%sext_ln1116 = sext i6 %ret_V to i12" [firmware/myproject.cpp:51]   --->   Operation 263 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i6 %ret_V_2 to i12" [firmware/myproject.cpp:51]   --->   Operation 264 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i12 %sext_ln1116, %sext_ln1118_6" [firmware/myproject.cpp:51]   --->   Operation 265 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 266 [1/8] (1.99ns)   --->   "%outsin_V_6 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 266 'call' 'outsin_V_6' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_s, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 267 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i10 %shl_ln1118_8 to i11" [firmware/myproject.cpp:52]   --->   Operation 268 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.72ns)   --->   "%r_V_18 = sub i11 0, %sext_ln1118_9" [firmware/myproject.cpp:52]   --->   Operation 269 'sub' 'r_V_18' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%lhs_V_8 = call i17 @_ssdm_op_BitConcatenate.i17.i11.i6(i11 %r_V_18, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 270 'bitconcatenate' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i17 %lhs_V_8 to i18" [firmware/myproject.cpp:52]   --->   Operation 271 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_3, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 272 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i17 %rhs_V_2 to i18" [firmware/myproject.cpp:52]   --->   Operation 273 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = add i18 %sext_ln703_2, %sext_ln728_1" [firmware/myproject.cpp:52]   --->   Operation 274 'add' 'ret_V_29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %outsin_V_6, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 275 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i13 %rhs_V_3 to i18" [firmware/myproject.cpp:52]   --->   Operation 276 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_30 = add i18 %ret_V_29, %sext_ln728_2" [firmware/myproject.cpp:52]   --->   Operation 277 'add' 'ret_V_30' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 278 [1/8] (1.99ns)   --->   "%outsin_V_7 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 278 'call' 'outsin_V_7' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %outsin_V_7, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 279 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i13 %rhs_V_4 to i18" [firmware/myproject.cpp:52]   --->   Operation 280 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_15 = add i18 %ret_V_30, %sext_ln1192_7" [firmware/myproject.cpp:52]   --->   Operation 281 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 282 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_32 = add i18 -3072, %add_ln1192_15" [firmware/myproject.cpp:52]   --->   Operation 282 'add' 'ret_V_32' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %ret_V_32, i32 9, i32 17)" [firmware/myproject.cpp:52]   --->   Operation 283 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 284 [2/8] (4.30ns)   --->   "%outsin_V_8 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 284 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 285 [2/8] (4.30ns)   --->   "%outsin_V_9 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 285 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i9 %p_Val2_s to i10" [firmware/myproject.cpp:53]   --->   Operation 286 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i9 %p_Val2_4 to i10" [firmware/myproject.cpp:53]   --->   Operation 287 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.71ns)   --->   "%ret_V_34 = add nsw i10 %lhs_V_4, %rhs_V_6" [firmware/myproject.cpp:53]   --->   Operation 288 'add' 'ret_V_34' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [2/8] (4.30ns)   --->   "%outsin_V_20 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 289 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i10 %ret_V_16 to i17" [firmware/myproject.cpp:54]   --->   Operation 290 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i7 %ret_V_19 to i17" [firmware/myproject.cpp:54]   --->   Operation 291 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (1.70ns)   --->   "%mul_ln1192_5 = mul i17 %sext_ln1192_12, %sext_ln1192_11" [firmware/myproject.cpp:54]   --->   Operation 292 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i17 %mul_ln1192_5 to i18" [firmware/myproject.cpp:54]   --->   Operation 293 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i5 %outsin_V_15 to i18" [firmware/myproject.cpp:54]   --->   Operation 294 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (0.49ns) (grouped into DSP with root node ret_V_40)   --->   "%mul_ln1192_6 = mul i18 %sext_ln1192_13, %sext_ln1192_14" [firmware/myproject.cpp:54]   --->   Operation 295 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 296 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_40 = add i18 -3584, %mul_ln1192_6" [firmware/myproject.cpp:54]   --->   Operation 296 'add' 'ret_V_40' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %ret_V_40, i32 9, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 297 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.24>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%r_V_17 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %outsin_V_5, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 298 'bitconcatenate' 'r_V_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i6 %r_V_17 to i7" [firmware/myproject.cpp:51]   --->   Operation 299 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns) (grouped into DSP with root node r_V_3)   --->   "%add_ln1192_8 = add i7 -8, %sext_ln1118_7" [firmware/myproject.cpp:51]   --->   Operation 300 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i12 %r_V_1 to i19" [firmware/myproject.cpp:51]   --->   Operation 301 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns) (grouped into DSP with root node r_V_3)   --->   "%sext_ln1118_8 = sext i7 %add_ln1192_8 to i19" [firmware/myproject.cpp:51]   --->   Operation 302 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_3 = mul i19 %sext_ln1118_8, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 303 'mul' 'r_V_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 304 [1/8] (1.99ns)   --->   "%outsin_V_8 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 304 'call' 'outsin_V_8' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 305 [1/8] (1.99ns)   --->   "%outsin_V_9 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 305 'call' 'outsin_V_9' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i5 %outsin_V_8 to i6" [firmware/myproject.cpp:53]   --->   Operation 306 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i5 %outsin_V_9 to i6" [firmware/myproject.cpp:53]   --->   Operation 307 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (0.70ns)   --->   "%add_ln1192_18 = add i6 %sext_ln703_5, %sext_ln703_6" [firmware/myproject.cpp:53]   --->   Operation 308 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%r_V_8 = sext i5 %outsin_V_6 to i10" [firmware/myproject.cpp:53]   --->   Operation 309 'sext' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.49ns) (grouped into DSP with root node ret_V_35)   --->   "%r_V_22 = mul i10 %r_V_8, %r_V_8" [firmware/myproject.cpp:53]   --->   Operation 310 'mul' 'r_V_22' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%lhs_V_5 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %ret_V_34, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 311 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i13 %lhs_V_5 to i14" [firmware/myproject.cpp:53]   --->   Operation 312 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 313 [1/1] (0.00ns) (grouped into DSP with root node ret_V_35)   --->   "%rhs_V_7 = sext i10 %r_V_22 to i14" [firmware/myproject.cpp:53]   --->   Operation 313 'sext' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 314 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_35 = add nsw i14 %rhs_V_7, %sext_ln728_3" [firmware/myproject.cpp:53]   --->   Operation 314 'add' 'ret_V_35' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 315 [1/8] (1.99ns)   --->   "%outsin_V_20 = call fastcc i5 @"generic_sincos<9, 6>"(i9 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 315 'call' 'outsin_V_20' <Predicate = true> <Delay = 1.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %outsin_V_20, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 316 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i8 %rhs_V_8 to i14" [firmware/myproject.cpp:53]   --->   Operation 317 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_36 = add i14 %ret_V_35, %sext_ln728_4" [firmware/myproject.cpp:53]   --->   Operation 318 'add' 'ret_V_36' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 319 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_14 = add i14 -240, %ret_V_36" [firmware/myproject.cpp:53]   --->   Operation 319 'add' 'ret_V_14' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.23>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_4_V), !map !254"   --->   Operation 320 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_3_V), !map !260"   --->   Operation 321 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_2_V), !map !266"   --->   Operation 322 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_1_V), !map !272"   --->   Operation 323 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_0_V), !map !278"   --->   Operation 324 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i144* %x_V), !map !284"   --->   Operation 325 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 326 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i144* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 327 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %y_0_V, i9* %y_1_V, i9* %y_2_V, i9* %y_3_V, i9* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 328 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 329 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_0_V, i9 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 330 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i19 %r_V_3 to i20" [firmware/myproject.cpp:51]   --->   Operation 331 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i5 %outsin_V_6 to i20" [firmware/myproject.cpp:51]   --->   Operation 332 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.49ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln1192_2 = mul i20 %sext_ln1192_6, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 333 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 334 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_27 = add i20 -28672, %mul_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 334 'add' 'ret_V_27' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %ret_V_27, i32 12, i32 19)" [firmware/myproject.cpp:51]   --->   Operation 335 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i8 %tmp to i9" [firmware/myproject.cpp:51]   --->   Operation 336 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_1_V, i9 %sext_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 337 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_2_V, i9 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 338 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i6 %add_ln1192_18 to i7" [firmware/myproject.cpp:53]   --->   Operation 339 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (0.70ns)   --->   "%add_ln1192_19 = add i7 -8, %sext_ln1192_8" [firmware/myproject.cpp:53]   --->   Operation 340 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i7 %add_ln1192_19 to i18" [firmware/myproject.cpp:53]   --->   Operation 341 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i14 %ret_V_14 to i18" [firmware/myproject.cpp:53]   --->   Operation 342 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.49ns) (grouped into DSP with root node ret_V_37)   --->   "%mul_ln1192_3 = mul i18 %sext_ln1192_9, %sext_ln1192_10" [firmware/myproject.cpp:53]   --->   Operation 343 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 344 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_37 = add i18 -4096, %mul_ln1192_3" [firmware/myproject.cpp:53]   --->   Operation 344 'add' 'ret_V_37' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %ret_V_37, i32 9, i32 17)" [firmware/myproject.cpp:53]   --->   Operation 345 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_3_V, i9 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 346 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_4_V, i9 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 347 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 348 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 0000000000000]
p_Val2_12          (partselect    ) [ 0111100000000]
sext_ln1118        (sext          ) [ 0000000000000]
r_V_16             (bitconcatenate) [ 0000000000000]
sext_ln1118_1      (sext          ) [ 0000000000000]
p_Val2_s           (partselect    ) [ 0111111111100]
lhs_V              (bitconcatenate) [ 0000000000000]
ret_V_21           (sub           ) [ 0000000000000]
trunc_ln           (partselect    ) [ 0111111110000]
p_Val2_3           (partselect    ) [ 0111111111000]
sext_ln1118_4      (sext          ) [ 0000000000000]
tmp_3              (partselect    ) [ 0111111111100]
sext_ln1192        (sext          ) [ 0000000000000]
mul_ln1192         (mul           ) [ 0000000000000]
mul_ln1192_1       (mul           ) [ 0000000000000]
p_Val2_4           (partselect    ) [ 0111111111100]
lhs_V_1            (bitconcatenate) [ 0000000000000]
ret_V_22           (add           ) [ 0000000000000]
trunc_ln708_1      (partselect    ) [ 0111111111000]
lhs_V_2            (bitconcatenate) [ 0000000000000]
shl_ln1118_3       (bitconcatenate) [ 0000000000000]
sext_ln1192_3      (sext          ) [ 0000000000000]
sub_ln1192         (sub           ) [ 0000000000000]
shl_ln1118_4       (bitconcatenate) [ 0000000000000]
shl_ln1118_5       (bitconcatenate) [ 0000000000000]
sext_ln1192_4      (sext          ) [ 0000000000000]
sub_ln1192_1       (sub           ) [ 0000000000000]
add_ln1192_2       (add           ) [ 0000000000000]
ret_V_24           (add           ) [ 0000000000000]
trunc_ln708_2      (partselect    ) [ 0111111111000]
sext_ln1118_5      (sext          ) [ 0000000000000]
mul_ln1192_7       (mul           ) [ 0000000000000]
add_ln1192_5       (add           ) [ 0000000000000]
rhs_V_1            (bitconcatenate) [ 0000000000000]
sub_ln1192_2       (sub           ) [ 0000000000000]
ret_V_26           (add           ) [ 0000000000000]
trunc_ln708_4      (partselect    ) [ 0111111111000]
tmp_s              (partselect    ) [ 0000000000000]
r_V_s              (bitconcatenate) [ 0000000000000]
add_ln1192_7       (add           ) [ 0000000000000]
trunc_ln708_5      (partselect    ) [ 0111111110000]
ret_V_28           (add           ) [ 0000000000000]
trunc_ln708_7      (partselect    ) [ 0111111111000]
sext_ln1118_10     (sext          ) [ 0110000000000]
sext_ln1118_11     (sext          ) [ 0000000000000]
sext_ln1118_12     (sext          ) [ 0000000000000]
shl_ln1118_s       (bitconcatenate) [ 0000000000000]
sext_ln1118_13     (sext          ) [ 0000000000000]
r_V_19             (add           ) [ 0000000000000]
r_V_20             (add           ) [ 0000000000000]
sext_ln703_3       (sext          ) [ 0000000000000]
sext_ln703_4       (sext          ) [ 0000000000000]
ret_V_31           (sub           ) [ 0000000000000]
add_ln1192_13      (add           ) [ 0000000000000]
sext_ln1118_14     (sext          ) [ 0000000000000]
mul_ln1118         (mul           ) [ 0110000000000]
mul_ln700_1        (mul           ) [ 0000000000000]
mul_ln700_2        (mul           ) [ 0110000000000]
trunc_ln708_10     (partselect    ) [ 0000000000000]
sext_ln708         (sext          ) [ 0111111110000]
add_ln1192_25      (add           ) [ 0000000000000]
add_ln1192_26      (add           ) [ 0000000000000]
trunc_ln708_11     (partselect    ) [ 0111111110000]
sext_ln1118_15     (sext          ) [ 0000000000000]
r_V_25             (sub           ) [ 0000000000000]
add_ln1192_28      (add           ) [ 0000000000000]
sext_ln1118_16     (sext          ) [ 0000000000000]
mul_ln1118_4       (mul           ) [ 0000000000000]
shl_ln1118         (shl           ) [ 0000000000000]
shl_ln1118_2       (shl           ) [ 0000000000000]
r_V_26             (add           ) [ 0000000000000]
trunc_ln708_12     (partselect    ) [ 0111111111000]
mul_ln1192_4       (mul           ) [ 0000000000000]
ret_V_38           (add           ) [ 0000000000000]
trunc_ln708_13     (partselect    ) [ 0111111111000]
r_V_21             (mul           ) [ 0000000000000]
trunc_ln708_8      (partselect    ) [ 0101111111100]
mul_ln700_3        (mul           ) [ 0000000000000]
add_ln700          (add           ) [ 0101000000000]
add_ln703_2        (add           ) [ 0101111111000]
sext_ln727         (sext          ) [ 0000000000000]
rhs_V_5            (mul           ) [ 0000000000000]
ret_V_33           (add           ) [ 0000000000000]
trunc_ln708_s      (partselect    ) [ 0100111111110]
add_ln703          (add           ) [ 0100011111110]
add_ln703_1        (add           ) [ 0100011111110]
outsin_V           (call          ) [ 0100000001000]
outsin_V_5         (call          ) [ 0100000001110]
outsin_V_21        (call          ) [ 0100000001000]
outsin_V_12        (call          ) [ 0100000001000]
sext_ln1118_17     (sext          ) [ 0000000000000]
sext_ln1118_18     (sext          ) [ 0000000000000]
mul_ln1192_8       (mul           ) [ 0000000000000]
add_ln1118         (add           ) [ 0100000000100]
outsin_V_16        (call          ) [ 0000000000000]
sext_ln1192_1      (sext          ) [ 0000000000000]
sext_ln1192_2      (sext          ) [ 0000000000000]
ret_V_23           (sub           ) [ 0000000000000]
add_ln1192         (add           ) [ 0100000000100]
outsin_V_17        (call          ) [ 0100000000100]
outsin_V_18        (call          ) [ 0100000000100]
outsin_V_19        (call          ) [ 0100000000100]
outsin_V_i36       (call          ) [ 0000000000000]
r_V_10             (sext          ) [ 0000000000000]
r_V_23             (sub           ) [ 0000000000000]
r_V_12             (sext          ) [ 0000000000000]
r_V_24             (mul           ) [ 0000000000000]
lhs_V_6            (bitconcatenate) [ 0000000000000]
sext_ln728_5       (sext          ) [ 0000000000000]
ret_V_16           (add           ) [ 0100000000100]
outsin_V_22        (call          ) [ 0000000000000]
outsin_V_23        (call          ) [ 0000000000000]
lhs_V_7            (sext          ) [ 0000000000000]
rhs_V_9            (sext          ) [ 0000000000000]
ret_V_39           (sub           ) [ 0000000000000]
sext_ln703_13      (sext          ) [ 0000000000000]
ret_V_19           (add           ) [ 0100000000100]
outsin_V_15        (call          ) [ 0100000000100]
shl_ln             (bitconcatenate) [ 0000000000000]
sext_ln1118_2      (sext          ) [ 0000000000000]
shl_ln1118_1       (bitconcatenate) [ 0000000000000]
sext_ln1118_3      (sext          ) [ 0000000000000]
r_V                (sub           ) [ 0000000000000]
sext_ln700         (sext          ) [ 0000000000000]
sext_ln700_1       (sext          ) [ 0000000000000]
mul_ln700          (mul           ) [ 0000000000000]
rhs_V              (bitconcatenate) [ 0000000000000]
sext_ln728         (sext          ) [ 0000000000000]
ret_V_25           (sub           ) [ 0000000000000]
trunc_ln708_3      (partselect    ) [ 0100000000011]
sext_ln703         (sext          ) [ 0000000000000]
ret_V              (add           ) [ 0000000000000]
sext_ln703_1       (sext          ) [ 0000000000000]
ret_V_2            (add           ) [ 0000000000000]
sext_ln1116        (sext          ) [ 0000000000000]
sext_ln1118_6      (sext          ) [ 0000000000000]
r_V_1              (mul           ) [ 0100000000010]
outsin_V_6         (call          ) [ 0100000000011]
shl_ln1118_8       (bitconcatenate) [ 0000000000000]
sext_ln1118_9      (sext          ) [ 0000000000000]
r_V_18             (sub           ) [ 0000000000000]
lhs_V_8            (bitconcatenate) [ 0000000000000]
sext_ln703_2       (sext          ) [ 0000000000000]
rhs_V_2            (bitconcatenate) [ 0000000000000]
sext_ln728_1       (sext          ) [ 0000000000000]
ret_V_29           (add           ) [ 0000000000000]
rhs_V_3            (bitconcatenate) [ 0000000000000]
sext_ln728_2       (sext          ) [ 0000000000000]
ret_V_30           (add           ) [ 0000000000000]
outsin_V_7         (call          ) [ 0000000000000]
rhs_V_4            (bitconcatenate) [ 0000000000000]
sext_ln1192_7      (sext          ) [ 0000000000000]
add_ln1192_15      (add           ) [ 0000000000000]
ret_V_32           (add           ) [ 0000000000000]
trunc_ln708_9      (partselect    ) [ 0100000000011]
lhs_V_4            (sext          ) [ 0000000000000]
rhs_V_6            (sext          ) [ 0000000000000]
ret_V_34           (add           ) [ 0100000000010]
sext_ln1192_11     (sext          ) [ 0000000000000]
sext_ln1192_12     (sext          ) [ 0000000000000]
mul_ln1192_5       (mul           ) [ 0000000000000]
sext_ln1192_14     (sext          ) [ 0000000000000]
sext_ln1192_13     (sext          ) [ 0000000000000]
mul_ln1192_6       (mul           ) [ 0000000000000]
ret_V_40           (add           ) [ 0000000000000]
trunc_ln708_14     (partselect    ) [ 0100000000011]
r_V_17             (bitconcatenate) [ 0000000000000]
sext_ln1118_7      (sext          ) [ 0000000000000]
add_ln1192_8       (add           ) [ 0000000000000]
sext_ln1116_1      (sext          ) [ 0000000000000]
sext_ln1118_8      (sext          ) [ 0000000000000]
r_V_3              (mul           ) [ 0100000000001]
outsin_V_8         (call          ) [ 0000000000000]
outsin_V_9         (call          ) [ 0000000000000]
sext_ln703_5       (sext          ) [ 0000000000000]
sext_ln703_6       (sext          ) [ 0000000000000]
add_ln1192_18      (add           ) [ 0100000000001]
r_V_8              (sext          ) [ 0000000000000]
r_V_22             (mul           ) [ 0000000000000]
lhs_V_5            (bitconcatenate) [ 0000000000000]
sext_ln728_3       (sext          ) [ 0000000000000]
rhs_V_7            (sext          ) [ 0000000000000]
ret_V_35           (add           ) [ 0000000000000]
outsin_V_20        (call          ) [ 0000000000000]
rhs_V_8            (bitconcatenate) [ 0000000000000]
sext_ln728_4       (sext          ) [ 0000000000000]
ret_V_36           (add           ) [ 0000000000000]
ret_V_14           (add           ) [ 0100000000001]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000]
spectopmodule_ln0  (spectopmodule ) [ 0000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000]
specinterface_ln32 (specinterface ) [ 0000000000000]
specpipeline_ln33  (specpipeline  ) [ 0000000000000]
write_ln50         (write         ) [ 0000000000000]
sext_ln1192_5      (sext          ) [ 0000000000000]
sext_ln1192_6      (sext          ) [ 0000000000000]
mul_ln1192_2       (mul           ) [ 0000000000000]
ret_V_27           (add           ) [ 0000000000000]
tmp                (partselect    ) [ 0000000000000]
sext_ln708_1       (sext          ) [ 0000000000000]
write_ln51         (write         ) [ 0000000000000]
write_ln52         (write         ) [ 0000000000000]
sext_ln1192_8      (sext          ) [ 0000000000000]
add_ln1192_19      (add           ) [ 0000000000000]
sext_ln1192_9      (sext          ) [ 0000000000000]
sext_ln1192_10     (sext          ) [ 0000000000000]
mul_ln1192_3       (mul           ) [ 0000000000000]
ret_V_37           (add           ) [ 0000000000000]
trunc_ln708_6      (partselect    ) [ 0000000000000]
write_ln53         (write         ) [ 0000000000000]
write_ln54         (write         ) [ 0000000000000]
ret_ln56           (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i144P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i144.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_sincos<9, 6>"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i144.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i144.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i5.i15"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i11.i6"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i8"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i9P"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1004" name="x_V_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="144" slack="0"/>
<pin id="198" dir="0" index="1" bw="144" slack="0"/>
<pin id="199" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="write_ln50_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="9" slack="0"/>
<pin id="205" dir="0" index="2" bw="9" slack="2"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/12 "/>
</bind>
</comp>

<comp id="209" class="1004" name="write_ln51_write_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="9" slack="0"/>
<pin id="212" dir="0" index="2" bw="8" slack="0"/>
<pin id="213" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/12 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln52_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="9" slack="0"/>
<pin id="219" dir="0" index="2" bw="9" slack="2"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/12 "/>
</bind>
</comp>

<comp id="223" class="1004" name="write_ln53_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="9" slack="0"/>
<pin id="226" dir="0" index="2" bw="9" slack="0"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/12 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln54_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="9" slack="0"/>
<pin id="233" dir="0" index="2" bw="9" slack="2"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/12 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_generic_sincos_9_6_s_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="0" index="1" bw="9" slack="0"/>
<pin id="240" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_generic_sincos_9_6_s_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="9" slack="0"/>
<pin id="245" dir="1" index="2" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_5/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_generic_sincos_9_6_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="6" slack="0"/>
<pin id="250" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_21/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_generic_sincos_9_6_s_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="9" slack="0"/>
<pin id="255" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_12/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_generic_sincos_9_6_s_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="5" slack="0"/>
<pin id="259" dir="0" index="1" bw="9" slack="1"/>
<pin id="260" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_16/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_generic_sincos_9_6_s_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="9" slack="1"/>
<pin id="265" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_17/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_generic_sincos_9_6_s_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="0" index="1" bw="9" slack="1"/>
<pin id="270" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_18/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_generic_sincos_9_6_s_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="0" index="1" bw="9" slack="1"/>
<pin id="275" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_19/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_generic_sincos_9_6_s_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="0" index="1" bw="9" slack="1"/>
<pin id="280" dir="1" index="2" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_i36/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_generic_sincos_9_6_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="9" slack="1"/>
<pin id="285" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_22/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_generic_sincos_9_6_s_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="5" slack="0"/>
<pin id="289" dir="0" index="1" bw="9" slack="1"/>
<pin id="290" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_23/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_generic_sincos_9_6_s_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="9" slack="0"/>
<pin id="295" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_15/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_generic_sincos_9_6_s_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="0" index="1" bw="9" slack="2"/>
<pin id="300" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_6/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_generic_sincos_9_6_s_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="9" slack="1"/>
<pin id="305" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_7/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_generic_sincos_9_6_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="9" slack="0"/>
<pin id="310" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_8/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_generic_sincos_9_6_s_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="9" slack="1"/>
<pin id="315" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_9/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_generic_sincos_9_6_s_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="9" slack="0"/>
<pin id="320" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_20/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Val2_12_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="9" slack="0"/>
<pin id="324" dir="0" index="1" bw="144" slack="0"/>
<pin id="325" dir="0" index="2" bw="6" slack="0"/>
<pin id="326" dir="0" index="3" bw="7" slack="0"/>
<pin id="327" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_12/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln1118_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="r_V_16_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="0"/>
<pin id="338" dir="0" index="1" bw="9" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_16/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln1118_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="11" slack="0"/>
<pin id="346" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_Val2_s_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="0" index="1" bw="144" slack="0"/>
<pin id="351" dir="0" index="2" bw="8" slack="0"/>
<pin id="352" dir="0" index="3" bw="9" slack="0"/>
<pin id="353" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="lhs_V_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="12" slack="0"/>
<pin id="360" dir="0" index="1" bw="9" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="ret_V_21_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="0"/>
<pin id="368" dir="0" index="1" bw="11" slack="0"/>
<pin id="369" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_21/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="9" slack="0"/>
<pin id="374" dir="0" index="1" bw="12" slack="0"/>
<pin id="375" dir="0" index="2" bw="3" slack="0"/>
<pin id="376" dir="0" index="3" bw="5" slack="0"/>
<pin id="377" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_Val2_3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="0" index="1" bw="144" slack="0"/>
<pin id="386" dir="0" index="2" bw="7" slack="0"/>
<pin id="387" dir="0" index="3" bw="7" slack="0"/>
<pin id="388" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sext_ln1118_4_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="0"/>
<pin id="395" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="0" index="1" bw="144" slack="0"/>
<pin id="400" dir="0" index="2" bw="6" slack="0"/>
<pin id="401" dir="0" index="3" bw="6" slack="0"/>
<pin id="402" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln1192_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="mul_ln1192_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="9" slack="0"/>
<pin id="413" dir="0" index="1" bw="9" slack="0"/>
<pin id="414" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_Val2_4_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="9" slack="0"/>
<pin id="419" dir="0" index="1" bw="144" slack="0"/>
<pin id="420" dir="0" index="2" bw="9" slack="0"/>
<pin id="421" dir="0" index="3" bw="9" slack="0"/>
<pin id="422" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="lhs_V_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="15" slack="0"/>
<pin id="429" dir="0" index="1" bw="9" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="trunc_ln708_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="0"/>
<pin id="437" dir="0" index="1" bw="15" slack="0"/>
<pin id="438" dir="0" index="2" bw="4" slack="0"/>
<pin id="439" dir="0" index="3" bw="5" slack="0"/>
<pin id="440" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="lhs_V_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="12" slack="0"/>
<pin id="446" dir="0" index="1" bw="9" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="shl_ln1118_3_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="0" index="1" bw="9" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln1192_3_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sub_ln1192_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="10" slack="0"/>
<pin id="466" dir="0" index="1" bw="12" slack="0"/>
<pin id="467" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="shl_ln1118_4_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="0"/>
<pin id="472" dir="0" index="1" bw="9" slack="0"/>
<pin id="473" dir="0" index="2" bw="1" slack="0"/>
<pin id="474" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="shl_ln1118_5_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="10" slack="0"/>
<pin id="480" dir="0" index="1" bw="9" slack="0"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sext_ln1192_4_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="10" slack="0"/>
<pin id="488" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sub_ln1192_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="12" slack="0"/>
<pin id="492" dir="0" index="1" bw="10" slack="0"/>
<pin id="493" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln1192_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="0"/>
<pin id="498" dir="0" index="1" bw="12" slack="0"/>
<pin id="499" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_2/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="ret_V_24_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="0"/>
<pin id="504" dir="0" index="1" bw="12" slack="0"/>
<pin id="505" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_24/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln708_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="9" slack="0"/>
<pin id="510" dir="0" index="1" bw="12" slack="0"/>
<pin id="511" dir="0" index="2" bw="3" slack="0"/>
<pin id="512" dir="0" index="3" bw="5" slack="0"/>
<pin id="513" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="sext_ln1118_5_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="0"/>
<pin id="520" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="mul_ln1192_7_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="9" slack="0"/>
<pin id="524" dir="0" index="1" bw="9" slack="0"/>
<pin id="525" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln1192_5_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="12" slack="0"/>
<pin id="530" dir="0" index="1" bw="12" slack="0"/>
<pin id="531" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_5/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="rhs_V_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="12" slack="0"/>
<pin id="536" dir="0" index="1" bw="9" slack="0"/>
<pin id="537" dir="0" index="2" bw="1" slack="0"/>
<pin id="538" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sub_ln1192_2_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="12" slack="0"/>
<pin id="544" dir="0" index="1" bw="12" slack="0"/>
<pin id="545" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_2/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="ret_V_26_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="0" index="1" bw="12" slack="0"/>
<pin id="551" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_26/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="trunc_ln708_4_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="9" slack="0"/>
<pin id="556" dir="0" index="1" bw="12" slack="0"/>
<pin id="557" dir="0" index="2" bw="3" slack="0"/>
<pin id="558" dir="0" index="3" bw="5" slack="0"/>
<pin id="559" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_s_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="0" index="1" bw="144" slack="0"/>
<pin id="567" dir="0" index="2" bw="6" slack="0"/>
<pin id="568" dir="0" index="3" bw="7" slack="0"/>
<pin id="569" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="r_V_s_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="12" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="0" index="2" bw="1" slack="0"/>
<pin id="578" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_s/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln1192_7_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="0" index="1" bw="12" slack="0"/>
<pin id="585" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln708_5_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="9" slack="0"/>
<pin id="590" dir="0" index="1" bw="12" slack="0"/>
<pin id="591" dir="0" index="2" bw="3" slack="0"/>
<pin id="592" dir="0" index="3" bw="5" slack="0"/>
<pin id="593" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="ret_V_28_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="0" index="1" bw="12" slack="0"/>
<pin id="602" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_28/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="trunc_ln708_7_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="9" slack="0"/>
<pin id="607" dir="0" index="1" bw="12" slack="0"/>
<pin id="608" dir="0" index="2" bw="3" slack="0"/>
<pin id="609" dir="0" index="3" bw="5" slack="0"/>
<pin id="610" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sext_ln1118_10_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="9" slack="0"/>
<pin id="617" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/1 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sext_ln1118_11_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="9" slack="0"/>
<pin id="621" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="sext_ln1118_12_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="9" slack="0"/>
<pin id="625" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="shl_ln1118_s_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="11" slack="0"/>
<pin id="629" dir="0" index="1" bw="9" slack="0"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_s/1 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sext_ln1118_13_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="11" slack="0"/>
<pin id="637" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/1 "/>
</bind>
</comp>

<comp id="639" class="1004" name="r_V_19_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="9" slack="0"/>
<pin id="641" dir="0" index="1" bw="11" slack="0"/>
<pin id="642" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_19/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="r_V_20_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="9" slack="0"/>
<pin id="647" dir="0" index="1" bw="11" slack="0"/>
<pin id="648" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_20/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="sext_ln703_3_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="12" slack="0"/>
<pin id="653" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/1 "/>
</bind>
</comp>

<comp id="655" class="1004" name="sext_ln703_4_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="12" slack="0"/>
<pin id="657" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/1 "/>
</bind>
</comp>

<comp id="659" class="1004" name="ret_V_31_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="12" slack="0"/>
<pin id="661" dir="0" index="1" bw="12" slack="0"/>
<pin id="662" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_31/1 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln1192_13_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="0"/>
<pin id="667" dir="0" index="1" bw="13" slack="0"/>
<pin id="668" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_13/1 "/>
</bind>
</comp>

<comp id="671" class="1004" name="sext_ln1118_14_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="13" slack="0"/>
<pin id="673" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/1 "/>
</bind>
</comp>

<comp id="675" class="1004" name="mul_ln700_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="9" slack="0"/>
<pin id="677" dir="0" index="1" bw="9" slack="0"/>
<pin id="678" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/1 "/>
</bind>
</comp>

<comp id="681" class="1004" name="trunc_ln708_10_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="6" slack="0"/>
<pin id="683" dir="0" index="1" bw="144" slack="0"/>
<pin id="684" dir="0" index="2" bw="9" slack="0"/>
<pin id="685" dir="0" index="3" bw="9" slack="0"/>
<pin id="686" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/1 "/>
</bind>
</comp>

<comp id="691" class="1004" name="sext_ln708_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="0"/>
<pin id="693" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln1192_25_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="12" slack="0"/>
<pin id="699" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_25/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="add_ln1192_26_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="12" slack="0"/>
<pin id="704" dir="0" index="1" bw="12" slack="0"/>
<pin id="705" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_26/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="trunc_ln708_11_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="9" slack="0"/>
<pin id="710" dir="0" index="1" bw="12" slack="0"/>
<pin id="711" dir="0" index="2" bw="3" slack="0"/>
<pin id="712" dir="0" index="3" bw="5" slack="0"/>
<pin id="713" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/1 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sext_ln1118_15_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="12" slack="0"/>
<pin id="721" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/1 "/>
</bind>
</comp>

<comp id="723" class="1004" name="r_V_25_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="12" slack="0"/>
<pin id="725" dir="0" index="1" bw="9" slack="0"/>
<pin id="726" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_25/1 "/>
</bind>
</comp>

<comp id="729" class="1004" name="add_ln1192_28_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="8" slack="0"/>
<pin id="731" dir="0" index="1" bw="13" slack="0"/>
<pin id="732" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_28/1 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sext_ln1118_16_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="13" slack="0"/>
<pin id="737" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/1 "/>
</bind>
</comp>

<comp id="739" class="1004" name="shl_ln1118_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="21" slack="0"/>
<pin id="741" dir="0" index="1" bw="4" slack="0"/>
<pin id="742" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1118/1 "/>
</bind>
</comp>

<comp id="744" class="1004" name="shl_ln1118_2_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="21" slack="0"/>
<pin id="746" dir="0" index="1" bw="3" slack="0"/>
<pin id="747" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1118_2/1 "/>
</bind>
</comp>

<comp id="749" class="1004" name="r_V_26_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="21" slack="0"/>
<pin id="751" dir="0" index="1" bw="21" slack="0"/>
<pin id="752" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_26/1 "/>
</bind>
</comp>

<comp id="755" class="1004" name="trunc_ln708_12_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="9" slack="0"/>
<pin id="757" dir="0" index="1" bw="21" slack="0"/>
<pin id="758" dir="0" index="2" bw="5" slack="0"/>
<pin id="759" dir="0" index="3" bw="6" slack="0"/>
<pin id="760" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_12/1 "/>
</bind>
</comp>

<comp id="765" class="1004" name="trunc_ln708_13_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="9" slack="0"/>
<pin id="767" dir="0" index="1" bw="12" slack="0"/>
<pin id="768" dir="0" index="2" bw="3" slack="0"/>
<pin id="769" dir="0" index="3" bw="5" slack="0"/>
<pin id="770" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_13/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="trunc_ln708_8_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="9" slack="0"/>
<pin id="776" dir="0" index="1" bw="21" slack="0"/>
<pin id="777" dir="0" index="2" bw="5" slack="0"/>
<pin id="778" dir="0" index="3" bw="6" slack="0"/>
<pin id="779" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="add_ln703_2_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="5" slack="0"/>
<pin id="785" dir="0" index="1" bw="9" slack="1"/>
<pin id="786" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="sext_ln727_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="9" slack="2"/>
<pin id="791" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/3 "/>
</bind>
</comp>

<comp id="792" class="1004" name="trunc_ln708_s_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="9" slack="0"/>
<pin id="794" dir="0" index="1" bw="15" slack="0"/>
<pin id="795" dir="0" index="2" bw="4" slack="0"/>
<pin id="796" dir="0" index="3" bw="5" slack="0"/>
<pin id="797" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/3 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln703_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="4" slack="0"/>
<pin id="803" dir="0" index="1" bw="9" slack="3"/>
<pin id="804" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/4 "/>
</bind>
</comp>

<comp id="807" class="1004" name="add_ln703_1_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="9" slack="3"/>
<pin id="809" dir="0" index="1" bw="9" slack="3"/>
<pin id="810" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="sext_ln1118_17_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="5" slack="1"/>
<pin id="814" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/9 "/>
</bind>
</comp>

<comp id="815" class="1004" name="sext_ln1118_18_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="5" slack="1"/>
<pin id="817" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/9 "/>
</bind>
</comp>

<comp id="818" class="1004" name="sext_ln1192_1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="9" slack="8"/>
<pin id="820" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/9 "/>
</bind>
</comp>

<comp id="821" class="1004" name="sext_ln1192_2_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="5" slack="0"/>
<pin id="823" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/9 "/>
</bind>
</comp>

<comp id="825" class="1004" name="ret_V_23_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="5" slack="0"/>
<pin id="827" dir="0" index="1" bw="9" slack="0"/>
<pin id="828" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_23/9 "/>
</bind>
</comp>

<comp id="831" class="1004" name="add_ln1192_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="6" slack="0"/>
<pin id="833" dir="0" index="1" bw="10" slack="0"/>
<pin id="834" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/9 "/>
</bind>
</comp>

<comp id="837" class="1004" name="r_V_10_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="5" slack="1"/>
<pin id="839" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_10/9 "/>
</bind>
</comp>

<comp id="840" class="1004" name="r_V_23_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="0"/>
<pin id="842" dir="0" index="1" bw="5" slack="0"/>
<pin id="843" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_23/9 "/>
</bind>
</comp>

<comp id="846" class="1004" name="r_V_12_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="5" slack="1"/>
<pin id="848" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_12/9 "/>
</bind>
</comp>

<comp id="849" class="1004" name="lhs_V_6_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="9" slack="0"/>
<pin id="851" dir="0" index="1" bw="6" slack="0"/>
<pin id="852" dir="0" index="2" bw="1" slack="0"/>
<pin id="853" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/9 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sext_ln728_5_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="9" slack="0"/>
<pin id="859" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_5/9 "/>
</bind>
</comp>

<comp id="861" class="1004" name="lhs_V_7_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="5" slack="0"/>
<pin id="863" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_7/9 "/>
</bind>
</comp>

<comp id="865" class="1004" name="rhs_V_9_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="5" slack="0"/>
<pin id="867" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_9/9 "/>
</bind>
</comp>

<comp id="869" class="1004" name="ret_V_39_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="5" slack="0"/>
<pin id="871" dir="0" index="1" bw="5" slack="0"/>
<pin id="872" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_39/9 "/>
</bind>
</comp>

<comp id="875" class="1004" name="sext_ln703_13_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="6" slack="0"/>
<pin id="877" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_13/9 "/>
</bind>
</comp>

<comp id="879" class="1004" name="ret_V_19_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="0"/>
<pin id="881" dir="0" index="1" bw="6" slack="0"/>
<pin id="882" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_19/9 "/>
</bind>
</comp>

<comp id="885" class="1004" name="shl_ln_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="17" slack="0"/>
<pin id="887" dir="0" index="1" bw="9" slack="1"/>
<pin id="888" dir="0" index="2" bw="1" slack="0"/>
<pin id="889" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="892" class="1004" name="sext_ln1118_2_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="17" slack="0"/>
<pin id="894" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/10 "/>
</bind>
</comp>

<comp id="896" class="1004" name="shl_ln1118_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="15" slack="0"/>
<pin id="898" dir="0" index="1" bw="9" slack="1"/>
<pin id="899" dir="0" index="2" bw="1" slack="0"/>
<pin id="900" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/10 "/>
</bind>
</comp>

<comp id="903" class="1004" name="sext_ln1118_3_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="15" slack="0"/>
<pin id="905" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/10 "/>
</bind>
</comp>

<comp id="907" class="1004" name="sext_ln700_1_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="10" slack="1"/>
<pin id="909" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/10 "/>
</bind>
</comp>

<comp id="910" class="1004" name="rhs_V_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="20" slack="0"/>
<pin id="912" dir="0" index="1" bw="5" slack="1"/>
<pin id="913" dir="0" index="2" bw="1" slack="0"/>
<pin id="914" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/10 "/>
</bind>
</comp>

<comp id="917" class="1004" name="sext_ln728_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="20" slack="0"/>
<pin id="919" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/10 "/>
</bind>
</comp>

<comp id="921" class="1004" name="trunc_ln708_3_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="9" slack="0"/>
<pin id="923" dir="0" index="1" bw="24" slack="0"/>
<pin id="924" dir="0" index="2" bw="5" slack="0"/>
<pin id="925" dir="0" index="3" bw="6" slack="0"/>
<pin id="926" dir="1" index="4" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/10 "/>
</bind>
</comp>

<comp id="930" class="1004" name="sext_ln703_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="5" slack="1"/>
<pin id="932" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/10 "/>
</bind>
</comp>

<comp id="933" class="1004" name="sext_ln703_1_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="5" slack="1"/>
<pin id="935" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/10 "/>
</bind>
</comp>

<comp id="936" class="1004" name="ret_V_2_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="4" slack="0"/>
<pin id="938" dir="0" index="1" bw="5" slack="0"/>
<pin id="939" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/10 "/>
</bind>
</comp>

<comp id="942" class="1004" name="sext_ln1118_6_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="6" slack="0"/>
<pin id="944" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/10 "/>
</bind>
</comp>

<comp id="946" class="1004" name="shl_ln1118_8_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="10" slack="0"/>
<pin id="948" dir="0" index="1" bw="9" slack="9"/>
<pin id="949" dir="0" index="2" bw="1" slack="0"/>
<pin id="950" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_8/10 "/>
</bind>
</comp>

<comp id="953" class="1004" name="sext_ln1118_9_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="10" slack="0"/>
<pin id="955" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/10 "/>
</bind>
</comp>

<comp id="957" class="1004" name="r_V_18_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="10" slack="0"/>
<pin id="960" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_18/10 "/>
</bind>
</comp>

<comp id="963" class="1004" name="lhs_V_8_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="17" slack="0"/>
<pin id="965" dir="0" index="1" bw="11" slack="0"/>
<pin id="966" dir="0" index="2" bw="1" slack="0"/>
<pin id="967" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_8/10 "/>
</bind>
</comp>

<comp id="971" class="1004" name="sext_ln703_2_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="17" slack="0"/>
<pin id="973" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/10 "/>
</bind>
</comp>

<comp id="975" class="1004" name="rhs_V_2_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="17" slack="0"/>
<pin id="977" dir="0" index="1" bw="9" slack="9"/>
<pin id="978" dir="0" index="2" bw="1" slack="0"/>
<pin id="979" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/10 "/>
</bind>
</comp>

<comp id="982" class="1004" name="sext_ln728_1_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="17" slack="0"/>
<pin id="984" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/10 "/>
</bind>
</comp>

<comp id="986" class="1004" name="ret_V_29_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="17" slack="0"/>
<pin id="988" dir="0" index="1" bw="17" slack="0"/>
<pin id="989" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_29/10 "/>
</bind>
</comp>

<comp id="992" class="1004" name="rhs_V_3_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="13" slack="0"/>
<pin id="994" dir="0" index="1" bw="5" slack="0"/>
<pin id="995" dir="0" index="2" bw="1" slack="0"/>
<pin id="996" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/10 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="sext_ln728_2_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="13" slack="0"/>
<pin id="1002" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/10 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="ret_V_30_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="18" slack="0"/>
<pin id="1006" dir="0" index="1" bw="13" slack="0"/>
<pin id="1007" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_30/10 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="rhs_V_4_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="13" slack="0"/>
<pin id="1012" dir="0" index="1" bw="5" slack="0"/>
<pin id="1013" dir="0" index="2" bw="1" slack="0"/>
<pin id="1014" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/10 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="sext_ln1192_7_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="13" slack="0"/>
<pin id="1020" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/10 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="add_ln1192_15_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="18" slack="0"/>
<pin id="1024" dir="0" index="1" bw="13" slack="0"/>
<pin id="1025" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_15/10 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="ret_V_32_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="13" slack="0"/>
<pin id="1030" dir="0" index="1" bw="18" slack="0"/>
<pin id="1031" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_32/10 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="trunc_ln708_9_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="9" slack="0"/>
<pin id="1036" dir="0" index="1" bw="18" slack="0"/>
<pin id="1037" dir="0" index="2" bw="5" slack="0"/>
<pin id="1038" dir="0" index="3" bw="6" slack="0"/>
<pin id="1039" dir="1" index="4" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/10 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="lhs_V_4_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="9" slack="9"/>
<pin id="1046" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/10 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="rhs_V_6_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="9" slack="9"/>
<pin id="1049" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_6/10 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="ret_V_34_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="9" slack="0"/>
<pin id="1052" dir="0" index="1" bw="9" slack="0"/>
<pin id="1053" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/10 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="sext_ln1192_11_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="10" slack="1"/>
<pin id="1058" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/10 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="sext_ln1192_12_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="7" slack="1"/>
<pin id="1061" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/10 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="mul_ln1192_5_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="7" slack="0"/>
<pin id="1064" dir="0" index="1" bw="10" slack="0"/>
<pin id="1065" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/10 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="sext_ln1192_14_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="17" slack="0"/>
<pin id="1070" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/10 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="sext_ln1192_13_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="5" slack="1"/>
<pin id="1074" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/10 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="trunc_ln708_14_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="9" slack="0"/>
<pin id="1077" dir="0" index="1" bw="18" slack="0"/>
<pin id="1078" dir="0" index="2" bw="5" slack="0"/>
<pin id="1079" dir="0" index="3" bw="6" slack="0"/>
<pin id="1080" dir="1" index="4" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_14/10 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="r_V_17_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="6" slack="0"/>
<pin id="1086" dir="0" index="1" bw="5" slack="3"/>
<pin id="1087" dir="0" index="2" bw="1" slack="0"/>
<pin id="1088" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_17/11 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="sext_ln1118_7_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="6" slack="0"/>
<pin id="1093" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/11 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="sext_ln1116_1_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="12" slack="1"/>
<pin id="1097" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/11 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="sext_ln703_5_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="5" slack="0"/>
<pin id="1100" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/11 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="sext_ln703_6_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="5" slack="0"/>
<pin id="1104" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/11 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="add_ln1192_18_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="5" slack="0"/>
<pin id="1108" dir="0" index="1" bw="5" slack="0"/>
<pin id="1109" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_18/11 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="r_V_8_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="5" slack="1"/>
<pin id="1114" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_8/11 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="lhs_V_5_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="13" slack="0"/>
<pin id="1117" dir="0" index="1" bw="10" slack="1"/>
<pin id="1118" dir="0" index="2" bw="1" slack="0"/>
<pin id="1119" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_5/11 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="sext_ln728_3_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="13" slack="0"/>
<pin id="1124" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/11 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="rhs_V_8_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="0"/>
<pin id="1128" dir="0" index="1" bw="5" slack="0"/>
<pin id="1129" dir="0" index="2" bw="1" slack="0"/>
<pin id="1130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/11 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="sext_ln728_4_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="8" slack="0"/>
<pin id="1136" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/11 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="ret_V_36_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="14" slack="0"/>
<pin id="1140" dir="0" index="1" bw="8" slack="0"/>
<pin id="1141" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/11 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="ret_V_14_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="9" slack="0"/>
<pin id="1145" dir="0" index="1" bw="14" slack="0"/>
<pin id="1146" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_14/11 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="sext_ln1192_5_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="19" slack="1"/>
<pin id="1151" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/12 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="sext_ln1192_6_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="5" slack="2"/>
<pin id="1154" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/12 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="tmp_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="0"/>
<pin id="1157" dir="0" index="1" bw="20" slack="0"/>
<pin id="1158" dir="0" index="2" bw="5" slack="0"/>
<pin id="1159" dir="0" index="3" bw="6" slack="0"/>
<pin id="1160" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="sext_ln708_1_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="0"/>
<pin id="1166" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/12 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="sext_ln1192_8_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="6" slack="1"/>
<pin id="1171" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/12 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="add_ln1192_19_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="4" slack="0"/>
<pin id="1174" dir="0" index="1" bw="6" slack="0"/>
<pin id="1175" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_19/12 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="sext_ln1192_9_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="7" slack="0"/>
<pin id="1180" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/12 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="sext_ln1192_10_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="14" slack="1"/>
<pin id="1184" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/12 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="trunc_ln708_6_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="9" slack="0"/>
<pin id="1187" dir="0" index="1" bw="18" slack="0"/>
<pin id="1188" dir="0" index="2" bw="5" slack="0"/>
<pin id="1189" dir="0" index="3" bw="6" slack="0"/>
<pin id="1190" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/12 "/>
</bind>
</comp>

<comp id="1195" class="1007" name="grp_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="9" slack="0"/>
<pin id="1197" dir="0" index="1" bw="15" slack="0"/>
<pin id="1198" dir="0" index="2" bw="15" slack="0"/>
<pin id="1199" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/1 ret_V_22/1 "/>
</bind>
</comp>

<comp id="1204" class="1007" name="mul_ln1118_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="13" slack="0"/>
<pin id="1206" dir="0" index="1" bw="13" slack="0"/>
<pin id="1207" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/1 "/>
</bind>
</comp>

<comp id="1210" class="1007" name="mul_ln700_2_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="15" slack="0"/>
<pin id="1212" dir="0" index="1" bw="15" slack="0"/>
<pin id="1213" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/1 "/>
</bind>
</comp>

<comp id="1216" class="1007" name="mul_ln1118_4_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="13" slack="0"/>
<pin id="1218" dir="0" index="1" bw="13" slack="0"/>
<pin id="1219" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/1 "/>
</bind>
</comp>

<comp id="1224" class="1007" name="grp_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="9" slack="0"/>
<pin id="1226" dir="0" index="1" bw="9" slack="0"/>
<pin id="1227" dir="0" index="2" bw="12" slack="0"/>
<pin id="1228" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_4/1 ret_V_38/1 "/>
</bind>
</comp>

<comp id="1233" class="1007" name="r_V_21_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="21" slack="0"/>
<pin id="1235" dir="0" index="1" bw="21" slack="1"/>
<pin id="1236" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/2 "/>
</bind>
</comp>

<comp id="1239" class="1007" name="grp_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="15" slack="0"/>
<pin id="1241" dir="0" index="1" bw="9" slack="1"/>
<pin id="1242" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="1243" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_3/2 add_ln700/2 "/>
</bind>
</comp>

<comp id="1245" class="1007" name="grp_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="15" slack="0"/>
<pin id="1247" dir="0" index="1" bw="9" slack="0"/>
<pin id="1248" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="1249" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="rhs_V_5/3 ret_V_33/3 "/>
</bind>
</comp>

<comp id="1253" class="1007" name="grp_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="5" slack="0"/>
<pin id="1255" dir="0" index="1" bw="5" slack="0"/>
<pin id="1256" dir="0" index="2" bw="9" slack="0"/>
<pin id="1257" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_8/9 add_ln1118/9 "/>
</bind>
</comp>

<comp id="1261" class="1007" name="grp_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="5" slack="0"/>
<pin id="1263" dir="0" index="1" bw="5" slack="0"/>
<pin id="1264" dir="0" index="2" bw="9" slack="0"/>
<pin id="1265" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_24/9 ret_V_16/9 "/>
</bind>
</comp>

<comp id="1269" class="1007" name="grp_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="17" slack="0"/>
<pin id="1271" dir="0" index="1" bw="15" slack="0"/>
<pin id="1272" dir="0" index="2" bw="10" slack="0"/>
<pin id="1273" dir="0" index="3" bw="20" slack="0"/>
<pin id="1274" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="submul_sub(1180) " fcode="submul_sub"/>
<opset="r_V/10 sext_ln700/10 mul_ln700/10 ret_V_25/10 "/>
</bind>
</comp>

<comp id="1280" class="1007" name="grp_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="6" slack="0"/>
<pin id="1282" dir="0" index="1" bw="5" slack="0"/>
<pin id="1283" dir="0" index="2" bw="6" slack="0"/>
<pin id="1284" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V/10 sext_ln1116/10 r_V_1/10 "/>
</bind>
</comp>

<comp id="1288" class="1007" name="grp_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="5" slack="0"/>
<pin id="1290" dir="0" index="1" bw="17" slack="0"/>
<pin id="1291" dir="0" index="2" bw="18" slack="0"/>
<pin id="1292" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_6/10 ret_V_40/10 "/>
</bind>
</comp>

<comp id="1297" class="1007" name="grp_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="7" slack="0"/>
<pin id="1299" dir="0" index="1" bw="6" slack="0"/>
<pin id="1300" dir="0" index="2" bw="12" slack="0"/>
<pin id="1301" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln1192_8/11 sext_ln1118_8/11 r_V_3/11 "/>
</bind>
</comp>

<comp id="1305" class="1007" name="grp_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="5" slack="0"/>
<pin id="1307" dir="0" index="1" bw="5" slack="0"/>
<pin id="1308" dir="0" index="2" bw="13" slack="0"/>
<pin id="1309" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_22/11 rhs_V_7/11 ret_V_35/11 "/>
</bind>
</comp>

<comp id="1314" class="1007" name="grp_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="5" slack="0"/>
<pin id="1316" dir="0" index="1" bw="19" slack="0"/>
<pin id="1317" dir="0" index="2" bw="20" slack="0"/>
<pin id="1318" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_2/12 ret_V_27/12 "/>
</bind>
</comp>

<comp id="1323" class="1007" name="grp_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="7" slack="0"/>
<pin id="1325" dir="0" index="1" bw="14" slack="0"/>
<pin id="1326" dir="0" index="2" bw="18" slack="0"/>
<pin id="1327" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_3/12 ret_V_37/12 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="p_Val2_12_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="9" slack="2"/>
<pin id="1334" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_12 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="p_Val2_s_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="9" slack="1"/>
<pin id="1341" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1347" class="1005" name="trunc_ln_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="9" slack="1"/>
<pin id="1349" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1352" class="1005" name="p_Val2_3_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="9" slack="8"/>
<pin id="1354" dir="1" index="1" bw="9" slack="8"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="tmp_3_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="9" slack="1"/>
<pin id="1359" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="p_Val2_4_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="9" slack="3"/>
<pin id="1365" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="trunc_ln708_1_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="9" slack="1"/>
<pin id="1371" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="trunc_ln708_2_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="9" slack="1"/>
<pin id="1376" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="trunc_ln708_4_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="9" slack="1"/>
<pin id="1381" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="trunc_ln708_5_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="9" slack="1"/>
<pin id="1386" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="trunc_ln708_7_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="9" slack="1"/>
<pin id="1391" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="sext_ln1118_10_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="15" slack="1"/>
<pin id="1396" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_10 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="mul_ln1118_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="21" slack="1"/>
<pin id="1401" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="mul_ln700_2_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="15" slack="1"/>
<pin id="1406" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_2 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="sext_ln708_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="9" slack="1"/>
<pin id="1411" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln708 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="trunc_ln708_11_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="9" slack="1"/>
<pin id="1416" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_11 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="trunc_ln708_12_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="9" slack="1"/>
<pin id="1421" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_12 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="trunc_ln708_13_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="9" slack="1"/>
<pin id="1426" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_13 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="trunc_ln708_8_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="9" slack="1"/>
<pin id="1431" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="add_ln700_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="15" slack="1"/>
<pin id="1436" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="add_ln703_2_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="9" slack="1"/>
<pin id="1441" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1444" class="1005" name="trunc_ln708_s_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="9" slack="1"/>
<pin id="1446" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1449" class="1005" name="add_ln703_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="9" slack="1"/>
<pin id="1451" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="add_ln703_1_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="9" slack="1"/>
<pin id="1456" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="outsin_V_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="5" slack="1"/>
<pin id="1461" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V "/>
</bind>
</comp>

<comp id="1465" class="1005" name="outsin_V_5_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="5" slack="3"/>
<pin id="1467" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="outsin_V_5 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="outsin_V_21_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="5" slack="1"/>
<pin id="1472" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_21 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="outsin_V_12_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="5" slack="1"/>
<pin id="1477" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_12 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="add_ln1118_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="9" slack="1"/>
<pin id="1482" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1118 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="add_ln1192_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="10" slack="1"/>
<pin id="1488" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="outsin_V_17_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="5" slack="1"/>
<pin id="1493" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_17 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="outsin_V_18_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="5" slack="1"/>
<pin id="1498" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_18 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="outsin_V_19_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="5" slack="1"/>
<pin id="1503" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_19 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="ret_V_16_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="10" slack="1"/>
<pin id="1508" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_16 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="ret_V_19_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="7" slack="1"/>
<pin id="1513" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_19 "/>
</bind>
</comp>

<comp id="1516" class="1005" name="outsin_V_15_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="5" slack="1"/>
<pin id="1518" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_15 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="trunc_ln708_3_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="9" slack="2"/>
<pin id="1523" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_3 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="r_V_1_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="12" slack="1"/>
<pin id="1528" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="outsin_V_6_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="5" slack="1"/>
<pin id="1533" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_6 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="trunc_ln708_9_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="9" slack="2"/>
<pin id="1539" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="ret_V_34_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="10" slack="1"/>
<pin id="1544" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_34 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="trunc_ln708_14_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="9" slack="2"/>
<pin id="1549" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_14 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="r_V_3_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="19" slack="1"/>
<pin id="1554" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="add_ln1192_18_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="6" slack="1"/>
<pin id="1559" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_18 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="ret_V_14_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="14" slack="1"/>
<pin id="1564" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="200"><net_src comp="12" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="186" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="2" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="186" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="186" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="186" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="8" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="186" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="38" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="38" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="38" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="38" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="38" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="38" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="38" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="38" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="14" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="196" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="16" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="18" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="335"><net_src comp="322" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="20" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="322" pin="4"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="22" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="14" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="196" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="24" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="357"><net_src comp="26" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="363"><net_src comp="28" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="348" pin="4"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="30" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="344" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="32" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="34" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="36" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="382"><net_src comp="372" pin="4"/><net_sink comp="237" pin=1"/></net>

<net id="389"><net_src comp="14" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="196" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="40" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="42" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="396"><net_src comp="383" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="14" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="196" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="44" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="46" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="410"><net_src comp="397" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="393" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="393" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="423"><net_src comp="14" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="196" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="48" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="50" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="432"><net_src comp="52" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="417" pin="4"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="54" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="441"><net_src comp="56" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="58" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="443"><net_src comp="60" pin="0"/><net_sink comp="435" pin=3"/></net>

<net id="449"><net_src comp="28" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="417" pin="4"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="30" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="457"><net_src comp="62" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="417" pin="4"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="64" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="463"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="444" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="28" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="397" pin="4"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="30" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="62" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="397" pin="4"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="64" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="489"><net_src comp="478" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="470" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="464" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="66" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="514"><net_src comp="32" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="516"><net_src comp="34" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="517"><net_src comp="36" pin="0"/><net_sink comp="508" pin=3"/></net>

<net id="521"><net_src comp="397" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="518" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="444" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="539"><net_src comp="28" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="322" pin="4"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="30" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="546"><net_src comp="528" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="534" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="68" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="560"><net_src comp="32" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="548" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="562"><net_src comp="34" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="563"><net_src comp="36" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="570"><net_src comp="70" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="196" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="16" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="72" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="579"><net_src comp="74" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="564" pin="4"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="76" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="586"><net_src comp="78" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="574" pin="3"/><net_sink comp="582" pin=1"/></net>

<net id="594"><net_src comp="32" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="582" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="34" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="597"><net_src comp="36" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="598"><net_src comp="588" pin="4"/><net_sink comp="242" pin=1"/></net>

<net id="603"><net_src comp="80" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="522" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="611"><net_src comp="32" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="599" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="34" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="36" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="618"><net_src comp="348" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="348" pin="4"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="348" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="20" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="348" pin="4"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="22" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="638"><net_src comp="627" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="623" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="635" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="332" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="344" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="639" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="645" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="651" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="655" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="82" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="659" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="665" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="615" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="615" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="687"><net_src comp="86" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="196" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="88" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="690"><net_src comp="50" pin="0"/><net_sink comp="681" pin=3"/></net>

<net id="694"><net_src comp="681" pin="4"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="700"><net_src comp="90" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="574" pin="3"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="358" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="696" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="714"><net_src comp="32" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="702" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="34" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="36" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="718"><net_src comp="708" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="722"><net_src comp="358" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="727"><net_src comp="719" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="619" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="82" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="723" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="738"><net_src comp="729" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="743"><net_src comp="92" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="748"><net_src comp="94" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="753"><net_src comp="739" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="744" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="761"><net_src comp="96" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="749" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="763"><net_src comp="98" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="764"><net_src comp="100" pin="0"/><net_sink comp="755" pin=3"/></net>

<net id="771"><net_src comp="32" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="34" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="773"><net_src comp="36" pin="0"/><net_sink comp="765" pin=3"/></net>

<net id="780"><net_src comp="96" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="98" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="782"><net_src comp="100" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="787"><net_src comp="108" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="783" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="798"><net_src comp="56" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="58" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="800"><net_src comp="60" pin="0"/><net_sink comp="792" pin=3"/></net>

<net id="805"><net_src comp="112" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="801" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="811"><net_src comp="807" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="824"><net_src comp="257" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="829"><net_src comp="821" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="818" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="116" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="825" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="844"><net_src comp="54" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="837" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="854"><net_src comp="118" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="855"><net_src comp="840" pin="2"/><net_sink comp="849" pin=1"/></net>

<net id="856"><net_src comp="30" pin="0"/><net_sink comp="849" pin=2"/></net>

<net id="860"><net_src comp="849" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="282" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="287" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="861" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="865" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="869" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="120" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="875" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="890"><net_src comp="122" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="124" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="895"><net_src comp="885" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="901"><net_src comp="52" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="54" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="906"><net_src comp="896" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="915"><net_src comp="126" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="128" pin="0"/><net_sink comp="910" pin=2"/></net>

<net id="920"><net_src comp="910" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="927"><net_src comp="130" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="132" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="929"><net_src comp="134" pin="0"/><net_sink comp="921" pin=3"/></net>

<net id="940"><net_src comp="138" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="933" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="945"><net_src comp="936" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="951"><net_src comp="62" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="64" pin="0"/><net_sink comp="946" pin=2"/></net>

<net id="956"><net_src comp="946" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="961"><net_src comp="140" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="953" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="968"><net_src comp="142" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="969"><net_src comp="957" pin="2"/><net_sink comp="963" pin=1"/></net>

<net id="970"><net_src comp="54" pin="0"/><net_sink comp="963" pin=2"/></net>

<net id="974"><net_src comp="963" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="980"><net_src comp="122" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="124" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="985"><net_src comp="975" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="990"><net_src comp="971" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="982" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="997"><net_src comp="144" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="998"><net_src comp="297" pin="2"/><net_sink comp="992" pin=1"/></net>

<net id="999"><net_src comp="124" pin="0"/><net_sink comp="992" pin=2"/></net>

<net id="1003"><net_src comp="992" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1008"><net_src comp="986" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="1000" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1015"><net_src comp="144" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1016"><net_src comp="302" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1017"><net_src comp="124" pin="0"/><net_sink comp="1010" pin=2"/></net>

<net id="1021"><net_src comp="1010" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1026"><net_src comp="1004" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="1018" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1032"><net_src comp="146" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="1022" pin="2"/><net_sink comp="1028" pin=1"/></net>

<net id="1040"><net_src comp="148" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1041"><net_src comp="1028" pin="2"/><net_sink comp="1034" pin=1"/></net>

<net id="1042"><net_src comp="150" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1043"><net_src comp="152" pin="0"/><net_sink comp="1034" pin=3"/></net>

<net id="1054"><net_src comp="1044" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1055"><net_src comp="1047" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1066"><net_src comp="1059" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="1056" pin="1"/><net_sink comp="1062" pin=1"/></net>

<net id="1071"><net_src comp="1062" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1081"><net_src comp="148" pin="0"/><net_sink comp="1075" pin=0"/></net>

<net id="1082"><net_src comp="150" pin="0"/><net_sink comp="1075" pin=2"/></net>

<net id="1083"><net_src comp="152" pin="0"/><net_sink comp="1075" pin=3"/></net>

<net id="1089"><net_src comp="156" pin="0"/><net_sink comp="1084" pin=0"/></net>

<net id="1090"><net_src comp="64" pin="0"/><net_sink comp="1084" pin=2"/></net>

<net id="1094"><net_src comp="1084" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1101"><net_src comp="307" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1105"><net_src comp="312" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1110"><net_src comp="1098" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="1102" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1120"><net_src comp="160" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="30" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1125"><net_src comp="1115" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1131"><net_src comp="162" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1132"><net_src comp="317" pin="2"/><net_sink comp="1126" pin=1"/></net>

<net id="1133"><net_src comp="30" pin="0"/><net_sink comp="1126" pin=2"/></net>

<net id="1137"><net_src comp="1126" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1142"><net_src comp="1134" pin="1"/><net_sink comp="1138" pin=1"/></net>

<net id="1147"><net_src comp="164" pin="0"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="1138" pin="2"/><net_sink comp="1143" pin=1"/></net>

<net id="1161"><net_src comp="190" pin="0"/><net_sink comp="1155" pin=0"/></net>

<net id="1162"><net_src comp="98" pin="0"/><net_sink comp="1155" pin=2"/></net>

<net id="1163"><net_src comp="192" pin="0"/><net_sink comp="1155" pin=3"/></net>

<net id="1167"><net_src comp="1155" pin="4"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="1176"><net_src comp="158" pin="0"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="1169" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1181"><net_src comp="1172" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1191"><net_src comp="148" pin="0"/><net_sink comp="1185" pin=0"/></net>

<net id="1192"><net_src comp="150" pin="0"/><net_sink comp="1185" pin=2"/></net>

<net id="1193"><net_src comp="152" pin="0"/><net_sink comp="1185" pin=3"/></net>

<net id="1194"><net_src comp="1185" pin="4"/><net_sink comp="223" pin=2"/></net>

<net id="1200"><net_src comp="407" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1201"><net_src comp="411" pin="2"/><net_sink comp="1195" pin=1"/></net>

<net id="1202"><net_src comp="427" pin="3"/><net_sink comp="1195" pin=2"/></net>

<net id="1203"><net_src comp="1195" pin="3"/><net_sink comp="435" pin=1"/></net>

<net id="1208"><net_src comp="671" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="671" pin="1"/><net_sink comp="1204" pin=1"/></net>

<net id="1214"><net_src comp="84" pin="0"/><net_sink comp="1210" pin=0"/></net>

<net id="1215"><net_src comp="675" pin="2"/><net_sink comp="1210" pin=1"/></net>

<net id="1220"><net_src comp="735" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1221"><net_src comp="735" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1222"><net_src comp="1216" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="1223"><net_src comp="1216" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="1229"><net_src comp="332" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1230"><net_src comp="332" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1231"><net_src comp="102" pin="0"/><net_sink comp="1224" pin=2"/></net>

<net id="1232"><net_src comp="1224" pin="3"/><net_sink comp="765" pin=1"/></net>

<net id="1237"><net_src comp="104" pin="0"/><net_sink comp="1233" pin=0"/></net>

<net id="1238"><net_src comp="1233" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="1244"><net_src comp="106" pin="0"/><net_sink comp="1239" pin=0"/></net>

<net id="1250"><net_src comp="110" pin="0"/><net_sink comp="1245" pin=0"/></net>

<net id="1251"><net_src comp="789" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="1252"><net_src comp="1245" pin="3"/><net_sink comp="792" pin=1"/></net>

<net id="1258"><net_src comp="815" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1259"><net_src comp="812" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1260"><net_src comp="114" pin="0"/><net_sink comp="1253" pin=2"/></net>

<net id="1266"><net_src comp="846" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1267"><net_src comp="846" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="1268"><net_src comp="857" pin="1"/><net_sink comp="1261" pin=2"/></net>

<net id="1275"><net_src comp="892" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1276"><net_src comp="903" pin="1"/><net_sink comp="1269" pin=1"/></net>

<net id="1277"><net_src comp="907" pin="1"/><net_sink comp="1269" pin=2"/></net>

<net id="1278"><net_src comp="917" pin="1"/><net_sink comp="1269" pin=3"/></net>

<net id="1279"><net_src comp="1269" pin="4"/><net_sink comp="921" pin=1"/></net>

<net id="1285"><net_src comp="136" pin="0"/><net_sink comp="1280" pin=0"/></net>

<net id="1286"><net_src comp="930" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1287"><net_src comp="942" pin="1"/><net_sink comp="1280" pin=2"/></net>

<net id="1293"><net_src comp="1072" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1294"><net_src comp="1068" pin="1"/><net_sink comp="1288" pin=1"/></net>

<net id="1295"><net_src comp="154" pin="0"/><net_sink comp="1288" pin=2"/></net>

<net id="1296"><net_src comp="1288" pin="3"/><net_sink comp="1075" pin=1"/></net>

<net id="1302"><net_src comp="158" pin="0"/><net_sink comp="1297" pin=0"/></net>

<net id="1303"><net_src comp="1091" pin="1"/><net_sink comp="1297" pin=1"/></net>

<net id="1304"><net_src comp="1095" pin="1"/><net_sink comp="1297" pin=2"/></net>

<net id="1310"><net_src comp="1112" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1311"><net_src comp="1112" pin="1"/><net_sink comp="1305" pin=1"/></net>

<net id="1312"><net_src comp="1122" pin="1"/><net_sink comp="1305" pin=2"/></net>

<net id="1313"><net_src comp="1305" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1319"><net_src comp="1152" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1320"><net_src comp="1149" pin="1"/><net_sink comp="1314" pin=1"/></net>

<net id="1321"><net_src comp="188" pin="0"/><net_sink comp="1314" pin=2"/></net>

<net id="1322"><net_src comp="1314" pin="3"/><net_sink comp="1155" pin=1"/></net>

<net id="1328"><net_src comp="1178" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1329"><net_src comp="1182" pin="1"/><net_sink comp="1323" pin=1"/></net>

<net id="1330"><net_src comp="194" pin="0"/><net_sink comp="1323" pin=2"/></net>

<net id="1331"><net_src comp="1323" pin="3"/><net_sink comp="1185" pin=1"/></net>

<net id="1335"><net_src comp="322" pin="4"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1338"><net_src comp="1332" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="1342"><net_src comp="348" pin="4"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1344"><net_src comp="1339" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1345"><net_src comp="1339" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1346"><net_src comp="1339" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1350"><net_src comp="372" pin="4"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1355"><net_src comp="383" pin="4"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1360"><net_src comp="397" pin="4"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="1362"><net_src comp="1357" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1366"><net_src comp="417" pin="4"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1368"><net_src comp="1363" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1372"><net_src comp="435" pin="4"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="1377"><net_src comp="508" pin="4"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1382"><net_src comp="554" pin="4"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1387"><net_src comp="588" pin="4"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="1392"><net_src comp="605" pin="4"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1397"><net_src comp="615" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1402"><net_src comp="1204" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1407"><net_src comp="1210" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1412"><net_src comp="691" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="1417"><net_src comp="708" pin="4"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="1422"><net_src comp="755" pin="4"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1427"><net_src comp="765" pin="4"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="1432"><net_src comp="774" pin="4"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1437"><net_src comp="1239" pin="3"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1442"><net_src comp="783" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="1447"><net_src comp="792" pin="4"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="1452"><net_src comp="801" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="1457"><net_src comp="807" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1462"><net_src comp="237" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1464"><net_src comp="1459" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1468"><net_src comp="242" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1473"><net_src comp="247" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1478"><net_src comp="252" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1483"><net_src comp="1253" pin="3"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1489"><net_src comp="831" pin="2"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1494"><net_src comp="262" pin="2"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1499"><net_src comp="267" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1504"><net_src comp="272" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1509"><net_src comp="1261" pin="3"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1514"><net_src comp="879" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1519"><net_src comp="292" pin="2"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1524"><net_src comp="921" pin="4"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1529"><net_src comp="1280" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1534"><net_src comp="297" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1536"><net_src comp="1531" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1540"><net_src comp="1034" pin="4"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="1545"><net_src comp="1050" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1550"><net_src comp="1075" pin="4"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1555"><net_src comp="1297" pin="3"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1560"><net_src comp="1106" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1565"><net_src comp="1143" pin="2"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="1182" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {12 }
	Port: y_1_V | {12 }
	Port: y_2_V | {12 }
	Port: y_3_V | {12 }
	Port: y_4_V | {12 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln1118 : 1
		r_V_16 : 1
		sext_ln1118_1 : 2
		lhs_V : 1
		ret_V_21 : 3
		trunc_ln : 4
		outsin_V : 5
		sext_ln1118_4 : 1
		sext_ln1192 : 1
		mul_ln1192 : 2
		mul_ln1192_1 : 3
		lhs_V_1 : 1
		ret_V_22 : 4
		trunc_ln708_1 : 5
		lhs_V_2 : 1
		shl_ln1118_3 : 1
		sext_ln1192_3 : 2
		sub_ln1192 : 3
		shl_ln1118_4 : 1
		shl_ln1118_5 : 1
		sext_ln1192_4 : 2
		sub_ln1192_1 : 3
		add_ln1192_2 : 4
		ret_V_24 : 5
		trunc_ln708_2 : 6
		sext_ln1118_5 : 1
		mul_ln1192_7 : 2
		add_ln1192_5 : 3
		rhs_V_1 : 1
		sub_ln1192_2 : 4
		ret_V_26 : 5
		trunc_ln708_4 : 6
		r_V_s : 1
		add_ln1192_7 : 2
		trunc_ln708_5 : 3
		outsin_V_5 : 4
		ret_V_28 : 3
		trunc_ln708_7 : 4
		sext_ln1118_10 : 1
		sext_ln1118_11 : 1
		sext_ln1118_12 : 1
		shl_ln1118_s : 1
		sext_ln1118_13 : 2
		r_V_19 : 3
		r_V_20 : 3
		sext_ln703_3 : 4
		sext_ln703_4 : 4
		ret_V_31 : 5
		add_ln1192_13 : 6
		sext_ln1118_14 : 7
		mul_ln1118 : 8
		mul_ln700_1 : 2
		mul_ln700_2 : 3
		sext_ln708 : 1
		outsin_V_21 : 2
		add_ln1192_25 : 2
		add_ln1192_26 : 3
		trunc_ln708_11 : 4
		outsin_V_12 : 5
		sext_ln1118_15 : 2
		r_V_25 : 3
		add_ln1192_28 : 4
		sext_ln1118_16 : 5
		mul_ln1118_4 : 6
		shl_ln1118 : 7
		shl_ln1118_2 : 7
		r_V_26 : 7
		trunc_ln708_12 : 8
		mul_ln1192_4 : 2
		ret_V_38 : 3
		trunc_ln708_13 : 4
	State 2
		trunc_ln708_8 : 1
		add_ln700 : 1
		outsin_V_15 : 1
	State 3
		rhs_V_5 : 1
		ret_V_33 : 2
		trunc_ln708_s : 3
	State 4
		outsin_V_8 : 1
		outsin_V_20 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		mul_ln1192_8 : 1
		add_ln1118 : 2
		sext_ln1192_2 : 1
		ret_V_23 : 2
		add_ln1192 : 3
		r_V_23 : 1
		r_V_24 : 1
		lhs_V_6 : 2
		sext_ln728_5 : 3
		ret_V_16 : 4
		lhs_V_7 : 1
		rhs_V_9 : 1
		ret_V_39 : 2
		sext_ln703_13 : 3
		ret_V_19 : 4
	State 10
		sext_ln1118_2 : 1
		sext_ln1118_3 : 1
		r_V : 2
		sext_ln700 : 3
		mul_ln700 : 4
		sext_ln728 : 1
		ret_V_25 : 5
		trunc_ln708_3 : 6
		ret_V : 1
		ret_V_2 : 1
		sext_ln1116 : 2
		sext_ln1118_6 : 2
		r_V_1 : 3
		sext_ln1118_9 : 1
		r_V_18 : 2
		lhs_V_8 : 3
		sext_ln703_2 : 4
		sext_ln728_1 : 1
		ret_V_29 : 5
		rhs_V_3 : 1
		sext_ln728_2 : 2
		ret_V_30 : 6
		rhs_V_4 : 1
		sext_ln1192_7 : 2
		add_ln1192_15 : 7
		ret_V_32 : 8
		trunc_ln708_9 : 9
		ret_V_34 : 1
		mul_ln1192_5 : 1
		sext_ln1192_14 : 2
		mul_ln1192_6 : 3
		ret_V_40 : 4
		trunc_ln708_14 : 5
	State 11
		sext_ln1118_7 : 1
		add_ln1192_8 : 2
		sext_ln1118_8 : 3
		r_V_3 : 4
		sext_ln703_5 : 1
		sext_ln703_6 : 1
		add_ln1192_18 : 2
		r_V_22 : 1
		sext_ln728_3 : 1
		rhs_V_7 : 2
		ret_V_35 : 3
		rhs_V_8 : 1
		sext_ln728_4 : 2
		ret_V_36 : 4
		ret_V_14 : 5
	State 12
		mul_ln1192_2 : 1
		ret_V_27 : 2
		tmp : 3
		sext_ln708_1 : 4
		write_ln51 : 5
		add_ln1192_19 : 1
		sext_ln1192_9 : 2
		mul_ln1192_3 : 3
		ret_V_37 : 4
		trunc_ln708_6 : 5
		write_ln53 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          | grp_generic_sincos_9_6_s_fu_237 |    2    |   115   |   1280  |
|          | grp_generic_sincos_9_6_s_fu_242 |    2    |   115   |   1280  |
|          | grp_generic_sincos_9_6_s_fu_247 |    2    |   115   |   1280  |
|          | grp_generic_sincos_9_6_s_fu_252 |    2    |   115   |   1280  |
|          | grp_generic_sincos_9_6_s_fu_257 |    2    |   115   |   1280  |
|          | grp_generic_sincos_9_6_s_fu_262 |    2    |   115   |   1280  |
|          | grp_generic_sincos_9_6_s_fu_267 |    2    |   115   |   1280  |
|          | grp_generic_sincos_9_6_s_fu_272 |    2    |   115   |   1280  |
|   call   | grp_generic_sincos_9_6_s_fu_277 |    2    |   115   |   1280  |
|          | grp_generic_sincos_9_6_s_fu_282 |    2    |   115   |   1280  |
|          | grp_generic_sincos_9_6_s_fu_287 |    2    |   115   |   1280  |
|          | grp_generic_sincos_9_6_s_fu_292 |    2    |   115   |   1280  |
|          | grp_generic_sincos_9_6_s_fu_297 |    2    |   115   |   1280  |
|          | grp_generic_sincos_9_6_s_fu_302 |    2    |   115   |   1280  |
|          | grp_generic_sincos_9_6_s_fu_307 |    2    |   115   |   1280  |
|          | grp_generic_sincos_9_6_s_fu_312 |    2    |   115   |   1280  |
|          | grp_generic_sincos_9_6_s_fu_317 |    2    |   115   |   1280  |
|----------|---------------------------------|---------|---------|---------|
|          |       add_ln1192_2_fu_496       |    0    |    0    |    19   |
|          |         ret_V_24_fu_502         |    0    |    0    |    19   |
|          |       add_ln1192_5_fu_528       |    0    |    0    |    19   |
|          |         ret_V_26_fu_548         |    0    |    0    |    19   |
|          |       add_ln1192_7_fu_582       |    0    |    0    |    19   |
|          |         ret_V_28_fu_599         |    0    |    0    |    19   |
|          |          r_V_19_fu_639          |    0    |    0    |    18   |
|          |          r_V_20_fu_645          |    0    |    0    |    18   |
|          |       add_ln1192_13_fu_665      |    0    |    0    |    19   |
|          |       add_ln1192_25_fu_696      |    0    |    0    |    19   |
|          |       add_ln1192_26_fu_702      |    0    |    0    |    19   |
|          |       add_ln1192_28_fu_729      |    0    |    0    |    19   |
|          |          r_V_26_fu_749          |    0    |    0    |    28   |
|    add   |        add_ln703_2_fu_783       |    0    |    0    |    16   |
|          |         add_ln703_fu_801        |    0    |    0    |    16   |
|          |        add_ln703_1_fu_807       |    0    |    0    |    16   |
|          |        add_ln1192_fu_831        |    0    |    0    |    19   |
|          |         ret_V_19_fu_879         |    0    |    0    |    15   |
|          |          ret_V_2_fu_936         |    0    |    0    |    15   |
|          |         ret_V_29_fu_986         |    0    |    0    |    19   |
|          |         ret_V_30_fu_1004        |    0    |    0    |    19   |
|          |      add_ln1192_15_fu_1022      |    0    |    0    |    19   |
|          |         ret_V_32_fu_1028        |    0    |    0    |    19   |
|          |         ret_V_34_fu_1050        |    0    |    0    |    16   |
|          |      add_ln1192_18_fu_1106      |    0    |    0    |    15   |
|          |         ret_V_36_fu_1138        |    0    |    0    |    19   |
|          |         ret_V_14_fu_1143        |    0    |    0    |    19   |
|          |      add_ln1192_19_fu_1172      |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|
|          |        mul_ln1192_fu_411        |    0    |    0    |    49   |
|          |       mul_ln1192_7_fu_522       |    0    |    0    |    49   |
|          |        mul_ln700_1_fu_675       |    0    |    0    |    49   |
|    mul   |       mul_ln1192_5_fu_1062      |    0    |    0    |    62   |
|          |        mul_ln1118_fu_1204       |    1    |    0    |    0    |
|          |       mul_ln700_2_fu_1210       |    1    |    0    |    0    |
|          |       mul_ln1118_4_fu_1216      |    1    |    0    |    0    |
|          |          r_V_21_fu_1233         |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         ret_V_21_fu_366         |    0    |    0    |    19   |
|          |        sub_ln1192_fu_464        |    0    |    0    |    19   |
|          |       sub_ln1192_1_fu_490       |    0    |    0    |    19   |
|          |       sub_ln1192_2_fu_542       |    0    |    0    |    19   |
|    sub   |         ret_V_31_fu_659         |    0    |    0    |    19   |
|          |          r_V_25_fu_723          |    0    |    0    |    19   |
|          |         ret_V_23_fu_825         |    0    |    0    |    19   |
|          |          r_V_23_fu_840          |    0    |    0    |    15   |
|          |         ret_V_39_fu_869         |    0    |    0    |    15   |
|          |          r_V_18_fu_957          |    0    |    0    |    17   |
|----------|---------------------------------|---------|---------|---------|
|          |           grp_fu_1195           |    1    |    0    |    0    |
|          |           grp_fu_1224           |    1    |    0    |    0    |
|          |           grp_fu_1239           |    1    |    0    |    0    |
|          |           grp_fu_1245           |    1    |    0    |    0    |
|  muladd  |           grp_fu_1253           |    1    |    0    |    0    |
|          |           grp_fu_1261           |    1    |    0    |    0    |
|          |           grp_fu_1288           |    1    |    0    |    0    |
|          |           grp_fu_1305           |    1    |    0    |    0    |
|          |           grp_fu_1314           |    1    |    0    |    0    |
|          |           grp_fu_1323           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|  addmul  |           grp_fu_1280           |    1    |    0    |    0    |
|          |           grp_fu_1297           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|submul_sub|           grp_fu_1269           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   read   |       x_V_read_read_fu_196      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     write_ln50_write_fu_202     |    0    |    0    |    0    |
|          |     write_ln51_write_fu_209     |    0    |    0    |    0    |
|   write  |     write_ln52_write_fu_216     |    0    |    0    |    0    |
|          |     write_ln53_write_fu_223     |    0    |    0    |    0    |
|          |     write_ln54_write_fu_230     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         p_Val2_12_fu_322        |    0    |    0    |    0    |
|          |         p_Val2_s_fu_348         |    0    |    0    |    0    |
|          |         trunc_ln_fu_372         |    0    |    0    |    0    |
|          |         p_Val2_3_fu_383         |    0    |    0    |    0    |
|          |           tmp_3_fu_397          |    0    |    0    |    0    |
|          |         p_Val2_4_fu_417         |    0    |    0    |    0    |
|          |       trunc_ln708_1_fu_435      |    0    |    0    |    0    |
|          |       trunc_ln708_2_fu_508      |    0    |    0    |    0    |
|          |       trunc_ln708_4_fu_554      |    0    |    0    |    0    |
|          |           tmp_s_fu_564          |    0    |    0    |    0    |
|          |       trunc_ln708_5_fu_588      |    0    |    0    |    0    |
|partselect|       trunc_ln708_7_fu_605      |    0    |    0    |    0    |
|          |      trunc_ln708_10_fu_681      |    0    |    0    |    0    |
|          |      trunc_ln708_11_fu_708      |    0    |    0    |    0    |
|          |      trunc_ln708_12_fu_755      |    0    |    0    |    0    |
|          |      trunc_ln708_13_fu_765      |    0    |    0    |    0    |
|          |       trunc_ln708_8_fu_774      |    0    |    0    |    0    |
|          |       trunc_ln708_s_fu_792      |    0    |    0    |    0    |
|          |       trunc_ln708_3_fu_921      |    0    |    0    |    0    |
|          |      trunc_ln708_9_fu_1034      |    0    |    0    |    0    |
|          |      trunc_ln708_14_fu_1075     |    0    |    0    |    0    |
|          |           tmp_fu_1155           |    0    |    0    |    0    |
|          |      trunc_ln708_6_fu_1185      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        sext_ln1118_fu_332       |    0    |    0    |    0    |
|          |       sext_ln1118_1_fu_344      |    0    |    0    |    0    |
|          |       sext_ln1118_4_fu_393      |    0    |    0    |    0    |
|          |        sext_ln1192_fu_407       |    0    |    0    |    0    |
|          |       sext_ln1192_3_fu_460      |    0    |    0    |    0    |
|          |       sext_ln1192_4_fu_486      |    0    |    0    |    0    |
|          |       sext_ln1118_5_fu_518      |    0    |    0    |    0    |
|          |      sext_ln1118_10_fu_615      |    0    |    0    |    0    |
|          |      sext_ln1118_11_fu_619      |    0    |    0    |    0    |
|          |      sext_ln1118_12_fu_623      |    0    |    0    |    0    |
|          |      sext_ln1118_13_fu_635      |    0    |    0    |    0    |
|          |       sext_ln703_3_fu_651       |    0    |    0    |    0    |
|          |       sext_ln703_4_fu_655       |    0    |    0    |    0    |
|          |      sext_ln1118_14_fu_671      |    0    |    0    |    0    |
|          |        sext_ln708_fu_691        |    0    |    0    |    0    |
|          |      sext_ln1118_15_fu_719      |    0    |    0    |    0    |
|          |      sext_ln1118_16_fu_735      |    0    |    0    |    0    |
|          |        sext_ln727_fu_789        |    0    |    0    |    0    |
|          |      sext_ln1118_17_fu_812      |    0    |    0    |    0    |
|          |      sext_ln1118_18_fu_815      |    0    |    0    |    0    |
|          |       sext_ln1192_1_fu_818      |    0    |    0    |    0    |
|          |       sext_ln1192_2_fu_821      |    0    |    0    |    0    |
|          |          r_V_10_fu_837          |    0    |    0    |    0    |
|          |          r_V_12_fu_846          |    0    |    0    |    0    |
|          |       sext_ln728_5_fu_857       |    0    |    0    |    0    |
|          |          lhs_V_7_fu_861         |    0    |    0    |    0    |
|          |          rhs_V_9_fu_865         |    0    |    0    |    0    |
|          |       sext_ln703_13_fu_875      |    0    |    0    |    0    |
|          |       sext_ln1118_2_fu_892      |    0    |    0    |    0    |
|   sext   |       sext_ln1118_3_fu_903      |    0    |    0    |    0    |
|          |       sext_ln700_1_fu_907       |    0    |    0    |    0    |
|          |        sext_ln728_fu_917        |    0    |    0    |    0    |
|          |        sext_ln703_fu_930        |    0    |    0    |    0    |
|          |       sext_ln703_1_fu_933       |    0    |    0    |    0    |
|          |       sext_ln1118_6_fu_942      |    0    |    0    |    0    |
|          |       sext_ln1118_9_fu_953      |    0    |    0    |    0    |
|          |       sext_ln703_2_fu_971       |    0    |    0    |    0    |
|          |       sext_ln728_1_fu_982       |    0    |    0    |    0    |
|          |       sext_ln728_2_fu_1000      |    0    |    0    |    0    |
|          |      sext_ln1192_7_fu_1018      |    0    |    0    |    0    |
|          |         lhs_V_4_fu_1044         |    0    |    0    |    0    |
|          |         rhs_V_6_fu_1047         |    0    |    0    |    0    |
|          |      sext_ln1192_11_fu_1056     |    0    |    0    |    0    |
|          |      sext_ln1192_12_fu_1059     |    0    |    0    |    0    |
|          |      sext_ln1192_14_fu_1068     |    0    |    0    |    0    |
|          |      sext_ln1192_13_fu_1072     |    0    |    0    |    0    |
|          |      sext_ln1118_7_fu_1091      |    0    |    0    |    0    |
|          |      sext_ln1116_1_fu_1095      |    0    |    0    |    0    |
|          |       sext_ln703_5_fu_1098      |    0    |    0    |    0    |
|          |       sext_ln703_6_fu_1102      |    0    |    0    |    0    |
|          |          r_V_8_fu_1112          |    0    |    0    |    0    |
|          |       sext_ln728_3_fu_1122      |    0    |    0    |    0    |
|          |       sext_ln728_4_fu_1134      |    0    |    0    |    0    |
|          |      sext_ln1192_5_fu_1149      |    0    |    0    |    0    |
|          |      sext_ln1192_6_fu_1152      |    0    |    0    |    0    |
|          |       sext_ln708_1_fu_1164      |    0    |    0    |    0    |
|          |      sext_ln1192_8_fu_1169      |    0    |    0    |    0    |
|          |      sext_ln1192_9_fu_1178      |    0    |    0    |    0    |
|          |      sext_ln1192_10_fu_1182     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          r_V_16_fu_336          |    0    |    0    |    0    |
|          |           lhs_V_fu_358          |    0    |    0    |    0    |
|          |          lhs_V_1_fu_427         |    0    |    0    |    0    |
|          |          lhs_V_2_fu_444         |    0    |    0    |    0    |
|          |       shl_ln1118_3_fu_452       |    0    |    0    |    0    |
|          |       shl_ln1118_4_fu_470       |    0    |    0    |    0    |
|          |       shl_ln1118_5_fu_478       |    0    |    0    |    0    |
|          |          rhs_V_1_fu_534         |    0    |    0    |    0    |
|          |           r_V_s_fu_574          |    0    |    0    |    0    |
|          |       shl_ln1118_s_fu_627       |    0    |    0    |    0    |
|bitconcatenate|          lhs_V_6_fu_849         |    0    |    0    |    0    |
|          |          shl_ln_fu_885          |    0    |    0    |    0    |
|          |       shl_ln1118_1_fu_896       |    0    |    0    |    0    |
|          |           rhs_V_fu_910          |    0    |    0    |    0    |
|          |       shl_ln1118_8_fu_946       |    0    |    0    |    0    |
|          |          lhs_V_8_fu_963         |    0    |    0    |    0    |
|          |          rhs_V_2_fu_975         |    0    |    0    |    0    |
|          |          rhs_V_3_fu_992         |    0    |    0    |    0    |
|          |         rhs_V_4_fu_1010         |    0    |    0    |    0    |
|          |          r_V_17_fu_1084         |    0    |    0    |    0    |
|          |         lhs_V_5_fu_1115         |    0    |    0    |    0    |
|          |         rhs_V_8_fu_1126         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|    shl   |        shl_ln1118_fu_739        |    0    |    0    |    0    |
|          |       shl_ln1118_2_fu_744       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    51   |   1955  |  22660  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln1118_reg_1480  |    9   |
| add_ln1192_18_reg_1557|    6   |
|  add_ln1192_reg_1486  |   10   |
|   add_ln700_reg_1434  |   15   |
|  add_ln703_1_reg_1454 |    9   |
|  add_ln703_2_reg_1439 |    9   |
|   add_ln703_reg_1449  |    9   |
|  mul_ln1118_reg_1399  |   21   |
|  mul_ln700_2_reg_1404 |   15   |
|  outsin_V_12_reg_1475 |    5   |
|  outsin_V_15_reg_1516 |    5   |
|  outsin_V_17_reg_1491 |    5   |
|  outsin_V_18_reg_1496 |    5   |
|  outsin_V_19_reg_1501 |    5   |
|  outsin_V_21_reg_1470 |    5   |
|  outsin_V_5_reg_1465  |    5   |
|  outsin_V_6_reg_1531  |    5   |
|   outsin_V_reg_1459   |    5   |
|   p_Val2_12_reg_1332  |    9   |
|   p_Val2_3_reg_1352   |    9   |
|   p_Val2_4_reg_1363   |    9   |
|   p_Val2_s_reg_1339   |    9   |
|     r_V_1_reg_1526    |   12   |
|     r_V_3_reg_1552    |   19   |
|   ret_V_14_reg_1562   |   14   |
|   ret_V_16_reg_1506   |   10   |
|   ret_V_19_reg_1511   |    7   |
|   ret_V_34_reg_1542   |   10   |
|sext_ln1118_10_reg_1394|   15   |
|  sext_ln708_reg_1409  |    9   |
|     tmp_3_reg_1357    |    9   |
|trunc_ln708_11_reg_1414|    9   |
|trunc_ln708_12_reg_1419|    9   |
|trunc_ln708_13_reg_1424|    9   |
|trunc_ln708_14_reg_1547|    9   |
| trunc_ln708_1_reg_1369|    9   |
| trunc_ln708_2_reg_1374|    9   |
| trunc_ln708_3_reg_1521|    9   |
| trunc_ln708_4_reg_1379|    9   |
| trunc_ln708_5_reg_1384|    9   |
| trunc_ln708_7_reg_1389|    9   |
| trunc_ln708_8_reg_1429|    9   |
| trunc_ln708_9_reg_1537|    9   |
| trunc_ln708_s_reg_1444|    9   |
|   trunc_ln_reg_1347   |    9   |
+-----------------------+--------+
|         Total         |   415  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
| grp_generic_sincos_9_6_s_fu_237 |  p1  |   2  |   9  |   18   ||    9    |
| grp_generic_sincos_9_6_s_fu_242 |  p1  |   2  |   9  |   18   ||    9    |
| grp_generic_sincos_9_6_s_fu_247 |  p1  |   2  |   6  |   12   ||    9    |
| grp_generic_sincos_9_6_s_fu_252 |  p1  |   2  |   9  |   18   ||    9    |
| grp_generic_sincos_9_6_s_fu_292 |  p1  |   2  |   9  |   18   ||    9    |
| grp_generic_sincos_9_6_s_fu_307 |  p1  |   2  |   9  |   18   ||    9    |
| grp_generic_sincos_9_6_s_fu_317 |  p1  |   2  |   9  |   18   ||    9    |
|           grp_fu_1239           |  p0  |   2  |  15  |   30   ||    9    |
|           grp_fu_1245           |  p0  |   2  |  15  |   30   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   180  ||  5.427  ||    81   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   51   |    -   |  1955  |  22660 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   81   |
|  Register |    -   |    -   |   415  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   51   |    5   |  2370  |  22741 |
+-----------+--------+--------+--------+--------+
