/* (c) 2000-2008 HighTec EDV-Systeme GmbH */

/* block "PMU LL" of TriCore TC1766B (52 SFRs) */

#ifndef _HAVE_TRICORE_PMU_ADDRESSES_H_
#define _HAVE_TRICORE_PMU_ADDRESSES_H_

#define PMU_ID_ADDR           0xF8000508     /* "PMU Module Identification Register (LL)" */
#define PMU_RABR0_ADDR        0xF8000520     /* "Redirected Address Base Register 0" */
#define PMU_OTAR0_ADDR        0xF8000524     /* "Overlay Target Address Register 0" */
#define PMU_OMASK0_ADDR       0xF8000528     /* "Overlay Mask Register 0" */
#define PMU_RABR1_ADDR        0xF800052C     /* "Redirected Address Base Register 1" */
#define PMU_OTAR1_ADDR        0xF8000530     /* "Overlay Target Address Register 1" */
#define PMU_OMASK1_ADDR       0xF8000534     /* "Overlay Mask Register 1" */
#define PMU_RABR2_ADDR        0xF8000538     /* "Redirected Address Base Register 2" */
#define PMU_OTAR2_ADDR        0xF800053C     /* "Overlay Target Address Register 2" */
#define PMU_OMASK2_ADDR       0xF8000540     /* "Overlay Mask Register 2" */
#define PMU_RABR3_ADDR        0xF8000544     /* "Redirected Address Base Register 3" */
#define PMU_OTAR3_ADDR        0xF8000548     /* "Overlay Target Address Register 3" */
#define PMU_OMASK3_ADDR       0xF800054C     /* "Overlay Mask Register 3" */
#define PMU_RABR4_ADDR        0xF8000550     /* "Redirected Address Base Register 4" */
#define PMU_OTAR4_ADDR        0xF8000554     /* "Overlay Target Address Register 4" */
#define PMU_OMASK4_ADDR       0xF8000558     /* "Overlay Mask Register 4" */
#define PMU_RABR5_ADDR        0xF800055C     /* "Redirected Address Base Register 5" */
#define PMU_OTAR5_ADDR        0xF8000560     /* "Overlay Target Address Register 5" */
#define PMU_OMASK5_ADDR       0xF8000564     /* "Overlay Mask Register 5" */
#define PMU_RABR6_ADDR        0xF8000568     /* "Redirected Address Base Register 6" */
#define PMU_OTAR6_ADDR        0xF800056C     /* "Overlay Target Address Register 6" */
#define PMU_OMASK6_ADDR       0xF8000570     /* "Overlay Mask Register 6" */
#define PMU_RABR7_ADDR        0xF8000574     /* "Redirected Address Base Register 7" */
#define PMU_OTAR7_ADDR        0xF8000578     /* "Overlay Target Address Register 7" */
#define PMU_OMASK7_ADDR       0xF800057C     /* "Overlay Mask Register 7" */
#define PMU_RABR8_ADDR        0xF8000580     /* "Redirected Address Base Register 8" */
#define PMU_OTAR8_ADDR        0xF8000584     /* "Overlay Target Address Register 8" */
#define PMU_OMASK8_ADDR       0xF8000588     /* "Overlay Mask Register 8" */
#define PMU_RABR9_ADDR        0xF800058C     /* "Redirected Address Base Register 9" */
#define PMU_OTAR9_ADDR        0xF8000590     /* "Overlay Target Address Register 9" */
#define PMU_OMASK9_ADDR       0xF8000594     /* "Overlay Mask Register 9" */
#define PMU_RABR10_ADDR       0xF8000598     /* "Redirected Address Base Register 10" */
#define PMU_OTAR10_ADDR       0xF800059C     /* "Overlay Target Address Register 10" */
#define PMU_OMASK10_ADDR      0xF80005A0     /* "Overlay Mask Register 10" */
#define PMU_RABR11_ADDR       0xF80005A4     /* "Redirected Address Base Register 11" */
#define PMU_OTAR11_ADDR       0xF80005A8     /* "Overlay Target Address Register 11" */
#define PMU_OMASK11_ADDR      0xF80005AC     /* "Overlay Mask Register 11" */
#define PMU_RABR12_ADDR       0xF80005B0     /* "Redirected Address Base Register 12" */
#define PMU_OTAR12_ADDR       0xF80005B4     /* "Overlay Target Address Register 12" */
#define PMU_OMASK12_ADDR      0xF80005B8     /* "Overlay Mask Register 12" */
#define PMU_RABR13_ADDR       0xF80005BC     /* "Redirected Address Base Register 13" */
#define PMU_OTAR13_ADDR       0xF80005C0     /* "Overlay Target Address Register 13" */
#define PMU_OMASK13_ADDR      0xF80005C4     /* "Overlay Mask Register 13" */
#define PMU_RABR14_ADDR       0xF80005C8     /* "Redirected Address Base Register 14" */
#define PMU_OTAR14_ADDR       0xF80005CC     /* "Overlay Target Address Register 14" */
#define PMU_OMASK14_ADDR      0xF80005D0     /* "Overlay Mask Register 14" */
#define PMU_RABR15_ADDR       0xF80005D4     /* "Redirected Address Base Register 15" */
#define PMU_OTAR15_ADDR       0xF80005D8     /* "Overlay Target Address Register 15" */
#define PMU_OMASK15_ADDR      0xF80005DC     /* "Overlay Mask Register 15" */
#define PMU_CSCACTL_ADDR      0xF80005F0     /* "CPU SRAM Control Array Control Register" */
#define PMU_CSCADIN_ADDR      0xF80005F8     /* "CPU SRAM Control Array Data In Register" */
#define PMU_CSCADOUT_ADDR     0xF80005FC     /* "CPU SRAM Control Array Data Out Register" */


#endif /* _HAVE_TRICORE_PMU_ADDRESSES_H_ (block "PMU LL") */


