INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:00:24 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 load0/data_tehb/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.660ns period=5.320ns})
  Destination:            buffer8/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.660ns period=5.320ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.320ns  (clk rise@5.320ns - clk rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 1.213ns (23.362%)  route 3.979ns (76.638%))
  Logic Levels:           15  (CARRY4=2 LUT3=3 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.803 - 5.320 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1196, unset)         0.508     0.508    load0/data_tehb/control/clk
    SLICE_X19Y90         FDRE                                         r  load0/data_tehb/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y90         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  load0/data_tehb/control/fullReg_reg/Q
                         net (fo=56, routed)          0.434     1.158    mem_controller4/read_arbiter/data/fullReg
    SLICE_X22Y88         LUT5 (Prop_lut5_I4_O)        0.043     1.201 r  mem_controller4/read_arbiter/data/data_tehb/Memory[0][14]_i_1/O
                         net (fo=7, routed)           0.344     1.545    buffer0/fifo/load0_dataOut[14]
    SLICE_X19Y89         LUT5 (Prop_lut5_I1_O)        0.043     1.588 r  buffer0/fifo/Memory[0][14]_i_1/O
                         net (fo=5, routed)           0.435     2.023    buffer56/fifo/init9_outs[14]
    SLICE_X19Y93         LUT5 (Prop_lut5_I1_O)        0.043     2.066 r  buffer56/fifo/Memory[0][14]_i_1__0/O
                         net (fo=3, routed)           0.218     2.284    buffer57/fifo/init10_outs[14]
    SLICE_X19Y94         LUT3 (Prop_lut3_I1_O)        0.043     2.327 r  buffer57/fifo/dataReg[14]_i_1__2/O
                         net (fo=2, routed)           0.300     2.627    init11/control/D[4]
    SLICE_X17Y95         LUT6 (Prop_lut6_I4_O)        0.043     2.670 r  init11/control/Memory[0][0]_i_34/O
                         net (fo=1, routed)           0.250     2.920    cmpi4/Memory_reg[0][0]_i_3_1
    SLICE_X17Y92         LUT6 (Prop_lut6_I2_O)        0.043     2.963 r  cmpi4/Memory[0][0]_i_11/O
                         net (fo=1, routed)           0.000     2.963    cmpi4/Memory[0][0]_i_11_n_0
    SLICE_X17Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     3.214 r  cmpi4/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.214    cmpi4/Memory_reg[0][0]_i_3_n_0
    SLICE_X17Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.321 f  cmpi4/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=6, routed)           0.323     3.645    buffer48/fifo/result[0]
    SLICE_X16Y95         LUT3 (Prop_lut3_I0_O)        0.123     3.768 f  buffer48/fifo/transmitValue_i_4__15/O
                         net (fo=2, routed)           0.269     4.037    buffer22/transmitValue_i_2__35_1
    SLICE_X18Y96         LUT6 (Prop_lut6_I3_O)        0.043     4.080 f  buffer22/transmitValue_i_5__5/O
                         net (fo=1, routed)           0.098     4.178    buffer29/fifo/branch_ready__1
    SLICE_X18Y96         LUT6 (Prop_lut6_I3_O)        0.043     4.221 r  buffer29/fifo/transmitValue_i_2__35/O
                         net (fo=3, routed)           0.237     4.458    buffer29/fifo/transmitValue_reg_0
    SLICE_X14Y97         LUT3 (Prop_lut3_I0_O)        0.043     4.501 f  buffer29/fifo/Head[0]_i_2/O
                         net (fo=5, routed)           0.180     4.680    fork6/control/generateBlocks[10].regblock/buffer28_outs_ready
    SLICE_X15Y99         LUT5 (Prop_lut5_I2_O)        0.043     4.723 r  fork6/control/generateBlocks[10].regblock/fullReg_i_6/O
                         net (fo=1, routed)           0.386     5.110    fork6/control/generateBlocks[10].regblock/fullReg_i_6_n_0
    SLICE_X15Y98         LUT6 (Prop_lut6_I1_O)        0.043     5.153 f  fork6/control/generateBlocks[10].regblock/fullReg_i_3__7/O
                         net (fo=23, routed)          0.212     5.364    buffer7/control/dataReg_reg[0]
    SLICE_X14Y98         LUT6 (Prop_lut6_I2_O)        0.043     5.407 r  buffer7/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.293     5.700    buffer8/E[0]
    SLICE_X13Y97         FDRE                                         r  buffer8/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.320     5.320 r  
                                                      0.000     5.320 r  clk (IN)
                         net (fo=1196, unset)         0.483     5.803    buffer8/clk
    SLICE_X13Y97         FDRE                                         r  buffer8/dataReg_reg[1]/C
                         clock pessimism              0.000     5.803    
                         clock uncertainty           -0.035     5.767    
    SLICE_X13Y97         FDRE (Setup_fdre_C_CE)      -0.194     5.573    buffer8/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.573    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                 -0.127    




