
source_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001758  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080019f0  080019f0  000119f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001a00  08001a00  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08001a00  08001a00  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001a00  08001a00  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001a00  08001a00  00011a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001a04  08001a04  00011a04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  24000000  08001a08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  24000010  08001a18  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000030  08001a18  00020030  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e126  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001aa1  00000000  00000000  0002e164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006e0  00000000  00000000  0002fc08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000648  00000000  00000000  000302e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003cf18  00000000  00000000  00030930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007174  00000000  00000000  0006d848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018e454  00000000  00000000  000749bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00202e10  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a74  00000000  00000000  00202e64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080019d8 	.word	0x080019d8

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	080019d8 	.word	0x080019d8

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b3f      	ldr	r3, [pc, #252]	; (80003dc <SystemInit+0x104>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002e2:	4a3e      	ldr	r2, [pc, #248]	; (80003dc <SystemInit+0x104>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ec:	4b3b      	ldr	r3, [pc, #236]	; (80003dc <SystemInit+0x104>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a3a      	ldr	r2, [pc, #232]	; (80003dc <SystemInit+0x104>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f8:	4b39      	ldr	r3, [pc, #228]	; (80003e0 <SystemInit+0x108>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	2b06      	cmp	r3, #6
 8000302:	d807      	bhi.n	8000314 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000304:	4b36      	ldr	r3, [pc, #216]	; (80003e0 <SystemInit+0x108>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f023 030f 	bic.w	r3, r3, #15
 800030c:	4a34      	ldr	r2, [pc, #208]	; (80003e0 <SystemInit+0x108>)
 800030e:	f043 0307 	orr.w	r3, r3, #7
 8000312:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000314:	4b33      	ldr	r3, [pc, #204]	; (80003e4 <SystemInit+0x10c>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a32      	ldr	r2, [pc, #200]	; (80003e4 <SystemInit+0x10c>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000320:	4b30      	ldr	r3, [pc, #192]	; (80003e4 <SystemInit+0x10c>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000326:	4b2f      	ldr	r3, [pc, #188]	; (80003e4 <SystemInit+0x10c>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	492e      	ldr	r1, [pc, #184]	; (80003e4 <SystemInit+0x10c>)
 800032c:	4b2e      	ldr	r3, [pc, #184]	; (80003e8 <SystemInit+0x110>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000332:	4b2b      	ldr	r3, [pc, #172]	; (80003e0 <SystemInit+0x108>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 0308 	and.w	r3, r3, #8
 800033a:	2b00      	cmp	r3, #0
 800033c:	d007      	beq.n	800034e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800033e:	4b28      	ldr	r3, [pc, #160]	; (80003e0 <SystemInit+0x108>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f023 030f 	bic.w	r3, r3, #15
 8000346:	4a26      	ldr	r2, [pc, #152]	; (80003e0 <SystemInit+0x108>)
 8000348:	f043 0307 	orr.w	r3, r3, #7
 800034c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800034e:	4b25      	ldr	r3, [pc, #148]	; (80003e4 <SystemInit+0x10c>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000354:	4b23      	ldr	r3, [pc, #140]	; (80003e4 <SystemInit+0x10c>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800035a:	4b22      	ldr	r3, [pc, #136]	; (80003e4 <SystemInit+0x10c>)
 800035c:	2200      	movs	r2, #0
 800035e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000360:	4b20      	ldr	r3, [pc, #128]	; (80003e4 <SystemInit+0x10c>)
 8000362:	4a22      	ldr	r2, [pc, #136]	; (80003ec <SystemInit+0x114>)
 8000364:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000366:	4b1f      	ldr	r3, [pc, #124]	; (80003e4 <SystemInit+0x10c>)
 8000368:	4a21      	ldr	r2, [pc, #132]	; (80003f0 <SystemInit+0x118>)
 800036a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800036c:	4b1d      	ldr	r3, [pc, #116]	; (80003e4 <SystemInit+0x10c>)
 800036e:	4a21      	ldr	r2, [pc, #132]	; (80003f4 <SystemInit+0x11c>)
 8000370:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000372:	4b1c      	ldr	r3, [pc, #112]	; (80003e4 <SystemInit+0x10c>)
 8000374:	2200      	movs	r2, #0
 8000376:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000378:	4b1a      	ldr	r3, [pc, #104]	; (80003e4 <SystemInit+0x10c>)
 800037a:	4a1e      	ldr	r2, [pc, #120]	; (80003f4 <SystemInit+0x11c>)
 800037c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800037e:	4b19      	ldr	r3, [pc, #100]	; (80003e4 <SystemInit+0x10c>)
 8000380:	2200      	movs	r2, #0
 8000382:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000384:	4b17      	ldr	r3, [pc, #92]	; (80003e4 <SystemInit+0x10c>)
 8000386:	4a1b      	ldr	r2, [pc, #108]	; (80003f4 <SystemInit+0x11c>)
 8000388:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800038a:	4b16      	ldr	r3, [pc, #88]	; (80003e4 <SystemInit+0x10c>)
 800038c:	2200      	movs	r2, #0
 800038e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000390:	4b14      	ldr	r3, [pc, #80]	; (80003e4 <SystemInit+0x10c>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a13      	ldr	r2, [pc, #76]	; (80003e4 <SystemInit+0x10c>)
 8000396:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800039a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800039c:	4b11      	ldr	r3, [pc, #68]	; (80003e4 <SystemInit+0x10c>)
 800039e:	2200      	movs	r2, #0
 80003a0:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003a2:	4b15      	ldr	r3, [pc, #84]	; (80003f8 <SystemInit+0x120>)
 80003a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003a6:	4a14      	ldr	r2, [pc, #80]	; (80003f8 <SystemInit+0x120>)
 80003a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003ac:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003ae:	4b13      	ldr	r3, [pc, #76]	; (80003fc <SystemInit+0x124>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b13      	ldr	r3, [pc, #76]	; (8000400 <SystemInit+0x128>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80003ba:	d202      	bcs.n	80003c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003bc:	4b11      	ldr	r3, [pc, #68]	; (8000404 <SystemInit+0x12c>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003c2:	4b11      	ldr	r3, [pc, #68]	; (8000408 <SystemInit+0x130>)
 80003c4:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80003c8:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 80003ca:	4b04      	ldr	r3, [pc, #16]	; (80003dc <SystemInit+0x104>)
 80003cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80003d0:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 80003d2:	bf00      	nop
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr
 80003dc:	e000ed00 	.word	0xe000ed00
 80003e0:	52002000 	.word	0x52002000
 80003e4:	58024400 	.word	0x58024400
 80003e8:	eaf6ed7f 	.word	0xeaf6ed7f
 80003ec:	02020200 	.word	0x02020200
 80003f0:	01ff0000 	.word	0x01ff0000
 80003f4:	01010280 	.word	0x01010280
 80003f8:	580000c0 	.word	0x580000c0
 80003fc:	5c001000 	.word	0x5c001000
 8000400:	ffff0000 	.word	0xffff0000
 8000404:	51008108 	.word	0x51008108
 8000408:	52004000 	.word	0x52004000

0800040c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000412:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000416:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000418:	bf00      	nop
 800041a:	4b20      	ldr	r3, [pc, #128]	; (800049c <main+0x90>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000422:	2b00      	cmp	r3, #0
 8000424:	d004      	beq.n	8000430 <main+0x24>
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	1e5a      	subs	r2, r3, #1
 800042a:	607a      	str	r2, [r7, #4]
 800042c:	2b00      	cmp	r3, #0
 800042e:	dcf4      	bgt.n	800041a <main+0xe>
  if ( timeout < 0 )
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	2b00      	cmp	r3, #0
 8000434:	da01      	bge.n	800043a <main+0x2e>
  {
  Error_Handler();
 8000436:	f000 f8e5 	bl	8000604 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800043a:	f000 f957 	bl	80006ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800043e:	f000 f82f 	bl	80004a0 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000442:	4b16      	ldr	r3, [pc, #88]	; (800049c <main+0x90>)
 8000444:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000448:	4a14      	ldr	r2, [pc, #80]	; (800049c <main+0x90>)
 800044a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800044e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000452:	4b12      	ldr	r3, [pc, #72]	; (800049c <main+0x90>)
 8000454:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000458:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800045c:	603b      	str	r3, [r7, #0]
 800045e:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000460:	2000      	movs	r0, #0
 8000462:	f000 fac5 	bl	80009f0 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000466:	2100      	movs	r1, #0
 8000468:	2000      	movs	r0, #0
 800046a:	f000 fadb 	bl	8000a24 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800046e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000472:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000474:	bf00      	nop
 8000476:	4b09      	ldr	r3, [pc, #36]	; (800049c <main+0x90>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800047e:	2b00      	cmp	r3, #0
 8000480:	d104      	bne.n	800048c <main+0x80>
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	1e5a      	subs	r2, r3, #1
 8000486:	607a      	str	r2, [r7, #4]
 8000488:	2b00      	cmp	r3, #0
 800048a:	dcf4      	bgt.n	8000476 <main+0x6a>
if ( timeout < 0 )
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	2b00      	cmp	r3, #0
 8000490:	da01      	bge.n	8000496 <main+0x8a>
{
Error_Handler();
 8000492:	f000 f8b7 	bl	8000604 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000496:	f000 f88b 	bl	80005b0 <MX_GPIO_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800049a:	e7fe      	b.n	800049a <main+0x8e>
 800049c:	58024400 	.word	0x58024400

080004a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b09c      	sub	sp, #112	; 0x70
 80004a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80004aa:	224c      	movs	r2, #76	; 0x4c
 80004ac:	2100      	movs	r1, #0
 80004ae:	4618      	mov	r0, r3
 80004b0:	f001 fa8a 	bl	80019c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004b4:	1d3b      	adds	r3, r7, #4
 80004b6:	2220      	movs	r2, #32
 80004b8:	2100      	movs	r1, #0
 80004ba:	4618      	mov	r0, r3
 80004bc:	f001 fa84 	bl	80019c8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80004c0:	2004      	movs	r0, #4
 80004c2:	f000 fac3 	bl	8000a4c <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80004c6:	2300      	movs	r3, #0
 80004c8:	603b      	str	r3, [r7, #0]
 80004ca:	4b36      	ldr	r3, [pc, #216]	; (80005a4 <SystemClock_Config+0x104>)
 80004cc:	699b      	ldr	r3, [r3, #24]
 80004ce:	4a35      	ldr	r2, [pc, #212]	; (80005a4 <SystemClock_Config+0x104>)
 80004d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80004d4:	6193      	str	r3, [r2, #24]
 80004d6:	4b33      	ldr	r3, [pc, #204]	; (80005a4 <SystemClock_Config+0x104>)
 80004d8:	699b      	ldr	r3, [r3, #24]
 80004da:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80004de:	603b      	str	r3, [r7, #0]
 80004e0:	4b31      	ldr	r3, [pc, #196]	; (80005a8 <SystemClock_Config+0x108>)
 80004e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004e4:	4a30      	ldr	r2, [pc, #192]	; (80005a8 <SystemClock_Config+0x108>)
 80004e6:	f043 0301 	orr.w	r3, r3, #1
 80004ea:	62d3      	str	r3, [r2, #44]	; 0x2c
 80004ec:	4b2e      	ldr	r3, [pc, #184]	; (80005a8 <SystemClock_Config+0x108>)
 80004ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004f0:	f003 0301 	and.w	r3, r3, #1
 80004f4:	603b      	str	r3, [r7, #0]
 80004f6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80004f8:	bf00      	nop
 80004fa:	4b2a      	ldr	r3, [pc, #168]	; (80005a4 <SystemClock_Config+0x104>)
 80004fc:	699b      	ldr	r3, [r3, #24]
 80004fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000502:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000506:	d1f8      	bne.n	80004fa <SystemClock_Config+0x5a>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8000508:	4b28      	ldr	r3, [pc, #160]	; (80005ac <SystemClock_Config+0x10c>)
 800050a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800050c:	f023 0303 	bic.w	r3, r3, #3
 8000510:	4a26      	ldr	r2, [pc, #152]	; (80005ac <SystemClock_Config+0x10c>)
 8000512:	f043 0302 	orr.w	r3, r3, #2
 8000516:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 8000518:	2329      	movs	r3, #41	; 0x29
 800051a:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800051c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000520:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000522:	2301      	movs	r3, #1
 8000524:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000526:	2301      	movs	r3, #1
 8000528:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800052a:	2302      	movs	r3, #2
 800052c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800052e:	2302      	movs	r3, #2
 8000530:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8000532:	2303      	movs	r3, #3
 8000534:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000536:	233c      	movs	r3, #60	; 0x3c
 8000538:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800053a:	2302      	movs	r3, #2
 800053c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800053e:	2304      	movs	r3, #4
 8000540:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 4;
 8000542:	2304      	movs	r3, #4
 8000544:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000546:	230c      	movs	r3, #12
 8000548:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800054a:	2300      	movs	r3, #0
 800054c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800054e:	2300      	movs	r3, #0
 8000550:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000552:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000556:	4618      	mov	r0, r3
 8000558:	f000 fad2 	bl	8000b00 <HAL_RCC_OscConfig>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d001      	beq.n	8000566 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000562:	f000 f84f 	bl	8000604 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000566:	233f      	movs	r3, #63	; 0x3f
 8000568:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800056a:	2303      	movs	r3, #3
 800056c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800056e:	2300      	movs	r3, #0
 8000570:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000572:	2308      	movs	r3, #8
 8000574:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000576:	2340      	movs	r3, #64	; 0x40
 8000578:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800057a:	2340      	movs	r3, #64	; 0x40
 800057c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800057e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000582:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000584:	2340      	movs	r3, #64	; 0x40
 8000586:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000588:	1d3b      	adds	r3, r7, #4
 800058a:	2104      	movs	r1, #4
 800058c:	4618      	mov	r0, r3
 800058e:	f000 fec7 	bl	8001320 <HAL_RCC_ClockConfig>
 8000592:	4603      	mov	r3, r0
 8000594:	2b00      	cmp	r3, #0
 8000596:	d001      	beq.n	800059c <SystemClock_Config+0xfc>
  {
    Error_Handler();
 8000598:	f000 f834 	bl	8000604 <Error_Handler>
  }
}
 800059c:	bf00      	nop
 800059e:	3770      	adds	r7, #112	; 0x70
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	58024800 	.word	0x58024800
 80005a8:	58000400 	.word	0x58000400
 80005ac:	58024400 	.word	0x58024400

080005b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b083      	sub	sp, #12
 80005b4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b6:	4b12      	ldr	r3, [pc, #72]	; (8000600 <MX_GPIO_Init+0x50>)
 80005b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005bc:	4a10      	ldr	r2, [pc, #64]	; (8000600 <MX_GPIO_Init+0x50>)
 80005be:	f043 0301 	orr.w	r3, r3, #1
 80005c2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005c6:	4b0e      	ldr	r3, [pc, #56]	; (8000600 <MX_GPIO_Init+0x50>)
 80005c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005cc:	f003 0301 	and.w	r3, r3, #1
 80005d0:	607b      	str	r3, [r7, #4]
 80005d2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005d4:	4b0a      	ldr	r3, [pc, #40]	; (8000600 <MX_GPIO_Init+0x50>)
 80005d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005da:	4a09      	ldr	r2, [pc, #36]	; (8000600 <MX_GPIO_Init+0x50>)
 80005dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005e0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005e4:	4b06      	ldr	r3, [pc, #24]	; (8000600 <MX_GPIO_Init+0x50>)
 80005e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005ee:	603b      	str	r3, [r7, #0]
 80005f0:	683b      	ldr	r3, [r7, #0]

}
 80005f2:	bf00      	nop
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	58024400 	.word	0x58024400

08000604 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000608:	b672      	cpsid	i
}
 800060a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800060c:	e7fe      	b.n	800060c <Error_Handler+0x8>
	...

08000610 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000610:	b480      	push	{r7}
 8000612:	b083      	sub	sp, #12
 8000614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000616:	4b0a      	ldr	r3, [pc, #40]	; (8000640 <HAL_MspInit+0x30>)
 8000618:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800061c:	4a08      	ldr	r2, [pc, #32]	; (8000640 <HAL_MspInit+0x30>)
 800061e:	f043 0302 	orr.w	r3, r3, #2
 8000622:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000626:	4b06      	ldr	r3, [pc, #24]	; (8000640 <HAL_MspInit+0x30>)
 8000628:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800062c:	f003 0302 	and.w	r3, r3, #2
 8000630:	607b      	str	r3, [r7, #4]
 8000632:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000634:	bf00      	nop
 8000636:	370c      	adds	r7, #12
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr
 8000640:	58024400 	.word	0x58024400

08000644 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000648:	e7fe      	b.n	8000648 <NMI_Handler+0x4>

0800064a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800064a:	b480      	push	{r7}
 800064c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800064e:	e7fe      	b.n	800064e <HardFault_Handler+0x4>

08000650 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000654:	e7fe      	b.n	8000654 <MemManage_Handler+0x4>

08000656 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000656:	b480      	push	{r7}
 8000658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800065a:	e7fe      	b.n	800065a <BusFault_Handler+0x4>

0800065c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000660:	e7fe      	b.n	8000660 <UsageFault_Handler+0x4>

08000662 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000662:	b480      	push	{r7}
 8000664:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000666:	bf00      	nop
 8000668:	46bd      	mov	sp, r7
 800066a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066e:	4770      	bx	lr

08000670 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000674:	bf00      	nop
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr

0800067e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800067e:	b480      	push	{r7}
 8000680:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000682:	bf00      	nop
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr

0800068c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000690:	f000 f89e 	bl	80007d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000694:	bf00      	nop
 8000696:	bd80      	pop	{r7, pc}

08000698 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000698:	f8df d034 	ldr.w	sp, [pc, #52]	; 80006d0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800069c:	f7ff fe1c 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006a0:	480c      	ldr	r0, [pc, #48]	; (80006d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80006a2:	490d      	ldr	r1, [pc, #52]	; (80006d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80006a4:	4a0d      	ldr	r2, [pc, #52]	; (80006dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80006a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006a8:	e002      	b.n	80006b0 <LoopCopyDataInit>

080006aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006ae:	3304      	adds	r3, #4

080006b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006b4:	d3f9      	bcc.n	80006aa <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006b6:	4a0a      	ldr	r2, [pc, #40]	; (80006e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80006b8:	4c0a      	ldr	r4, [pc, #40]	; (80006e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80006ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006bc:	e001      	b.n	80006c2 <LoopFillZerobss>

080006be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006c0:	3204      	adds	r2, #4

080006c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006c4:	d3fb      	bcc.n	80006be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006c6:	f001 f95b 	bl	8001980 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80006ca:	f7ff fe9f 	bl	800040c <main>
  bx  lr
 80006ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80006d0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80006d4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80006d8:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80006dc:	08001a08 	.word	0x08001a08
  ldr r2, =_sbss
 80006e0:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80006e4:	24000030 	.word	0x24000030

080006e8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80006e8:	e7fe      	b.n	80006e8 <ADC3_IRQHandler>
	...

080006ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006f2:	2003      	movs	r0, #3
 80006f4:	f000 f94a 	bl	800098c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80006f8:	f000 ffc8 	bl	800168c <HAL_RCC_GetSysClockFreq>
 80006fc:	4602      	mov	r2, r0
 80006fe:	4b15      	ldr	r3, [pc, #84]	; (8000754 <HAL_Init+0x68>)
 8000700:	699b      	ldr	r3, [r3, #24]
 8000702:	0a1b      	lsrs	r3, r3, #8
 8000704:	f003 030f 	and.w	r3, r3, #15
 8000708:	4913      	ldr	r1, [pc, #76]	; (8000758 <HAL_Init+0x6c>)
 800070a:	5ccb      	ldrb	r3, [r1, r3]
 800070c:	f003 031f 	and.w	r3, r3, #31
 8000710:	fa22 f303 	lsr.w	r3, r2, r3
 8000714:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000716:	4b0f      	ldr	r3, [pc, #60]	; (8000754 <HAL_Init+0x68>)
 8000718:	699b      	ldr	r3, [r3, #24]
 800071a:	f003 030f 	and.w	r3, r3, #15
 800071e:	4a0e      	ldr	r2, [pc, #56]	; (8000758 <HAL_Init+0x6c>)
 8000720:	5cd3      	ldrb	r3, [r2, r3]
 8000722:	f003 031f 	and.w	r3, r3, #31
 8000726:	687a      	ldr	r2, [r7, #4]
 8000728:	fa22 f303 	lsr.w	r3, r2, r3
 800072c:	4a0b      	ldr	r2, [pc, #44]	; (800075c <HAL_Init+0x70>)
 800072e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000730:	4a0b      	ldr	r2, [pc, #44]	; (8000760 <HAL_Init+0x74>)
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000736:	200f      	movs	r0, #15
 8000738:	f000 f814 	bl	8000764 <HAL_InitTick>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000742:	2301      	movs	r3, #1
 8000744:	e002      	b.n	800074c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000746:	f7ff ff63 	bl	8000610 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800074a:	2300      	movs	r3, #0
}
 800074c:	4618      	mov	r0, r3
 800074e:	3708      	adds	r7, #8
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	58024400 	.word	0x58024400
 8000758:	080019f0 	.word	0x080019f0
 800075c:	24000004 	.word	0x24000004
 8000760:	24000000 	.word	0x24000000

08000764 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800076c:	4b15      	ldr	r3, [pc, #84]	; (80007c4 <HAL_InitTick+0x60>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	2b00      	cmp	r3, #0
 8000772:	d101      	bne.n	8000778 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000774:	2301      	movs	r3, #1
 8000776:	e021      	b.n	80007bc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000778:	4b13      	ldr	r3, [pc, #76]	; (80007c8 <HAL_InitTick+0x64>)
 800077a:	681a      	ldr	r2, [r3, #0]
 800077c:	4b11      	ldr	r3, [pc, #68]	; (80007c4 <HAL_InitTick+0x60>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	4619      	mov	r1, r3
 8000782:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000786:	fbb3 f3f1 	udiv	r3, r3, r1
 800078a:	fbb2 f3f3 	udiv	r3, r2, r3
 800078e:	4618      	mov	r0, r3
 8000790:	f000 f921 	bl	80009d6 <HAL_SYSTICK_Config>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800079a:	2301      	movs	r3, #1
 800079c:	e00e      	b.n	80007bc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	2b0f      	cmp	r3, #15
 80007a2:	d80a      	bhi.n	80007ba <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007a4:	2200      	movs	r2, #0
 80007a6:	6879      	ldr	r1, [r7, #4]
 80007a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80007ac:	f000 f8f9 	bl	80009a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007b0:	4a06      	ldr	r2, [pc, #24]	; (80007cc <HAL_InitTick+0x68>)
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007b6:	2300      	movs	r3, #0
 80007b8:	e000      	b.n	80007bc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80007ba:	2301      	movs	r3, #1
}
 80007bc:	4618      	mov	r0, r3
 80007be:	3708      	adds	r7, #8
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	2400000c 	.word	0x2400000c
 80007c8:	24000000 	.word	0x24000000
 80007cc:	24000008 	.word	0x24000008

080007d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007d4:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <HAL_IncTick+0x20>)
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	461a      	mov	r2, r3
 80007da:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <HAL_IncTick+0x24>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	4413      	add	r3, r2
 80007e0:	4a04      	ldr	r2, [pc, #16]	; (80007f4 <HAL_IncTick+0x24>)
 80007e2:	6013      	str	r3, [r2, #0]
}
 80007e4:	bf00      	nop
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	2400000c 	.word	0x2400000c
 80007f4:	2400002c 	.word	0x2400002c

080007f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  return uwTick;
 80007fc:	4b03      	ldr	r3, [pc, #12]	; (800080c <HAL_GetTick+0x14>)
 80007fe:	681b      	ldr	r3, [r3, #0]
}
 8000800:	4618      	mov	r0, r3
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	2400002c 	.word	0x2400002c

08000810 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000814:	4b03      	ldr	r3, [pc, #12]	; (8000824 <HAL_GetREVID+0x14>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	0c1b      	lsrs	r3, r3, #16
}
 800081a:	4618      	mov	r0, r3
 800081c:	46bd      	mov	sp, r7
 800081e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000822:	4770      	bx	lr
 8000824:	5c001000 	.word	0x5c001000

08000828 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000828:	b480      	push	{r7}
 800082a:	b085      	sub	sp, #20
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	f003 0307 	and.w	r3, r3, #7
 8000836:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000838:	4b0b      	ldr	r3, [pc, #44]	; (8000868 <__NVIC_SetPriorityGrouping+0x40>)
 800083a:	68db      	ldr	r3, [r3, #12]
 800083c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800083e:	68ba      	ldr	r2, [r7, #8]
 8000840:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000844:	4013      	ands	r3, r2
 8000846:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000848:	68fb      	ldr	r3, [r7, #12]
 800084a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800084c:	68bb      	ldr	r3, [r7, #8]
 800084e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000850:	4b06      	ldr	r3, [pc, #24]	; (800086c <__NVIC_SetPriorityGrouping+0x44>)
 8000852:	4313      	orrs	r3, r2
 8000854:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000856:	4a04      	ldr	r2, [pc, #16]	; (8000868 <__NVIC_SetPriorityGrouping+0x40>)
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	60d3      	str	r3, [r2, #12]
}
 800085c:	bf00      	nop
 800085e:	3714      	adds	r7, #20
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr
 8000868:	e000ed00 	.word	0xe000ed00
 800086c:	05fa0000 	.word	0x05fa0000

08000870 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000874:	4b04      	ldr	r3, [pc, #16]	; (8000888 <__NVIC_GetPriorityGrouping+0x18>)
 8000876:	68db      	ldr	r3, [r3, #12]
 8000878:	0a1b      	lsrs	r3, r3, #8
 800087a:	f003 0307 	and.w	r3, r3, #7
}
 800087e:	4618      	mov	r0, r3
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr
 8000888:	e000ed00 	.word	0xe000ed00

0800088c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	4603      	mov	r3, r0
 8000894:	6039      	str	r1, [r7, #0]
 8000896:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000898:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800089c:	2b00      	cmp	r3, #0
 800089e:	db0a      	blt.n	80008b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	b2da      	uxtb	r2, r3
 80008a4:	490c      	ldr	r1, [pc, #48]	; (80008d8 <__NVIC_SetPriority+0x4c>)
 80008a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008aa:	0112      	lsls	r2, r2, #4
 80008ac:	b2d2      	uxtb	r2, r2
 80008ae:	440b      	add	r3, r1
 80008b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008b4:	e00a      	b.n	80008cc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	b2da      	uxtb	r2, r3
 80008ba:	4908      	ldr	r1, [pc, #32]	; (80008dc <__NVIC_SetPriority+0x50>)
 80008bc:	88fb      	ldrh	r3, [r7, #6]
 80008be:	f003 030f 	and.w	r3, r3, #15
 80008c2:	3b04      	subs	r3, #4
 80008c4:	0112      	lsls	r2, r2, #4
 80008c6:	b2d2      	uxtb	r2, r2
 80008c8:	440b      	add	r3, r1
 80008ca:	761a      	strb	r2, [r3, #24]
}
 80008cc:	bf00      	nop
 80008ce:	370c      	adds	r7, #12
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr
 80008d8:	e000e100 	.word	0xe000e100
 80008dc:	e000ed00 	.word	0xe000ed00

080008e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b089      	sub	sp, #36	; 0x24
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	60f8      	str	r0, [r7, #12]
 80008e8:	60b9      	str	r1, [r7, #8]
 80008ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	f003 0307 	and.w	r3, r3, #7
 80008f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008f4:	69fb      	ldr	r3, [r7, #28]
 80008f6:	f1c3 0307 	rsb	r3, r3, #7
 80008fa:	2b04      	cmp	r3, #4
 80008fc:	bf28      	it	cs
 80008fe:	2304      	movcs	r3, #4
 8000900:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000902:	69fb      	ldr	r3, [r7, #28]
 8000904:	3304      	adds	r3, #4
 8000906:	2b06      	cmp	r3, #6
 8000908:	d902      	bls.n	8000910 <NVIC_EncodePriority+0x30>
 800090a:	69fb      	ldr	r3, [r7, #28]
 800090c:	3b03      	subs	r3, #3
 800090e:	e000      	b.n	8000912 <NVIC_EncodePriority+0x32>
 8000910:	2300      	movs	r3, #0
 8000912:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000914:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000918:	69bb      	ldr	r3, [r7, #24]
 800091a:	fa02 f303 	lsl.w	r3, r2, r3
 800091e:	43da      	mvns	r2, r3
 8000920:	68bb      	ldr	r3, [r7, #8]
 8000922:	401a      	ands	r2, r3
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000928:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800092c:	697b      	ldr	r3, [r7, #20]
 800092e:	fa01 f303 	lsl.w	r3, r1, r3
 8000932:	43d9      	mvns	r1, r3
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000938:	4313      	orrs	r3, r2
         );
}
 800093a:	4618      	mov	r0, r3
 800093c:	3724      	adds	r7, #36	; 0x24
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr
	...

08000948 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	3b01      	subs	r3, #1
 8000954:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000958:	d301      	bcc.n	800095e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800095a:	2301      	movs	r3, #1
 800095c:	e00f      	b.n	800097e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800095e:	4a0a      	ldr	r2, [pc, #40]	; (8000988 <SysTick_Config+0x40>)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	3b01      	subs	r3, #1
 8000964:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000966:	210f      	movs	r1, #15
 8000968:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800096c:	f7ff ff8e 	bl	800088c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000970:	4b05      	ldr	r3, [pc, #20]	; (8000988 <SysTick_Config+0x40>)
 8000972:	2200      	movs	r2, #0
 8000974:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000976:	4b04      	ldr	r3, [pc, #16]	; (8000988 <SysTick_Config+0x40>)
 8000978:	2207      	movs	r2, #7
 800097a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800097c:	2300      	movs	r3, #0
}
 800097e:	4618      	mov	r0, r3
 8000980:	3708      	adds	r7, #8
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	e000e010 	.word	0xe000e010

0800098c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000994:	6878      	ldr	r0, [r7, #4]
 8000996:	f7ff ff47 	bl	8000828 <__NVIC_SetPriorityGrouping>
}
 800099a:	bf00      	nop
 800099c:	3708      	adds	r7, #8
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009a2:	b580      	push	{r7, lr}
 80009a4:	b086      	sub	sp, #24
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	4603      	mov	r3, r0
 80009aa:	60b9      	str	r1, [r7, #8]
 80009ac:	607a      	str	r2, [r7, #4]
 80009ae:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80009b0:	f7ff ff5e 	bl	8000870 <__NVIC_GetPriorityGrouping>
 80009b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009b6:	687a      	ldr	r2, [r7, #4]
 80009b8:	68b9      	ldr	r1, [r7, #8]
 80009ba:	6978      	ldr	r0, [r7, #20]
 80009bc:	f7ff ff90 	bl	80008e0 <NVIC_EncodePriority>
 80009c0:	4602      	mov	r2, r0
 80009c2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80009c6:	4611      	mov	r1, r2
 80009c8:	4618      	mov	r0, r3
 80009ca:	f7ff ff5f 	bl	800088c <__NVIC_SetPriority>
}
 80009ce:	bf00      	nop
 80009d0:	3718      	adds	r7, #24
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}

080009d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009d6:	b580      	push	{r7, lr}
 80009d8:	b082      	sub	sp, #8
 80009da:	af00      	add	r7, sp, #0
 80009dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009de:	6878      	ldr	r0, [r7, #4]
 80009e0:	f7ff ffb2 	bl	8000948 <SysTick_Config>
 80009e4:	4603      	mov	r3, r0
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	3708      	adds	r7, #8
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
	...

080009f0 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80009f8:	4a08      	ldr	r2, [pc, #32]	; (8000a1c <HAL_HSEM_FastTake+0x2c>)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	3320      	adds	r3, #32
 80009fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a02:	4a07      	ldr	r2, [pc, #28]	; (8000a20 <HAL_HSEM_FastTake+0x30>)
 8000a04:	4293      	cmp	r3, r2
 8000a06:	d101      	bne.n	8000a0c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	e000      	b.n	8000a0e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8000a0c:	2301      	movs	r3, #1
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	370c      	adds	r7, #12
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	58026400 	.word	0x58026400
 8000a20:	80000300 	.word	0x80000300

08000a24 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8000a2e:	4906      	ldr	r1, [pc, #24]	; (8000a48 <HAL_HSEM_Release+0x24>)
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8000a3c:	bf00      	nop
 8000a3e:	370c      	adds	r7, #12
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr
 8000a48:	58026400 	.word	0x58026400

08000a4c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8000a54:	4b29      	ldr	r3, [pc, #164]	; (8000afc <HAL_PWREx_ConfigSupply+0xb0>)
 8000a56:	68db      	ldr	r3, [r3, #12]
 8000a58:	f003 0307 	and.w	r3, r3, #7
 8000a5c:	2b06      	cmp	r3, #6
 8000a5e:	d00a      	beq.n	8000a76 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8000a60:	4b26      	ldr	r3, [pc, #152]	; (8000afc <HAL_PWREx_ConfigSupply+0xb0>)
 8000a62:	68db      	ldr	r3, [r3, #12]
 8000a64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a68:	687a      	ldr	r2, [r7, #4]
 8000a6a:	429a      	cmp	r2, r3
 8000a6c:	d001      	beq.n	8000a72 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	e040      	b.n	8000af4 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8000a72:	2300      	movs	r3, #0
 8000a74:	e03e      	b.n	8000af4 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8000a76:	4b21      	ldr	r3, [pc, #132]	; (8000afc <HAL_PWREx_ConfigSupply+0xb0>)
 8000a78:	68db      	ldr	r3, [r3, #12]
 8000a7a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8000a7e:	491f      	ldr	r1, [pc, #124]	; (8000afc <HAL_PWREx_ConfigSupply+0xb0>)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	4313      	orrs	r3, r2
 8000a84:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8000a86:	f7ff feb7 	bl	80007f8 <HAL_GetTick>
 8000a8a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8000a8c:	e009      	b.n	8000aa2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8000a8e:	f7ff feb3 	bl	80007f8 <HAL_GetTick>
 8000a92:	4602      	mov	r2, r0
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	1ad3      	subs	r3, r2, r3
 8000a98:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a9c:	d901      	bls.n	8000aa2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	e028      	b.n	8000af4 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8000aa2:	4b16      	ldr	r3, [pc, #88]	; (8000afc <HAL_PWREx_ConfigSupply+0xb0>)
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000aaa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000aae:	d1ee      	bne.n	8000a8e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2b1e      	cmp	r3, #30
 8000ab4:	d008      	beq.n	8000ac8 <HAL_PWREx_ConfigSupply+0x7c>
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2b2e      	cmp	r3, #46	; 0x2e
 8000aba:	d005      	beq.n	8000ac8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2b1d      	cmp	r3, #29
 8000ac0:	d002      	beq.n	8000ac8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	2b2d      	cmp	r3, #45	; 0x2d
 8000ac6:	d114      	bne.n	8000af2 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8000ac8:	f7ff fe96 	bl	80007f8 <HAL_GetTick>
 8000acc:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8000ace:	e009      	b.n	8000ae4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8000ad0:	f7ff fe92 	bl	80007f8 <HAL_GetTick>
 8000ad4:	4602      	mov	r2, r0
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	1ad3      	subs	r3, r2, r3
 8000ada:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000ade:	d901      	bls.n	8000ae4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	e007      	b.n	8000af4 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8000ae4:	4b05      	ldr	r3, [pc, #20]	; (8000afc <HAL_PWREx_ConfigSupply+0xb0>)
 8000ae6:	68db      	ldr	r3, [r3, #12]
 8000ae8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000aec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000af0:	d1ee      	bne.n	8000ad0 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8000af2:	2300      	movs	r3, #0
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	3710      	adds	r7, #16
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	58024800 	.word	0x58024800

08000b00 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b08c      	sub	sp, #48	; 0x30
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d101      	bne.n	8000b12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b0e:	2301      	movs	r3, #1
 8000b10:	e3ff      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f003 0301 	and.w	r3, r3, #1
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	f000 8087 	beq.w	8000c2e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000b20:	4b99      	ldr	r3, [pc, #612]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000b22:	691b      	ldr	r3, [r3, #16]
 8000b24:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000b28:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000b2a:	4b97      	ldr	r3, [pc, #604]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b2e:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8000b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b32:	2b10      	cmp	r3, #16
 8000b34:	d007      	beq.n	8000b46 <HAL_RCC_OscConfig+0x46>
 8000b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b38:	2b18      	cmp	r3, #24
 8000b3a:	d110      	bne.n	8000b5e <HAL_RCC_OscConfig+0x5e>
 8000b3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b3e:	f003 0303 	and.w	r3, r3, #3
 8000b42:	2b02      	cmp	r3, #2
 8000b44:	d10b      	bne.n	8000b5e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b46:	4b90      	ldr	r3, [pc, #576]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d06c      	beq.n	8000c2c <HAL_RCC_OscConfig+0x12c>
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	685b      	ldr	r3, [r3, #4]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d168      	bne.n	8000c2c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	e3d9      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	685b      	ldr	r3, [r3, #4]
 8000b62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b66:	d106      	bne.n	8000b76 <HAL_RCC_OscConfig+0x76>
 8000b68:	4b87      	ldr	r3, [pc, #540]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a86      	ldr	r2, [pc, #536]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000b6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b72:	6013      	str	r3, [r2, #0]
 8000b74:	e02e      	b.n	8000bd4 <HAL_RCC_OscConfig+0xd4>
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	685b      	ldr	r3, [r3, #4]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d10c      	bne.n	8000b98 <HAL_RCC_OscConfig+0x98>
 8000b7e:	4b82      	ldr	r3, [pc, #520]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	4a81      	ldr	r2, [pc, #516]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000b84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b88:	6013      	str	r3, [r2, #0]
 8000b8a:	4b7f      	ldr	r3, [pc, #508]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4a7e      	ldr	r2, [pc, #504]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000b90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b94:	6013      	str	r3, [r2, #0]
 8000b96:	e01d      	b.n	8000bd4 <HAL_RCC_OscConfig+0xd4>
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ba0:	d10c      	bne.n	8000bbc <HAL_RCC_OscConfig+0xbc>
 8000ba2:	4b79      	ldr	r3, [pc, #484]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a78      	ldr	r2, [pc, #480]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000ba8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bac:	6013      	str	r3, [r2, #0]
 8000bae:	4b76      	ldr	r3, [pc, #472]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a75      	ldr	r2, [pc, #468]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000bb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bb8:	6013      	str	r3, [r2, #0]
 8000bba:	e00b      	b.n	8000bd4 <HAL_RCC_OscConfig+0xd4>
 8000bbc:	4b72      	ldr	r3, [pc, #456]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a71      	ldr	r2, [pc, #452]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000bc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bc6:	6013      	str	r3, [r2, #0]
 8000bc8:	4b6f      	ldr	r3, [pc, #444]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4a6e      	ldr	r2, [pc, #440]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000bce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d013      	beq.n	8000c04 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000bdc:	f7ff fe0c 	bl	80007f8 <HAL_GetTick>
 8000be0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000be2:	e008      	b.n	8000bf6 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000be4:	f7ff fe08 	bl	80007f8 <HAL_GetTick>
 8000be8:	4602      	mov	r2, r0
 8000bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bec:	1ad3      	subs	r3, r2, r3
 8000bee:	2b64      	cmp	r3, #100	; 0x64
 8000bf0:	d901      	bls.n	8000bf6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000bf2:	2303      	movs	r3, #3
 8000bf4:	e38d      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000bf6:	4b64      	ldr	r3, [pc, #400]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d0f0      	beq.n	8000be4 <HAL_RCC_OscConfig+0xe4>
 8000c02:	e014      	b.n	8000c2e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c04:	f7ff fdf8 	bl	80007f8 <HAL_GetTick>
 8000c08:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000c0a:	e008      	b.n	8000c1e <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c0c:	f7ff fdf4 	bl	80007f8 <HAL_GetTick>
 8000c10:	4602      	mov	r2, r0
 8000c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c14:	1ad3      	subs	r3, r2, r3
 8000c16:	2b64      	cmp	r3, #100	; 0x64
 8000c18:	d901      	bls.n	8000c1e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	e379      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000c1e:	4b5a      	ldr	r3, [pc, #360]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d1f0      	bne.n	8000c0c <HAL_RCC_OscConfig+0x10c>
 8000c2a:	e000      	b.n	8000c2e <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f003 0302 	and.w	r3, r3, #2
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	f000 80ae 	beq.w	8000d98 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c3c:	4b52      	ldr	r3, [pc, #328]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000c3e:	691b      	ldr	r3, [r3, #16]
 8000c40:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000c44:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000c46:	4b50      	ldr	r3, [pc, #320]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c4a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8000c4c:	6a3b      	ldr	r3, [r7, #32]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d007      	beq.n	8000c62 <HAL_RCC_OscConfig+0x162>
 8000c52:	6a3b      	ldr	r3, [r7, #32]
 8000c54:	2b18      	cmp	r3, #24
 8000c56:	d13a      	bne.n	8000cce <HAL_RCC_OscConfig+0x1ce>
 8000c58:	69fb      	ldr	r3, [r7, #28]
 8000c5a:	f003 0303 	and.w	r3, r3, #3
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d135      	bne.n	8000cce <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000c62:	4b49      	ldr	r3, [pc, #292]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	f003 0304 	and.w	r3, r3, #4
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d005      	beq.n	8000c7a <HAL_RCC_OscConfig+0x17a>
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	68db      	ldr	r3, [r3, #12]
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d101      	bne.n	8000c7a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8000c76:	2301      	movs	r3, #1
 8000c78:	e34b      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c7a:	f7ff fdc9 	bl	8000810 <HAL_GetREVID>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	f241 0203 	movw	r2, #4099	; 0x1003
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d817      	bhi.n	8000cb8 <HAL_RCC_OscConfig+0x1b8>
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	691b      	ldr	r3, [r3, #16]
 8000c8c:	2b40      	cmp	r3, #64	; 0x40
 8000c8e:	d108      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x1a2>
 8000c90:	4b3d      	ldr	r3, [pc, #244]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8000c98:	4a3b      	ldr	r2, [pc, #236]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000c9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c9e:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000ca0:	e07a      	b.n	8000d98 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ca2:	4b39      	ldr	r3, [pc, #228]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	691b      	ldr	r3, [r3, #16]
 8000cae:	031b      	lsls	r3, r3, #12
 8000cb0:	4935      	ldr	r1, [pc, #212]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000cb6:	e06f      	b.n	8000d98 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cb8:	4b33      	ldr	r3, [pc, #204]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	691b      	ldr	r3, [r3, #16]
 8000cc4:	061b      	lsls	r3, r3, #24
 8000cc6:	4930      	ldr	r1, [pc, #192]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000ccc:	e064      	b.n	8000d98 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	68db      	ldr	r3, [r3, #12]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d045      	beq.n	8000d62 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8000cd6:	4b2c      	ldr	r3, [pc, #176]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f023 0219 	bic.w	r2, r3, #25
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	68db      	ldr	r3, [r3, #12]
 8000ce2:	4929      	ldr	r1, [pc, #164]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000ce4:	4313      	orrs	r3, r2
 8000ce6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ce8:	f7ff fd86 	bl	80007f8 <HAL_GetTick>
 8000cec:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000cee:	e008      	b.n	8000d02 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cf0:	f7ff fd82 	bl	80007f8 <HAL_GetTick>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	2b02      	cmp	r3, #2
 8000cfc:	d901      	bls.n	8000d02 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8000cfe:	2303      	movs	r3, #3
 8000d00:	e307      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000d02:	4b21      	ldr	r3, [pc, #132]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f003 0304 	and.w	r3, r3, #4
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d0f0      	beq.n	8000cf0 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d0e:	f7ff fd7f 	bl	8000810 <HAL_GetREVID>
 8000d12:	4603      	mov	r3, r0
 8000d14:	f241 0203 	movw	r2, #4099	; 0x1003
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d817      	bhi.n	8000d4c <HAL_RCC_OscConfig+0x24c>
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	691b      	ldr	r3, [r3, #16]
 8000d20:	2b40      	cmp	r3, #64	; 0x40
 8000d22:	d108      	bne.n	8000d36 <HAL_RCC_OscConfig+0x236>
 8000d24:	4b18      	ldr	r3, [pc, #96]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8000d2c:	4a16      	ldr	r2, [pc, #88]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000d2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d32:	6053      	str	r3, [r2, #4]
 8000d34:	e030      	b.n	8000d98 <HAL_RCC_OscConfig+0x298>
 8000d36:	4b14      	ldr	r3, [pc, #80]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	691b      	ldr	r3, [r3, #16]
 8000d42:	031b      	lsls	r3, r3, #12
 8000d44:	4910      	ldr	r1, [pc, #64]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000d46:	4313      	orrs	r3, r2
 8000d48:	604b      	str	r3, [r1, #4]
 8000d4a:	e025      	b.n	8000d98 <HAL_RCC_OscConfig+0x298>
 8000d4c:	4b0e      	ldr	r3, [pc, #56]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	691b      	ldr	r3, [r3, #16]
 8000d58:	061b      	lsls	r3, r3, #24
 8000d5a:	490b      	ldr	r1, [pc, #44]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	604b      	str	r3, [r1, #4]
 8000d60:	e01a      	b.n	8000d98 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d62:	4b09      	ldr	r3, [pc, #36]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a08      	ldr	r2, [pc, #32]	; (8000d88 <HAL_RCC_OscConfig+0x288>)
 8000d68:	f023 0301 	bic.w	r3, r3, #1
 8000d6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d6e:	f7ff fd43 	bl	80007f8 <HAL_GetTick>
 8000d72:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000d74:	e00a      	b.n	8000d8c <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d76:	f7ff fd3f 	bl	80007f8 <HAL_GetTick>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d7e:	1ad3      	subs	r3, r2, r3
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	d903      	bls.n	8000d8c <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8000d84:	2303      	movs	r3, #3
 8000d86:	e2c4      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
 8000d88:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000d8c:	4ba4      	ldr	r3, [pc, #656]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f003 0304 	and.w	r3, r3, #4
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d1ee      	bne.n	8000d76 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f003 0310 	and.w	r3, r3, #16
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	f000 80a9 	beq.w	8000ef8 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000da6:	4b9e      	ldr	r3, [pc, #632]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000da8:	691b      	ldr	r3, [r3, #16]
 8000daa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000dae:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8000db0:	4b9b      	ldr	r3, [pc, #620]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000db4:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8000db6:	69bb      	ldr	r3, [r7, #24]
 8000db8:	2b08      	cmp	r3, #8
 8000dba:	d007      	beq.n	8000dcc <HAL_RCC_OscConfig+0x2cc>
 8000dbc:	69bb      	ldr	r3, [r7, #24]
 8000dbe:	2b18      	cmp	r3, #24
 8000dc0:	d13a      	bne.n	8000e38 <HAL_RCC_OscConfig+0x338>
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	f003 0303 	and.w	r3, r3, #3
 8000dc8:	2b01      	cmp	r3, #1
 8000dca:	d135      	bne.n	8000e38 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8000dcc:	4b94      	ldr	r3, [pc, #592]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d005      	beq.n	8000de4 <HAL_RCC_OscConfig+0x2e4>
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	69db      	ldr	r3, [r3, #28]
 8000ddc:	2b80      	cmp	r3, #128	; 0x80
 8000dde:	d001      	beq.n	8000de4 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8000de0:	2301      	movs	r3, #1
 8000de2:	e296      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8000de4:	f7ff fd14 	bl	8000810 <HAL_GetREVID>
 8000de8:	4603      	mov	r3, r0
 8000dea:	f241 0203 	movw	r2, #4099	; 0x1003
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d817      	bhi.n	8000e22 <HAL_RCC_OscConfig+0x322>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	6a1b      	ldr	r3, [r3, #32]
 8000df6:	2b20      	cmp	r3, #32
 8000df8:	d108      	bne.n	8000e0c <HAL_RCC_OscConfig+0x30c>
 8000dfa:	4b89      	ldr	r3, [pc, #548]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8000e02:	4a87      	ldr	r2, [pc, #540]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000e04:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000e08:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8000e0a:	e075      	b.n	8000ef8 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8000e0c:	4b84      	ldr	r3, [pc, #528]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	6a1b      	ldr	r3, [r3, #32]
 8000e18:	069b      	lsls	r3, r3, #26
 8000e1a:	4981      	ldr	r1, [pc, #516]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8000e20:	e06a      	b.n	8000ef8 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8000e22:	4b7f      	ldr	r3, [pc, #508]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000e24:	68db      	ldr	r3, [r3, #12]
 8000e26:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6a1b      	ldr	r3, [r3, #32]
 8000e2e:	061b      	lsls	r3, r3, #24
 8000e30:	497b      	ldr	r1, [pc, #492]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000e32:	4313      	orrs	r3, r2
 8000e34:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8000e36:	e05f      	b.n	8000ef8 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	69db      	ldr	r3, [r3, #28]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d042      	beq.n	8000ec6 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8000e40:	4b77      	ldr	r3, [pc, #476]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a76      	ldr	r2, [pc, #472]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000e46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e4c:	f7ff fcd4 	bl	80007f8 <HAL_GetTick>
 8000e50:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8000e52:	e008      	b.n	8000e66 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8000e54:	f7ff fcd0 	bl	80007f8 <HAL_GetTick>
 8000e58:	4602      	mov	r2, r0
 8000e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e5c:	1ad3      	subs	r3, r2, r3
 8000e5e:	2b02      	cmp	r3, #2
 8000e60:	d901      	bls.n	8000e66 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8000e62:	2303      	movs	r3, #3
 8000e64:	e255      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8000e66:	4b6e      	ldr	r3, [pc, #440]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d0f0      	beq.n	8000e54 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8000e72:	f7ff fccd 	bl	8000810 <HAL_GetREVID>
 8000e76:	4603      	mov	r3, r0
 8000e78:	f241 0203 	movw	r2, #4099	; 0x1003
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	d817      	bhi.n	8000eb0 <HAL_RCC_OscConfig+0x3b0>
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	6a1b      	ldr	r3, [r3, #32]
 8000e84:	2b20      	cmp	r3, #32
 8000e86:	d108      	bne.n	8000e9a <HAL_RCC_OscConfig+0x39a>
 8000e88:	4b65      	ldr	r3, [pc, #404]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8000e90:	4a63      	ldr	r2, [pc, #396]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000e92:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000e96:	6053      	str	r3, [r2, #4]
 8000e98:	e02e      	b.n	8000ef8 <HAL_RCC_OscConfig+0x3f8>
 8000e9a:	4b61      	ldr	r3, [pc, #388]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000e9c:	685b      	ldr	r3, [r3, #4]
 8000e9e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	6a1b      	ldr	r3, [r3, #32]
 8000ea6:	069b      	lsls	r3, r3, #26
 8000ea8:	495d      	ldr	r1, [pc, #372]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	604b      	str	r3, [r1, #4]
 8000eae:	e023      	b.n	8000ef8 <HAL_RCC_OscConfig+0x3f8>
 8000eb0:	4b5b      	ldr	r3, [pc, #364]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	6a1b      	ldr	r3, [r3, #32]
 8000ebc:	061b      	lsls	r3, r3, #24
 8000ebe:	4958      	ldr	r1, [pc, #352]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000ec0:	4313      	orrs	r3, r2
 8000ec2:	60cb      	str	r3, [r1, #12]
 8000ec4:	e018      	b.n	8000ef8 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8000ec6:	4b56      	ldr	r3, [pc, #344]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a55      	ldr	r2, [pc, #340]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000ecc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000ed0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ed2:	f7ff fc91 	bl	80007f8 <HAL_GetTick>
 8000ed6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8000ed8:	e008      	b.n	8000eec <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8000eda:	f7ff fc8d 	bl	80007f8 <HAL_GetTick>
 8000ede:	4602      	mov	r2, r0
 8000ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ee2:	1ad3      	subs	r3, r2, r3
 8000ee4:	2b02      	cmp	r3, #2
 8000ee6:	d901      	bls.n	8000eec <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8000ee8:	2303      	movs	r3, #3
 8000eea:	e212      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8000eec:	4b4c      	ldr	r3, [pc, #304]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d1f0      	bne.n	8000eda <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f003 0308 	and.w	r3, r3, #8
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d036      	beq.n	8000f72 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	695b      	ldr	r3, [r3, #20]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d019      	beq.n	8000f40 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f0c:	4b44      	ldr	r3, [pc, #272]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000f0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000f10:	4a43      	ldr	r2, [pc, #268]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000f12:	f043 0301 	orr.w	r3, r3, #1
 8000f16:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f18:	f7ff fc6e 	bl	80007f8 <HAL_GetTick>
 8000f1c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000f1e:	e008      	b.n	8000f32 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f20:	f7ff fc6a 	bl	80007f8 <HAL_GetTick>
 8000f24:	4602      	mov	r2, r0
 8000f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	2b02      	cmp	r3, #2
 8000f2c:	d901      	bls.n	8000f32 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8000f2e:	2303      	movs	r3, #3
 8000f30:	e1ef      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000f32:	4b3b      	ldr	r3, [pc, #236]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000f34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000f36:	f003 0302 	and.w	r3, r3, #2
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d0f0      	beq.n	8000f20 <HAL_RCC_OscConfig+0x420>
 8000f3e:	e018      	b.n	8000f72 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f40:	4b37      	ldr	r3, [pc, #220]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000f42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000f44:	4a36      	ldr	r2, [pc, #216]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000f46:	f023 0301 	bic.w	r3, r3, #1
 8000f4a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f4c:	f7ff fc54 	bl	80007f8 <HAL_GetTick>
 8000f50:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000f52:	e008      	b.n	8000f66 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f54:	f7ff fc50 	bl	80007f8 <HAL_GetTick>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	2b02      	cmp	r3, #2
 8000f60:	d901      	bls.n	8000f66 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8000f62:	2303      	movs	r3, #3
 8000f64:	e1d5      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000f66:	4b2e      	ldr	r3, [pc, #184]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000f68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000f6a:	f003 0302 	and.w	r3, r3, #2
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d1f0      	bne.n	8000f54 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f003 0320 	and.w	r3, r3, #32
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d036      	beq.n	8000fec <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	699b      	ldr	r3, [r3, #24]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d019      	beq.n	8000fba <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000f86:	4b26      	ldr	r3, [pc, #152]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a25      	ldr	r2, [pc, #148]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000f8c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f90:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8000f92:	f7ff fc31 	bl	80007f8 <HAL_GetTick>
 8000f96:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8000f98:	e008      	b.n	8000fac <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8000f9a:	f7ff fc2d 	bl	80007f8 <HAL_GetTick>
 8000f9e:	4602      	mov	r2, r0
 8000fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fa2:	1ad3      	subs	r3, r2, r3
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	d901      	bls.n	8000fac <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8000fa8:	2303      	movs	r3, #3
 8000faa:	e1b2      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8000fac:	4b1c      	ldr	r3, [pc, #112]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d0f0      	beq.n	8000f9a <HAL_RCC_OscConfig+0x49a>
 8000fb8:	e018      	b.n	8000fec <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8000fba:	4b19      	ldr	r3, [pc, #100]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a18      	ldr	r2, [pc, #96]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000fc0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000fc4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8000fc6:	f7ff fc17 	bl	80007f8 <HAL_GetTick>
 8000fca:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8000fcc:	e008      	b.n	8000fe0 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8000fce:	f7ff fc13 	bl	80007f8 <HAL_GetTick>
 8000fd2:	4602      	mov	r2, r0
 8000fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fd6:	1ad3      	subs	r3, r2, r3
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	d901      	bls.n	8000fe0 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8000fdc:	2303      	movs	r3, #3
 8000fde:	e198      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8000fe0:	4b0f      	ldr	r3, [pc, #60]	; (8001020 <HAL_RCC_OscConfig+0x520>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d1f0      	bne.n	8000fce <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f003 0304 	and.w	r3, r3, #4
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	f000 8085 	beq.w	8001104 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8000ffa:	4b0a      	ldr	r3, [pc, #40]	; (8001024 <HAL_RCC_OscConfig+0x524>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4a09      	ldr	r2, [pc, #36]	; (8001024 <HAL_RCC_OscConfig+0x524>)
 8001000:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001004:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001006:	f7ff fbf7 	bl	80007f8 <HAL_GetTick>
 800100a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800100c:	e00c      	b.n	8001028 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800100e:	f7ff fbf3 	bl	80007f8 <HAL_GetTick>
 8001012:	4602      	mov	r2, r0
 8001014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001016:	1ad3      	subs	r3, r2, r3
 8001018:	2b64      	cmp	r3, #100	; 0x64
 800101a:	d905      	bls.n	8001028 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 800101c:	2303      	movs	r3, #3
 800101e:	e178      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
 8001020:	58024400 	.word	0x58024400
 8001024:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001028:	4b96      	ldr	r3, [pc, #600]	; (8001284 <HAL_RCC_OscConfig+0x784>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001030:	2b00      	cmp	r3, #0
 8001032:	d0ec      	beq.n	800100e <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	689b      	ldr	r3, [r3, #8]
 8001038:	2b01      	cmp	r3, #1
 800103a:	d106      	bne.n	800104a <HAL_RCC_OscConfig+0x54a>
 800103c:	4b92      	ldr	r3, [pc, #584]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 800103e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001040:	4a91      	ldr	r2, [pc, #580]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001042:	f043 0301 	orr.w	r3, r3, #1
 8001046:	6713      	str	r3, [r2, #112]	; 0x70
 8001048:	e02d      	b.n	80010a6 <HAL_RCC_OscConfig+0x5a6>
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d10c      	bne.n	800106c <HAL_RCC_OscConfig+0x56c>
 8001052:	4b8d      	ldr	r3, [pc, #564]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001056:	4a8c      	ldr	r2, [pc, #560]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001058:	f023 0301 	bic.w	r3, r3, #1
 800105c:	6713      	str	r3, [r2, #112]	; 0x70
 800105e:	4b8a      	ldr	r3, [pc, #552]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001062:	4a89      	ldr	r2, [pc, #548]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001064:	f023 0304 	bic.w	r3, r3, #4
 8001068:	6713      	str	r3, [r2, #112]	; 0x70
 800106a:	e01c      	b.n	80010a6 <HAL_RCC_OscConfig+0x5a6>
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	689b      	ldr	r3, [r3, #8]
 8001070:	2b05      	cmp	r3, #5
 8001072:	d10c      	bne.n	800108e <HAL_RCC_OscConfig+0x58e>
 8001074:	4b84      	ldr	r3, [pc, #528]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001078:	4a83      	ldr	r2, [pc, #524]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 800107a:	f043 0304 	orr.w	r3, r3, #4
 800107e:	6713      	str	r3, [r2, #112]	; 0x70
 8001080:	4b81      	ldr	r3, [pc, #516]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001082:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001084:	4a80      	ldr	r2, [pc, #512]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001086:	f043 0301 	orr.w	r3, r3, #1
 800108a:	6713      	str	r3, [r2, #112]	; 0x70
 800108c:	e00b      	b.n	80010a6 <HAL_RCC_OscConfig+0x5a6>
 800108e:	4b7e      	ldr	r3, [pc, #504]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001092:	4a7d      	ldr	r2, [pc, #500]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001094:	f023 0301 	bic.w	r3, r3, #1
 8001098:	6713      	str	r3, [r2, #112]	; 0x70
 800109a:	4b7b      	ldr	r3, [pc, #492]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 800109c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800109e:	4a7a      	ldr	r2, [pc, #488]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 80010a0:	f023 0304 	bic.w	r3, r3, #4
 80010a4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	689b      	ldr	r3, [r3, #8]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d015      	beq.n	80010da <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010ae:	f7ff fba3 	bl	80007f8 <HAL_GetTick>
 80010b2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80010b4:	e00a      	b.n	80010cc <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010b6:	f7ff fb9f 	bl	80007f8 <HAL_GetTick>
 80010ba:	4602      	mov	r2, r0
 80010bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010be:	1ad3      	subs	r3, r2, r3
 80010c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d901      	bls.n	80010cc <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 80010c8:	2303      	movs	r3, #3
 80010ca:	e122      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80010cc:	4b6e      	ldr	r3, [pc, #440]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 80010ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010d0:	f003 0302 	and.w	r3, r3, #2
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d0ee      	beq.n	80010b6 <HAL_RCC_OscConfig+0x5b6>
 80010d8:	e014      	b.n	8001104 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010da:	f7ff fb8d 	bl	80007f8 <HAL_GetTick>
 80010de:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80010e0:	e00a      	b.n	80010f8 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010e2:	f7ff fb89 	bl	80007f8 <HAL_GetTick>
 80010e6:	4602      	mov	r2, r0
 80010e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d901      	bls.n	80010f8 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 80010f4:	2303      	movs	r3, #3
 80010f6:	e10c      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80010f8:	4b63      	ldr	r3, [pc, #396]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 80010fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010fc:	f003 0302 	and.w	r3, r3, #2
 8001100:	2b00      	cmp	r3, #0
 8001102:	d1ee      	bne.n	80010e2 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001108:	2b00      	cmp	r3, #0
 800110a:	f000 8101 	beq.w	8001310 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800110e:	4b5e      	ldr	r3, [pc, #376]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001110:	691b      	ldr	r3, [r3, #16]
 8001112:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001116:	2b18      	cmp	r3, #24
 8001118:	f000 80bc 	beq.w	8001294 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001120:	2b02      	cmp	r3, #2
 8001122:	f040 8095 	bne.w	8001250 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001126:	4b58      	ldr	r3, [pc, #352]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a57      	ldr	r2, [pc, #348]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 800112c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001130:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001132:	f7ff fb61 	bl	80007f8 <HAL_GetTick>
 8001136:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001138:	e008      	b.n	800114c <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800113a:	f7ff fb5d 	bl	80007f8 <HAL_GetTick>
 800113e:	4602      	mov	r2, r0
 8001140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	2b02      	cmp	r3, #2
 8001146:	d901      	bls.n	800114c <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8001148:	2303      	movs	r3, #3
 800114a:	e0e2      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800114c:	4b4e      	ldr	r3, [pc, #312]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001154:	2b00      	cmp	r3, #0
 8001156:	d1f0      	bne.n	800113a <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001158:	4b4b      	ldr	r3, [pc, #300]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 800115a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800115c:	4b4b      	ldr	r3, [pc, #300]	; (800128c <HAL_RCC_OscConfig+0x78c>)
 800115e:	4013      	ands	r3, r2
 8001160:	687a      	ldr	r2, [r7, #4]
 8001162:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001164:	687a      	ldr	r2, [r7, #4]
 8001166:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001168:	0112      	lsls	r2, r2, #4
 800116a:	430a      	orrs	r2, r1
 800116c:	4946      	ldr	r1, [pc, #280]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 800116e:	4313      	orrs	r3, r2
 8001170:	628b      	str	r3, [r1, #40]	; 0x28
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001176:	3b01      	subs	r3, #1
 8001178:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001180:	3b01      	subs	r3, #1
 8001182:	025b      	lsls	r3, r3, #9
 8001184:	b29b      	uxth	r3, r3
 8001186:	431a      	orrs	r2, r3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800118c:	3b01      	subs	r3, #1
 800118e:	041b      	lsls	r3, r3, #16
 8001190:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001194:	431a      	orrs	r2, r3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800119a:	3b01      	subs	r3, #1
 800119c:	061b      	lsls	r3, r3, #24
 800119e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80011a2:	4939      	ldr	r1, [pc, #228]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 80011a4:	4313      	orrs	r3, r2
 80011a6:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80011a8:	4b37      	ldr	r3, [pc, #220]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 80011aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011ac:	4a36      	ldr	r2, [pc, #216]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 80011ae:	f023 0301 	bic.w	r3, r3, #1
 80011b2:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80011b4:	4b34      	ldr	r3, [pc, #208]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 80011b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011b8:	4b35      	ldr	r3, [pc, #212]	; (8001290 <HAL_RCC_OscConfig+0x790>)
 80011ba:	4013      	ands	r3, r2
 80011bc:	687a      	ldr	r2, [r7, #4]
 80011be:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80011c0:	00d2      	lsls	r2, r2, #3
 80011c2:	4931      	ldr	r1, [pc, #196]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 80011c4:	4313      	orrs	r3, r2
 80011c6:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80011c8:	4b2f      	ldr	r3, [pc, #188]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 80011ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011cc:	f023 020c 	bic.w	r2, r3, #12
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d4:	492c      	ldr	r1, [pc, #176]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 80011d6:	4313      	orrs	r3, r2
 80011d8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80011da:	4b2b      	ldr	r3, [pc, #172]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 80011dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011de:	f023 0202 	bic.w	r2, r3, #2
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011e6:	4928      	ldr	r1, [pc, #160]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 80011e8:	4313      	orrs	r3, r2
 80011ea:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80011ec:	4b26      	ldr	r3, [pc, #152]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 80011ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011f0:	4a25      	ldr	r2, [pc, #148]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 80011f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011f6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80011f8:	4b23      	ldr	r3, [pc, #140]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 80011fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011fc:	4a22      	ldr	r2, [pc, #136]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 80011fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001202:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001204:	4b20      	ldr	r3, [pc, #128]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001208:	4a1f      	ldr	r2, [pc, #124]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 800120a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800120e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8001210:	4b1d      	ldr	r3, [pc, #116]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001214:	4a1c      	ldr	r2, [pc, #112]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001216:	f043 0301 	orr.w	r3, r3, #1
 800121a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800121c:	4b1a      	ldr	r3, [pc, #104]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a19      	ldr	r2, [pc, #100]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001222:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001226:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001228:	f7ff fae6 	bl	80007f8 <HAL_GetTick>
 800122c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800122e:	e008      	b.n	8001242 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001230:	f7ff fae2 	bl	80007f8 <HAL_GetTick>
 8001234:	4602      	mov	r2, r0
 8001236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	2b02      	cmp	r3, #2
 800123c:	d901      	bls.n	8001242 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 800123e:	2303      	movs	r3, #3
 8001240:	e067      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001242:	4b11      	ldr	r3, [pc, #68]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800124a:	2b00      	cmp	r3, #0
 800124c:	d0f0      	beq.n	8001230 <HAL_RCC_OscConfig+0x730>
 800124e:	e05f      	b.n	8001310 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001250:	4b0d      	ldr	r3, [pc, #52]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a0c      	ldr	r2, [pc, #48]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001256:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800125a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800125c:	f7ff facc 	bl	80007f8 <HAL_GetTick>
 8001260:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001262:	e008      	b.n	8001276 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001264:	f7ff fac8 	bl	80007f8 <HAL_GetTick>
 8001268:	4602      	mov	r2, r0
 800126a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	2b02      	cmp	r3, #2
 8001270:	d901      	bls.n	8001276 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8001272:	2303      	movs	r3, #3
 8001274:	e04d      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001276:	4b04      	ldr	r3, [pc, #16]	; (8001288 <HAL_RCC_OscConfig+0x788>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800127e:	2b00      	cmp	r3, #0
 8001280:	d1f0      	bne.n	8001264 <HAL_RCC_OscConfig+0x764>
 8001282:	e045      	b.n	8001310 <HAL_RCC_OscConfig+0x810>
 8001284:	58024800 	.word	0x58024800
 8001288:	58024400 	.word	0x58024400
 800128c:	fffffc0c 	.word	0xfffffc0c
 8001290:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001294:	4b21      	ldr	r3, [pc, #132]	; (800131c <HAL_RCC_OscConfig+0x81c>)
 8001296:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001298:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800129a:	4b20      	ldr	r3, [pc, #128]	; (800131c <HAL_RCC_OscConfig+0x81c>)
 800129c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d031      	beq.n	800130c <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	f003 0203 	and.w	r2, r3, #3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80012b2:	429a      	cmp	r2, r3
 80012b4:	d12a      	bne.n	800130c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	091b      	lsrs	r3, r3, #4
 80012ba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012c2:	429a      	cmp	r2, r3
 80012c4:	d122      	bne.n	800130c <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d0:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80012d2:	429a      	cmp	r2, r3
 80012d4:	d11a      	bne.n	800130c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	0a5b      	lsrs	r3, r3, #9
 80012da:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012e2:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d111      	bne.n	800130c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	0c1b      	lsrs	r3, r3, #16
 80012ec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012f4:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80012f6:	429a      	cmp	r2, r3
 80012f8:	d108      	bne.n	800130c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	0e1b      	lsrs	r3, r3, #24
 80012fe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001306:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001308:	429a      	cmp	r2, r3
 800130a:	d001      	beq.n	8001310 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	e000      	b.n	8001312 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3730      	adds	r7, #48	; 0x30
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	58024400 	.word	0x58024400

08001320 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b086      	sub	sp, #24
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d101      	bne.n	8001334 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	e19c      	b.n	800166e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001334:	4b8a      	ldr	r3, [pc, #552]	; (8001560 <HAL_RCC_ClockConfig+0x240>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f003 030f 	and.w	r3, r3, #15
 800133c:	683a      	ldr	r2, [r7, #0]
 800133e:	429a      	cmp	r2, r3
 8001340:	d910      	bls.n	8001364 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001342:	4b87      	ldr	r3, [pc, #540]	; (8001560 <HAL_RCC_ClockConfig+0x240>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	f023 020f 	bic.w	r2, r3, #15
 800134a:	4985      	ldr	r1, [pc, #532]	; (8001560 <HAL_RCC_ClockConfig+0x240>)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	4313      	orrs	r3, r2
 8001350:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001352:	4b83      	ldr	r3, [pc, #524]	; (8001560 <HAL_RCC_ClockConfig+0x240>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f003 030f 	and.w	r3, r3, #15
 800135a:	683a      	ldr	r2, [r7, #0]
 800135c:	429a      	cmp	r2, r3
 800135e:	d001      	beq.n	8001364 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e184      	b.n	800166e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 0304 	and.w	r3, r3, #4
 800136c:	2b00      	cmp	r3, #0
 800136e:	d010      	beq.n	8001392 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	691a      	ldr	r2, [r3, #16]
 8001374:	4b7b      	ldr	r3, [pc, #492]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800137c:	429a      	cmp	r2, r3
 800137e:	d908      	bls.n	8001392 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001380:	4b78      	ldr	r3, [pc, #480]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	691b      	ldr	r3, [r3, #16]
 800138c:	4975      	ldr	r1, [pc, #468]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 800138e:	4313      	orrs	r3, r2
 8001390:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 0308 	and.w	r3, r3, #8
 800139a:	2b00      	cmp	r3, #0
 800139c:	d010      	beq.n	80013c0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	695a      	ldr	r2, [r3, #20]
 80013a2:	4b70      	ldr	r3, [pc, #448]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 80013a4:	69db      	ldr	r3, [r3, #28]
 80013a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80013aa:	429a      	cmp	r2, r3
 80013ac:	d908      	bls.n	80013c0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80013ae:	4b6d      	ldr	r3, [pc, #436]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 80013b0:	69db      	ldr	r3, [r3, #28]
 80013b2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	695b      	ldr	r3, [r3, #20]
 80013ba:	496a      	ldr	r1, [pc, #424]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 80013bc:	4313      	orrs	r3, r2
 80013be:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 0310 	and.w	r3, r3, #16
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d010      	beq.n	80013ee <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	699a      	ldr	r2, [r3, #24]
 80013d0:	4b64      	ldr	r3, [pc, #400]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 80013d2:	69db      	ldr	r3, [r3, #28]
 80013d4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80013d8:	429a      	cmp	r2, r3
 80013da:	d908      	bls.n	80013ee <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80013dc:	4b61      	ldr	r3, [pc, #388]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 80013de:	69db      	ldr	r3, [r3, #28]
 80013e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	495e      	ldr	r1, [pc, #376]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 80013ea:	4313      	orrs	r3, r2
 80013ec:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 0320 	and.w	r3, r3, #32
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d010      	beq.n	800141c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	69da      	ldr	r2, [r3, #28]
 80013fe:	4b59      	ldr	r3, [pc, #356]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 8001400:	6a1b      	ldr	r3, [r3, #32]
 8001402:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001406:	429a      	cmp	r2, r3
 8001408:	d908      	bls.n	800141c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800140a:	4b56      	ldr	r3, [pc, #344]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 800140c:	6a1b      	ldr	r3, [r3, #32]
 800140e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	69db      	ldr	r3, [r3, #28]
 8001416:	4953      	ldr	r1, [pc, #332]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 8001418:	4313      	orrs	r3, r2
 800141a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 0302 	and.w	r3, r3, #2
 8001424:	2b00      	cmp	r3, #0
 8001426:	d010      	beq.n	800144a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	68da      	ldr	r2, [r3, #12]
 800142c:	4b4d      	ldr	r3, [pc, #308]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	f003 030f 	and.w	r3, r3, #15
 8001434:	429a      	cmp	r2, r3
 8001436:	d908      	bls.n	800144a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001438:	4b4a      	ldr	r3, [pc, #296]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	f023 020f 	bic.w	r2, r3, #15
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	4947      	ldr	r1, [pc, #284]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 8001446:	4313      	orrs	r3, r2
 8001448:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f003 0301 	and.w	r3, r3, #1
 8001452:	2b00      	cmp	r3, #0
 8001454:	d055      	beq.n	8001502 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001456:	4b43      	ldr	r3, [pc, #268]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 8001458:	699b      	ldr	r3, [r3, #24]
 800145a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	4940      	ldr	r1, [pc, #256]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 8001464:	4313      	orrs	r3, r2
 8001466:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	2b02      	cmp	r3, #2
 800146e:	d107      	bne.n	8001480 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001470:	4b3c      	ldr	r3, [pc, #240]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001478:	2b00      	cmp	r3, #0
 800147a:	d121      	bne.n	80014c0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800147c:	2301      	movs	r3, #1
 800147e:	e0f6      	b.n	800166e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	2b03      	cmp	r3, #3
 8001486:	d107      	bne.n	8001498 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001488:	4b36      	ldr	r3, [pc, #216]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001490:	2b00      	cmp	r3, #0
 8001492:	d115      	bne.n	80014c0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001494:	2301      	movs	r3, #1
 8001496:	e0ea      	b.n	800166e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d107      	bne.n	80014b0 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80014a0:	4b30      	ldr	r3, [pc, #192]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d109      	bne.n	80014c0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80014ac:	2301      	movs	r3, #1
 80014ae:	e0de      	b.n	800166e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80014b0:	4b2c      	ldr	r3, [pc, #176]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 0304 	and.w	r3, r3, #4
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d101      	bne.n	80014c0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80014bc:	2301      	movs	r3, #1
 80014be:	e0d6      	b.n	800166e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80014c0:	4b28      	ldr	r3, [pc, #160]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 80014c2:	691b      	ldr	r3, [r3, #16]
 80014c4:	f023 0207 	bic.w	r2, r3, #7
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	4925      	ldr	r1, [pc, #148]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 80014ce:	4313      	orrs	r3, r2
 80014d0:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014d2:	f7ff f991 	bl	80007f8 <HAL_GetTick>
 80014d6:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014d8:	e00a      	b.n	80014f0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014da:	f7ff f98d 	bl	80007f8 <HAL_GetTick>
 80014de:	4602      	mov	r2, r0
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	1ad3      	subs	r3, r2, r3
 80014e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d901      	bls.n	80014f0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80014ec:	2303      	movs	r3, #3
 80014ee:	e0be      	b.n	800166e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014f0:	4b1c      	ldr	r3, [pc, #112]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 80014f2:	691b      	ldr	r3, [r3, #16]
 80014f4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	00db      	lsls	r3, r3, #3
 80014fe:	429a      	cmp	r2, r3
 8001500:	d1eb      	bne.n	80014da <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	2b00      	cmp	r3, #0
 800150c:	d010      	beq.n	8001530 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	68da      	ldr	r2, [r3, #12]
 8001512:	4b14      	ldr	r3, [pc, #80]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 8001514:	699b      	ldr	r3, [r3, #24]
 8001516:	f003 030f 	and.w	r3, r3, #15
 800151a:	429a      	cmp	r2, r3
 800151c:	d208      	bcs.n	8001530 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800151e:	4b11      	ldr	r3, [pc, #68]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 8001520:	699b      	ldr	r3, [r3, #24]
 8001522:	f023 020f 	bic.w	r2, r3, #15
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	68db      	ldr	r3, [r3, #12]
 800152a:	490e      	ldr	r1, [pc, #56]	; (8001564 <HAL_RCC_ClockConfig+0x244>)
 800152c:	4313      	orrs	r3, r2
 800152e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001530:	4b0b      	ldr	r3, [pc, #44]	; (8001560 <HAL_RCC_ClockConfig+0x240>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f003 030f 	and.w	r3, r3, #15
 8001538:	683a      	ldr	r2, [r7, #0]
 800153a:	429a      	cmp	r2, r3
 800153c:	d214      	bcs.n	8001568 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800153e:	4b08      	ldr	r3, [pc, #32]	; (8001560 <HAL_RCC_ClockConfig+0x240>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f023 020f 	bic.w	r2, r3, #15
 8001546:	4906      	ldr	r1, [pc, #24]	; (8001560 <HAL_RCC_ClockConfig+0x240>)
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	4313      	orrs	r3, r2
 800154c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800154e:	4b04      	ldr	r3, [pc, #16]	; (8001560 <HAL_RCC_ClockConfig+0x240>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f003 030f 	and.w	r3, r3, #15
 8001556:	683a      	ldr	r2, [r7, #0]
 8001558:	429a      	cmp	r2, r3
 800155a:	d005      	beq.n	8001568 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800155c:	2301      	movs	r3, #1
 800155e:	e086      	b.n	800166e <HAL_RCC_ClockConfig+0x34e>
 8001560:	52002000 	.word	0x52002000
 8001564:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 0304 	and.w	r3, r3, #4
 8001570:	2b00      	cmp	r3, #0
 8001572:	d010      	beq.n	8001596 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	691a      	ldr	r2, [r3, #16]
 8001578:	4b3f      	ldr	r3, [pc, #252]	; (8001678 <HAL_RCC_ClockConfig+0x358>)
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001580:	429a      	cmp	r2, r3
 8001582:	d208      	bcs.n	8001596 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001584:	4b3c      	ldr	r3, [pc, #240]	; (8001678 <HAL_RCC_ClockConfig+0x358>)
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	691b      	ldr	r3, [r3, #16]
 8001590:	4939      	ldr	r1, [pc, #228]	; (8001678 <HAL_RCC_ClockConfig+0x358>)
 8001592:	4313      	orrs	r3, r2
 8001594:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f003 0308 	and.w	r3, r3, #8
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d010      	beq.n	80015c4 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	695a      	ldr	r2, [r3, #20]
 80015a6:	4b34      	ldr	r3, [pc, #208]	; (8001678 <HAL_RCC_ClockConfig+0x358>)
 80015a8:	69db      	ldr	r3, [r3, #28]
 80015aa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d208      	bcs.n	80015c4 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80015b2:	4b31      	ldr	r3, [pc, #196]	; (8001678 <HAL_RCC_ClockConfig+0x358>)
 80015b4:	69db      	ldr	r3, [r3, #28]
 80015b6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	492e      	ldr	r1, [pc, #184]	; (8001678 <HAL_RCC_ClockConfig+0x358>)
 80015c0:	4313      	orrs	r3, r2
 80015c2:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 0310 	and.w	r3, r3, #16
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d010      	beq.n	80015f2 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	699a      	ldr	r2, [r3, #24]
 80015d4:	4b28      	ldr	r3, [pc, #160]	; (8001678 <HAL_RCC_ClockConfig+0x358>)
 80015d6:	69db      	ldr	r3, [r3, #28]
 80015d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80015dc:	429a      	cmp	r2, r3
 80015de:	d208      	bcs.n	80015f2 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80015e0:	4b25      	ldr	r3, [pc, #148]	; (8001678 <HAL_RCC_ClockConfig+0x358>)
 80015e2:	69db      	ldr	r3, [r3, #28]
 80015e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	699b      	ldr	r3, [r3, #24]
 80015ec:	4922      	ldr	r1, [pc, #136]	; (8001678 <HAL_RCC_ClockConfig+0x358>)
 80015ee:	4313      	orrs	r3, r2
 80015f0:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 0320 	and.w	r3, r3, #32
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d010      	beq.n	8001620 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	69da      	ldr	r2, [r3, #28]
 8001602:	4b1d      	ldr	r3, [pc, #116]	; (8001678 <HAL_RCC_ClockConfig+0x358>)
 8001604:	6a1b      	ldr	r3, [r3, #32]
 8001606:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800160a:	429a      	cmp	r2, r3
 800160c:	d208      	bcs.n	8001620 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800160e:	4b1a      	ldr	r3, [pc, #104]	; (8001678 <HAL_RCC_ClockConfig+0x358>)
 8001610:	6a1b      	ldr	r3, [r3, #32]
 8001612:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	69db      	ldr	r3, [r3, #28]
 800161a:	4917      	ldr	r1, [pc, #92]	; (8001678 <HAL_RCC_ClockConfig+0x358>)
 800161c:	4313      	orrs	r3, r2
 800161e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001620:	f000 f834 	bl	800168c <HAL_RCC_GetSysClockFreq>
 8001624:	4602      	mov	r2, r0
 8001626:	4b14      	ldr	r3, [pc, #80]	; (8001678 <HAL_RCC_ClockConfig+0x358>)
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	0a1b      	lsrs	r3, r3, #8
 800162c:	f003 030f 	and.w	r3, r3, #15
 8001630:	4912      	ldr	r1, [pc, #72]	; (800167c <HAL_RCC_ClockConfig+0x35c>)
 8001632:	5ccb      	ldrb	r3, [r1, r3]
 8001634:	f003 031f 	and.w	r3, r3, #31
 8001638:	fa22 f303 	lsr.w	r3, r2, r3
 800163c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800163e:	4b0e      	ldr	r3, [pc, #56]	; (8001678 <HAL_RCC_ClockConfig+0x358>)
 8001640:	699b      	ldr	r3, [r3, #24]
 8001642:	f003 030f 	and.w	r3, r3, #15
 8001646:	4a0d      	ldr	r2, [pc, #52]	; (800167c <HAL_RCC_ClockConfig+0x35c>)
 8001648:	5cd3      	ldrb	r3, [r2, r3]
 800164a:	f003 031f 	and.w	r3, r3, #31
 800164e:	693a      	ldr	r2, [r7, #16]
 8001650:	fa22 f303 	lsr.w	r3, r2, r3
 8001654:	4a0a      	ldr	r2, [pc, #40]	; (8001680 <HAL_RCC_ClockConfig+0x360>)
 8001656:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001658:	4a0a      	ldr	r2, [pc, #40]	; (8001684 <HAL_RCC_ClockConfig+0x364>)
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800165e:	4b0a      	ldr	r3, [pc, #40]	; (8001688 <HAL_RCC_ClockConfig+0x368>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4618      	mov	r0, r3
 8001664:	f7ff f87e 	bl	8000764 <HAL_InitTick>
 8001668:	4603      	mov	r3, r0
 800166a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800166c:	7bfb      	ldrb	r3, [r7, #15]
}
 800166e:	4618      	mov	r0, r3
 8001670:	3718      	adds	r7, #24
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	58024400 	.word	0x58024400
 800167c:	080019f0 	.word	0x080019f0
 8001680:	24000004 	.word	0x24000004
 8001684:	24000000 	.word	0x24000000
 8001688:	24000008 	.word	0x24000008

0800168c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800168c:	b480      	push	{r7}
 800168e:	b089      	sub	sp, #36	; 0x24
 8001690:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001692:	4bb3      	ldr	r3, [pc, #716]	; (8001960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001694:	691b      	ldr	r3, [r3, #16]
 8001696:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800169a:	2b18      	cmp	r3, #24
 800169c:	f200 8155 	bhi.w	800194a <HAL_RCC_GetSysClockFreq+0x2be>
 80016a0:	a201      	add	r2, pc, #4	; (adr r2, 80016a8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80016a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016a6:	bf00      	nop
 80016a8:	0800170d 	.word	0x0800170d
 80016ac:	0800194b 	.word	0x0800194b
 80016b0:	0800194b 	.word	0x0800194b
 80016b4:	0800194b 	.word	0x0800194b
 80016b8:	0800194b 	.word	0x0800194b
 80016bc:	0800194b 	.word	0x0800194b
 80016c0:	0800194b 	.word	0x0800194b
 80016c4:	0800194b 	.word	0x0800194b
 80016c8:	08001733 	.word	0x08001733
 80016cc:	0800194b 	.word	0x0800194b
 80016d0:	0800194b 	.word	0x0800194b
 80016d4:	0800194b 	.word	0x0800194b
 80016d8:	0800194b 	.word	0x0800194b
 80016dc:	0800194b 	.word	0x0800194b
 80016e0:	0800194b 	.word	0x0800194b
 80016e4:	0800194b 	.word	0x0800194b
 80016e8:	08001739 	.word	0x08001739
 80016ec:	0800194b 	.word	0x0800194b
 80016f0:	0800194b 	.word	0x0800194b
 80016f4:	0800194b 	.word	0x0800194b
 80016f8:	0800194b 	.word	0x0800194b
 80016fc:	0800194b 	.word	0x0800194b
 8001700:	0800194b 	.word	0x0800194b
 8001704:	0800194b 	.word	0x0800194b
 8001708:	0800173f 	.word	0x0800173f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800170c:	4b94      	ldr	r3, [pc, #592]	; (8001960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f003 0320 	and.w	r3, r3, #32
 8001714:	2b00      	cmp	r3, #0
 8001716:	d009      	beq.n	800172c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001718:	4b91      	ldr	r3, [pc, #580]	; (8001960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	08db      	lsrs	r3, r3, #3
 800171e:	f003 0303 	and.w	r3, r3, #3
 8001722:	4a90      	ldr	r2, [pc, #576]	; (8001964 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001724:	fa22 f303 	lsr.w	r3, r2, r3
 8001728:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800172a:	e111      	b.n	8001950 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800172c:	4b8d      	ldr	r3, [pc, #564]	; (8001964 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800172e:	61bb      	str	r3, [r7, #24]
    break;
 8001730:	e10e      	b.n	8001950 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8001732:	4b8d      	ldr	r3, [pc, #564]	; (8001968 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001734:	61bb      	str	r3, [r7, #24]
    break;
 8001736:	e10b      	b.n	8001950 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8001738:	4b8c      	ldr	r3, [pc, #560]	; (800196c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800173a:	61bb      	str	r3, [r7, #24]
    break;
 800173c:	e108      	b.n	8001950 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800173e:	4b88      	ldr	r3, [pc, #544]	; (8001960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001742:	f003 0303 	and.w	r3, r3, #3
 8001746:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001748:	4b85      	ldr	r3, [pc, #532]	; (8001960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800174a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800174c:	091b      	lsrs	r3, r3, #4
 800174e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001752:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001754:	4b82      	ldr	r3, [pc, #520]	; (8001960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001756:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001758:	f003 0301 	and.w	r3, r3, #1
 800175c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800175e:	4b80      	ldr	r3, [pc, #512]	; (8001960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001762:	08db      	lsrs	r3, r3, #3
 8001764:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001768:	68fa      	ldr	r2, [r7, #12]
 800176a:	fb02 f303 	mul.w	r3, r2, r3
 800176e:	ee07 3a90 	vmov	s15, r3
 8001772:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001776:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	2b00      	cmp	r3, #0
 800177e:	f000 80e1 	beq.w	8001944 <HAL_RCC_GetSysClockFreq+0x2b8>
 8001782:	697b      	ldr	r3, [r7, #20]
 8001784:	2b02      	cmp	r3, #2
 8001786:	f000 8083 	beq.w	8001890 <HAL_RCC_GetSysClockFreq+0x204>
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	2b02      	cmp	r3, #2
 800178e:	f200 80a1 	bhi.w	80018d4 <HAL_RCC_GetSysClockFreq+0x248>
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d003      	beq.n	80017a0 <HAL_RCC_GetSysClockFreq+0x114>
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d056      	beq.n	800184c <HAL_RCC_GetSysClockFreq+0x1c0>
 800179e:	e099      	b.n	80018d4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80017a0:	4b6f      	ldr	r3, [pc, #444]	; (8001960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0320 	and.w	r3, r3, #32
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d02d      	beq.n	8001808 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80017ac:	4b6c      	ldr	r3, [pc, #432]	; (8001960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	08db      	lsrs	r3, r3, #3
 80017b2:	f003 0303 	and.w	r3, r3, #3
 80017b6:	4a6b      	ldr	r2, [pc, #428]	; (8001964 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80017b8:	fa22 f303 	lsr.w	r3, r2, r3
 80017bc:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	ee07 3a90 	vmov	s15, r3
 80017c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	ee07 3a90 	vmov	s15, r3
 80017ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80017d6:	4b62      	ldr	r3, [pc, #392]	; (8001960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017de:	ee07 3a90 	vmov	s15, r3
 80017e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80017e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80017ea:	eddf 5a61 	vldr	s11, [pc, #388]	; 8001970 <HAL_RCC_GetSysClockFreq+0x2e4>
 80017ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80017f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80017f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80017fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80017fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001802:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8001806:	e087      	b.n	8001918 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001808:	693b      	ldr	r3, [r7, #16]
 800180a:	ee07 3a90 	vmov	s15, r3
 800180e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001812:	eddf 6a58 	vldr	s13, [pc, #352]	; 8001974 <HAL_RCC_GetSysClockFreq+0x2e8>
 8001816:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800181a:	4b51      	ldr	r3, [pc, #324]	; (8001960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001822:	ee07 3a90 	vmov	s15, r3
 8001826:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800182a:	ed97 6a02 	vldr	s12, [r7, #8]
 800182e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8001970 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001832:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001836:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800183a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800183e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001842:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001846:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800184a:	e065      	b.n	8001918 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	ee07 3a90 	vmov	s15, r3
 8001852:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001856:	eddf 6a48 	vldr	s13, [pc, #288]	; 8001978 <HAL_RCC_GetSysClockFreq+0x2ec>
 800185a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800185e:	4b40      	ldr	r3, [pc, #256]	; (8001960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001866:	ee07 3a90 	vmov	s15, r3
 800186a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800186e:	ed97 6a02 	vldr	s12, [r7, #8]
 8001872:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8001970 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001876:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800187a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800187e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001882:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800188a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800188e:	e043      	b.n	8001918 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	ee07 3a90 	vmov	s15, r3
 8001896:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800189a:	eddf 6a38 	vldr	s13, [pc, #224]	; 800197c <HAL_RCC_GetSysClockFreq+0x2f0>
 800189e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80018a2:	4b2f      	ldr	r3, [pc, #188]	; (8001960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018aa:	ee07 3a90 	vmov	s15, r3
 80018ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80018b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80018b6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8001970 <HAL_RCC_GetSysClockFreq+0x2e4>
 80018ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80018be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80018c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80018c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80018ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80018d2:	e021      	b.n	8001918 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	ee07 3a90 	vmov	s15, r3
 80018da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018de:	eddf 6a26 	vldr	s13, [pc, #152]	; 8001978 <HAL_RCC_GetSysClockFreq+0x2ec>
 80018e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80018e6:	4b1e      	ldr	r3, [pc, #120]	; (8001960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018ee:	ee07 3a90 	vmov	s15, r3
 80018f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80018f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80018fa:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8001970 <HAL_RCC_GetSysClockFreq+0x2e4>
 80018fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001902:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001906:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800190a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800190e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001912:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001916:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8001918:	4b11      	ldr	r3, [pc, #68]	; (8001960 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800191a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191c:	0a5b      	lsrs	r3, r3, #9
 800191e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001922:	3301      	adds	r3, #1
 8001924:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	ee07 3a90 	vmov	s15, r3
 800192c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001930:	edd7 6a07 	vldr	s13, [r7, #28]
 8001934:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001938:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800193c:	ee17 3a90 	vmov	r3, s15
 8001940:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8001942:	e005      	b.n	8001950 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8001944:	2300      	movs	r3, #0
 8001946:	61bb      	str	r3, [r7, #24]
    break;
 8001948:	e002      	b.n	8001950 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800194a:	4b07      	ldr	r3, [pc, #28]	; (8001968 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800194c:	61bb      	str	r3, [r7, #24]
    break;
 800194e:	bf00      	nop
  }

  return sysclockfreq;
 8001950:	69bb      	ldr	r3, [r7, #24]
}
 8001952:	4618      	mov	r0, r3
 8001954:	3724      	adds	r7, #36	; 0x24
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	58024400 	.word	0x58024400
 8001964:	03d09000 	.word	0x03d09000
 8001968:	003d0900 	.word	0x003d0900
 800196c:	02dc6c00 	.word	0x02dc6c00
 8001970:	46000000 	.word	0x46000000
 8001974:	4c742400 	.word	0x4c742400
 8001978:	4a742400 	.word	0x4a742400
 800197c:	4c371b00 	.word	0x4c371b00

08001980 <__libc_init_array>:
 8001980:	b570      	push	{r4, r5, r6, lr}
 8001982:	4d0d      	ldr	r5, [pc, #52]	; (80019b8 <__libc_init_array+0x38>)
 8001984:	4c0d      	ldr	r4, [pc, #52]	; (80019bc <__libc_init_array+0x3c>)
 8001986:	1b64      	subs	r4, r4, r5
 8001988:	10a4      	asrs	r4, r4, #2
 800198a:	2600      	movs	r6, #0
 800198c:	42a6      	cmp	r6, r4
 800198e:	d109      	bne.n	80019a4 <__libc_init_array+0x24>
 8001990:	4d0b      	ldr	r5, [pc, #44]	; (80019c0 <__libc_init_array+0x40>)
 8001992:	4c0c      	ldr	r4, [pc, #48]	; (80019c4 <__libc_init_array+0x44>)
 8001994:	f000 f820 	bl	80019d8 <_init>
 8001998:	1b64      	subs	r4, r4, r5
 800199a:	10a4      	asrs	r4, r4, #2
 800199c:	2600      	movs	r6, #0
 800199e:	42a6      	cmp	r6, r4
 80019a0:	d105      	bne.n	80019ae <__libc_init_array+0x2e>
 80019a2:	bd70      	pop	{r4, r5, r6, pc}
 80019a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80019a8:	4798      	blx	r3
 80019aa:	3601      	adds	r6, #1
 80019ac:	e7ee      	b.n	800198c <__libc_init_array+0xc>
 80019ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80019b2:	4798      	blx	r3
 80019b4:	3601      	adds	r6, #1
 80019b6:	e7f2      	b.n	800199e <__libc_init_array+0x1e>
 80019b8:	08001a00 	.word	0x08001a00
 80019bc:	08001a00 	.word	0x08001a00
 80019c0:	08001a00 	.word	0x08001a00
 80019c4:	08001a04 	.word	0x08001a04

080019c8 <memset>:
 80019c8:	4402      	add	r2, r0
 80019ca:	4603      	mov	r3, r0
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d100      	bne.n	80019d2 <memset+0xa>
 80019d0:	4770      	bx	lr
 80019d2:	f803 1b01 	strb.w	r1, [r3], #1
 80019d6:	e7f9      	b.n	80019cc <memset+0x4>

080019d8 <_init>:
 80019d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019da:	bf00      	nop
 80019dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019de:	bc08      	pop	{r3}
 80019e0:	469e      	mov	lr, r3
 80019e2:	4770      	bx	lr

080019e4 <_fini>:
 80019e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80019e6:	bf00      	nop
 80019e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80019ea:	bc08      	pop	{r3}
 80019ec:	469e      	mov	lr, r3
 80019ee:	4770      	bx	lr
