* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jun 18 2024 00:31:03

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : op_eq_div_cntr26_4
T_5_19_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g0_3
T_5_20_wire_logic_cluster/lc_4/in_3

T_5_19_wire_logic_cluster/lc_3/out
T_6_19_lc_trk_g1_3
T_6_19_wire_logic_cluster/lc_2/in_0

T_5_19_wire_logic_cluster/lc_3/out
T_6_19_lc_trk_g1_3
T_6_19_wire_logic_cluster/lc_1/in_3

End 

Net : half_sec_pulse_0_sqmuxa
T_5_20_wire_logic_cluster/lc_1/out
T_5_17_sp12_v_t_22
T_5_19_lc_trk_g3_5
T_5_19_wire_logic_cluster/lc_5/s_r

End 

Net : div_cntr2Z0Z_0
T_5_18_wire_logic_cluster/lc_0/out
T_5_19_lc_trk_g1_0
T_5_19_input_2_3
T_5_19_wire_logic_cluster/lc_3/in_2

T_5_18_wire_logic_cluster/lc_0/out
T_6_18_lc_trk_g0_0
T_6_18_wire_logic_cluster/lc_5/in_1

T_5_18_wire_logic_cluster/lc_0/out
T_6_18_lc_trk_g0_0
T_6_18_wire_logic_cluster/lc_7/in_1

T_5_18_wire_logic_cluster/lc_0/out
T_6_19_lc_trk_g2_0
T_6_19_wire_logic_cluster/lc_6/in_0

T_5_18_wire_logic_cluster/lc_0/out
T_5_18_lc_trk_g0_0
T_5_18_input_2_0
T_5_18_wire_logic_cluster/lc_0/in_2

T_5_18_wire_logic_cluster/lc_0/out
T_6_19_lc_trk_g2_0
T_6_19_wire_logic_cluster/lc_7/in_3

End 

Net : half_sec_pulse_RNOZ0Z_2
T_5_20_wire_logic_cluster/lc_4/out
T_5_20_lc_trk_g0_4
T_5_20_wire_logic_cluster/lc_1/in_3

End 

Net : div_cntr2Z0Z_1
T_6_19_wire_logic_cluster/lc_7/out
T_5_19_lc_trk_g3_7
T_5_19_wire_logic_cluster/lc_3/in_3

T_6_19_wire_logic_cluster/lc_7/out
T_6_18_lc_trk_g1_7
T_6_18_wire_logic_cluster/lc_5/in_3

T_6_19_wire_logic_cluster/lc_7/out
T_6_18_lc_trk_g1_7
T_6_18_wire_logic_cluster/lc_7/in_3

T_6_19_wire_logic_cluster/lc_7/out
T_6_19_lc_trk_g1_7
T_6_19_wire_logic_cluster/lc_7/in_1

T_6_19_wire_logic_cluster/lc_7/out
T_6_19_lc_trk_g1_7
T_6_19_input_2_6
T_6_19_wire_logic_cluster/lc_6/in_2

End 

Net : div_cntr2Z0Z_3
T_6_19_wire_logic_cluster/lc_1/out
T_5_19_lc_trk_g3_1
T_5_19_wire_logic_cluster/lc_3/in_1

T_6_19_wire_logic_cluster/lc_1/out
T_6_18_lc_trk_g0_1
T_6_18_input_2_5
T_6_18_wire_logic_cluster/lc_5/in_2

T_6_19_wire_logic_cluster/lc_1/out
T_6_19_lc_trk_g3_1
T_6_19_wire_logic_cluster/lc_1/in_1

End 

Net : div_cntr2Z0Z_2
T_6_19_wire_logic_cluster/lc_6/out
T_5_19_lc_trk_g3_6
T_5_19_wire_logic_cluster/lc_3/in_0

T_6_19_wire_logic_cluster/lc_6/out
T_6_18_lc_trk_g1_6
T_6_18_wire_logic_cluster/lc_5/in_0

T_6_19_wire_logic_cluster/lc_6/out
T_6_18_lc_trk_g1_6
T_6_18_wire_logic_cluster/lc_7/in_0

T_6_19_wire_logic_cluster/lc_6/out
T_6_19_lc_trk_g3_6
T_6_19_wire_logic_cluster/lc_6/in_3

End 

Net : div_cntr1Z0Z_12
T_6_21_wire_logic_cluster/lc_4/out
T_5_21_lc_trk_g2_4
T_5_21_wire_logic_cluster/lc_1/in_1

T_6_21_wire_logic_cluster/lc_4/out
T_6_21_lc_trk_g3_4
T_6_21_wire_logic_cluster/lc_4/in_1

End 

Net : div_cntr1Z0Z_15
T_6_21_wire_logic_cluster/lc_7/out
T_5_21_lc_trk_g2_7
T_5_21_wire_logic_cluster/lc_1/in_0

T_6_21_wire_logic_cluster/lc_7/out
T_6_21_lc_trk_g1_7
T_6_21_wire_logic_cluster/lc_7/in_1

End 

Net : div_cntr1Z0Z_13
T_6_21_wire_logic_cluster/lc_5/out
T_5_21_lc_trk_g2_5
T_5_21_input_2_1
T_5_21_wire_logic_cluster/lc_1/in_2

T_6_21_wire_logic_cluster/lc_5/out
T_6_21_lc_trk_g1_5
T_6_21_wire_logic_cluster/lc_5/in_1

End 

Net : div_cntr1Z0Z_14
T_6_21_wire_logic_cluster/lc_6/out
T_5_21_lc_trk_g2_6
T_5_21_wire_logic_cluster/lc_1/in_3

T_6_21_wire_logic_cluster/lc_6/out
T_6_21_lc_trk_g1_6
T_6_21_wire_logic_cluster/lc_6/in_1

End 

Net : op_eq_div_cntr210
T_5_20_wire_logic_cluster/lc_0/out
T_6_17_sp4_v_t_41
T_3_21_sp4_h_l_9
T_6_17_sp4_v_t_38
T_6_19_lc_trk_g3_3
T_6_19_wire_logic_cluster/lc_6/cen

T_5_20_wire_logic_cluster/lc_0/out
T_6_17_sp4_v_t_41
T_3_21_sp4_h_l_9
T_6_17_sp4_v_t_38
T_6_19_lc_trk_g3_3
T_6_19_wire_logic_cluster/lc_6/cen

T_5_20_wire_logic_cluster/lc_0/out
T_6_17_sp4_v_t_41
T_3_21_sp4_h_l_9
T_6_17_sp4_v_t_38
T_6_19_lc_trk_g3_3
T_6_19_wire_logic_cluster/lc_6/cen

T_5_20_wire_logic_cluster/lc_0/out
T_6_17_sp4_v_t_41
T_3_21_sp4_h_l_9
T_6_17_sp4_v_t_38
T_6_19_lc_trk_g3_3
T_6_19_wire_logic_cluster/lc_6/cen

T_5_20_wire_logic_cluster/lc_0/out
T_6_17_sp4_v_t_41
T_3_21_sp4_h_l_9
T_6_17_sp4_v_t_38
T_6_19_lc_trk_g3_3
T_6_19_wire_logic_cluster/lc_6/cen

T_5_20_wire_logic_cluster/lc_0/out
T_6_17_sp4_v_t_41
T_3_21_sp4_h_l_9
T_6_17_sp4_v_t_38
T_6_19_lc_trk_g3_3
T_6_19_wire_logic_cluster/lc_6/cen

End 

Net : op_eq_div_cntr210_9
T_5_21_wire_logic_cluster/lc_1/out
T_5_20_lc_trk_g1_1
T_5_20_input_2_0
T_5_20_wire_logic_cluster/lc_0/in_2

T_5_21_wire_logic_cluster/lc_1/out
T_5_20_lc_trk_g1_1
T_5_20_wire_logic_cluster/lc_6/in_0

T_5_21_wire_logic_cluster/lc_1/out
T_5_17_sp4_v_t_39
T_5_18_lc_trk_g3_7
T_5_18_wire_logic_cluster/lc_0/in_0

End 

Net : div_cntr1Z0Z_8
T_6_21_wire_logic_cluster/lc_0/out
T_5_21_lc_trk_g2_0
T_5_21_wire_logic_cluster/lc_5/in_1

T_6_21_wire_logic_cluster/lc_0/out
T_6_21_lc_trk_g3_0
T_6_21_wire_logic_cluster/lc_0/in_1

End 

Net : div_cntr1Z0Z_0
T_6_20_wire_logic_cluster/lc_0/out
T_5_20_lc_trk_g2_0
T_5_20_wire_logic_cluster/lc_5/in_1

T_6_20_wire_logic_cluster/lc_0/out
T_6_20_lc_trk_g3_0
T_6_20_wire_logic_cluster/lc_0/in_1

End 

Net : div_cntr1Z0Z_9
T_6_21_wire_logic_cluster/lc_1/out
T_5_21_lc_trk_g2_1
T_5_21_wire_logic_cluster/lc_5/in_0

T_6_21_wire_logic_cluster/lc_1/out
T_6_21_lc_trk_g3_1
T_6_21_wire_logic_cluster/lc_1/in_1

End 

Net : div_cntr1Z0Z_10
T_6_21_wire_logic_cluster/lc_2/out
T_5_21_lc_trk_g3_2
T_5_21_input_2_5
T_5_21_wire_logic_cluster/lc_5/in_2

T_6_21_wire_logic_cluster/lc_2/out
T_6_21_lc_trk_g1_2
T_6_21_wire_logic_cluster/lc_2/in_1

End 

Net : div_cntr1Z0Z_1
T_6_20_wire_logic_cluster/lc_1/out
T_5_20_lc_trk_g2_1
T_5_20_wire_logic_cluster/lc_5/in_0

T_6_20_wire_logic_cluster/lc_1/out
T_6_20_lc_trk_g3_1
T_6_20_wire_logic_cluster/lc_1/in_1

End 

Net : div_cntr1Z0Z_4
T_6_20_wire_logic_cluster/lc_4/out
T_5_20_lc_trk_g2_4
T_5_20_wire_logic_cluster/lc_7/in_1

T_6_20_wire_logic_cluster/lc_4/out
T_6_20_lc_trk_g3_4
T_6_20_wire_logic_cluster/lc_4/in_1

End 

Net : div_cntr1Z0Z_2
T_6_20_wire_logic_cluster/lc_2/out
T_5_20_lc_trk_g3_2
T_5_20_input_2_5
T_5_20_wire_logic_cluster/lc_5/in_2

T_6_20_wire_logic_cluster/lc_2/out
T_6_20_lc_trk_g1_2
T_6_20_wire_logic_cluster/lc_2/in_1

End 

Net : div_cntr1Z0Z_11
T_6_21_wire_logic_cluster/lc_3/out
T_5_21_lc_trk_g3_3
T_5_21_wire_logic_cluster/lc_5/in_3

T_6_21_wire_logic_cluster/lc_3/out
T_6_21_lc_trk_g1_3
T_6_21_wire_logic_cluster/lc_3/in_1

End 

Net : div_cntr1Z0Z_5
T_6_20_wire_logic_cluster/lc_5/out
T_5_20_sp4_h_l_2
T_5_20_lc_trk_g0_7
T_5_20_wire_logic_cluster/lc_7/in_0

T_6_20_wire_logic_cluster/lc_5/out
T_6_20_lc_trk_g1_5
T_6_20_wire_logic_cluster/lc_5/in_1

End 

Net : div_cntr1Z0Z_3
T_6_20_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g3_3
T_5_20_wire_logic_cluster/lc_5/in_3

T_6_20_wire_logic_cluster/lc_3/out
T_6_20_lc_trk_g1_3
T_6_20_wire_logic_cluster/lc_3/in_1

End 

Net : div_cntr1Z0Z_6
T_6_20_wire_logic_cluster/lc_6/out
T_5_20_lc_trk_g3_6
T_5_20_input_2_7
T_5_20_wire_logic_cluster/lc_7/in_2

T_6_20_wire_logic_cluster/lc_6/out
T_6_20_lc_trk_g1_6
T_6_20_wire_logic_cluster/lc_6/in_1

End 

Net : div_cntr1Z0Z_7
T_6_20_wire_logic_cluster/lc_7/out
T_5_20_lc_trk_g3_7
T_5_20_wire_logic_cluster/lc_7/in_3

T_6_20_wire_logic_cluster/lc_7/out
T_6_20_lc_trk_g3_7
T_6_20_wire_logic_cluster/lc_7/in_1

End 

Net : op_eq_div_cntr210_10
T_5_20_wire_logic_cluster/lc_5/out
T_5_20_lc_trk_g2_5
T_5_20_wire_logic_cluster/lc_0/in_1

T_5_20_wire_logic_cluster/lc_5/out
T_5_16_sp4_v_t_47
T_5_18_lc_trk_g3_2
T_5_18_wire_logic_cluster/lc_0/in_1

End 

Net : op_eq_div_cntr210_11
T_5_20_wire_logic_cluster/lc_7/out
T_5_20_lc_trk_g1_7
T_5_20_wire_logic_cluster/lc_0/in_0

T_5_20_wire_logic_cluster/lc_7/out
T_5_20_lc_trk_g2_7
T_5_20_wire_logic_cluster/lc_6/in_1

T_5_20_wire_logic_cluster/lc_7/out
T_5_15_sp12_v_t_22
T_5_18_lc_trk_g2_2
T_5_18_wire_logic_cluster/lc_0/cen

End 

Net : op_eq_div_cntr210_8
T_5_21_wire_logic_cluster/lc_5/out
T_5_20_lc_trk_g0_5
T_5_20_wire_logic_cluster/lc_0/in_3

T_5_21_wire_logic_cluster/lc_5/out
T_5_20_lc_trk_g0_5
T_5_20_wire_logic_cluster/lc_6/in_3

T_5_21_wire_logic_cluster/lc_5/out
T_5_17_sp4_v_t_47
T_5_18_lc_trk_g2_7
T_5_18_wire_logic_cluster/lc_0/in_3

End 

Net : op_eq_div_cntr210_cascade_
T_5_20_wire_logic_cluster/lc_0/ltout
T_5_20_wire_logic_cluster/lc_1/in_2

End 

Net : div_cntr2Z0Z_5
T_6_19_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g1_3
T_5_20_wire_logic_cluster/lc_4/in_0

T_6_19_wire_logic_cluster/lc_3/out
T_5_20_lc_trk_g1_3
T_5_20_wire_logic_cluster/lc_3/in_3

T_6_19_wire_logic_cluster/lc_3/out
T_5_19_lc_trk_g2_3
T_5_19_wire_logic_cluster/lc_4/in_1

T_6_19_wire_logic_cluster/lc_3/out
T_6_18_lc_trk_g0_3
T_6_18_wire_logic_cluster/lc_6/in_1

T_6_19_wire_logic_cluster/lc_3/out
T_6_19_lc_trk_g2_3
T_6_19_wire_logic_cluster/lc_4/in_1

T_6_19_wire_logic_cluster/lc_3/out
T_6_19_lc_trk_g2_3
T_6_19_input_2_3
T_6_19_wire_logic_cluster/lc_3/in_2

End 

Net : div_cntr2Z0Z_4
T_6_19_wire_logic_cluster/lc_2/out
T_5_20_lc_trk_g1_2
T_5_20_wire_logic_cluster/lc_4/in_1

T_6_19_wire_logic_cluster/lc_2/out
T_5_20_lc_trk_g1_2
T_5_20_wire_logic_cluster/lc_3/in_0

T_6_19_wire_logic_cluster/lc_2/out
T_5_19_lc_trk_g3_2
T_5_19_wire_logic_cluster/lc_4/in_3

T_6_19_wire_logic_cluster/lc_2/out
T_6_18_lc_trk_g1_2
T_6_18_wire_logic_cluster/lc_6/in_3

T_6_19_wire_logic_cluster/lc_2/out
T_6_19_lc_trk_g3_2
T_6_19_wire_logic_cluster/lc_4/in_3

T_6_19_wire_logic_cluster/lc_2/out
T_6_19_lc_trk_g3_2
T_6_19_wire_logic_cluster/lc_3/in_0

T_6_19_wire_logic_cluster/lc_2/out
T_6_19_lc_trk_g3_2
T_6_19_wire_logic_cluster/lc_2/in_3

End 

Net : div_cntr2Z0Z_6
T_6_19_wire_logic_cluster/lc_5/out
T_5_20_lc_trk_g1_5
T_5_20_input_2_4
T_5_20_wire_logic_cluster/lc_4/in_2

T_6_19_wire_logic_cluster/lc_5/out
T_5_20_lc_trk_g1_5
T_5_20_wire_logic_cluster/lc_3/in_1

T_6_19_wire_logic_cluster/lc_5/out
T_5_19_sp4_h_l_2
T_5_19_lc_trk_g1_7
T_5_19_wire_logic_cluster/lc_4/in_0

T_6_19_wire_logic_cluster/lc_5/out
T_6_18_lc_trk_g1_5
T_6_18_wire_logic_cluster/lc_6/in_0

T_6_19_wire_logic_cluster/lc_5/out
T_6_19_lc_trk_g3_5
T_6_19_wire_logic_cluster/lc_5/in_1

End 

Net : div_cntr1_cry_14
T_6_21_wire_logic_cluster/lc_6/cout
T_6_21_wire_logic_cluster/lc_7/in_3

End 

Net : div_cntr1_cry_13
T_6_21_wire_logic_cluster/lc_5/cout
T_6_21_wire_logic_cluster/lc_6/in_3

Net : div_cntr1_cry_12
T_6_21_wire_logic_cluster/lc_4/cout
T_6_21_wire_logic_cluster/lc_5/in_3

Net : div_cntr1_cry_11
T_6_21_wire_logic_cluster/lc_3/cout
T_6_21_wire_logic_cluster/lc_4/in_3

Net : div_cntr1_cry_10
T_6_21_wire_logic_cluster/lc_2/cout
T_6_21_wire_logic_cluster/lc_3/in_3

Net : op_eq_div_cntr210_i
T_5_20_wire_logic_cluster/lc_6/out
T_5_19_lc_trk_g1_6
T_5_19_wire_logic_cluster/lc_2/in_3

End 

Net : div_cntr1_cry_9
T_6_21_wire_logic_cluster/lc_1/cout
T_6_21_wire_logic_cluster/lc_2/in_3

Net : div_cntr1_cry_8
T_6_21_wire_logic_cluster/lc_0/cout
T_6_21_wire_logic_cluster/lc_1/in_3

Net : bfn_6_21_0_
T_6_21_wire_logic_cluster/carry_in_mux/cout
T_6_21_wire_logic_cluster/lc_0/in_3

Net : div_cntr2_RNO_0Z0Z_3
T_5_20_wire_logic_cluster/lc_3/out
T_6_16_sp4_v_t_42
T_6_19_lc_trk_g1_2
T_6_19_wire_logic_cluster/lc_1/in_0

End 

Net : op_eq_div_cntr26
T_5_19_wire_logic_cluster/lc_4/out
T_6_19_lc_trk_g1_4
T_6_19_wire_logic_cluster/lc_6/in_1

T_5_19_wire_logic_cluster/lc_4/out
T_6_19_lc_trk_g0_4
T_6_19_wire_logic_cluster/lc_5/in_3

End 

Net : un1_div_cntr2_c4_cascade_
T_6_18_wire_logic_cluster/lc_5/ltout
T_6_18_wire_logic_cluster/lc_6/in_2

End 

Net : div_cntr2_RNO_0Z0Z_4
T_6_18_wire_logic_cluster/lc_6/out
T_6_19_lc_trk_g1_6
T_6_19_wire_logic_cluster/lc_2/in_1

End 

Net : op_eq_div_cntr26_4_cascade_
T_5_19_wire_logic_cluster/lc_3/ltout
T_5_19_wire_logic_cluster/lc_4/in_2

End 

Net : div_cntr1_cry_6
T_6_20_wire_logic_cluster/lc_6/cout
T_6_20_wire_logic_cluster/lc_7/in_3

Net : op_eq_div_cntr210_10_cascade_
T_5_20_wire_logic_cluster/lc_5/ltout
T_5_20_wire_logic_cluster/lc_6/in_2

End 

Net : un1_div_cntr2_c4
T_6_18_wire_logic_cluster/lc_5/out
T_6_19_lc_trk_g0_5
T_6_19_wire_logic_cluster/lc_5/in_0

T_6_18_wire_logic_cluster/lc_5/out
T_6_19_lc_trk_g1_5
T_6_19_input_2_2
T_6_19_wire_logic_cluster/lc_2/in_2

T_6_18_wire_logic_cluster/lc_5/out
T_6_19_lc_trk_g1_5
T_6_19_wire_logic_cluster/lc_3/in_3

End 

Net : div_cntr1_cry_5
T_6_20_wire_logic_cluster/lc_5/cout
T_6_20_wire_logic_cluster/lc_6/in_3

Net : un1_div_cntr2_c3
T_6_18_wire_logic_cluster/lc_7/out
T_6_19_lc_trk_g0_7
T_6_19_input_2_1
T_6_19_wire_logic_cluster/lc_1/in_2

End 

Net : div_cntr1_cry_4
T_6_20_wire_logic_cluster/lc_4/cout
T_6_20_wire_logic_cluster/lc_5/in_3

Net : div_cntr1_cry_3
T_6_20_wire_logic_cluster/lc_3/cout
T_6_20_wire_logic_cluster/lc_4/in_3

Net : div_cntr1_cry_2
T_6_20_wire_logic_cluster/lc_2/cout
T_6_20_wire_logic_cluster/lc_3/in_3

Net : div_cntr1_cry_1
T_6_20_wire_logic_cluster/lc_1/cout
T_6_20_wire_logic_cluster/lc_2/in_3

Net : div_cntr1_cry_0
T_6_20_wire_logic_cluster/lc_0/cout
T_6_20_wire_logic_cluster/lc_1/in_3

Net : un1_div_cntr2_ac0_9_0_cascade_
T_6_19_wire_logic_cluster/lc_4/ltout
T_6_19_wire_logic_cluster/lc_5/in_2

End 

Net : half_sec_pulseZ0
T_5_19_wire_logic_cluster/lc_2/out
T_5_20_lc_trk_g0_2
T_5_20_wire_logic_cluster/lc_2/in_0

T_5_19_wire_logic_cluster/lc_2/out
T_5_19_lc_trk_g1_2
T_5_19_wire_logic_cluster/lc_2/in_1

End 

Net : LED1_c
T_5_20_wire_logic_cluster/lc_2/out
T_5_20_lc_trk_g2_2
T_5_20_input_2_2
T_5_20_wire_logic_cluster/lc_2/in_2

T_5_20_wire_logic_cluster/lc_2/out
T_5_18_sp12_v_t_23
T_5_30_sp12_v_t_23
T_5_33_lc_trk_g0_3
T_5_33_wire_io_cluster/io_1/D_OUT_0

T_5_20_wire_logic_cluster/lc_2/out
T_5_18_sp12_v_t_23
T_5_26_sp4_v_t_37
T_5_30_sp4_v_t_37
T_1_33_span4_horz_r_2
T_4_33_lc_trk_g0_6
T_4_33_wire_io_cluster/io_0/D_OUT_0

T_5_20_wire_logic_cluster/lc_2/out
T_5_18_sp12_v_t_23
T_5_26_sp4_v_t_37
T_5_30_sp4_v_t_37
T_1_33_span4_horz_r_2
T_4_33_lc_trk_g1_6
T_4_33_wire_io_cluster/io_1/D_OUT_0

T_5_20_wire_logic_cluster/lc_2/out
T_5_18_sp12_v_t_23
T_5_26_sp4_v_t_37
T_5_30_sp4_v_t_37
T_5_33_span4_horz_r_2
T_6_33_lc_trk_g1_6
T_6_33_wire_io_cluster/io_1/D_OUT_0

T_5_20_wire_logic_cluster/lc_2/out
T_5_18_sp12_v_t_23
T_5_26_sp4_v_t_37
T_5_30_sp4_v_t_37
T_1_33_span4_horz_r_2
T_3_33_lc_trk_g0_2
T_3_33_wire_io_cluster/io_0/D_OUT_0

T_5_20_wire_logic_cluster/lc_2/out
T_5_18_sp12_v_t_23
T_5_26_sp4_v_t_37
T_5_30_sp4_v_t_37
T_1_33_span4_horz_r_2
T_3_33_lc_trk_g1_2
T_3_33_wire_io_cluster/io_1/D_OUT_0

T_5_20_wire_logic_cluster/lc_2/out
T_5_18_sp12_v_t_23
T_5_26_sp4_v_t_37
T_5_30_sp4_v_t_37
T_5_33_span4_horz_r_2
T_7_33_lc_trk_g1_2
T_7_33_wire_io_cluster/io_1/D_OUT_0

T_5_20_wire_logic_cluster/lc_2/out
T_5_18_sp12_v_t_23
T_5_26_sp4_v_t_37
T_5_30_sp4_v_t_37
T_1_33_span4_horz_r_2
T_1_33_lc_trk_g0_2
T_1_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : bfn_6_20_0_
Net : PLL_out_c
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_5_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_6_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_3_27_glb2local_2
T_3_27_lc_trk_g0_6
T_3_27_wire_logic_cluster/lc_6/in_0

End 

Net : CLK_c
T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_20
T_2_4_sp12_v_t_23
T_3_4_sp12_h_l_0
T_10_4_sp4_h_l_9
T_13_0_span4_vert_38
T_13_0_lc_trk_g1_6
T_16_0_wire_pll/REFERENCECLK

End 

Net : GB_BUFFER_PLL_out_c_THRU_CO
T_3_27_wire_logic_cluster/lc_6/out
T_3_27_sp4_h_l_1
T_2_27_sp4_v_t_36
T_0_31_span4_horz_25
T_0_31_lc_trk_g1_1
T_0_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_16_1_wire_logic_cluster/lc_2/out
T_17_1_sp4_h_l_4
T_20_0_span4_vert_10
T_20_0_lc_trk_g1_2
T_16_0_wire_pll/RESET

End 

